// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/10/2022 09:28:40"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_top (
	clk,
	ExternalReset,
	in,
	out);
input 	clk;
input 	ExternalReset;
input 	[7:0] in;
output 	[7:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ExternalReset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U2|dp|AL|Mult0~24 ;
wire \U2|dp|AL|Mult0~25 ;
wire \U2|dp|AL|Mult0~26 ;
wire \U2|dp|AL|Mult0~27 ;
wire \U2|dp|AL|Mult0~28 ;
wire \U2|dp|AL|Mult0~29 ;
wire \U2|dp|AL|Mult0~30 ;
wire \U2|dp|AL|Mult0~31 ;
wire \U2|dp|AL|Mult0~32 ;
wire \U2|dp|AL|Mult0~33 ;
wire \U2|dp|AL|Mult0~34 ;
wire \U2|dp|AL|Mult0~35 ;
wire \U2|dp|AL|Mult0~36 ;
wire \U2|dp|AL|Mult0~37 ;
wire \U2|dp|AL|Mult0~38 ;
wire \U2|dp|AL|Mult0~39 ;
wire \U2|dp|AL|Mult0~40 ;
wire \U2|dp|AL|Mult0~41 ;
wire \U2|dp|AL|Mult0~42 ;
wire \U2|dp|AL|Mult0~43 ;
wire \U2|dp|AL|Mult0~44 ;
wire \U2|dp|AL|Mult0~45 ;
wire \U2|dp|AL|Mult0~46 ;
wire \U2|dp|AL|Mult0~47 ;
wire \U2|dp|AL|Mult0~48 ;
wire \U2|dp|AL|Mult0~49 ;
wire \U2|dp|AL|Mult0~50 ;
wire \U2|dp|AL|Mult0~51 ;
wire \U2|dp|AL|Mult0~52 ;
wire \U2|dp|AL|Mult0~53 ;
wire \U2|dp|AL|Mult0~54 ;
wire \U2|dp|AL|Mult0~55 ;
wire \U2|dp|AL|Mult0~56 ;
wire \U2|dp|AL|Mult0~57 ;
wire \U2|dp|AL|Mult0~58 ;
wire \U2|dp|AL|Mult0~59 ;
wire \U2|dp|AL|Mult0~60 ;
wire \U2|dp|AL|Mult0~61 ;
wire \U2|dp|AL|Mult0~62 ;
wire \U2|dp|AL|Mult0~63 ;
wire \U2|dp|AL|Mult0~64 ;
wire \U2|dp|AL|Mult0~65 ;
wire \U2|dp|AL|Mult0~66 ;
wire \U2|dp|AL|Mult0~67 ;
wire \U2|dp|AL|Mult0~68 ;
wire \U2|dp|AL|Mult0~69 ;
wire \U2|dp|AL|Mult0~70 ;
wire \U2|dp|AL|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \ExternalReset~input_o ;
wire \U2|dp|AU|AL|Selector8~0_combout ;
wire \U2|ctrl|Pstate.exec1lda~feeder_combout ;
wire \U2|ctrl|Pstate.exec1lda~q ;
wire \U2|ctrl|Selector13~1_combout ;
wire \U2|ctrl|Selector9~0_combout ;
wire \U2|ctrl|Nstate.exec1inp~0_combout ;
wire \U2|ctrl|Pstate.exec1inp~q ;
wire \U2|ctrl|Selector4~0_combout ;
wire \U2|ctrl|Selector16~2_combout ;
wire \U2|ctrl|Selector16~1_combout ;
wire \U2|ctrl|B15to0~0_combout ;
wire \U2|dp|AL|Equal1~0_combout ;
wire \U2|ctrl|AandB~0_combout ;
wire \U2|ctrl|WideOr10~0_combout ;
wire \U2|dp|RF|data_temp~0_combout ;
wire \U2|dp|RF|data_temp~1_combout ;
wire \U2|dp|RF|Decoder0~2_combout ;
wire \U2|dp|RF|MemoryFile[2][11]~q ;
wire \U2|dp|RF|Decoder0~3_combout ;
wire \U2|dp|RF|MemoryFile[3][11]~q ;
wire \U2|dp|RF|Decoder0~0_combout ;
wire \U2|dp|RF|MemoryFile[0][11]~q ;
wire \U2|dp|RF|Mux4~0_combout ;
wire \U2|ctrl|RplusI~2_combout ;
wire \U2|dp|AL|Equal7~0_combout ;
wire \U2|dp|AL|Equal2~0_combout ;
wire \U2|ctrl|RplusI~0_combout ;
wire \U2|ctrl|Selector17~1_combout ;
wire \U2|ctrl|RplusI~1_combout ;
wire \U2|ctrl|Selector17~3_combout ;
wire \U2|ctrl|Selector17~2_combout ;
wire \U2|ctrl|Selector17~4_combout ;
wire \U2|dp|RF|data_temp~3_combout ;
wire \U2|dp|RF|data_temp~4_combout ;
wire \in[5]~input_o ;
wire \U2|dp|RF|MemoryFile[0][14]~q ;
wire \U2|dp|RF|MemoryFile[3][14]~q ;
wire \U2|dp|RF|MemoryFile[2][14]~feeder_combout ;
wire \U2|dp|RF|MemoryFile[2][14]~q ;
wire \U2|dp|RF|Mux1~0_combout ;
wire \U2|dp|RF|MemoryFile[3][13]~q ;
wire \U2|dp|RF|MemoryFile[2][13]~q ;
wire \U2|dp|RF|MemoryFile[1][13]~q ;
wire \U2|dp|RF|Mux2~0_combout ;
wire \U2|dp|RF|MemoryFile[2][5]~q ;
wire \U2|dp|RF|MemoryFile[3][5]~q ;
wire \U2|dp|RF|MemoryFile[0][5]~q ;
wire \U2|dp|RF|Mux26~0_combout ;
wire \U2|dp|OpndBus[5]~6_combout ;
wire \in[4]~input_o ;
wire \U2|dp|RF|data_temp~9_combout ;
wire \U2|dp|RF|MemoryFile[1][4]~q ;
wire \U2|dp|RF|MemoryFile[3][4]~q ;
wire \U2|dp|RF|MemoryFile[0][4]~feeder_combout ;
wire \U2|dp|RF|MemoryFile[0][4]~q ;
wire \U2|dp|RF|MemoryFile[2][4]~q ;
wire \U2|dp|RF|Mux11~0_combout ;
wire \U2|dp|RF|Mux27~0_combout ;
wire \in[3]~input_o ;
wire \IO_datain[3]~feeder_combout ;
wire \in[2]~input_o ;
wire \U2|dp|RF|MemoryFile[3][2]~q ;
wire \U2|dp|RF|MemoryFile[1][2]~q ;
wire \U2|dp|RF|MemoryFile[0][2]~q ;
wire \U2|dp|RF|Mux13~0_combout ;
wire \U2|dp|RF|data_temp~7_combout ;
wire \U2|dp|RF|MemoryFile[2][2]~q ;
wire \U2|dp|RF|Mux29~0_combout ;
wire \U2|dp|RF|MemoryFile[3][1]~q ;
wire \U2|dp|RF|MemoryFile[2][1]~q ;
wire \U2|dp|RF|MemoryFile[0][1]~q ;
wire \U2|dp|RF|Mux14~0_combout ;
wire \in[1]~input_o ;
wire \U2|ctrl|Selector16~4_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ;
wire \U2|ctrl|Selector18~0_combout ;
wire \U2|dp|AU|AL|Selector8~2_combout ;
wire \U2|dp|AU|AL|Selector8~1_combout ;
wire \U2|dp|AU|AL|Selector15~0_combout ;
wire \U2|dp|RF|MemoryFile[0][0]~q ;
wire \U2|dp|RF|MemoryFile[2][0]~q ;
wire \U2|dp|RF|MemoryFile[3][0]~q ;
wire \U2|dp|RF|Mux15~0_combout ;
wire \in[0]~input_o ;
wire \U2|dp|RF|data_temp~5_combout ;
wire \U2|dp|RF|MemoryFile[1][0]~q ;
wire \U2|dp|RF|Mux31~0_combout ;
wire \U2|dp|AU|AL|Selector15~1_combout ;
wire \U2|dp|AU|AL|Selector8~3_combout ;
wire \U2|dp|AU|AL|Selector14~0_combout ;
wire \U2|dp|AU|AL|Selector13~0_combout ;
wire \U2|dp|RF|MemoryFile[0][3]~q ;
wire \U2|dp|RF|MemoryFile[3][3]~q ;
wire \U2|dp|RF|MemoryFile[1][3]~q ;
wire \U2|dp|RF|Mux28~0_combout ;
wire \U2|dp|AU|AL|Selector12~0_combout ;
wire \U2|dp|AU|AL|Selector11~0_combout ;
wire \U2|dp|AU|AL|Selector10~0_combout ;
wire \in[6]~input_o ;
wire \U2|dp|RF|data_temp~11_combout ;
wire \U2|dp|RF|MemoryFile[1][6]~q ;
wire \U2|dp|RF|MemoryFile[3][6]~q ;
wire \U2|dp|RF|MemoryFile[2][6]~q ;
wire \U2|dp|RF|MemoryFile[0][6]~feeder_combout ;
wire \U2|dp|RF|MemoryFile[0][6]~q ;
wire \U2|dp|RF|Mux9~0_combout ;
wire \U2|dp|RF|Mux25~0_combout ;
wire \U2|dp|AU|AL|Selector9~0_combout ;
wire \U2|dp|RF|MemoryFile[2][7]~q ;
wire \U2|dp|RF|MemoryFile[1][7]~q ;
wire \U2|dp|RF|MemoryFile[3][7]~q ;
wire \U2|dp|RF|Mux8~0_combout ;
wire \in[7]~input_o ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \U2|dp|RF|MemoryFile[3][8]~q ;
wire \U2|dp|RF|MemoryFile[2][8]~q ;
wire \U2|dp|RF|MemoryFile[0][8]~q ;
wire \U2|dp|RF|Mux7~0_combout ;
wire \U2|dp|AL|Equal5~0_combout ;
wire \U2|dp|RF|MemoryFile[3][9]~q ;
wire \U2|dp|RF|MemoryFile[0][9]~q ;
wire \U2|dp|RF|MemoryFile[2][9]~q ;
wire \U2|dp|RF|Mux6~0_combout ;
wire \U2|dp|AL|Add2~10 ;
wire \U2|dp|AL|Add2~14 ;
wire \U2|dp|AL|Add2~18 ;
wire \U2|dp|AL|Add2~22 ;
wire \U2|dp|AL|Add2~26 ;
wire \U2|dp|AL|Add2~30 ;
wire \U2|dp|AL|Add2~42 ;
wire \U2|dp|AL|Add2~57_sumout ;
wire \U2|dp|AL|Add0~18 ;
wire \U2|dp|AL|Add0~22 ;
wire \U2|dp|AL|Add0~26 ;
wire \U2|dp|AL|Add0~30 ;
wire \U2|dp|AL|Add0~42 ;
wire \U2|dp|AL|Add0~57_sumout ;
wire \U2|dp|AL|Selector6~3_combout ;
wire \U2|ctrl|notB~0_combout ;
wire \U2|dp|AL|Equal6~0_combout ;
wire \U2|dp|AL|Equal4~0_combout ;
wire \U2|ctrl|AandB~1_combout ;
wire \U2|dp|AL|Equal7~1_combout ;
wire \U2|dp|AL|Selector14~3_combout ;
wire \U2|dp|AL|Selector6~4_combout ;
wire \U2|ctrl|AmulB~0_combout ;
wire \U2|dp|OpndBus[0]~1_combout ;
wire \U2|dp|OpndBus[1]~2_combout ;
wire \U2|dp|OpndBus[3]~4_combout ;
wire \U2|dp|OpndBus[4]~5_combout ;
wire \U2|dp|OpndBus[6]~7_combout ;
wire \U2|dp|OpndBus[7]~8_combout ;
wire \U2|dp|AL|Mult0~17 ;
wire \U2|dp|AL|Selector6~0_combout ;
wire \U2|dp|RF|MemoryFile[3][10]~q ;
wire \U2|dp|RF|MemoryFile[0][10]~q ;
wire \U2|dp|RF|MemoryFile[1][10]~q ;
wire \U2|dp|RF|Mux5~0_combout ;
wire \U2|dp|AL|Add2~58 ;
wire \U2|dp|AL|Add2~61_sumout ;
wire \U2|dp|AL|Selector5~3_combout ;
wire \U2|dp|AL|Add0~58 ;
wire \U2|dp|AL|Add0~61_sumout ;
wire \U2|dp|AL|Selector5~1_combout ;
wire \U2|dp|AL|Mult0~18 ;
wire \U2|dp|AL|Selector5~4_combout ;
wire \U2|dp|AL|Selector5~5_combout ;
wire \U2|dp|RF|data_temp~19_combout ;
wire \U2|dp|RF|MemoryFile[2][10]~q ;
wire \U2|dp|RF|Mux21~0_combout ;
wire \U2|dp|OpndBus[10]~15_combout ;
wire \U2|dp|AL|Selector6~1_combout ;
wire \U2|dp|AL|Selector6~2_combout ;
wire \U2|dp|AU|AL|Selector7~0_combout ;
wire \U2|dp|AU|AL|Selector7~1_combout ;
wire \U2|dp|AU|AL|Selector6~0_combout ;
wire \U2|dp|AU|AL|Selector6~1_combout ;
wire \U2|dp|AU|AL|Selector5~0_combout ;
wire \U2|dp|AU|AL|Selector5~1_combout ;
wire \U2|dp|AU|AL|Selector4~0_combout ;
wire \U2|dp|AU|AL|Selector4~1_combout ;
wire \U2|dp|RF|MemoryFile[0][12]~feeder_combout ;
wire \U2|dp|RF|MemoryFile[0][12]~q ;
wire \U2|dp|RF|MemoryFile[2][12]~q ;
wire \U2|dp|RF|MemoryFile[3][12]~q ;
wire \U2|dp|RF|Mux3~0_combout ;
wire \U2|dp|AL|Add0~62 ;
wire \U2|dp|AL|Add0~66 ;
wire \U2|dp|AL|Add0~45_sumout ;
wire \U2|dp|AL|Selector3~3_combout ;
wire \U2|dp|AL|Add2~62 ;
wire \U2|dp|AL|Add2~66 ;
wire \U2|dp|AL|Add2~45_sumout ;
wire \U2|dp|OpndBus[12]~12_combout ;
wire \U2|dp|AL|Selector3~1_combout ;
wire \U2|dp|AL|Mult0~20 ;
wire \U2|dp|AL|Selector3~4_combout ;
wire \U2|dp|AL|Selector3~5_combout ;
wire \U2|dp|RF|data_temp~21_combout ;
wire \U2|dp|RF|MemoryFile[1][12]~feeder_combout ;
wire \U2|dp|RF|MemoryFile[1][12]~q ;
wire \U2|dp|RF|Mux19~0_combout ;
wire \U2|dp|AU|AL|Selector3~0_combout ;
wire \U2|dp|AU|AL|Selector3~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \U2|dp|RF|data_temp~17_combout ;
wire \U2|dp|RF|data_temp~18_combout ;
wire \U2|dp|RF|MemoryFile[1][9]~q ;
wire \U2|dp|RF|Mux22~0_combout ;
wire \U2|dp|OpndBus[9]~11_combout ;
wire \U2|dp|AL|Selector7~2_combout ;
wire \U2|dp|AL|Selector7~4_combout ;
wire \U2|dp|AL|Mult0~16 ;
wire \U2|dp|AL|Selector7~1_combout ;
wire \U2|dp|AL|Add0~41_sumout ;
wire \U2|dp|AL|Add2~41_sumout ;
wire \U2|dp|AL|Selector7~0_combout ;
wire \U2|dp|AL|Selector7~3_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \U2|dp|RF|data_temp~13_combout ;
wire \U2|dp|RF|data_temp~14_combout ;
wire \U2|dp|RF|MemoryFile[1][8]~q ;
wire \U2|dp|RF|Mux23~0_combout ;
wire \U2|dp|OpndBus[8]~9_combout ;
wire \U2|dp|AL|Selector8~1_combout ;
wire \U2|dp|AL|Add2~29_sumout ;
wire \U2|dp|AL|Add0~29_sumout ;
wire \U2|dp|AL|Selector8~3_combout ;
wire \U2|dp|AL|Mult0~15 ;
wire \U2|dp|AL|Selector8~0_combout ;
wire \U2|dp|AL|Selector8~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \U2|dp|RF|data_temp~12_combout ;
wire \U2|dp|RF|MemoryFile[0][7]~q ;
wire \U2|dp|RF|Mux24~0_combout ;
wire \U2|dp|AU|AL|Selector8~4_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|LessThan0~5_combout ;
wire \U2|dp|AL|LessThan0~0_combout ;
wire \U2|dp|AL|LessThan0~6_combout ;
wire \U2|ctrl|SRload~0_combout ;
wire \U2|ctrl|SRload~1_combout ;
wire \U2|ctrl|AcmpB~0_combout ;
wire \U2|dp|OpndBus[15]~0_combout ;
wire \U2|dp|SR|Cout~0_combout ;
wire \U2|dp|SR|Cout~1_combout ;
wire \U2|ctrl|Selector9~1_combout ;
wire \U2|dp|SR|Cout~2_combout ;
wire \U2|dp|SR|Cout~3_combout ;
wire \U2|dp|AL|LessThan0~3_combout ;
wire \U2|dp|AL|LessThan0~2_combout ;
wire \U2|dp|AL|LessThan0~1_combout ;
wire \U2|dp|AL|LessThan0~4_combout ;
wire \U2|dp|AL|LessThan0~7_combout ;
wire \U2|dp|AL|LessThan0~9_combout ;
wire \U2|dp|AL|LessThan0~10_combout ;
wire \U2|dp|AL|LessThan0~8_combout ;
wire \U2|dp|AL|LessThan0~11_combout ;
wire \U2|dp|AL|LessThan0~12_combout ;
wire \U2|dp|AL|LessThan0~13_combout ;
wire \U2|dp|OpndBus[14]~10_combout ;
wire \U2|dp|AL|LessThan0~14_combout ;
wire \U2|dp|AL|LessThan0~15_combout ;
wire \U2|dp|AL|LessThan0~16_combout ;
wire \U2|dp|AL|LessThan0~17_combout ;
wire \U2|dp|SR|Cout~4_combout ;
wire \U2|dp|SR|Cout~q ;
wire \U2|dp|AL|Add2~38_cout ;
wire \U2|dp|AL|Add2~2 ;
wire \U2|dp|AL|Add2~5_sumout ;
wire \U2|dp|AL|Selector14~0_combout ;
wire \U2|dp|AL|Add0~38_cout ;
wire \U2|dp|AL|Add0~2 ;
wire \U2|dp|AL|Add0~5_sumout ;
wire \U2|dp|AL|Selector14~6_combout ;
wire \U2|dp|AL|Selector14~5_combout ;
wire \U2|dp|AL|Selector14~7_combout ;
wire \U2|dp|AL|Mult0~9 ;
wire \U2|dp|AL|Selector14~1_combout ;
wire \U2|dp|AL|Selector14~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \U2|dp|RF|data_temp~6_combout ;
wire \U2|dp|RF|MemoryFile[1][1]~q ;
wire \U2|dp|RF|Mux30~0_combout ;
wire \U2|dp|AL|Add2~6 ;
wire \U2|dp|AL|Add2~9_sumout ;
wire \U2|dp|AL|Add0~6 ;
wire \U2|dp|AL|Add0~9_sumout ;
wire \U2|dp|AL|Selector13~2_combout ;
wire \U2|dp|AL|Selector13~0_combout ;
wire \U2|dp|AL|Mult0~10 ;
wire \U2|dp|AL|Selector13~1_combout ;
wire \U2|dp|AL|Selector13~3_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \U2|dp|OpndBus[2]~3_combout ;
wire \U2|dp|AL|Add0~10 ;
wire \U2|dp|AL|Add0~13_sumout ;
wire \U2|dp|AL|Add2~13_sumout ;
wire \U2|dp|AL|Selector12~2_combout ;
wire \U2|dp|AL|Selector12~0_combout ;
wire \U2|dp|AL|Mult0~11 ;
wire \U2|dp|AL|Selector12~1_combout ;
wire \U2|dp|AL|Selector12~3_combout ;
wire \U2|dp|RF|data_temp~8_combout ;
wire \U2|dp|RF|MemoryFile[2][3]~q ;
wire \U2|dp|RF|Mux12~0_combout ;
wire \U2|dp|AL|Add0~14 ;
wire \U2|dp|AL|Add0~17_sumout ;
wire \U2|dp|AL|Add2~17_sumout ;
wire \U2|dp|AL|Selector11~2_combout ;
wire \U2|dp|AL|Selector11~0_combout ;
wire \U2|dp|AL|Mult0~12 ;
wire \U2|dp|AL|Selector11~1_combout ;
wire \U2|dp|AL|Selector11~3_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add0~46 ;
wire \U2|dp|AL|Add0~53_sumout ;
wire \U2|dp|AL|Selector2~3_combout ;
wire \U2|dp|AL|Add2~46 ;
wire \U2|dp|AL|Add2~53_sumout ;
wire \U2|dp|AL|Mult0~21 ;
wire \U2|dp|AL|Selector2~4_combout ;
wire \U2|dp|AL|Selector2~5_combout ;
wire \U2|dp|RF|data_temp~16_combout ;
wire \U2|dp|RF|MemoryFile[0][13]~q ;
wire \U2|dp|RF|Mux18~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add2~25_sumout ;
wire \U2|dp|AL|Selector9~1_combout ;
wire \U2|dp|AL|Add0~25_sumout ;
wire \U2|dp|AL|Mult0~14 ;
wire \U2|dp|AL|Selector9~3_combout ;
wire \U2|dp|AL|Selector9~0_combout ;
wire \U2|dp|AL|Selector9~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \Equal0~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \Equal0~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \Equal0~2_combout ;
wire \IO_datain[2]~0_combout ;
wire \U2|dp|RF|data_temp~10_combout ;
wire \U2|dp|RF|MemoryFile[1][5]~q ;
wire \U2|dp|RF|Mux10~0_combout ;
wire \U2|dp|AL|Add2~21_sumout ;
wire \U2|dp|AL|Add0~21_sumout ;
wire \U2|dp|AL|Selector10~0_combout ;
wire \U2|dp|AL|Selector10~3_combout ;
wire \U2|dp|AL|Mult0~13 ;
wire \U2|dp|AL|Selector10~1_combout ;
wire \U2|dp|AL|Selector10~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \U2|dp|OpndBus[13]~14_combout ;
wire \U2|dp|AL|Selector2~1_combout ;
wire \U2|dp|AL|Selector2~6_combout ;
wire \U2|dp|AL|Selector2~0_combout ;
wire \U2|dp|AL|Selector2~2_combout ;
wire \U2|dp|SR|Zout~0_combout ;
wire \U2|dp|AL|Add2~1_sumout ;
wire \U2|dp|AL|Add0~1_sumout ;
wire \U2|dp|AL|Selector15~3_combout ;
wire \U2|dp|AL|Selector15~1_combout ;
wire \U2|dp|AL|Selector14~4_combout ;
wire \U2|dp|AL|Selector15~6_combout ;
wire \U2|dp|AL|Mult0~8_resulta ;
wire \U2|dp|AL|Selector15~5_combout ;
wire \U2|dp|SR|Zout~1_combout ;
wire \U2|dp|AL|Selector5~6_combout ;
wire \U2|dp|AL|Selector5~0_combout ;
wire \U2|dp|AL|Selector5~2_combout ;
wire \U2|dp|AL|Selector3~6_combout ;
wire \U2|dp|AL|Selector3~0_combout ;
wire \U2|dp|AL|Selector3~2_combout ;
wire \U2|dp|SR|Zout~2_combout ;
wire \U2|dp|AL|Add0~54 ;
wire \U2|dp|AL|Add0~49_sumout ;
wire \U2|dp|AL|Add2~54 ;
wire \U2|dp|AL|Add2~49_sumout ;
wire \U2|dp|AL|Selector1~1_combout ;
wire \U2|dp|AL|Selector1~6_combout ;
wire \U2|dp|AL|Mult0~22 ;
wire \U2|dp|AL|Selector1~0_combout ;
wire \U2|dp|AL|Selector1~2_combout ;
wire \U2|dp|AL|Add2~50 ;
wire \U2|dp|AL|Add2~33_sumout ;
wire \U2|dp|AL|Selector0~3_combout ;
wire \U2|dp|AL|Selector0~0_combout ;
wire \U2|dp|AL|Selector0~2_combout ;
wire \U2|dp|AL|Mult0~23 ;
wire \U2|dp|AL|Selector0~7_combout ;
wire \U2|dp|AL|Add0~50 ;
wire \U2|dp|AL|Add0~33_sumout ;
wire \U2|dp|SR|Zout~3_combout ;
wire \U2|dp|SR|Zout~4_combout ;
wire \U2|dp|SR|Zout~5_combout ;
wire \U2|dp|SR|Zout~q ;
wire \U2|ctrl|RplusI~3_combout ;
wire \U2|ctrl|RplusI~4_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \U2|dp|AL|Add0~65_sumout ;
wire \U2|dp|AL|Selector4~3_combout ;
wire \U2|dp|AL|Add2~65_sumout ;
wire \U2|dp|AL|Mult0~19 ;
wire \U2|dp|AL|Selector4~4_combout ;
wire \U2|dp|AL|Selector4~5_combout ;
wire \U2|dp|RF|data_temp~20_combout ;
wire \U2|dp|RF|MemoryFile[1][11]~q ;
wire \U2|dp|RF|Mux20~0_combout ;
wire \U2|dp|OpndBus[11]~13_combout ;
wire \U2|dp|AL|Selector4~1_combout ;
wire \U2|dp|AL|Selector4~6_combout ;
wire \U2|dp|AL|Selector4~0_combout ;
wire \U2|dp|AL|Selector4~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Selector16~0_combout ;
wire \U2|ctrl|Selector16~3_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Decoder1~0_combout ;
wire \U2|ctrl|Selector15~0_combout ;
wire \U2|dp|RF|data_temp~2_combout ;
wire \U2|dp|AL|Selector1~4_combout ;
wire \U2|dp|AL|Selector1~5_combout ;
wire \U2|dp|AL|Selector1~3_combout ;
wire \U2|dp|RF|data_temp~15_combout ;
wire \U2|dp|RF|MemoryFile[1][14]~q ;
wire \U2|dp|RF|Mux17~0_combout ;
wire \U2|dp|AddressUnitRSideBus[14]~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \U2|ctrl|shrB~0_combout ;
wire \U2|dp|AU|AL|Decoder0~0_combout ;
wire \U2|dp|AU|AL|Selector1~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \U2|dp|RF|Decoder0~1_combout ;
wire \U2|dp|RF|MemoryFile[1][15]~q ;
wire \U2|dp|RF|MemoryFile[0][15]~q ;
wire \U2|dp|RF|MemoryFile[2][15]~feeder_combout ;
wire \U2|dp|RF|MemoryFile[2][15]~q ;
wire \U2|dp|RF|Mux0~0_combout ;
wire \U2|dp|AL|Selector0~1_combout ;
wire \U2|dp|AL|Selector0~4_combout ;
wire \U2|dp|RF|data_temp~22_combout ;
wire \U2|dp|RF|MemoryFile[3][15]~q ;
wire \U2|dp|RF|Mux16~0_combout ;
wire \U2|dp|AddressUnitRSideBus[15]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \U2|ctrl|Selector17~0_combout ;
wire \U2|ctrl|Nstate.incpc~0_combout ;
wire \U2|ctrl|Pstate.incpc~feeder_combout ;
wire \U2|ctrl|Pstate.incpc~q ;
wire \U2|ctrl|Selector10~0_combout ;
wire \U2|ctrl|Pstate.reset~q ;
wire \U2|ctrl|ResetPC~1_combout ;
wire \U2|dp|AU|AL|Decoder0~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \U2|ctrl|PCplusI~0_combout ;
wire \U2|dp|AU|AL|Selector0~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \U2|ctrl|WideOr2~0_combout ;
wire \U2|ctrl|Selector11~0_combout ;
wire \U2|ctrl|Selector11~1_combout ;
wire \U2|ctrl|Pstate.fetch~q ;
wire \U2|ctrl|Pstate.memread~feeder_combout ;
wire \U2|ctrl|Pstate.memread~q ;
wire \U2|ctrl|Selector12~0_combout ;
wire \U2|ctrl|Selector14~0_combout ;
wire \U1|memDataReady~q ;
wire \U2|ctrl|Nstate.exec1~0_combout ;
wire \U2|ctrl|Pstate.exec1~q ;
wire \U2|ctrl|Selector13~0_combout ;
wire \U2|dp|AddressUnitRSideBus[13]~2_combout ;
wire \U2|dp|AU|AL|Selector2~0_combout ;
wire \U2|dp|AL|Selector0~5_combout ;
wire \U2|dp|AL|Selector0~6_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \U2|ctrl|WriteIO~0_combout ;
wire \U2|dp|AL|Equal3~0_combout ;
wire \U2|dp|AL|Selector15~0_combout ;
wire \U2|dp|AL|Selector15~2_combout ;
wire \U2|dp|AL|Selector15~4_combout ;
wire \out[0]~reg0feeder_combout ;
wire \Equal0~3_combout ;
wire \U2|ctrl|WriteIO~1_combout ;
wire \out[0]~reg0_q ;
wire \out[1]~reg0feeder_combout ;
wire \out[1]~reg0_q ;
wire \out[2]~reg0_q ;
wire \out[3]~reg0_q ;
wire \out[4]~reg0_q ;
wire \out[5]~reg0_q ;
wire \out[6]~reg0_q ;
wire \out[7]~reg0_q ;
wire [15:0] \U2|dp|IR|out ;
wire [15:0] IO_datain;
wire [2:0] \U1|ramcore|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w ;
wire [3:0] \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w ;

wire [63:0] \U2|dp|AL|Mult0~8_RESULTA_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;

assign \U2|dp|AL|Mult0~8_resulta  = \U2|dp|AL|Mult0~8_RESULTA_bus [0];
assign \U2|dp|AL|Mult0~9  = \U2|dp|AL|Mult0~8_RESULTA_bus [1];
assign \U2|dp|AL|Mult0~10  = \U2|dp|AL|Mult0~8_RESULTA_bus [2];
assign \U2|dp|AL|Mult0~11  = \U2|dp|AL|Mult0~8_RESULTA_bus [3];
assign \U2|dp|AL|Mult0~12  = \U2|dp|AL|Mult0~8_RESULTA_bus [4];
assign \U2|dp|AL|Mult0~13  = \U2|dp|AL|Mult0~8_RESULTA_bus [5];
assign \U2|dp|AL|Mult0~14  = \U2|dp|AL|Mult0~8_RESULTA_bus [6];
assign \U2|dp|AL|Mult0~15  = \U2|dp|AL|Mult0~8_RESULTA_bus [7];
assign \U2|dp|AL|Mult0~16  = \U2|dp|AL|Mult0~8_RESULTA_bus [8];
assign \U2|dp|AL|Mult0~17  = \U2|dp|AL|Mult0~8_RESULTA_bus [9];
assign \U2|dp|AL|Mult0~18  = \U2|dp|AL|Mult0~8_RESULTA_bus [10];
assign \U2|dp|AL|Mult0~19  = \U2|dp|AL|Mult0~8_RESULTA_bus [11];
assign \U2|dp|AL|Mult0~20  = \U2|dp|AL|Mult0~8_RESULTA_bus [12];
assign \U2|dp|AL|Mult0~21  = \U2|dp|AL|Mult0~8_RESULTA_bus [13];
assign \U2|dp|AL|Mult0~22  = \U2|dp|AL|Mult0~8_RESULTA_bus [14];
assign \U2|dp|AL|Mult0~23  = \U2|dp|AL|Mult0~8_RESULTA_bus [15];
assign \U2|dp|AL|Mult0~24  = \U2|dp|AL|Mult0~8_RESULTA_bus [16];
assign \U2|dp|AL|Mult0~25  = \U2|dp|AL|Mult0~8_RESULTA_bus [17];
assign \U2|dp|AL|Mult0~26  = \U2|dp|AL|Mult0~8_RESULTA_bus [18];
assign \U2|dp|AL|Mult0~27  = \U2|dp|AL|Mult0~8_RESULTA_bus [19];
assign \U2|dp|AL|Mult0~28  = \U2|dp|AL|Mult0~8_RESULTA_bus [20];
assign \U2|dp|AL|Mult0~29  = \U2|dp|AL|Mult0~8_RESULTA_bus [21];
assign \U2|dp|AL|Mult0~30  = \U2|dp|AL|Mult0~8_RESULTA_bus [22];
assign \U2|dp|AL|Mult0~31  = \U2|dp|AL|Mult0~8_RESULTA_bus [23];
assign \U2|dp|AL|Mult0~32  = \U2|dp|AL|Mult0~8_RESULTA_bus [24];
assign \U2|dp|AL|Mult0~33  = \U2|dp|AL|Mult0~8_RESULTA_bus [25];
assign \U2|dp|AL|Mult0~34  = \U2|dp|AL|Mult0~8_RESULTA_bus [26];
assign \U2|dp|AL|Mult0~35  = \U2|dp|AL|Mult0~8_RESULTA_bus [27];
assign \U2|dp|AL|Mult0~36  = \U2|dp|AL|Mult0~8_RESULTA_bus [28];
assign \U2|dp|AL|Mult0~37  = \U2|dp|AL|Mult0~8_RESULTA_bus [29];
assign \U2|dp|AL|Mult0~38  = \U2|dp|AL|Mult0~8_RESULTA_bus [30];
assign \U2|dp|AL|Mult0~39  = \U2|dp|AL|Mult0~8_RESULTA_bus [31];
assign \U2|dp|AL|Mult0~40  = \U2|dp|AL|Mult0~8_RESULTA_bus [32];
assign \U2|dp|AL|Mult0~41  = \U2|dp|AL|Mult0~8_RESULTA_bus [33];
assign \U2|dp|AL|Mult0~42  = \U2|dp|AL|Mult0~8_RESULTA_bus [34];
assign \U2|dp|AL|Mult0~43  = \U2|dp|AL|Mult0~8_RESULTA_bus [35];
assign \U2|dp|AL|Mult0~44  = \U2|dp|AL|Mult0~8_RESULTA_bus [36];
assign \U2|dp|AL|Mult0~45  = \U2|dp|AL|Mult0~8_RESULTA_bus [37];
assign \U2|dp|AL|Mult0~46  = \U2|dp|AL|Mult0~8_RESULTA_bus [38];
assign \U2|dp|AL|Mult0~47  = \U2|dp|AL|Mult0~8_RESULTA_bus [39];
assign \U2|dp|AL|Mult0~48  = \U2|dp|AL|Mult0~8_RESULTA_bus [40];
assign \U2|dp|AL|Mult0~49  = \U2|dp|AL|Mult0~8_RESULTA_bus [41];
assign \U2|dp|AL|Mult0~50  = \U2|dp|AL|Mult0~8_RESULTA_bus [42];
assign \U2|dp|AL|Mult0~51  = \U2|dp|AL|Mult0~8_RESULTA_bus [43];
assign \U2|dp|AL|Mult0~52  = \U2|dp|AL|Mult0~8_RESULTA_bus [44];
assign \U2|dp|AL|Mult0~53  = \U2|dp|AL|Mult0~8_RESULTA_bus [45];
assign \U2|dp|AL|Mult0~54  = \U2|dp|AL|Mult0~8_RESULTA_bus [46];
assign \U2|dp|AL|Mult0~55  = \U2|dp|AL|Mult0~8_RESULTA_bus [47];
assign \U2|dp|AL|Mult0~56  = \U2|dp|AL|Mult0~8_RESULTA_bus [48];
assign \U2|dp|AL|Mult0~57  = \U2|dp|AL|Mult0~8_RESULTA_bus [49];
assign \U2|dp|AL|Mult0~58  = \U2|dp|AL|Mult0~8_RESULTA_bus [50];
assign \U2|dp|AL|Mult0~59  = \U2|dp|AL|Mult0~8_RESULTA_bus [51];
assign \U2|dp|AL|Mult0~60  = \U2|dp|AL|Mult0~8_RESULTA_bus [52];
assign \U2|dp|AL|Mult0~61  = \U2|dp|AL|Mult0~8_RESULTA_bus [53];
assign \U2|dp|AL|Mult0~62  = \U2|dp|AL|Mult0~8_RESULTA_bus [54];
assign \U2|dp|AL|Mult0~63  = \U2|dp|AL|Mult0~8_RESULTA_bus [55];
assign \U2|dp|AL|Mult0~64  = \U2|dp|AL|Mult0~8_RESULTA_bus [56];
assign \U2|dp|AL|Mult0~65  = \U2|dp|AL|Mult0~8_RESULTA_bus [57];
assign \U2|dp|AL|Mult0~66  = \U2|dp|AL|Mult0~8_RESULTA_bus [58];
assign \U2|dp|AL|Mult0~67  = \U2|dp|AL|Mult0~8_RESULTA_bus [59];
assign \U2|dp|AL|Mult0~68  = \U2|dp|AL|Mult0~8_RESULTA_bus [60];
assign \U2|dp|AL|Mult0~69  = \U2|dp|AL|Mult0~8_RESULTA_bus [61];
assign \U2|dp|AL|Mult0~70  = \U2|dp|AL|Mult0~8_RESULTA_bus [62];
assign \U2|dp|AL|Mult0~71  = \U2|dp|AL|Mult0~8_RESULTA_bus [63];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \out[0]~output (
	.i(\out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \out[1]~output (
	.i(\out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \out[2]~output (
	.i(\out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \out[3]~output (
	.i(\out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out[4]~output (
	.i(\out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \out[5]~output (
	.i(\out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \out[6]~output (
	.i(\out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \out[7]~output (
	.i(\out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \ExternalReset~input (
	.i(ExternalReset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ExternalReset~input_o ));
// synopsys translate_off
defparam \ExternalReset~input .bus_hold = "false";
defparam \ExternalReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~0_combout  = ( \U2|ctrl|Selector13~1_combout  & ( \U2|ctrl|Selector13~0_combout  ) ) # ( !\U2|ctrl|Selector13~1_combout  & ( \U2|ctrl|Selector13~0_combout  ) ) # ( \U2|ctrl|Selector13~1_combout  & ( !\U2|ctrl|Selector13~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|ctrl|Selector13~1_combout ),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \U2|dp|AU|AL|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N12
cyclonev_lcell_comb \U2|ctrl|Pstate.exec1lda~feeder (
// Equation(s):
// \U2|ctrl|Pstate.exec1lda~feeder_combout  = ( \U2|dp|AU|AL|Selector8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Pstate.exec1lda~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1lda~feeder .extended_lut = "off";
defparam \U2|ctrl|Pstate.exec1lda~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|ctrl|Pstate.exec1lda~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N14
dffeas \U2|ctrl|Pstate.exec1lda (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|ctrl|Pstate.exec1lda~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.exec1lda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1lda .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.exec1lda .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N3
cyclonev_lcell_comb \U2|ctrl|Selector13~1 (
// Equation(s):
// \U2|ctrl|Selector13~1_combout  = ( !\U1|memDataReady~q  & ( \U2|ctrl|Pstate.exec1lda~q  & ( \ExternalReset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ExternalReset~input_o ),
	.datad(gnd),
	.datae(!\U1|memDataReady~q ),
	.dataf(!\U2|ctrl|Pstate.exec1lda~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector13~1 .extended_lut = "off";
defparam \U2|ctrl|Selector13~1 .lut_mask = 64'h000000000F0F0000;
defparam \U2|ctrl|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N6
cyclonev_lcell_comb \U2|ctrl|Selector9~0 (
// Equation(s):
// \U2|ctrl|Selector9~0_combout  = (\U2|ctrl|Pstate.exec1~q  & \ExternalReset~input_o )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector9~0 .extended_lut = "off";
defparam \U2|ctrl|Selector9~0 .lut_mask = 64'h1111111111111111;
defparam \U2|ctrl|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N6
cyclonev_lcell_comb \U2|ctrl|Nstate.exec1inp~0 (
// Equation(s):
// \U2|ctrl|Nstate.exec1inp~0_combout  = ( \U2|dp|IR|out [14] & ( !\U2|dp|IR|out [13] & ( (\U2|ctrl|Pstate.exec1~q  & (!\U2|dp|IR|out [12] & (\ExternalReset~input_o  & !\U2|dp|IR|out [15]))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|IR|out [15]),
	.datae(!\U2|dp|IR|out [14]),
	.dataf(!\U2|dp|IR|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.exec1inp~0 .extended_lut = "off";
defparam \U2|ctrl|Nstate.exec1inp~0 .lut_mask = 64'h0000040000000000;
defparam \U2|ctrl|Nstate.exec1inp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N53
dffeas \U2|ctrl|Pstate.exec1inp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|ctrl|Nstate.exec1inp~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.exec1inp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1inp .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.exec1inp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N27
cyclonev_lcell_comb \U2|ctrl|Selector4~0 (
// Equation(s):
// \U2|ctrl|Selector4~0_combout  = ( \U2|dp|IR|out [13] & ( \U2|dp|IR|out [9] & ( !\U2|dp|IR|out [14] $ (\U2|dp|IR|out [15]) ) ) ) # ( !\U2|dp|IR|out [13] & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [15] & ((!\U2|dp|IR|out [12]) # (\U2|dp|IR|out [14]))) ) ) ) 
// # ( \U2|dp|IR|out [13] & ( !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [15])) # (\U2|dp|IR|out [14] & (\U2|dp|IR|out [15] & !\U2|dp|IR|out [12])) ) ) ) # ( !\U2|dp|IR|out [13] & ( !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [15] & 
// ((!\U2|dp|IR|out [12]) # (\U2|dp|IR|out [14]))) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [15]),
	.datac(!\U2|dp|IR|out [12]),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector4~0 .extended_lut = "off";
defparam \U2|ctrl|Selector4~0 .lut_mask = 64'hC4C49898C4C49999;
defparam \U2|ctrl|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3] = ( \U2|dp|AddressUnitRSideBus[13]~2_combout  & ( (!\U2|dp|AU|AL|Decoder0~1_combout  & \U2|ctrl|Nstate.incpc~0_combout ) ) ) # ( !\U2|dp|AddressUnitRSideBus[13]~2_combout  & ( 
// (\U2|ctrl|Nstate.incpc~0_combout  & ((!\U2|dp|AU|AL|Decoder0~1_combout ) # ((!\U2|dp|AddressUnitRSideBus[15]~0_combout  & !\U2|dp|AddressUnitRSideBus[14]~1_combout )))) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datad(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] .lut_mask = 64'h00EA00EA00AA00AA;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N51
cyclonev_lcell_comb \U2|ctrl|Selector16~2 (
// Equation(s):
// \U2|ctrl|Selector16~2_combout  = ( !\ExternalReset~input_o  & ( \U2|ctrl|Pstate.exec1inp~q  & ( !\U2|ctrl|Pstate.incpc~q  ) ) ) # ( \ExternalReset~input_o  & ( !\U2|ctrl|Pstate.exec1inp~q  & ( (!\U2|ctrl|Pstate.incpc~q  & ((!\U2|ctrl|Pstate.exec1lda~q ) # 
// (!\U1|memDataReady~q ))) ) ) ) # ( !\ExternalReset~input_o  & ( !\U2|ctrl|Pstate.exec1inp~q  & ( !\U2|ctrl|Pstate.incpc~q  ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1lda~q ),
	.datab(!\U2|ctrl|Pstate.incpc~q ),
	.datac(!\U1|memDataReady~q ),
	.datad(gnd),
	.datae(!\ExternalReset~input_o ),
	.dataf(!\U2|ctrl|Pstate.exec1inp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~2 .extended_lut = "off";
defparam \U2|ctrl|Selector16~2 .lut_mask = 64'hCCCCC8C8CCCC0000;
defparam \U2|ctrl|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N9
cyclonev_lcell_comb \U2|ctrl|Selector16~1 (
// Equation(s):
// \U2|ctrl|Selector16~1_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\U2|dp|IR|out [12] & \U2|dp|IR|out [9])) ) ) # ( !\U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [13]) # (!\U2|dp|IR|out [14]) ) )

	.dataa(!\U2|dp|IR|out [13]),
	.datab(!\U2|dp|IR|out [14]),
	.datac(!\U2|dp|IR|out [12]),
	.datad(!\U2|dp|IR|out [9]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~1 .extended_lut = "off";
defparam \U2|ctrl|Selector16~1 .lut_mask = 64'hEEEEEEEE00030003;
defparam \U2|ctrl|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N15
cyclonev_lcell_comb \U2|ctrl|B15to0~0 (
// Equation(s):
// \U2|ctrl|B15to0~0_combout  = ( \U2|dp|IR|out [13] & ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & !\U2|dp|IR|out [9]) ) ) ) # ( \U2|dp|IR|out [13] & ( !\U2|dp|IR|out [15] & ( !\U2|dp|IR|out [14] ) ) ) # ( !\U2|dp|IR|out [13] & ( !\U2|dp|IR|out [15] ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [14]),
	.datac(!\U2|dp|IR|out [9]),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|B15to0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|B15to0~0 .extended_lut = "off";
defparam \U2|ctrl|B15to0~0 .lut_mask = 64'hFFFFCCCC00003030;
defparam \U2|ctrl|B15to0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N9
cyclonev_lcell_comb \U2|dp|AL|Equal1~0 (
// Equation(s):
// \U2|dp|AL|Equal1~0_combout  = ( \U2|dp|IR|out [12] & ( !\U2|ctrl|B15to0~0_combout  & ( (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & (\U2|dp|IR|out [15] & \U2|ctrl|shrB~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [15]),
	.datad(!\U2|ctrl|shrB~0_combout ),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|ctrl|B15to0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal1~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal1~0 .lut_mask = 64'h0000000100000000;
defparam \U2|dp|AL|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N3
cyclonev_lcell_comb \U2|ctrl|AandB~0 (
// Equation(s):
// \U2|ctrl|AandB~0_combout  = ( \U2|dp|IR|out [13] & ( \U2|ctrl|Pstate.exec1~q  & ( (\ExternalReset~input_o  & (!\U2|dp|IR|out [15] & (\U2|dp|IR|out [14] & !\U2|dp|IR|out [12]))) ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|dp|IR|out [15]),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|ctrl|Pstate.exec1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|AandB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|AandB~0 .extended_lut = "off";
defparam \U2|ctrl|AandB~0 .lut_mask = 64'h0000000000000400;
defparam \U2|ctrl|AandB~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N36
cyclonev_lcell_comb \U2|ctrl|WideOr10~0 (
// Equation(s):
// \U2|ctrl|WideOr10~0_combout  = ( \U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( (!\U2|dp|IR|out [14]) # (!\U2|dp|IR|out [15]) ) ) ) # ( !\U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( (\U2|dp|IR|out [15]) # (\U2|dp|IR|out [14]) ) ) ) # ( \U2|dp|IR|out [12] 
// & ( !\U2|dp|IR|out [13] ) ) # ( !\U2|dp|IR|out [12] & ( !\U2|dp|IR|out [13] & ( \U2|dp|IR|out [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|dp|IR|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WideOr10~0 .extended_lut = "off";
defparam \U2|ctrl|WideOr10~0 .lut_mask = 64'h00FFFFFF0FFFFFF0;
defparam \U2|ctrl|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N42
cyclonev_lcell_comb \U2|dp|RF|data_temp~0 (
// Equation(s):
// \U2|dp|RF|data_temp~0_combout  = ( !\U2|ctrl|Selector4~0_combout  & ( \U2|ctrl|Selector9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~0 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U2|dp|RF|data_temp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N42
cyclonev_lcell_comb \U2|dp|RF|data_temp~1 (
// Equation(s):
// \U2|dp|RF|data_temp~1_combout  = ( !\U2|dp|RF|data_temp~0_combout  & ( \U2|ctrl|Selector15~0_combout  ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|Selector15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~1 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~1 .lut_mask = 64'h3333333300000000;
defparam \U2|dp|RF|data_temp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N51
cyclonev_lcell_comb \U2|dp|RF|Decoder0~2 (
// Equation(s):
// \U2|dp|RF|Decoder0~2_combout  = ( !\U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [10]),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~2 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~2 .lut_mask = 64'h00000000FFFF0000;
defparam \U2|dp|RF|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N11
dffeas \U2|dp|RF|MemoryFile[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][11] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N21
cyclonev_lcell_comb \U2|dp|RF|Decoder0~3 (
// Equation(s):
// \U2|dp|RF|Decoder0~3_combout  = (\U2|dp|IR|out [10] & \U2|dp|IR|out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|IR|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~3 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~3 .lut_mask = 64'h000F000F000F000F;
defparam \U2|dp|RF|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N53
dffeas \U2|dp|RF|MemoryFile[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][11] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N30
cyclonev_lcell_comb \U2|dp|RF|Decoder0~0 (
// Equation(s):
// \U2|dp|RF|Decoder0~0_combout  = ( !\U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [11]),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~0 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \U2|dp|RF|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N26
dffeas \U2|dp|RF|MemoryFile[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][11] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N54
cyclonev_lcell_comb \U2|dp|RF|Mux4~0 (
// Equation(s):
// \U2|dp|RF|Mux4~0_combout  = ( \U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[3][11]~q  ) ) ) # ( !\U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[2][11]~q  ) ) ) # ( \U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[1][11]~q  ) ) ) # ( !\U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[0][11]~q  ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][11]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][11]~q ),
	.datac(!\U2|dp|RF|MemoryFile[1][11]~q ),
	.datad(!\U2|dp|RF|MemoryFile[0][11]~q ),
	.datae(!\U2|dp|IR|out [10]),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux4~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux4~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \U2|dp|RF|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N42
cyclonev_lcell_comb \U2|ctrl|RplusI~2 (
// Equation(s):
// \U2|ctrl|RplusI~2_combout  = ( \U2|dp|IR|out [9] & ( \U2|dp|IR|out [14] & ( (\U2|dp|IR|out [15] & (\U2|dp|IR|out [12] & \U2|dp|IR|out [13])) ) ) )

	.dataa(!\U2|dp|IR|out [15]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|IR|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~2 .extended_lut = "off";
defparam \U2|ctrl|RplusI~2 .lut_mask = 64'h0000000000000101;
defparam \U2|ctrl|RplusI~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N0
cyclonev_lcell_comb \U2|dp|AL|Equal7~0 (
// Equation(s):
// \U2|dp|AL|Equal7~0_combout  = ( \U2|ctrl|Pstate.exec1~q  & ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (\ExternalReset~input_o  & (\U2|dp|IR|out [13] & !\U2|dp|IR|out [12]))) ) ) ) # ( \U2|ctrl|Pstate.exec1~q  & ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out 
// [14] & (\ExternalReset~input_o  & (\U2|dp|IR|out [13] & \U2|dp|IR|out [12]))) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [13]),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\U2|ctrl|Pstate.exec1~q ),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal7~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal7~0 .lut_mask = 64'h0000000100000100;
defparam \U2|dp|AL|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3] = ( !\U2|dp|AddressUnitRSideBus[15]~0_combout  & ( (\U2|dp|AddressUnitRSideBus[14]~1_combout  & (\U2|dp|AddressUnitRSideBus[13]~2_combout  & \U2|dp|AU|AL|Decoder0~1_combout )) ) )

	.dataa(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] .lut_mask = 64'h0011001100000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N51
cyclonev_lcell_comb \U2|dp|AL|Equal2~0 (
// Equation(s):
// \U2|dp|AL|Equal2~0_combout  = ( \U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & (!\U2|dp|IR|out [13] & (\U2|ctrl|Selector9~0_combout  & !\U2|dp|IR|out [12]))) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [13]),
	.datac(!\U2|ctrl|Selector9~0_combout ),
	.datad(!\U2|dp|IR|out [12]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal2~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal2~0 .lut_mask = 64'h0000000004000400;
defparam \U2|dp|AL|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N45
cyclonev_lcell_comb \U2|ctrl|RplusI~0 (
// Equation(s):
// \U2|ctrl|RplusI~0_combout  = (\U2|dp|IR|out [13] & (\U2|dp|IR|out [15] & \U2|dp|IR|out [14]))

	.dataa(!\U2|dp|IR|out [13]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [15]),
	.datad(!\U2|dp|IR|out [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~0 .extended_lut = "off";
defparam \U2|ctrl|RplusI~0 .lut_mask = 64'h0005000500050005;
defparam \U2|ctrl|RplusI~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N12
cyclonev_lcell_comb \U2|ctrl|Selector17~1 (
// Equation(s):
// \U2|ctrl|Selector17~1_combout  = ( !\U2|ctrl|Pstate.exec1inp~q  & ( \U2|ctrl|RplusI~0_combout  & ( (!\U2|dp|IR|out [12]) # ((!\U2|ctrl|Pstate.exec1~q ) # (!\ExternalReset~input_o )) ) ) ) # ( !\U2|ctrl|Pstate.exec1inp~q  & ( !\U2|ctrl|RplusI~0_combout  ) 
// )

	.dataa(!\U2|dp|IR|out [12]),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\ExternalReset~input_o ),
	.datad(gnd),
	.datae(!\U2|ctrl|Pstate.exec1inp~q ),
	.dataf(!\U2|ctrl|RplusI~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~1 .extended_lut = "off";
defparam \U2|ctrl|Selector17~1 .lut_mask = 64'hFFFF0000FEFE0000;
defparam \U2|ctrl|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N51
cyclonev_lcell_comb \U2|ctrl|RplusI~1 (
// Equation(s):
// \U2|ctrl|RplusI~1_combout  = (!\U2|dp|IR|out [9] & !\U2|dp|IR|out [8])

	.dataa(!\U2|dp|IR|out [9]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~1 .extended_lut = "off";
defparam \U2|ctrl|RplusI~1 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \U2|ctrl|RplusI~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N9
cyclonev_lcell_comb \U2|ctrl|Selector17~3 (
// Equation(s):
// \U2|ctrl|Selector17~3_combout  = ( \U2|dp|IR|out [14] & ( \U2|dp|IR|out [12] & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & ((\U2|dp|IR|out [13]) # (\U2|dp|IR|out [15])))) ) ) ) # ( !\U2|dp|IR|out [14] & ( \U2|dp|IR|out [12] & ( 
// (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & ((!\U2|dp|IR|out [13]) # (\U2|dp|IR|out [15])))) ) ) ) # ( \U2|dp|IR|out [14] & ( !\U2|dp|IR|out [12] & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & (!\U2|dp|IR|out [15] $ (!\U2|dp|IR|out 
// [13])))) ) ) ) # ( !\U2|dp|IR|out [14] & ( !\U2|dp|IR|out [12] & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & \U2|dp|IR|out [15])) ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|dp|IR|out [15]),
	.datad(!\U2|dp|IR|out [13]),
	.datae(!\U2|dp|IR|out [14]),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~3 .extended_lut = "off";
defparam \U2|ctrl|Selector17~3 .lut_mask = 64'h0101011011010111;
defparam \U2|ctrl|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N24
cyclonev_lcell_comb \U2|ctrl|Selector17~2 (
// Equation(s):
// \U2|ctrl|Selector17~2_combout  = ( !\U2|ctrl|Pstate.exec1inp~q  & ( !\U2|ctrl|Pstate.exec1lda~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.exec1lda~q ),
	.datad(gnd),
	.datae(!\U2|ctrl|Pstate.exec1inp~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~2 .extended_lut = "off";
defparam \U2|ctrl|Selector17~2 .lut_mask = 64'hF0F00000F0F00000;
defparam \U2|ctrl|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N21
cyclonev_lcell_comb \U2|ctrl|Selector17~4 (
// Equation(s):
// \U2|ctrl|Selector17~4_combout  = ( \U2|ctrl|Selector17~3_combout  & ( \U2|ctrl|Selector17~2_combout  & ( (\U2|ctrl|RplusI~1_combout ) # (\U2|ctrl|Selector17~1_combout ) ) ) ) # ( !\U2|ctrl|Selector17~3_combout  & ( \U2|ctrl|Selector17~2_combout  & ( 
// (!\U2|ctrl|Selector17~1_combout  & \U2|ctrl|RplusI~1_combout ) ) ) ) # ( \U2|ctrl|Selector17~3_combout  & ( !\U2|ctrl|Selector17~2_combout  & ( (\ExternalReset~input_o  & ((!\U2|ctrl|Selector17~1_combout ) # (\U1|memDataReady~q ))) ) ) ) # ( 
// !\U2|ctrl|Selector17~3_combout  & ( !\U2|ctrl|Selector17~2_combout  & ( (\ExternalReset~input_o  & ((!\U2|ctrl|Selector17~1_combout ) # (\U1|memDataReady~q ))) ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U1|memDataReady~q ),
	.datac(!\U2|ctrl|Selector17~1_combout ),
	.datad(!\U2|ctrl|RplusI~1_combout ),
	.datae(!\U2|ctrl|Selector17~3_combout ),
	.dataf(!\U2|ctrl|Selector17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~4 .extended_lut = "off";
defparam \U2|ctrl|Selector17~4 .lut_mask = 64'h5151515100F00FFF;
defparam \U2|ctrl|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N48
cyclonev_lcell_comb \U2|dp|RF|data_temp~3 (
// Equation(s):
// \U2|dp|RF|data_temp~3_combout  = ( \U2|dp|RF|data_temp~0_combout  & ( \U2|ctrl|Selector17~4_combout  ) ) # ( !\U2|dp|RF|data_temp~0_combout  & ( \U2|ctrl|Selector17~4_combout  & ( (\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1inp~q ) ) ) )

	.dataa(gnd),
	.datab(!\ExternalReset~input_o ),
	.datac(gnd),
	.datad(!\U2|ctrl|Pstate.exec1inp~q ),
	.datae(!\U2|dp|RF|data_temp~0_combout ),
	.dataf(!\U2|ctrl|Selector17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~3 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~3 .lut_mask = 64'h000000000033FFFF;
defparam \U2|dp|RF|data_temp~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N45
cyclonev_lcell_comb \U2|dp|RF|data_temp~4 (
// Equation(s):
// \U2|dp|RF|data_temp~4_combout  = ( !\U2|dp|RF|data_temp~0_combout  & ( \U2|ctrl|Selector17~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|dp|RF|data_temp~0_combout ),
	.dataf(!\U2|ctrl|Selector17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~4 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~4 .lut_mask = 64'h00000000FFFF0000;
defparam \U2|dp|RF|data_temp~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N9
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3] = ( !\U2|dp|AddressUnitRSideBus[14]~1_combout  & ( (!\U2|dp|AddressUnitRSideBus[15]~0_combout  & (\U2|dp|AddressUnitRSideBus[13]~2_combout  & \U2|dp|AU|AL|Decoder0~1_combout )) ) 
// )

	.dataa(gnd),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datad(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] .lut_mask = 64'h000C000C00000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3] = ( !\U2|dp|AddressUnitRSideBus[13]~2_combout  & ( (\U2|dp|AU|AL|Decoder0~1_combout  & (\U2|dp|AddressUnitRSideBus[15]~0_combout  & (!\U2|dp|AddressUnitRSideBus[14]~1_combout  & 
// \U2|ctrl|Nstate.incpc~0_combout ))) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datad(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] .lut_mask = 64'h0010001000000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N20
dffeas \U2|dp|RF|MemoryFile[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][14] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N14
dffeas \U2|dp|RF|MemoryFile[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][14] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N27
cyclonev_lcell_comb \U2|dp|RF|MemoryFile[2][14]~feeder (
// Equation(s):
// \U2|dp|RF|MemoryFile[2][14]~feeder_combout  = ( \U2|dp|RF|data_temp~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|MemoryFile[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][14]~feeder .extended_lut = "off";
defparam \U2|dp|RF|MemoryFile[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|dp|RF|MemoryFile[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N29
dffeas \U2|dp|RF|MemoryFile[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|RF|MemoryFile[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][14] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N27
cyclonev_lcell_comb \U2|dp|RF|Mux1~0 (
// Equation(s):
// \U2|dp|RF|Mux1~0_combout  = ( \U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[3][14]~q  ) ) ) # ( !\U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[2][14]~q  ) ) ) # ( \U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[1][14]~q  ) ) ) # ( !\U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[0][14]~q  ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[0][14]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][14]~q ),
	.datac(!\U2|dp|RF|MemoryFile[1][14]~q ),
	.datad(!\U2|dp|RF|MemoryFile[2][14]~q ),
	.datae(!\U2|dp|IR|out [10]),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux1~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux1~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \U2|dp|RF|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N26
dffeas \U2|dp|RF|MemoryFile[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][13] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N20
dffeas \U2|dp|RF|MemoryFile[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][13] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N8
dffeas \U2|dp|RF|MemoryFile[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][13] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N0
cyclonev_lcell_comb \U2|dp|RF|Mux2~0 (
// Equation(s):
// \U2|dp|RF|Mux2~0_combout  = ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[1][13]~q  & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][13]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[3][13]~q )) ) ) ) # ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[1][13]~q  & ( (\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFile[0][13]~q ) ) ) ) # ( \U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[1][13]~q  & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][13]~q ))) # (\U2|dp|IR|out [10] & 
// (\U2|dp|RF|MemoryFile[3][13]~q )) ) ) ) # ( !\U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[1][13]~q  & ( (\U2|dp|RF|MemoryFile[0][13]~q  & !\U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[0][13]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][13]~q ),
	.datac(!\U2|dp|RF|MemoryFile[2][13]~q ),
	.datad(!\U2|dp|IR|out [10]),
	.datae(!\U2|dp|IR|out [11]),
	.dataf(!\U2|dp|RF|MemoryFile[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux2~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux2~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \U2|dp|RF|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N50
dffeas \U2|dp|RF|MemoryFile[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N8
dffeas \U2|dp|RF|MemoryFile[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N50
dffeas \U2|dp|RF|MemoryFile[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N51
cyclonev_lcell_comb \U2|dp|RF|Mux26~0 (
// Equation(s):
// \U2|dp|RF|Mux26~0_combout  = ( \U2|dp|RF|MemoryFile[1][5]~q  & ( \U2|dp|RF|MemoryFile[0][5]~q  & ( (!\U2|dp|IR|out [9]) # ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][5]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][5]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[1][5]~q  & ( \U2|dp|RF|MemoryFile[0][5]~q  & ( (!\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][5]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][5]~q ))))) 
// ) ) ) # ( \U2|dp|RF|MemoryFile[1][5]~q  & ( !\U2|dp|RF|MemoryFile[0][5]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][5]~q )) # (\U2|dp|IR|out [8] & 
// ((\U2|dp|RF|MemoryFile[3][5]~q ))))) ) ) ) # ( !\U2|dp|RF|MemoryFile[1][5]~q  & ( !\U2|dp|RF|MemoryFile[0][5]~q  & ( (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][5]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][5]~q ))))) ) 
// ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][5]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][5]~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFile[1][5]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux26~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux26~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \U2|dp|RF|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N0
cyclonev_lcell_comb \U2|dp|OpndBus[5]~6 (
// Equation(s):
// \U2|dp|OpndBus[5]~6_combout  = ( \U2|dp|RF|Mux26~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|WideOr10~0_combout  & \U2|ctrl|Pstate.exec1~q ))) # (\U2|dp|IR|out [5]) ) ) # ( !\U2|dp|RF|Mux26~0_combout  & ( (\U2|dp|IR|out [5] & 
// ((!\ExternalReset~input_o ) # ((!\U2|ctrl|WideOr10~0_combout ) # (!\U2|ctrl|Pstate.exec1~q )))) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[5]~6 .extended_lut = "off";
defparam \U2|dp|OpndBus[5]~6 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U2|dp|OpndBus[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y38_N38
dffeas \IO_datain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[4] .is_wysiwyg = "true";
defparam \IO_datain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N45
cyclonev_lcell_comb \U2|dp|RF|data_temp~9 (
// Equation(s):
// \U2|dp|RF|data_temp~9_combout  = ( \U2|dp|AL|Selector11~3_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout ) # 
// (\U2|dp|RF|Mux11~0_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout )) # (IO_datain[4]))) ) ) ) # ( !\U2|dp|AL|Selector11~3_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  
// & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|Mux11~0_combout  & !\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout )) # (IO_datain[4]))) ) ) ) # ( \U2|dp|AL|Selector11~3_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout ) # (\U2|dp|RF|Mux11~0_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (IO_datain[4] & 
// ((\U2|dp|RF|data_temp~3_combout )))) ) ) ) # ( !\U2|dp|AL|Selector11~3_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|Mux11~0_combout  & 
// !\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (IO_datain[4] & ((\U2|dp|RF|data_temp~3_combout )))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~4_combout ),
	.datab(!IO_datain[4]),
	.datac(!\U2|dp|RF|Mux11~0_combout ),
	.datad(!\U2|dp|RF|data_temp~3_combout ),
	.datae(!\U2|dp|AL|Selector11~3_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~9 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~9 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \U2|dp|RF|data_temp~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N20
dffeas \U2|dp|RF|MemoryFile[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N44
dffeas \U2|dp|RF|MemoryFile[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N54
cyclonev_lcell_comb \U2|dp|RF|MemoryFile[0][4]~feeder (
// Equation(s):
// \U2|dp|RF|MemoryFile[0][4]~feeder_combout  = ( \U2|dp|RF|data_temp~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|MemoryFile[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][4]~feeder .extended_lut = "off";
defparam \U2|dp|RF|MemoryFile[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|dp|RF|MemoryFile[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N56
dffeas \U2|dp|RF|MemoryFile[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|RF|MemoryFile[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N2
dffeas \U2|dp|RF|MemoryFile[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][4] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N15
cyclonev_lcell_comb \U2|dp|RF|Mux11~0 (
// Equation(s):
// \U2|dp|RF|Mux11~0_combout  = ( \U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[3][4]~q  ) ) ) # ( !\U2|dp|IR|out [10] & ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[2][4]~q  ) ) ) # ( \U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[1][4]~q  ) ) ) # ( !\U2|dp|IR|out [10] & ( !\U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[0][4]~q  ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][4]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][4]~q ),
	.datac(!\U2|dp|RF|MemoryFile[0][4]~q ),
	.datad(!\U2|dp|RF|MemoryFile[2][4]~q ),
	.datae(!\U2|dp|IR|out [10]),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux11~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux11~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \U2|dp|RF|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N27
cyclonev_lcell_comb \U2|dp|RF|Mux27~0 (
// Equation(s):
// \U2|dp|RF|Mux27~0_combout  = ( \U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] & ( \U2|dp|RF|MemoryFile[3][4]~q  ) ) ) # ( !\U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] & ( \U2|dp|RF|MemoryFile[1][4]~q  ) ) ) # ( \U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] & ( 
// \U2|dp|RF|MemoryFile[2][4]~q  ) ) ) # ( !\U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] & ( \U2|dp|RF|MemoryFile[0][4]~q  ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][4]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][4]~q ),
	.datac(!\U2|dp|RF|MemoryFile[0][4]~q ),
	.datad(!\U2|dp|RF|MemoryFile[1][4]~q ),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux27~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux27~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \U2|dp|RF|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N18
cyclonev_lcell_comb \IO_datain[3]~feeder (
// Equation(s):
// \IO_datain[3]~feeder_combout  = ( \in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_datain[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_datain[3]~feeder .extended_lut = "off";
defparam \IO_datain[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IO_datain[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N19
dffeas \IO_datain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IO_datain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(gnd),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[3] .is_wysiwyg = "true";
defparam \IO_datain[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y36_N58
dffeas \IO_datain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[2] .is_wysiwyg = "true";
defparam \IO_datain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N14
dffeas \U2|dp|RF|MemoryFile[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N38
dffeas \U2|dp|RF|MemoryFile[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N44
dffeas \U2|dp|RF|MemoryFile[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N39
cyclonev_lcell_comb \U2|dp|RF|Mux13~0 (
// Equation(s):
// \U2|dp|RF|Mux13~0_combout  = ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[0][2]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[2][2]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[3][2]~q ))) ) ) ) # ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[0][2]~q  & ( (!\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFile[1][2]~q ) ) ) ) # ( \U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[0][2]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[2][2]~q )) # (\U2|dp|IR|out [10] & 
// ((\U2|dp|RF|MemoryFile[3][2]~q ))) ) ) ) # ( !\U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[0][2]~q  & ( (\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFile[1][2]~q ) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][2]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFile[3][2]~q ),
	.datad(!\U2|dp|RF|MemoryFile[1][2]~q ),
	.datae(!\U2|dp|IR|out [11]),
	.dataf(!\U2|dp|RF|MemoryFile[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux13~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux13~0 .lut_mask = 64'h00334747CCFF4747;
defparam \U2|dp|RF|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N9
cyclonev_lcell_comb \U2|dp|RF|data_temp~7 (
// Equation(s):
// \U2|dp|RF|data_temp~7_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector13~3_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout ) # 
// (\U2|dp|RF|Mux13~0_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout )) # (IO_datain[2]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector13~3_combout  
// & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout ) # (\U2|dp|RF|Mux13~0_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (IO_datain[2] & ((\U2|dp|RF|data_temp~3_combout )))) ) ) ) # ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector13~3_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|Mux13~0_combout  & !\U2|dp|RF|data_temp~3_combout )))) # 
// (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout )) # (IO_datain[2]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector13~3_combout  & ( 
// (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|Mux13~0_combout  & !\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (IO_datain[2] & ((\U2|dp|RF|data_temp~3_combout )))) ) ) )

	.dataa(!IO_datain[2]),
	.datab(!\U2|dp|RF|data_temp~4_combout ),
	.datac(!\U2|dp|RF|Mux13~0_combout ),
	.datad(!\U2|dp|RF|data_temp~3_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~7 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~7 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \U2|dp|RF|data_temp~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N26
dffeas \U2|dp|RF|MemoryFile[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][2] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N27
cyclonev_lcell_comb \U2|dp|RF|Mux29~0 (
// Equation(s):
// \U2|dp|RF|Mux29~0_combout  = ( \U2|dp|RF|MemoryFile[1][2]~q  & ( \U2|dp|RF|MemoryFile[0][2]~q  & ( (!\U2|dp|IR|out [9]) # ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][2]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][2]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[1][2]~q  & ( \U2|dp|RF|MemoryFile[0][2]~q  & ( (!\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][2]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][2]~q ))))) 
// ) ) ) # ( \U2|dp|RF|MemoryFile[1][2]~q  & ( !\U2|dp|RF|MemoryFile[0][2]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][2]~q )) # (\U2|dp|IR|out [8] & 
// ((\U2|dp|RF|MemoryFile[3][2]~q ))))) ) ) ) # ( !\U2|dp|RF|MemoryFile[1][2]~q  & ( !\U2|dp|RF|MemoryFile[0][2]~q  & ( (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][2]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][2]~q ))))) ) 
// ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][2]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][2]~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFile[1][2]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux29~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux29~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \U2|dp|RF|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N26
dffeas \U2|dp|RF|MemoryFile[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N2
dffeas \U2|dp|RF|MemoryFile[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N53
dffeas \U2|dp|RF|MemoryFile[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N12
cyclonev_lcell_comb \U2|dp|RF|Mux14~0 (
// Equation(s):
// \U2|dp|RF|Mux14~0_combout  = ( \U2|dp|RF|MemoryFile[2][1]~q  & ( \U2|dp|RF|MemoryFile[0][1]~q  & ( (!\U2|dp|IR|out [10]) # ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[1][1]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[3][1]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[2][1]~q  & ( \U2|dp|RF|MemoryFile[0][1]~q  & ( (!\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10])) # (\U2|dp|RF|MemoryFile[1][1]~q ))) # (\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10] & \U2|dp|RF|MemoryFile[3][1]~q )))) ) ) ) # ( 
// \U2|dp|RF|MemoryFile[2][1]~q  & ( !\U2|dp|RF|MemoryFile[0][1]~q  & ( (!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[1][1]~q  & (\U2|dp|IR|out [10]))) # (\U2|dp|IR|out [11] & (((!\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFile[3][1]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[2][1]~q  & ( !\U2|dp|RF|MemoryFile[0][1]~q  & ( (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[1][1]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[3][1]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][1]~q ),
	.datab(!\U2|dp|IR|out [11]),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFile[3][1]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][1]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux14~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux14~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \U2|dp|RF|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y38_N22
dffeas \IO_datain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[1] .is_wysiwyg = "true";
defparam \IO_datain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y38_N5
dffeas \U2|dp|IR|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[1] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N54
cyclonev_lcell_comb \U2|ctrl|Selector16~4 (
// Equation(s):
// \U2|ctrl|Selector16~4_combout  = ( \U2|dp|IR|out [13] & ( \U2|ctrl|Selector16~0_combout  & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & !\U2|ctrl|Selector16~1_combout )) ) ) ) # ( !\U2|dp|IR|out [13] & ( \U2|ctrl|Selector16~0_combout  & ( 
// (\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1~q ) ) ) ) # ( \U2|dp|IR|out [13] & ( !\U2|ctrl|Selector16~0_combout  & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & !\U2|ctrl|Selector16~1_combout )) ) ) ) # ( !\U2|dp|IR|out [13] & ( 
// !\U2|ctrl|Selector16~0_combout  & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & ((!\U2|ctrl|Selector16~1_combout ) # (\U2|dp|IR|out [12])))) ) ) )

	.dataa(!\U2|dp|IR|out [12]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\U2|ctrl|Selector16~1_combout ),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|ctrl|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~4 .extended_lut = "off";
defparam \U2|ctrl|Selector16~4 .lut_mask = 64'h0301030003030300;
defparam \U2|ctrl|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout  = ( !\U2|ctrl|RplusI~4_combout  & ( (\U2|ctrl|Selector16~2_combout  & !\U2|ctrl|Selector16~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Selector16~2_combout ),
	.datad(!\U2|ctrl|Selector16~4_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|RplusI~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0 .lut_mask = 64'h0F000F0000000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[13]~2_combout  & ( \U2|dp|AddressUnitRSideBus[14]~1_combout  & ( (!\U2|dp|AU|AL|Decoder0~1_combout  & 
// (\U2|dp|AddressUnitRSideBus[15]~0_combout  & (\U2|ctrl|Nstate.incpc~0_combout  & \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout ))) ) ) ) # ( !\U2|dp|AddressUnitRSideBus[13]~2_combout  & ( 
// \U2|dp|AddressUnitRSideBus[14]~1_combout  & ( (\U2|dp|AddressUnitRSideBus[15]~0_combout  & (\U2|ctrl|Nstate.incpc~0_combout  & \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout )) ) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.datae(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.dataf(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0 .lut_mask = 64'h0000000000030002;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( (!\U2|dp|AddressUnitRSideBus[13]~2_combout  & (\U2|dp|AddressUnitRSideBus[14]~1_combout  & 
// \U2|dp|AU|AL|Decoder0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datad(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .lut_mask = 64'h00000000000C000C;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N6
cyclonev_lcell_comb \U2|ctrl|Selector18~0 (
// Equation(s):
// \U2|ctrl|Selector18~0_combout  = ( \U2|ctrl|Pstate.exec1~q  & ( \U2|ctrl|shrB~0_combout  & ( (\ExternalReset~input_o  & ((!\U2|dp|IR|out [15]) # ((\U2|ctrl|Pstate.exec1lda~q  & !\U1|memDataReady~q )))) ) ) ) # ( !\U2|ctrl|Pstate.exec1~q  & ( 
// \U2|ctrl|shrB~0_combout  & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1lda~q  & !\U1|memDataReady~q )) ) ) ) # ( \U2|ctrl|Pstate.exec1~q  & ( !\U2|ctrl|shrB~0_combout  & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1lda~q  & 
// !\U1|memDataReady~q )) ) ) ) # ( !\U2|ctrl|Pstate.exec1~q  & ( !\U2|ctrl|shrB~0_combout  & ( (\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1lda~q  & !\U1|memDataReady~q )) ) ) )

	.dataa(!\U2|dp|IR|out [15]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|Pstate.exec1lda~q ),
	.datad(!\U1|memDataReady~q ),
	.datae(!\U2|ctrl|Pstate.exec1~q ),
	.dataf(!\U2|ctrl|shrB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector18~0 .extended_lut = "off";
defparam \U2|ctrl|Selector18~0 .lut_mask = 64'h0300030003002322;
defparam \U2|ctrl|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N33
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~2 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~2_combout  = ( !\U2|dp|AU|AL|Selector8~0_combout  & ( \U2|ctrl|Selector16~3_combout  & ( (!\U2|ctrl|ResetPC~1_combout  & ((!\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|Selector18~0_combout  $ (!\U2|ctrl|RplusI~4_combout ))) # 
// (\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|Selector18~0_combout  & !\U2|ctrl|RplusI~4_combout )))) ) ) )

	.dataa(!\U2|ctrl|PCplusI~0_combout ),
	.datab(!\U2|ctrl|Selector18~0_combout ),
	.datac(!\U2|ctrl|ResetPC~1_combout ),
	.datad(!\U2|ctrl|RplusI~4_combout ),
	.datae(!\U2|dp|AU|AL|Selector8~0_combout ),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~2 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~2 .lut_mask = 64'h0000000060800000;
defparam \U2|dp|AU|AL|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N0
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~1_combout  = ( \U2|ctrl|RplusI~4_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|ctrl|Selector16~3_combout  & (!\U2|ctrl|ResetPC~1_combout  & (!\U2|ctrl|PCplusI~0_combout  & !\U2|ctrl|Selector18~0_combout ))) ) ) ) # ( 
// !\U2|ctrl|RplusI~4_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|ctrl|Selector16~3_combout  & (!\U2|ctrl|ResetPC~1_combout  & (!\U2|ctrl|PCplusI~0_combout  $ (!\U2|ctrl|Selector18~0_combout )))) ) ) ) # ( \U2|ctrl|RplusI~4_combout  & ( 
// !\U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|ctrl|Selector16~3_combout  & (!\U2|ctrl|ResetPC~1_combout  & (!\U2|ctrl|PCplusI~0_combout  & !\U2|ctrl|Selector18~0_combout ))) ) ) ) # ( !\U2|ctrl|RplusI~4_combout  & ( !\U2|dp|AU|AL|Selector8~0_combout  & ( 
// (\U2|ctrl|Selector16~3_combout  & (!\U2|ctrl|ResetPC~1_combout  & (\U2|ctrl|PCplusI~0_combout  & !\U2|ctrl|Selector18~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|Selector16~3_combout ),
	.datab(!\U2|ctrl|ResetPC~1_combout ),
	.datac(!\U2|ctrl|PCplusI~0_combout ),
	.datad(!\U2|ctrl|Selector18~0_combout ),
	.datae(!\U2|ctrl|RplusI~4_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~1 .lut_mask = 64'h0400400004404000;
defparam \U2|dp|AU|AL|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N12
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~0_combout  = ( \U2|ctrl|Selector16~4_combout  & ( (!\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|RplusI~4_combout  & !\U2|ctrl|Selector18~0_combout )) ) ) # ( !\U2|ctrl|Selector16~4_combout  & ( (!\U2|ctrl|PCplusI~0_combout  & 
// (!\U2|ctrl|RplusI~4_combout  & (!\U2|ctrl|Selector16~2_combout  & !\U2|ctrl|Selector18~0_combout ))) ) )

	.dataa(!\U2|ctrl|PCplusI~0_combout ),
	.datab(!\U2|ctrl|RplusI~4_combout ),
	.datac(!\U2|ctrl|Selector16~2_combout ),
	.datad(!\U2|ctrl|Selector18~0_combout ),
	.datae(!\U2|ctrl|Selector16~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~0 .lut_mask = 64'h8000880080008800;
defparam \U2|dp|AU|AL|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N47
dffeas \U2|dp|RF|MemoryFile[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N38
dffeas \U2|dp|RF|MemoryFile[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N56
dffeas \U2|dp|RF|MemoryFile[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N33
cyclonev_lcell_comb \U2|dp|RF|Mux15~0 (
// Equation(s):
// \U2|dp|RF|Mux15~0_combout  = ( \U2|dp|RF|MemoryFile[3][0]~q  & ( \U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFile[2][0]~q ) # (\U2|dp|IR|out [10]) ) ) ) # ( !\U2|dp|RF|MemoryFile[3][0]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & 
// \U2|dp|RF|MemoryFile[2][0]~q ) ) ) ) # ( \U2|dp|RF|MemoryFile[3][0]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[0][0]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[1][0]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[3][0]~q  
// & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[0][0]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[1][0]~q )) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][0]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFile[0][0]~q ),
	.datad(!\U2|dp|RF|MemoryFile[2][0]~q ),
	.datae(!\U2|dp|RF|MemoryFile[3][0]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux15~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux15~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \U2|dp|RF|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y38_N40
dffeas \IO_datain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[0] .is_wysiwyg = "true";
defparam \IO_datain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N21
cyclonev_lcell_comb \U2|dp|RF|data_temp~5 (
// Equation(s):
// \U2|dp|RF|data_temp~5_combout  = ( \U2|dp|AL|Selector15~4_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout )) # 
// (\U2|dp|RF|Mux15~0_combout ))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout ) # (IO_datain[0])))) ) ) ) # ( !\U2|dp|AL|Selector15~4_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  
// & ( (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux15~0_combout  & ((!\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout ) # (IO_datain[0])))) ) ) ) # ( \U2|dp|AL|Selector15~4_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout )) # (\U2|dp|RF|Mux15~0_combout ))) # (\U2|dp|RF|data_temp~4_combout  & (((IO_datain[0] & 
// \U2|dp|RF|data_temp~3_combout )))) ) ) ) # ( !\U2|dp|AL|Selector15~4_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux15~0_combout  & 
// ((!\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((IO_datain[0] & \U2|dp|RF|data_temp~3_combout )))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~4_combout ),
	.datab(!\U2|dp|RF|Mux15~0_combout ),
	.datac(!IO_datain[0]),
	.datad(!\U2|dp|RF|data_temp~3_combout ),
	.datae(!\U2|dp|AL|Selector15~4_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~5 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~5 .lut_mask = 64'h220522AF770577AF;
defparam \U2|dp|RF|data_temp~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N50
dffeas \U2|dp|RF|MemoryFile[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][0] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N39
cyclonev_lcell_comb \U2|dp|RF|Mux31~0 (
// Equation(s):
// \U2|dp|RF|Mux31~0_combout  = ( \U2|dp|RF|MemoryFile[3][0]~q  & ( \U2|dp|IR|out [8] & ( (\U2|dp|IR|out [9]) # (\U2|dp|RF|MemoryFile[1][0]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFile[3][0]~q  & ( \U2|dp|IR|out [8] & ( (\U2|dp|RF|MemoryFile[1][0]~q  & !\U2|dp|IR|out 
// [9]) ) ) ) # ( \U2|dp|RF|MemoryFile[3][0]~q  & ( !\U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[0][0]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFile[2][0]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFile[3][0]~q  & ( !\U2|dp|IR|out [8] & ( 
// (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[0][0]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFile[2][0]~q ))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][0]~q ),
	.datab(!\U2|dp|RF|MemoryFile[0][0]~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|RF|MemoryFile[2][0]~q ),
	.datae(!\U2|dp|RF|MemoryFile[3][0]~q ),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux31~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux31~0 .lut_mask = 64'h303F303F50505F5F;
defparam \U2|dp|RF|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Selector15~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector15~1_combout  = ( \U2|dp|RF|Mux31~0_combout  & ( \U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|AU|AL|Selector8~2_combout  & (((\U2|dp|AU|AL|Selector15~0_combout ) # (\U2|dp|AU|AL|Selector8~1_combout )))) # (\U2|dp|AU|AL|Selector8~2_combout  
// & (((!\U2|dp|AU|AL|Selector8~1_combout )) # (\U2|dp|IR|out [0]))) ) ) ) # ( !\U2|dp|RF|Mux31~0_combout  & ( \U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|AU|AL|Selector8~2_combout  & (((!\U2|dp|AU|AL|Selector8~1_combout  & \U2|dp|AU|AL|Selector15~0_combout )))) 
// # (\U2|dp|AU|AL|Selector8~2_combout  & (((!\U2|dp|AU|AL|Selector8~1_combout )) # (\U2|dp|IR|out [0]))) ) ) ) # ( \U2|dp|RF|Mux31~0_combout  & ( !\U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|AU|AL|Selector8~2_combout  & (((\U2|dp|AU|AL|Selector15~0_combout ) # 
// (\U2|dp|AU|AL|Selector8~1_combout )))) # (\U2|dp|AU|AL|Selector8~2_combout  & (\U2|dp|IR|out [0] & (\U2|dp|AU|AL|Selector8~1_combout ))) ) ) ) # ( !\U2|dp|RF|Mux31~0_combout  & ( !\U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|AU|AL|Selector8~2_combout  & 
// (((!\U2|dp|AU|AL|Selector8~1_combout  & \U2|dp|AU|AL|Selector15~0_combout )))) # (\U2|dp|AU|AL|Selector8~2_combout  & (\U2|dp|IR|out [0] & (\U2|dp|AU|AL|Selector8~1_combout ))) ) ) )

	.dataa(!\U2|dp|IR|out [0]),
	.datab(!\U2|dp|AU|AL|Selector8~2_combout ),
	.datac(!\U2|dp|AU|AL|Selector8~1_combout ),
	.datad(!\U2|dp|AU|AL|Selector15~0_combout ),
	.datae(!\U2|dp|RF|Mux31~0_combout ),
	.dataf(!\U2|dp|RF|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector15~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector15~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \U2|dp|AU|AL|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N30
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~3 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~3_combout  = ( !\U2|ctrl|Selector16~4_combout  & ( \U2|ctrl|Selector16~2_combout  & ( (!\U2|ctrl|ResetPC~1_combout  & ((!\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|Selector18~0_combout  $ (!\U2|ctrl|RplusI~4_combout ))) # 
// (\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|Selector18~0_combout  & !\U2|ctrl|RplusI~4_combout )))) ) ) )

	.dataa(!\U2|ctrl|PCplusI~0_combout ),
	.datab(!\U2|ctrl|Selector18~0_combout ),
	.datac(!\U2|ctrl|RplusI~4_combout ),
	.datad(!\U2|ctrl|ResetPC~1_combout ),
	.datae(!\U2|ctrl|Selector16~4_combout ),
	.dataf(!\U2|ctrl|Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~3 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~3 .lut_mask = 64'h0000000068000000;
defparam \U2|dp|AU|AL|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector14~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector14~0_combout  = ( \U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|RF|Mux14~0_combout )) # (\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux30~0_combout ))) ) ) 
// ) # ( !\U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|IR|out [1])) # (\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux30~0_combout ))) ) ) )

	.dataa(!\U2|dp|IR|out [1]),
	.datab(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datac(!\U2|dp|RF|Mux14~0_combout ),
	.datad(!\U2|dp|RF|Mux30~0_combout ),
	.datae(!\U2|ctrl|Selector18~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector14~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector14~0 .lut_mask = 64'h0000000044770C3F;
defparam \U2|dp|AU|AL|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector13~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector13~0_combout  = ( \U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux13~0_combout ))) # (\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|RF|Mux29~0_combout )) ) ) 
// ) # ( !\U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|IR|out [2])) # (\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux29~0_combout ))) ) ) )

	.dataa(!\U2|dp|IR|out [2]),
	.datab(!\U2|dp|RF|Mux29~0_combout ),
	.datac(!\U2|dp|RF|Mux13~0_combout ),
	.datad(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datae(!\U2|ctrl|Selector18~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector13~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector13~0 .lut_mask = 64'h0000000055330F33;
defparam \U2|dp|AU|AL|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N38
dffeas \U2|dp|RF|MemoryFile[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N44
dffeas \U2|dp|RF|MemoryFile[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N26
dffeas \U2|dp|RF|MemoryFile[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N30
cyclonev_lcell_comb \U2|dp|RF|Mux28~0 (
// Equation(s):
// \U2|dp|RF|Mux28~0_combout  = ( \U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] & ( \U2|dp|RF|MemoryFile[3][3]~q  ) ) ) # ( !\U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] & ( \U2|dp|RF|MemoryFile[1][3]~q  ) ) ) # ( \U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] & ( 
// \U2|dp|RF|MemoryFile[2][3]~q  ) ) ) # ( !\U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] & ( \U2|dp|RF|MemoryFile[0][3]~q  ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[0][3]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][3]~q ),
	.datac(!\U2|dp|RF|MemoryFile[1][3]~q ),
	.datad(!\U2|dp|RF|MemoryFile[2][3]~q ),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux28~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux28~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \U2|dp|RF|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N15
cyclonev_lcell_comb \U2|dp|AU|AL|Selector12~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector12~0_combout  = ( \U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|RF|Mux28~0_combout )) ) ) 
// ) # ( !\U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|IR|out [3])) # (\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux28~0_combout ))) ) ) )

	.dataa(!\U2|dp|IR|out [3]),
	.datab(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datac(!\U2|dp|RF|Mux28~0_combout ),
	.datad(!\U2|dp|RF|Mux12~0_combout ),
	.datae(!\U2|ctrl|Selector18~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector12~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector12~0 .lut_mask = 64'h00000000474703CF;
defparam \U2|dp|AU|AL|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N39
cyclonev_lcell_comb \U2|dp|AU|AL|Selector11~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector11~0_combout  = ( \U2|dp|IR|out [4] & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & ((!\U2|ctrl|Selector18~0_combout ) # ((\U2|dp|RF|Mux11~0_combout )))) # (\U2|dp|AU|AL|Selector8~0_combout  & 
// (((\U2|dp|RF|Mux27~0_combout )))) ) ) ) # ( !\U2|dp|IR|out [4] & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|ctrl|Selector18~0_combout  & ((\U2|dp|RF|Mux11~0_combout )))) # (\U2|dp|AU|AL|Selector8~0_combout  & 
// (((\U2|dp|RF|Mux27~0_combout )))) ) ) )

	.dataa(!\U2|ctrl|Selector18~0_combout ),
	.datab(!\U2|dp|RF|Mux27~0_combout ),
	.datac(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datad(!\U2|dp|RF|Mux11~0_combout ),
	.datae(!\U2|dp|IR|out [4]),
	.dataf(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector11~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector11~0 .lut_mask = 64'h000000000353A3F3;
defparam \U2|dp|AU|AL|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N33
cyclonev_lcell_comb \U2|dp|AU|AL|Selector10~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector10~0_combout  = ( \U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|RF|Mux10~0_combout )) # (\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux26~0_combout ))) ) ) 
// ) # ( !\U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  & ( (!\U2|dp|AU|AL|Selector8~0_combout  & (\U2|dp|IR|out [5])) # (\U2|dp|AU|AL|Selector8~0_combout  & ((\U2|dp|RF|Mux26~0_combout ))) ) ) )

	.dataa(!\U2|dp|RF|Mux10~0_combout ),
	.datab(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux26~0_combout ),
	.datae(!\U2|ctrl|Selector18~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector10~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector10~0 .lut_mask = 64'h000000000C3F4477;
defparam \U2|dp|AU|AL|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y38_N10
dffeas \IO_datain[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[6] .is_wysiwyg = "true";
defparam \IO_datain[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N57
cyclonev_lcell_comb \U2|dp|RF|data_temp~11 (
// Equation(s):
// \U2|dp|RF|data_temp~11_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector9~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout ) # 
// (\U2|dp|RF|Mux9~0_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout )) # (IO_datain[6]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector9~2_combout  & 
// ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout ) # (\U2|dp|RF|Mux9~0_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (IO_datain[6] & ((\U2|dp|RF|data_temp~3_combout )))) ) ) ) # ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector9~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|Mux9~0_combout  & !\U2|dp|RF|data_temp~3_combout )))) # 
// (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout )) # (IO_datain[6]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector9~2_combout  & ( 
// (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|Mux9~0_combout  & !\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (IO_datain[6] & ((\U2|dp|RF|data_temp~3_combout )))) ) ) )

	.dataa(!IO_datain[6]),
	.datab(!\U2|dp|RF|data_temp~4_combout ),
	.datac(!\U2|dp|RF|Mux9~0_combout ),
	.datad(!\U2|dp|RF|data_temp~3_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~11 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~11 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \U2|dp|RF|data_temp~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N56
dffeas \U2|dp|RF|MemoryFile[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N44
dffeas \U2|dp|RF|MemoryFile[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y37_N32
dffeas \U2|dp|RF|MemoryFile[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N57
cyclonev_lcell_comb \U2|dp|RF|MemoryFile[0][6]~feeder (
// Equation(s):
// \U2|dp|RF|MemoryFile[0][6]~feeder_combout  = ( \U2|dp|RF|data_temp~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|MemoryFile[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][6]~feeder .extended_lut = "off";
defparam \U2|dp|RF|MemoryFile[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|dp|RF|MemoryFile[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N59
dffeas \U2|dp|RF|MemoryFile[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|RF|MemoryFile[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][6] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N18
cyclonev_lcell_comb \U2|dp|RF|Mux9~0 (
// Equation(s):
// \U2|dp|RF|Mux9~0_combout  = ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[0][6]~q  & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][6]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[3][6]~q )) ) ) ) # ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[0][6]~q  & ( (!\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFile[1][6]~q ) ) ) ) # ( \U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[0][6]~q  & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][6]~q ))) # (\U2|dp|IR|out [10] & 
// (\U2|dp|RF|MemoryFile[3][6]~q )) ) ) ) # ( !\U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[0][6]~q  & ( (\U2|dp|RF|MemoryFile[1][6]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][6]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][6]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|RF|MemoryFile[2][6]~q ),
	.datae(!\U2|dp|IR|out [11]),
	.dataf(!\U2|dp|RF|MemoryFile[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux9~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux9~0 .lut_mask = 64'h050503F3F5F503F3;
defparam \U2|dp|RF|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N33
cyclonev_lcell_comb \U2|dp|RF|Mux25~0 (
// Equation(s):
// \U2|dp|RF|Mux25~0_combout  = ( \U2|dp|IR|out [9] & ( \U2|dp|RF|MemoryFile[0][6]~q  & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][6]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[3][6]~q ))) ) ) ) # ( !\U2|dp|IR|out [9] & ( 
// \U2|dp|RF|MemoryFile[0][6]~q  & ( (!\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFile[1][6]~q ) ) ) ) # ( \U2|dp|IR|out [9] & ( !\U2|dp|RF|MemoryFile[0][6]~q  & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[2][6]~q )) # (\U2|dp|IR|out [8] & 
// ((\U2|dp|RF|MemoryFile[3][6]~q ))) ) ) ) # ( !\U2|dp|IR|out [9] & ( !\U2|dp|RF|MemoryFile[0][6]~q  & ( (\U2|dp|IR|out [8] & \U2|dp|RF|MemoryFile[1][6]~q ) ) ) )

	.dataa(!\U2|dp|IR|out [8]),
	.datab(!\U2|dp|RF|MemoryFile[2][6]~q ),
	.datac(!\U2|dp|RF|MemoryFile[3][6]~q ),
	.datad(!\U2|dp|RF|MemoryFile[1][6]~q ),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|RF|MemoryFile[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux25~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux25~0 .lut_mask = 64'h00552727AAFF2727;
defparam \U2|dp|RF|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N3
cyclonev_lcell_comb \U2|dp|AU|AL|Selector9~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector9~0_combout  = ( \U2|dp|RF|Mux25~0_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  & ( \U2|dp|AU|AL|Selector8~3_combout  ) ) ) # ( \U2|dp|RF|Mux25~0_combout  & ( !\U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|dp|AU|AL|Selector8~3_combout  
// & ((!\U2|ctrl|Selector18~0_combout  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Selector18~0_combout  & ((\U2|dp|RF|Mux9~0_combout ))))) ) ) ) # ( !\U2|dp|RF|Mux25~0_combout  & ( !\U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|dp|AU|AL|Selector8~3_combout  & 
// ((!\U2|ctrl|Selector18~0_combout  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Selector18~0_combout  & ((\U2|dp|RF|Mux9~0_combout ))))) ) ) )

	.dataa(!\U2|dp|IR|out [6]),
	.datab(!\U2|dp|RF|Mux9~0_combout ),
	.datac(!\U2|ctrl|Selector18~0_combout ),
	.datad(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datae(!\U2|dp|RF|Mux25~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector9~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector9~0 .lut_mask = 64'h00530053000000FF;
defparam \U2|dp|AU|AL|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N50
dffeas \U2|dp|RF|MemoryFile[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N8
dffeas \U2|dp|RF|MemoryFile[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N14
dffeas \U2|dp|RF|MemoryFile[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N54
cyclonev_lcell_comb \U2|dp|RF|Mux8~0 (
// Equation(s):
// \U2|dp|RF|Mux8~0_combout  = ( \U2|dp|RF|MemoryFile[0][7]~q  & ( \U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [10] & (((!\U2|dp|IR|out [11])) # (\U2|dp|RF|MemoryFile[2][7]~q ))) # (\U2|dp|IR|out [10] & (((\U2|dp|IR|out [11]) # 
// (\U2|dp|RF|MemoryFile[1][7]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFile[0][7]~q  & ( \U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[2][7]~q  & ((\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & (((\U2|dp|IR|out [11]) # 
// (\U2|dp|RF|MemoryFile[1][7]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFile[0][7]~q  & ( !\U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [10] & (((!\U2|dp|IR|out [11])) # (\U2|dp|RF|MemoryFile[2][7]~q ))) # (\U2|dp|IR|out [10] & (((\U2|dp|RF|MemoryFile[1][7]~q  
// & !\U2|dp|IR|out [11])))) ) ) ) # ( !\U2|dp|RF|MemoryFile[0][7]~q  & ( !\U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[2][7]~q  & ((\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & (((\U2|dp|RF|MemoryFile[1][7]~q  & 
// !\U2|dp|IR|out [11])))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][7]~q ),
	.datab(!\U2|dp|RF|MemoryFile[1][7]~q ),
	.datac(!\U2|dp|IR|out [10]),
	.datad(!\U2|dp|IR|out [11]),
	.datae(!\U2|dp|RF|MemoryFile[0][7]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux8~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux8~0 .lut_mask = 64'h0350F350035FF35F;
defparam \U2|dp|RF|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y38_N34
dffeas \IO_datain[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[7] .is_wysiwyg = "true";
defparam \IO_datain[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N57
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( (!\U2|dp|AddressUnitRSideBus[14]~1_combout  & (\U2|dp|AddressUnitRSideBus[13]~2_combout  & 
// \U2|dp|AU|AL|Decoder0~1_combout )) ) )

	.dataa(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 64'h0000000000220022;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N32
dffeas \U2|dp|RF|MemoryFile[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][8] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N38
dffeas \U2|dp|RF|MemoryFile[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][8] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N53
dffeas \U2|dp|RF|MemoryFile[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][8] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N57
cyclonev_lcell_comb \U2|dp|RF|Mux7~0 (
// Equation(s):
// \U2|dp|RF|Mux7~0_combout  = ( \U2|dp|RF|MemoryFile[0][8]~q  & ( \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][8]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[3][8]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[0][8]~q  & ( 
// \U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][8]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[3][8]~q )) ) ) ) # ( \U2|dp|RF|MemoryFile[0][8]~q  & ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [10]) # 
// (\U2|dp|RF|MemoryFile[1][8]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFile[0][8]~q  & ( !\U2|dp|IR|out [11] & ( (\U2|dp|RF|MemoryFile[1][8]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][8]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFile[3][8]~q ),
	.datad(!\U2|dp|RF|MemoryFile[2][8]~q ),
	.datae(!\U2|dp|RF|MemoryFile[0][8]~q ),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux7~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux7~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \U2|dp|RF|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N24
cyclonev_lcell_comb \U2|dp|AL|Equal5~0 (
// Equation(s):
// \U2|dp|AL|Equal5~0_combout  = ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [12] & (\ExternalReset~input_o  & (\U2|ctrl|shrB~0_combout  & \U2|ctrl|Pstate.exec1~q ))) ) )

	.dataa(!\U2|dp|IR|out [12]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|shrB~0_combout ),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal5~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal5~0 .lut_mask = 64'h0000000000020002;
defparam \U2|dp|AL|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N8
dffeas \U2|dp|RF|MemoryFile[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][9] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N5
dffeas \U2|dp|RF|MemoryFile[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][9] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N5
dffeas \U2|dp|RF|MemoryFile[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][9] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N27
cyclonev_lcell_comb \U2|dp|RF|Mux6~0 (
// Equation(s):
// \U2|dp|RF|Mux6~0_combout  = ( \U2|dp|RF|MemoryFile[2][9]~q  & ( \U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[1][9]~q ))) # (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[3][9]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][9]~q  & ( 
// \U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[1][9]~q ))) # (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[3][9]~q )) ) ) ) # ( \U2|dp|RF|MemoryFile[2][9]~q  & ( !\U2|dp|IR|out [10] & ( (\U2|dp|RF|MemoryFile[0][9]~q ) # (\U2|dp|IR|out 
// [11]) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][9]~q  & ( !\U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [11] & \U2|dp|RF|MemoryFile[0][9]~q ) ) ) )

	.dataa(!\U2|dp|IR|out [11]),
	.datab(!\U2|dp|RF|MemoryFile[3][9]~q ),
	.datac(!\U2|dp|RF|MemoryFile[1][9]~q ),
	.datad(!\U2|dp|RF|MemoryFile[0][9]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][9]~q ),
	.dataf(!\U2|dp|IR|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux6~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux6~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \U2|dp|RF|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N47
dffeas \U2|dp|IR|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[7] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N39
cyclonev_lcell_comb \U2|dp|AL|Add2~9 (
// Equation(s):
// \U2|dp|AL|Add2~9_sumout  = SUM(( \U2|dp|RF|Mux13~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [2])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|IR|out [2]))) # (\U2|ctrl|WideOr10~0_combout  & 
// (!\U2|dp|RF|Mux29~0_combout )))) ) + ( \U2|dp|AL|Add2~6  ))
// \U2|dp|AL|Add2~10  = CARRY(( \U2|dp|RF|Mux13~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [2])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|IR|out [2]))) # (\U2|ctrl|WideOr10~0_combout  & 
// (!\U2|dp|RF|Mux29~0_combout )))) ) + ( \U2|dp|AL|Add2~6  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|RF|Mux29~0_combout ),
	.datad(!\U2|dp|RF|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [2]),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~9_sumout ),
	.cout(\U2|dp|AL|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~9 .extended_lut = "off";
defparam \U2|dp|AL|Add2~9 .lut_mask = 64'h000001EF000000FF;
defparam \U2|dp|AL|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N42
cyclonev_lcell_comb \U2|dp|AL|Add2~13 (
// Equation(s):
// \U2|dp|AL|Add2~13_sumout  = SUM(( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [3])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux28~0_combout ))))) ) 
// + ( \U2|dp|RF|Mux12~0_combout  ) + ( \U2|dp|AL|Add2~10  ))
// \U2|dp|AL|Add2~14  = CARRY(( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [3])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux28~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux12~0_combout  ) + ( \U2|dp|AL|Add2~10  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux12~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~13_sumout ),
	.cout(\U2|dp|AL|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~13 .extended_lut = "off";
defparam \U2|dp|AL|Add2~13 .lut_mask = 64'h0000FF000000F1E0;
defparam \U2|dp|AL|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N45
cyclonev_lcell_comb \U2|dp|AL|Add2~17 (
// Equation(s):
// \U2|dp|AL|Add2~17_sumout  = SUM(( \U2|dp|RF|Mux11~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [4])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux27~0_combout ))))) ) + ( \U2|dp|AL|Add2~14  ))
// \U2|dp|AL|Add2~18  = CARRY(( \U2|dp|RF|Mux11~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [4])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux27~0_combout ))))) ) + ( \U2|dp|AL|Add2~14  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux27~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~17_sumout ),
	.cout(\U2|dp|AL|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~17 .extended_lut = "off";
defparam \U2|dp|AL|Add2~17 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N48
cyclonev_lcell_comb \U2|dp|AL|Add2~21 (
// Equation(s):
// \U2|dp|AL|Add2~21_sumout  = SUM(( \U2|dp|RF|Mux10~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [5])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux26~0_combout ))))) ) + ( \U2|dp|AL|Add2~18  ))
// \U2|dp|AL|Add2~22  = CARRY(( \U2|dp|RF|Mux10~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [5])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux26~0_combout ))))) ) + ( \U2|dp|AL|Add2~18  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux26~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~21_sumout ),
	.cout(\U2|dp|AL|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~21 .extended_lut = "off";
defparam \U2|dp|AL|Add2~21 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N51
cyclonev_lcell_comb \U2|dp|AL|Add2~25 (
// Equation(s):
// \U2|dp|AL|Add2~25_sumout  = SUM(( \U2|dp|RF|Mux9~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [6])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux25~0_combout ))))) ) + ( \U2|dp|AL|Add2~22  ))
// \U2|dp|AL|Add2~26  = CARRY(( \U2|dp|RF|Mux9~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [6])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux25~0_combout ))))) ) + ( \U2|dp|AL|Add2~22  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux25~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~25_sumout ),
	.cout(\U2|dp|AL|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~25 .extended_lut = "off";
defparam \U2|dp|AL|Add2~25 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N54
cyclonev_lcell_comb \U2|dp|AL|Add2~29 (
// Equation(s):
// \U2|dp|AL|Add2~29_sumout  = SUM(( \U2|dp|RF|Mux8~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [7])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux24~0_combout ))))) ) + ( \U2|dp|AL|Add2~26  ))
// \U2|dp|AL|Add2~30  = CARRY(( \U2|dp|RF|Mux8~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [7])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|WideOr10~0_combout  & 
// ((!\U2|dp|RF|Mux24~0_combout ))))) ) + ( \U2|dp|AL|Add2~26  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|dp|RF|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux24~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~29_sumout ),
	.cout(\U2|dp|AL|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~29 .extended_lut = "off";
defparam \U2|dp|AL|Add2~29 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N57
cyclonev_lcell_comb \U2|dp|AL|Add2~41 (
// Equation(s):
// \U2|dp|AL|Add2~41_sumout  = SUM(( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [0])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux23~0_combout ))))) ) 
// + ( \U2|dp|RF|Mux7~0_combout  ) + ( \U2|dp|AL|Add2~30  ))
// \U2|dp|AL|Add2~42  = CARRY(( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [0])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux23~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux7~0_combout  ) + ( \U2|dp|AL|Add2~30  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|dp|RF|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux7~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~41_sumout ),
	.cout(\U2|dp|AL|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~41 .extended_lut = "off";
defparam \U2|dp|AL|Add2~41 .lut_mask = 64'h0000FF000000F1E0;
defparam \U2|dp|AL|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N0
cyclonev_lcell_comb \U2|dp|AL|Add2~57 (
// Equation(s):
// \U2|dp|AL|Add2~57_sumout  = SUM(( \U2|dp|RF|Mux6~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [1])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [1])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux22~0_combout ))))) ) + ( \U2|dp|AL|Add2~42  ))
// \U2|dp|AL|Add2~58  = CARRY(( \U2|dp|RF|Mux6~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [1])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [1])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux22~0_combout ))))) ) + ( \U2|dp|AL|Add2~42  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|dp|RF|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux22~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~57_sumout ),
	.cout(\U2|dp|AL|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~57 .extended_lut = "off";
defparam \U2|dp|AL|Add2~57 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N15
cyclonev_lcell_comb \U2|dp|AL|Add0~17 (
// Equation(s):
// \U2|dp|AL|Add0~17_sumout  = SUM(( \U2|dp|RF|Mux11~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [4])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [4])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux27~0_combout ))))) ) + ( \U2|dp|AL|Add0~14  ))
// \U2|dp|AL|Add0~18  = CARRY(( \U2|dp|RF|Mux11~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [4])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [4])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux27~0_combout ))))) ) + ( \U2|dp|AL|Add0~14  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux27~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~17_sumout ),
	.cout(\U2|dp|AL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~17 .extended_lut = "off";
defparam \U2|dp|AL|Add0~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N18
cyclonev_lcell_comb \U2|dp|AL|Add0~21 (
// Equation(s):
// \U2|dp|AL|Add0~21_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [5])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux26~0_combout ))))) ) + 
// ( \U2|dp|RF|Mux10~0_combout  ) + ( \U2|dp|AL|Add0~18  ))
// \U2|dp|AL|Add0~22  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [5])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux26~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux10~0_combout  ) + ( \U2|dp|AL|Add0~18  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux10~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~21_sumout ),
	.cout(\U2|dp|AL|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~21 .extended_lut = "off";
defparam \U2|dp|AL|Add0~21 .lut_mask = 64'h0000FF0000000E1F;
defparam \U2|dp|AL|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N21
cyclonev_lcell_comb \U2|dp|AL|Add0~25 (
// Equation(s):
// \U2|dp|AL|Add0~25_sumout  = SUM(( \U2|dp|RF|Mux9~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux25~0_combout ))))) ) + ( \U2|dp|AL|Add0~22  ))
// \U2|dp|AL|Add0~26  = CARRY(( \U2|dp|RF|Mux9~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux25~0_combout ))))) ) + ( \U2|dp|AL|Add0~22  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux25~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~25_sumout ),
	.cout(\U2|dp|AL|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~25 .extended_lut = "off";
defparam \U2|dp|AL|Add0~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N24
cyclonev_lcell_comb \U2|dp|AL|Add0~29 (
// Equation(s):
// \U2|dp|AL|Add0~29_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [7])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [7])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux24~0_combout ))))) ) + 
// ( \U2|dp|RF|Mux8~0_combout  ) + ( \U2|dp|AL|Add0~26  ))
// \U2|dp|AL|Add0~30  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [7])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [7])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux24~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux8~0_combout  ) + ( \U2|dp|AL|Add0~26  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|dp|RF|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux8~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~29_sumout ),
	.cout(\U2|dp|AL|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~29 .extended_lut = "off";
defparam \U2|dp|AL|Add0~29 .lut_mask = 64'h0000FF0000000E1F;
defparam \U2|dp|AL|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N27
cyclonev_lcell_comb \U2|dp|AL|Add0~41 (
// Equation(s):
// \U2|dp|AL|Add0~41_sumout  = SUM(( \U2|dp|RF|Mux7~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [0])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [0])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux23~0_combout ))))) ) + ( \U2|dp|AL|Add0~30  ))
// \U2|dp|AL|Add0~42  = CARRY(( \U2|dp|RF|Mux7~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [0])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [0])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux23~0_combout ))))) ) + ( \U2|dp|AL|Add0~30  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|dp|RF|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux23~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~41_sumout ),
	.cout(\U2|dp|AL|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~41 .extended_lut = "off";
defparam \U2|dp|AL|Add0~41 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N0
cyclonev_lcell_comb \U2|dp|AL|Add0~57 (
// Equation(s):
// \U2|dp|AL|Add0~57_sumout  = SUM(( \U2|dp|RF|Mux6~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [1])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [1])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux22~0_combout ))))) ) + ( \U2|dp|AL|Add0~42  ))
// \U2|dp|AL|Add0~58  = CARRY(( \U2|dp|RF|Mux6~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [1])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [1])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux22~0_combout ))))) ) + ( \U2|dp|AL|Add0~42  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|dp|RF|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux22~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~57_sumout ),
	.cout(\U2|dp|AL|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~57 .extended_lut = "off";
defparam \U2|dp|AL|Add0~57 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N9
cyclonev_lcell_comb \U2|dp|AL|Selector6~3 (
// Equation(s):
// \U2|dp|AL|Selector6~3_combout  = ( \U2|dp|AL|Add0~57_sumout  & ( ((\U2|dp|AL|Add2~57_sumout  & \U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) # ( !\U2|dp|AL|Add0~57_sumout  & ( (\U2|dp|AL|Add2~57_sumout  & \U2|dp|AL|Equal2~0_combout ) ) 
// )

	.dataa(!\U2|dp|AL|Add2~57_sumout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal2~0_combout ),
	.datad(!\U2|dp|AL|Equal1~0_combout ),
	.datae(!\U2|dp|AL|Add0~57_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~3 .lut_mask = 64'h050505FF050505FF;
defparam \U2|dp|AL|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N21
cyclonev_lcell_comb \U2|ctrl|notB~0 (
// Equation(s):
// \U2|ctrl|notB~0_combout  = ( !\U2|dp|IR|out [13] & ( \U2|dp|IR|out [15] & ( (!\U2|dp|IR|out [14] & (!\U2|dp|IR|out [12] & (\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1~q ))) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|notB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|notB~0 .extended_lut = "off";
defparam \U2|ctrl|notB~0 .lut_mask = 64'h0000000000080000;
defparam \U2|ctrl|notB~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N27
cyclonev_lcell_comb \U2|dp|AL|Equal6~0 (
// Equation(s):
// \U2|dp|AL|Equal6~0_combout  = ( \U2|ctrl|Selector17~0_combout  & ( (\U2|ctrl|notB~0_combout  & !\U2|ctrl|B15to0~0_combout ) ) ) # ( !\U2|ctrl|Selector17~0_combout  & ( \U2|ctrl|notB~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|notB~0_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal6~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal6~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \U2|dp|AL|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N42
cyclonev_lcell_comb \U2|dp|AL|Equal4~0 (
// Equation(s):
// \U2|dp|AL|Equal4~0_combout  = ( \U2|ctrl|Pstate.exec1~q  & ( \U2|dp|IR|out [12] & ( (!\U2|dp|IR|out [13] & (\ExternalReset~input_o  & (!\U2|dp|IR|out [14] & \U2|dp|IR|out [15]))) ) ) )

	.dataa(!\U2|dp|IR|out [13]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(!\U2|ctrl|Pstate.exec1~q ),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal4~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal4~0 .lut_mask = 64'h0000000000000020;
defparam \U2|dp|AL|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N42
cyclonev_lcell_comb \U2|ctrl|AandB~1 (
// Equation(s):
// \U2|ctrl|AandB~1_combout  = ( !\U2|dp|IR|out [15] & ( (\U2|dp|IR|out [14] & \U2|dp|IR|out [13]) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|AandB~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|AandB~1 .extended_lut = "off";
defparam \U2|ctrl|AandB~1 .lut_mask = 64'h0505050500000000;
defparam \U2|ctrl|AandB~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N18
cyclonev_lcell_comb \U2|dp|AL|Equal7~1 (
// Equation(s):
// \U2|dp|AL|Equal7~1_combout  = ( \U2|dp|IR|out [13] & ( \U2|dp|IR|out [14] & ( (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & ((!\U2|dp|IR|out [15]) # (!\U2|dp|IR|out [12])))) ) ) ) # ( !\U2|dp|IR|out [13] & ( \U2|dp|IR|out [14] & ( 
// (\U2|ctrl|Pstate.exec1~q  & (\U2|dp|IR|out [15] & \ExternalReset~input_o )) ) ) ) # ( \U2|dp|IR|out [13] & ( !\U2|dp|IR|out [14] & ( (\U2|ctrl|Pstate.exec1~q  & (\U2|dp|IR|out [15] & \ExternalReset~input_o )) ) ) ) # ( !\U2|dp|IR|out [13] & ( 
// !\U2|dp|IR|out [14] & ( (\U2|ctrl|Pstate.exec1~q  & (\U2|dp|IR|out [15] & \ExternalReset~input_o )) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\U2|dp|IR|out [15]),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|IR|out [12]),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|dp|IR|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal7~1 .extended_lut = "off";
defparam \U2|dp|AL|Equal7~1 .lut_mask = 64'h0101010101010504;
defparam \U2|dp|AL|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N21
cyclonev_lcell_comb \U2|dp|AL|Selector14~3 (
// Equation(s):
// \U2|dp|AL|Selector14~3_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|ctrl|Selector17~0_combout  & ( \U2|ctrl|AandB~1_combout  ) ) ) # ( !\U2|dp|AL|Equal7~1_combout  & ( \U2|ctrl|Selector17~0_combout  & ( (\U2|ctrl|B15to0~0_combout ) # 
// (\U2|ctrl|AandB~1_combout ) ) ) )

	.dataa(!\U2|ctrl|AandB~1_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|B15to0~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Equal7~1_combout ),
	.dataf(!\U2|ctrl|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~3 .lut_mask = 64'h000000005F5F5555;
defparam \U2|dp|AL|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N36
cyclonev_lcell_comb \U2|dp|AL|Selector6~4 (
// Equation(s):
// \U2|dp|AL|Selector6~4_combout  = ( \U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & (!\U2|dp|OpndBus[9]~11_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[8]~9_combout )))) ) ) # ( !\U2|dp|AL|Selector14~3_combout  & ( 
// (!\U2|dp|AL|Equal6~0_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # ((!\U2|dp|OpndBus[8]~9_combout )))) # (\U2|dp|AL|Equal6~0_combout  & (\U2|dp|OpndBus[9]~11_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[8]~9_combout )))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|OpndBus[9]~11_combout ),
	.datad(!\U2|dp|OpndBus[8]~9_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~4 .lut_mask = 64'hAF8CAF8CA080A080;
defparam \U2|dp|AL|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N36
cyclonev_lcell_comb \U2|ctrl|AmulB~0 (
// Equation(s):
// \U2|ctrl|AmulB~0_combout  = ( !\U2|dp|IR|out [13] & ( \U2|dp|IR|out [12] & ( (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & (\U2|dp|IR|out [14] & \U2|dp|IR|out [15]))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|AmulB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|AmulB~0 .extended_lut = "off";
defparam \U2|ctrl|AmulB~0 .lut_mask = 64'h0000000000010000;
defparam \U2|ctrl|AmulB~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N6
cyclonev_lcell_comb \U2|dp|OpndBus[0]~1 (
// Equation(s):
// \U2|dp|OpndBus[0]~1_combout  = ( \U2|dp|RF|Mux31~0_combout  & ( \U2|ctrl|WideOr10~0_combout  & ( ((\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1~q )) # (\U2|dp|IR|out [0]) ) ) ) # ( !\U2|dp|RF|Mux31~0_combout  & ( \U2|ctrl|WideOr10~0_combout  & ( 
// (\U2|dp|IR|out [0] & ((!\ExternalReset~input_o ) # (!\U2|ctrl|Pstate.exec1~q ))) ) ) ) # ( \U2|dp|RF|Mux31~0_combout  & ( !\U2|ctrl|WideOr10~0_combout  & ( \U2|dp|IR|out [0] ) ) ) # ( !\U2|dp|RF|Mux31~0_combout  & ( !\U2|ctrl|WideOr10~0_combout  & ( 
// \U2|dp|IR|out [0] ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\U2|dp|IR|out [0]),
	.datae(!\U2|dp|RF|Mux31~0_combout ),
	.dataf(!\U2|ctrl|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[0]~1 .extended_lut = "off";
defparam \U2|dp|OpndBus[0]~1 .lut_mask = 64'h00FF00FF00FA05FF;
defparam \U2|dp|OpndBus[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N18
cyclonev_lcell_comb \U2|dp|OpndBus[1]~2 (
// Equation(s):
// \U2|dp|OpndBus[1]~2_combout  = ( \U2|dp|RF|Mux30~0_combout  & ( ((\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [1]) ) ) # ( !\U2|dp|RF|Mux30~0_combout  & ( (\U2|dp|IR|out [1] & 
// ((!\U2|ctrl|Pstate.exec1~q ) # ((!\ExternalReset~input_o ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[1]~2 .extended_lut = "off";
defparam \U2|dp|OpndBus[1]~2 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U2|dp|OpndBus[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N12
cyclonev_lcell_comb \U2|dp|OpndBus[3]~4 (
// Equation(s):
// \U2|dp|OpndBus[3]~4_combout  = ( \U2|dp|RF|Mux28~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [3]) ) ) # ( !\U2|dp|RF|Mux28~0_combout  & ( (\U2|dp|IR|out [3] & 
// ((!\ExternalReset~input_o ) # ((!\U2|ctrl|Pstate.exec1~q ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|dp|IR|out [3]),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[3]~4 .extended_lut = "off";
defparam \U2|dp|OpndBus[3]~4 .lut_mask = 64'h3332333233373337;
defparam \U2|dp|OpndBus[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N9
cyclonev_lcell_comb \U2|dp|OpndBus[4]~5 (
// Equation(s):
// \U2|dp|OpndBus[4]~5_combout  = ( \U2|dp|RF|Mux27~0_combout  & ( ((\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [4]) ) ) # ( !\U2|dp|RF|Mux27~0_combout  & ( (\U2|dp|IR|out [4] & 
// ((!\U2|ctrl|Pstate.exec1~q ) # ((!\ExternalReset~input_o ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[4]~5 .extended_lut = "off";
defparam \U2|dp|OpndBus[4]~5 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U2|dp|OpndBus[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N24
cyclonev_lcell_comb \U2|dp|OpndBus[6]~7 (
// Equation(s):
// \U2|dp|OpndBus[6]~7_combout  = ( \U2|ctrl|WideOr10~0_combout  & ( (!\U2|ctrl|Pstate.exec1~q  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Pstate.exec1~q  & ((!\ExternalReset~input_o  & (\U2|dp|IR|out [6])) # (\ExternalReset~input_o  & ((\U2|dp|RF|Mux25~0_combout 
// ))))) ) ) # ( !\U2|ctrl|WideOr10~0_combout  & ( \U2|dp|IR|out [6] ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\U2|dp|IR|out [6]),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|RF|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[6]~7 .extended_lut = "off";
defparam \U2|dp|OpndBus[6]~7 .lut_mask = 64'h3333333332373237;
defparam \U2|dp|OpndBus[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N3
cyclonev_lcell_comb \U2|dp|OpndBus[7]~8 (
// Equation(s):
// \U2|dp|OpndBus[7]~8_combout  = ( \U2|dp|RF|Mux24~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|WideOr10~0_combout  & \U2|ctrl|Pstate.exec1~q ))) # (\U2|dp|IR|out [7]) ) ) # ( !\U2|dp|RF|Mux24~0_combout  & ( (\U2|dp|IR|out [7] & 
// ((!\ExternalReset~input_o ) # ((!\U2|ctrl|WideOr10~0_combout ) # (!\U2|ctrl|Pstate.exec1~q )))) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[7]~8 .extended_lut = "off";
defparam \U2|dp|OpndBus[7]~8 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U2|dp|OpndBus[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y37_N0
cyclonev_mac \U2|dp|AL|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\U2|dp|RF|Mux8~0_combout ,\U2|dp|RF|Mux9~0_combout ,\U2|dp|RF|Mux10~0_combout ,\U2|dp|RF|Mux11~0_combout ,\U2|dp|RF|Mux12~0_combout ,\U2|dp|RF|Mux13~0_combout ,\U2|dp|RF|Mux14~0_combout ,\U2|dp|RF|Mux15~0_combout }),
	.ay({\U2|dp|OpndBus[7]~8_combout ,\U2|dp|OpndBus[6]~7_combout ,\U2|dp|OpndBus[5]~6_combout ,\U2|dp|OpndBus[4]~5_combout ,\U2|dp|OpndBus[3]~4_combout ,\U2|dp|OpndBus[2]~3_combout ,\U2|dp|OpndBus[1]~2_combout ,\U2|dp|OpndBus[0]~1_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\U2|dp|AL|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \U2|dp|AL|Mult0~8 .accumulate_clock = "none";
defparam \U2|dp|AL|Mult0~8 .ax_clock = "none";
defparam \U2|dp|AL|Mult0~8 .ax_width = 8;
defparam \U2|dp|AL|Mult0~8 .ay_scan_in_clock = "none";
defparam \U2|dp|AL|Mult0~8 .ay_scan_in_width = 8;
defparam \U2|dp|AL|Mult0~8 .ay_use_scan_in = "false";
defparam \U2|dp|AL|Mult0~8 .az_clock = "none";
defparam \U2|dp|AL|Mult0~8 .bx_clock = "none";
defparam \U2|dp|AL|Mult0~8 .by_clock = "none";
defparam \U2|dp|AL|Mult0~8 .by_use_scan_in = "false";
defparam \U2|dp|AL|Mult0~8 .bz_clock = "none";
defparam \U2|dp|AL|Mult0~8 .coef_a_0 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_1 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_2 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_3 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_4 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_5 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_6 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_a_7 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_0 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_1 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_2 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_3 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_4 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_5 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_6 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_b_7 = 0;
defparam \U2|dp|AL|Mult0~8 .coef_sel_a_clock = "none";
defparam \U2|dp|AL|Mult0~8 .coef_sel_b_clock = "none";
defparam \U2|dp|AL|Mult0~8 .delay_scan_out_ay = "false";
defparam \U2|dp|AL|Mult0~8 .delay_scan_out_by = "false";
defparam \U2|dp|AL|Mult0~8 .enable_double_accum = "false";
defparam \U2|dp|AL|Mult0~8 .load_const_clock = "none";
defparam \U2|dp|AL|Mult0~8 .load_const_value = 0;
defparam \U2|dp|AL|Mult0~8 .mode_sub_location = 0;
defparam \U2|dp|AL|Mult0~8 .negate_clock = "none";
defparam \U2|dp|AL|Mult0~8 .operand_source_max = "input";
defparam \U2|dp|AL|Mult0~8 .operand_source_may = "input";
defparam \U2|dp|AL|Mult0~8 .operand_source_mbx = "input";
defparam \U2|dp|AL|Mult0~8 .operand_source_mby = "input";
defparam \U2|dp|AL|Mult0~8 .operation_mode = "m9x9";
defparam \U2|dp|AL|Mult0~8 .output_clock = "none";
defparam \U2|dp|AL|Mult0~8 .preadder_subtract_a = "false";
defparam \U2|dp|AL|Mult0~8 .preadder_subtract_b = "false";
defparam \U2|dp|AL|Mult0~8 .result_a_width = 64;
defparam \U2|dp|AL|Mult0~8 .signed_max = "false";
defparam \U2|dp|AL|Mult0~8 .signed_may = "false";
defparam \U2|dp|AL|Mult0~8 .signed_mbx = "false";
defparam \U2|dp|AL|Mult0~8 .signed_mby = "false";
defparam \U2|dp|AL|Mult0~8 .sub_clock = "none";
defparam \U2|dp|AL|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N48
cyclonev_lcell_comb \U2|dp|AL|Selector6~0 (
// Equation(s):
// \U2|dp|AL|Selector6~0_combout  = ( \U2|ctrl|Selector17~0_combout  & ( \U2|dp|AL|Mult0~17  & ( (\U2|dp|AL|Selector6~4_combout  & ((!\U2|ctrl|AmulB~0_combout ) # (\U2|ctrl|B15to0~0_combout ))) ) ) ) # ( !\U2|ctrl|Selector17~0_combout  & ( \U2|dp|AL|Mult0~17 
//  & ( (\U2|dp|AL|Selector6~4_combout  & !\U2|ctrl|AmulB~0_combout ) ) ) ) # ( \U2|ctrl|Selector17~0_combout  & ( !\U2|dp|AL|Mult0~17  & ( \U2|dp|AL|Selector6~4_combout  ) ) ) # ( !\U2|ctrl|Selector17~0_combout  & ( !\U2|dp|AL|Mult0~17  & ( 
// \U2|dp|AL|Selector6~4_combout  ) ) )

	.dataa(!\U2|dp|AL|Selector6~4_combout ),
	.datab(!\U2|ctrl|B15to0~0_combout ),
	.datac(!\U2|ctrl|AmulB~0_combout ),
	.datad(gnd),
	.datae(!\U2|ctrl|Selector17~0_combout ),
	.dataf(!\U2|dp|AL|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~0 .lut_mask = 64'h5555555550505151;
defparam \U2|dp|AL|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N53
dffeas \U2|dp|RF|MemoryFile[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][10] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N29
dffeas \U2|dp|RF|MemoryFile[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][10] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N11
dffeas \U2|dp|RF|MemoryFile[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][10] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N45
cyclonev_lcell_comb \U2|dp|RF|Mux5~0 (
// Equation(s):
// \U2|dp|RF|Mux5~0_combout  = ( \U2|dp|RF|MemoryFile[1][10]~q  & ( \U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [11]) # (\U2|dp|RF|MemoryFile[3][10]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFile[1][10]~q  & ( \U2|dp|IR|out [10] & ( (\U2|dp|RF|MemoryFile[3][10]~q  & 
// \U2|dp|IR|out [11]) ) ) ) # ( \U2|dp|RF|MemoryFile[1][10]~q  & ( !\U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[0][10]~q ))) # (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[2][10]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[1][10]~q  & ( 
// !\U2|dp|IR|out [10] & ( (!\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[0][10]~q ))) # (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[2][10]~q )) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[3][10]~q ),
	.datab(!\U2|dp|RF|MemoryFile[2][10]~q ),
	.datac(!\U2|dp|IR|out [11]),
	.datad(!\U2|dp|RF|MemoryFile[0][10]~q ),
	.datae(!\U2|dp|RF|MemoryFile[1][10]~q ),
	.dataf(!\U2|dp|IR|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux5~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux5~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \U2|dp|RF|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N3
cyclonev_lcell_comb \U2|dp|AL|Add2~61 (
// Equation(s):
// \U2|dp|AL|Add2~61_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [2])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|RF|Mux21~0_combout ))))) ) 
// + ( \U2|dp|RF|Mux5~0_combout  ) + ( \U2|dp|AL|Add2~58  ))
// \U2|dp|AL|Add2~62  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [2])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|RF|Mux21~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux5~0_combout  ) + ( \U2|dp|AL|Add2~58  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(!\U2|dp|RF|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux5~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~61_sumout ),
	.cout(\U2|dp|AL|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~61 .extended_lut = "off";
defparam \U2|dp|AL|Add2~61 .lut_mask = 64'h0000FF000000F1E0;
defparam \U2|dp|AL|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N42
cyclonev_lcell_comb \U2|dp|AL|Selector5~3 (
// Equation(s):
// \U2|dp|AL|Selector5~3_combout  = (\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~61_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal2~0_combout ),
	.datad(!\U2|dp|AL|Add2~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~3 .lut_mask = 64'h000F000F000F000F;
defparam \U2|dp|AL|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N3
cyclonev_lcell_comb \U2|dp|AL|Add0~61 (
// Equation(s):
// \U2|dp|AL|Add0~61_sumout  = SUM(( \U2|dp|RF|Mux5~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [2])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux21~0_combout ))))) ) + ( \U2|dp|AL|Add0~58  ))
// \U2|dp|AL|Add0~62  = CARRY(( \U2|dp|RF|Mux5~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [2])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux21~0_combout ))))) ) + ( \U2|dp|AL|Add0~58  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(!\U2|dp|RF|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux21~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~61_sumout ),
	.cout(\U2|dp|AL|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~61 .extended_lut = "off";
defparam \U2|dp|AL|Add0~61 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N3
cyclonev_lcell_comb \U2|dp|AL|Selector5~1 (
// Equation(s):
// \U2|dp|AL|Selector5~1_combout  = ( \U2|dp|OpndBus[10]~15_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|RF|Mux5~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout )))) # (\U2|dp|OpndBus[11]~13_combout ) ) ) ) # ( 
// !\U2|dp|OpndBus[10]~15_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|RF|Mux5~0_combout  & \U2|dp|AL|Equal7~0_combout )) # (\U2|dp|OpndBus[11]~13_combout ) ) ) ) # ( \U2|dp|OpndBus[10]~15_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( 
// (\U2|dp|RF|Mux5~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[10]~15_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( (\U2|dp|RF|Mux5~0_combout  & \U2|dp|AL|Equal7~0_combout ) ) ) )

	.dataa(!\U2|dp|OpndBus[11]~13_combout ),
	.datab(!\U2|dp|RF|Mux5~0_combout ),
	.datac(!\U2|ctrl|AandB~0_combout ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|OpndBus[10]~15_combout ),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~1 .lut_mask = 64'h0033033355775777;
defparam \U2|dp|AL|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N30
cyclonev_lcell_comb \U2|dp|AL|Selector5~4 (
// Equation(s):
// \U2|dp|AL|Selector5~4_combout  = ( \U2|dp|OpndBus[10]~15_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|AL|Equal3~0_combout ) # (!\U2|dp|AL|Mult0~18 ))) ) ) # ( !\U2|dp|OpndBus[10]~15_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & 
// ((!\U2|dp|AL|Equal3~0_combout ) # (!\U2|dp|AL|Mult0~18 ))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|AL|Equal3~0_combout ),
	.datad(!\U2|dp|AL|Mult0~18 ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~4 .lut_mask = 64'hAAA0AAA0CCC0CCC0;
defparam \U2|dp|AL|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N36
cyclonev_lcell_comb \U2|dp|AL|Selector5~5 (
// Equation(s):
// \U2|dp|AL|Selector5~5_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Selector5~4_combout  & ( (!\U2|dp|AL|Selector5~1_combout  & (!\U2|dp|OpndBus[9]~11_combout  & ((!\U2|dp|AL|Add0~61_sumout ) # (!\U2|dp|AL|Equal1~0_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Selector5~4_combout  & ( (!\U2|dp|AL|Selector5~1_combout  & ((!\U2|dp|AL|Add0~61_sumout ) # (!\U2|dp|AL|Equal1~0_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Add0~61_sumout ),
	.datab(!\U2|dp|AL|Selector5~1_combout ),
	.datac(!\U2|dp|OpndBus[9]~11_combout ),
	.datad(!\U2|dp|AL|Equal1~0_combout ),
	.datae(!\U2|dp|AL|Equal4~0_combout ),
	.dataf(!\U2|dp|AL|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~5 .lut_mask = 64'h00000000CC88C080;
defparam \U2|dp|AL|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N33
cyclonev_lcell_comb \U2|dp|RF|data_temp~19 (
// Equation(s):
// \U2|dp|RF|data_temp~19_combout  = ( \U2|dp|AL|Selector5~5_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & 
// (\U2|dp|RF|Mux5~0_combout )) # (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector5~3_combout ))))) # (\U2|dp|RF|data_temp~1_combout  & (((!\U2|dp|RF|data_temp~2_combout )))) ) ) ) # ( !\U2|dp|AL|Selector5~5_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|RF|data_temp~2_combout ) # (\U2|dp|RF|Mux5~0_combout ))) # (\U2|dp|RF|data_temp~1_combout  & 
// ((!\U2|dp|RF|data_temp~2_combout ))) ) ) ) # ( \U2|dp|AL|Selector5~5_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & 
// (\U2|dp|RF|Mux5~0_combout )) # (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector5~3_combout ))))) ) ) ) # ( !\U2|dp|AL|Selector5~5_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  & ( 
// (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|RF|data_temp~2_combout ) # (\U2|dp|RF|Mux5~0_combout ))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~1_combout ),
	.datab(!\U2|dp|RF|Mux5~0_combout ),
	.datac(!\U2|dp|AL|Selector5~3_combout ),
	.datad(!\U2|dp|RF|data_temp~2_combout ),
	.datae(!\U2|dp|AL|Selector5~5_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~19 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~19 .lut_mask = 64'h22AA220A77AA770A;
defparam \U2|dp|RF|data_temp~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N11
dffeas \U2|dp|RF|MemoryFile[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][10] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N12
cyclonev_lcell_comb \U2|dp|RF|Mux21~0 (
// Equation(s):
// \U2|dp|RF|Mux21~0_combout  = ( \U2|dp|IR|out [8] & ( \U2|dp|IR|out [9] & ( \U2|dp|RF|MemoryFile[3][10]~q  ) ) ) # ( !\U2|dp|IR|out [8] & ( \U2|dp|IR|out [9] & ( \U2|dp|RF|MemoryFile[2][10]~q  ) ) ) # ( \U2|dp|IR|out [8] & ( !\U2|dp|IR|out [9] & ( 
// \U2|dp|RF|MemoryFile[1][10]~q  ) ) ) # ( !\U2|dp|IR|out [8] & ( !\U2|dp|IR|out [9] & ( \U2|dp|RF|MemoryFile[0][10]~q  ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[2][10]~q ),
	.datab(!\U2|dp|RF|MemoryFile[1][10]~q ),
	.datac(!\U2|dp|RF|MemoryFile[0][10]~q ),
	.datad(!\U2|dp|RF|MemoryFile[3][10]~q ),
	.datae(!\U2|dp|IR|out [8]),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux21~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux21~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \U2|dp|RF|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N21
cyclonev_lcell_comb \U2|dp|OpndBus[10]~15 (
// Equation(s):
// \U2|dp|OpndBus[10]~15_combout  = ( \U2|dp|RF|Mux21~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|WideOr10~0_combout  & \U2|ctrl|Pstate.exec1~q ))) # (\U2|dp|IR|out [2]) ) ) # ( !\U2|dp|RF|Mux21~0_combout  & ( (\U2|dp|IR|out [2] & 
// ((!\ExternalReset~input_o ) # ((!\U2|ctrl|WideOr10~0_combout ) # (!\U2|ctrl|Pstate.exec1~q )))) ) )

	.dataa(!\U2|dp|IR|out [2]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|WideOr10~0_combout ),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(!\U2|dp|RF|Mux21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[10]~15 .extended_lut = "off";
defparam \U2|dp|OpndBus[10]~15 .lut_mask = 64'h5554555755545557;
defparam \U2|dp|OpndBus[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N24
cyclonev_lcell_comb \U2|dp|AL|Selector6~1 (
// Equation(s):
// \U2|dp|AL|Selector6~1_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[9]~11_combout  & ( ((\U2|dp|RF|Mux6~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout )))) # (\U2|dp|OpndBus[10]~15_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[9]~11_combout  & ( (\U2|dp|RF|Mux6~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout ))) ) ) ) # ( \U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|OpndBus[9]~11_combout  & ( 
// ((\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux6~0_combout )) # (\U2|dp|OpndBus[10]~15_combout ) ) ) ) # ( !\U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|OpndBus[9]~11_combout  & ( (\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux6~0_combout ) ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|dp|RF|Mux6~0_combout ),
	.datad(!\U2|dp|OpndBus[10]~15_combout ),
	.datae(!\U2|dp|AL|Equal5~0_combout ),
	.dataf(!\U2|dp|OpndBus[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~1 .lut_mask = 64'h030303FF070707FF;
defparam \U2|dp|AL|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N0
cyclonev_lcell_comb \U2|dp|AL|Selector6~2 (
// Equation(s):
// \U2|dp|AL|Selector6~2_combout  = ( \U2|dp|AL|Add0~57_sumout  & ( \U2|dp|AL|Selector6~0_combout  & ( (((\U2|dp|AL|Add2~57_sumout  & \U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Selector6~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~57_sumout  & ( \U2|dp|AL|Selector6~0_combout  & ( ((\U2|dp|AL|Add2~57_sumout  & \U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Selector6~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~57_sumout  & ( !\U2|dp|AL|Selector6~0_combout  ) ) # ( 
// !\U2|dp|AL|Add0~57_sumout  & ( !\U2|dp|AL|Selector6~0_combout  ) )

	.dataa(!\U2|dp|AL|Add2~57_sumout ),
	.datab(!\U2|dp|AL|Selector6~1_combout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Add0~57_sumout ),
	.dataf(!\U2|dp|AL|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector6~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector6~2 .lut_mask = 64'hFFFFFFFF33773F7F;
defparam \U2|dp|AL|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N33
cyclonev_lcell_comb \U2|dp|AU|AL|Selector7~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector7~0_combout  = ( \U2|ctrl|Selector13~0_combout  & ( \U2|dp|RF|Mux23~0_combout  ) ) # ( !\U2|ctrl|Selector13~0_combout  & ( (!\U2|ctrl|Selector13~1_combout  & (\U2|dp|RF|Mux7~0_combout )) # (\U2|ctrl|Selector13~1_combout  & 
// ((\U2|dp|RF|Mux23~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\U2|dp|RF|Mux7~0_combout ),
	.datac(!\U2|dp|RF|Mux23~0_combout ),
	.datad(!\U2|ctrl|Selector13~1_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector7~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector7~0 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \U2|dp|AU|AL|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N54
cyclonev_lcell_comb \U2|dp|AU|AL|Selector7~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector7~1_combout  = ( \U2|ctrl|Selector16~3_combout  & ( (!\U2|ctrl|RplusI~4_combout  & (\U2|dp|AU|AL|Decoder0~0_combout  & (!\U2|ctrl|PCplusI~0_combout  & \U2|dp|AU|AL|Selector7~0_combout ))) ) )

	.dataa(!\U2|ctrl|RplusI~4_combout ),
	.datab(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datac(!\U2|ctrl|PCplusI~0_combout ),
	.datad(!\U2|dp|AU|AL|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector7~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector7~1 .lut_mask = 64'h0000000000200020;
defparam \U2|dp|AU|AL|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N15
cyclonev_lcell_comb \U2|dp|AU|AL|Selector6~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector6~0_combout  = ( \U2|dp|RF|Mux6~0_combout  & ( \U2|dp|RF|Mux22~0_combout  ) ) # ( !\U2|dp|RF|Mux6~0_combout  & ( \U2|dp|RF|Mux22~0_combout  & ( (\U2|ctrl|Selector13~1_combout ) # (\U2|ctrl|Selector13~0_combout ) ) ) ) # ( 
// \U2|dp|RF|Mux6~0_combout  & ( !\U2|dp|RF|Mux22~0_combout  & ( (!\U2|ctrl|Selector13~0_combout  & !\U2|ctrl|Selector13~1_combout ) ) ) )

	.dataa(!\U2|ctrl|Selector13~0_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|Selector13~1_combout ),
	.datad(gnd),
	.datae(!\U2|dp|RF|Mux6~0_combout ),
	.dataf(!\U2|dp|RF|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector6~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector6~0 .lut_mask = 64'h0000A0A05F5FFFFF;
defparam \U2|dp|AU|AL|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N24
cyclonev_lcell_comb \U2|dp|AU|AL|Selector6~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector6~1_combout  = ( \U2|dp|AU|AL|Selector6~0_combout  & ( \U2|dp|AU|AL|Decoder0~0_combout  & ( (!\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|RplusI~4_combout  & \U2|ctrl|Selector16~3_combout )) ) ) )

	.dataa(!\U2|ctrl|PCplusI~0_combout ),
	.datab(!\U2|ctrl|RplusI~4_combout ),
	.datac(gnd),
	.datad(!\U2|ctrl|Selector16~3_combout ),
	.datae(!\U2|dp|AU|AL|Selector6~0_combout ),
	.dataf(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector6~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector6~1 .lut_mask = 64'h0000000000000088;
defparam \U2|dp|AU|AL|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N45
cyclonev_lcell_comb \U2|dp|AU|AL|Selector5~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector5~0_combout  = ( \U2|ctrl|Selector13~1_combout  & ( \U2|dp|RF|Mux21~0_combout  ) ) # ( !\U2|ctrl|Selector13~1_combout  & ( (!\U2|ctrl|Selector13~0_combout  & ((\U2|dp|RF|Mux5~0_combout ))) # (\U2|ctrl|Selector13~0_combout  & 
// (\U2|dp|RF|Mux21~0_combout )) ) )

	.dataa(!\U2|dp|RF|Mux21~0_combout ),
	.datab(!\U2|ctrl|Selector13~0_combout ),
	.datac(!\U2|dp|RF|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector5~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector5~0 .lut_mask = 64'h1D1D1D1D55555555;
defparam \U2|dp|AU|AL|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N39
cyclonev_lcell_comb \U2|dp|AU|AL|Selector5~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector5~1_combout  = ( !\U2|ctrl|PCplusI~0_combout  & ( \U2|dp|AU|AL|Decoder0~0_combout  & ( (!\U2|ctrl|RplusI~4_combout  & (\U2|dp|AU|AL|Selector5~0_combout  & \U2|ctrl|Selector16~3_combout )) ) ) )

	.dataa(!\U2|ctrl|RplusI~4_combout ),
	.datab(!\U2|dp|AU|AL|Selector5~0_combout ),
	.datac(!\U2|ctrl|Selector16~3_combout ),
	.datad(gnd),
	.datae(!\U2|ctrl|PCplusI~0_combout ),
	.dataf(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector5~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector5~1 .lut_mask = 64'h0000000002020000;
defparam \U2|dp|AU|AL|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N48
cyclonev_lcell_comb \U2|dp|AU|AL|Selector4~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector4~0_combout  = ( \U2|dp|RF|Mux4~0_combout  & ( \U2|dp|RF|Mux20~0_combout  ) ) # ( !\U2|dp|RF|Mux4~0_combout  & ( \U2|dp|RF|Mux20~0_combout  & ( (\U2|ctrl|Selector13~1_combout ) # (\U2|ctrl|Selector13~0_combout ) ) ) ) # ( 
// \U2|dp|RF|Mux4~0_combout  & ( !\U2|dp|RF|Mux20~0_combout  & ( (!\U2|ctrl|Selector13~0_combout  & !\U2|ctrl|Selector13~1_combout ) ) ) )

	.dataa(!\U2|ctrl|Selector13~0_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|Selector13~1_combout ),
	.datad(gnd),
	.datae(!\U2|dp|RF|Mux4~0_combout ),
	.dataf(!\U2|dp|RF|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector4~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector4~0 .lut_mask = 64'h0000A0A05F5FFFFF;
defparam \U2|dp|AU|AL|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N51
cyclonev_lcell_comb \U2|dp|AU|AL|Selector4~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector4~1_combout  = ( !\U2|ctrl|PCplusI~0_combout  & ( \U2|dp|AU|AL|Selector4~0_combout  & ( (\U2|ctrl|Selector16~3_combout  & (!\U2|ctrl|RplusI~4_combout  & \U2|dp|AU|AL|Decoder0~0_combout )) ) ) )

	.dataa(!\U2|ctrl|Selector16~3_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|RplusI~4_combout ),
	.datad(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datae(!\U2|ctrl|PCplusI~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector4~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector4~1 .lut_mask = 64'h0000000000500000;
defparam \U2|dp|AU|AL|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N27
cyclonev_lcell_comb \U2|dp|RF|MemoryFile[0][12]~feeder (
// Equation(s):
// \U2|dp|RF|MemoryFile[0][12]~feeder_combout  = ( \U2|dp|RF|data_temp~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|MemoryFile[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][12]~feeder .extended_lut = "off";
defparam \U2|dp|RF|MemoryFile[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|dp|RF|MemoryFile[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N29
dffeas \U2|dp|RF|MemoryFile[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|RF|MemoryFile[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][12] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N38
dffeas \U2|dp|RF|MemoryFile[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][12] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N20
dffeas \U2|dp|RF|MemoryFile[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][12] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N0
cyclonev_lcell_comb \U2|dp|RF|Mux3~0 (
// Equation(s):
// \U2|dp|RF|Mux3~0_combout  = ( \U2|dp|RF|MemoryFile[3][12]~q  & ( \U2|dp|RF|MemoryFile[1][12]~q  & ( ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[0][12]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[2][12]~q )))) # (\U2|dp|IR|out [10]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[3][12]~q  & ( \U2|dp|RF|MemoryFile[1][12]~q  & ( (!\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10])) # (\U2|dp|RF|MemoryFile[0][12]~q ))) # (\U2|dp|IR|out [11] & (((\U2|dp|RF|MemoryFile[2][12]~q  & !\U2|dp|IR|out [10])))) ) ) ) # ( 
// \U2|dp|RF|MemoryFile[3][12]~q  & ( !\U2|dp|RF|MemoryFile[1][12]~q  & ( (!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[0][12]~q  & ((!\U2|dp|IR|out [10])))) # (\U2|dp|IR|out [11] & (((\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFile[2][12]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[3][12]~q  & ( !\U2|dp|RF|MemoryFile[1][12]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[0][12]~q )) # (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[2][12]~q ))))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[0][12]~q ),
	.datab(!\U2|dp|RF|MemoryFile[2][12]~q ),
	.datac(!\U2|dp|IR|out [11]),
	.datad(!\U2|dp|IR|out [10]),
	.datae(!\U2|dp|RF|MemoryFile[3][12]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux3~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux3~0 .lut_mask = 64'h5300530F53F053FF;
defparam \U2|dp|RF|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N6
cyclonev_lcell_comb \U2|dp|AL|Add0~65 (
// Equation(s):
// \U2|dp|AL|Add0~65_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [3])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [3])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux20~0_combout ))))) ) + 
// ( \U2|dp|RF|Mux4~0_combout  ) + ( \U2|dp|AL|Add0~62  ))
// \U2|dp|AL|Add0~66  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [3])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [3])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux20~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux4~0_combout  ) + ( \U2|dp|AL|Add0~62  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux4~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~65_sumout ),
	.cout(\U2|dp|AL|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~65 .extended_lut = "off";
defparam \U2|dp|AL|Add0~65 .lut_mask = 64'h0000FF0000000E1F;
defparam \U2|dp|AL|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N9
cyclonev_lcell_comb \U2|dp|AL|Add0~45 (
// Equation(s):
// \U2|dp|AL|Add0~45_sumout  = SUM(( \U2|dp|RF|Mux3~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [4])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [4])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux19~0_combout ))))) ) + ( \U2|dp|AL|Add0~66  ))
// \U2|dp|AL|Add0~46  = CARRY(( \U2|dp|RF|Mux3~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [4])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [4])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux19~0_combout ))))) ) + ( \U2|dp|AL|Add0~66  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux19~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~45_sumout ),
	.cout(\U2|dp|AL|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~45 .extended_lut = "off";
defparam \U2|dp|AL|Add0~45 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N15
cyclonev_lcell_comb \U2|dp|AL|Selector3~3 (
// Equation(s):
// \U2|dp|AL|Selector3~3_combout  = (\U2|dp|AL|Equal1~0_combout  & \U2|dp|AL|Add0~45_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~3 .lut_mask = 64'h000F000F000F000F;
defparam \U2|dp|AL|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N6
cyclonev_lcell_comb \U2|dp|AL|Add2~65 (
// Equation(s):
// \U2|dp|AL|Add2~65_sumout  = SUM(( \U2|dp|RF|Mux4~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [3])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux20~0_combout ))))) ) + ( \U2|dp|AL|Add2~62  ))
// \U2|dp|AL|Add2~66  = CARRY(( \U2|dp|RF|Mux4~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [3])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [3])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux20~0_combout ))))) ) + ( \U2|dp|AL|Add2~62  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux20~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~65_sumout ),
	.cout(\U2|dp|AL|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~65 .extended_lut = "off";
defparam \U2|dp|AL|Add2~65 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N9
cyclonev_lcell_comb \U2|dp|AL|Add2~45 (
// Equation(s):
// \U2|dp|AL|Add2~45_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [4])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|RF|Mux19~0_combout ))))) ) 
// + ( \U2|dp|RF|Mux3~0_combout  ) + ( \U2|dp|AL|Add2~66  ))
// \U2|dp|AL|Add2~46  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [4])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [4])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|RF|Mux19~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux3~0_combout  ) + ( \U2|dp|AL|Add2~66  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\U2|dp|RF|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux3~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~45_sumout ),
	.cout(\U2|dp|AL|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~45 .extended_lut = "off";
defparam \U2|dp|AL|Add2~45 .lut_mask = 64'h0000FF000000F1E0;
defparam \U2|dp|AL|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N39
cyclonev_lcell_comb \U2|dp|OpndBus[12]~12 (
// Equation(s):
// \U2|dp|OpndBus[12]~12_combout  = ( \U2|ctrl|WideOr10~0_combout  & ( (!\U2|ctrl|Pstate.exec1~q  & (((\U2|dp|IR|out [4])))) # (\U2|ctrl|Pstate.exec1~q  & ((!\ExternalReset~input_o  & ((\U2|dp|IR|out [4]))) # (\ExternalReset~input_o  & 
// (\U2|dp|RF|Mux19~0_combout )))) ) ) # ( !\U2|ctrl|WideOr10~0_combout  & ( \U2|dp|IR|out [4] ) )

	.dataa(!\U2|dp|RF|Mux19~0_combout ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|dp|IR|out [4]),
	.datad(!\ExternalReset~input_o ),
	.datae(gnd),
	.dataf(!\U2|ctrl|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[12]~12 .extended_lut = "off";
defparam \U2|dp|OpndBus[12]~12 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \U2|dp|OpndBus[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N9
cyclonev_lcell_comb \U2|dp|AL|Selector3~1 (
// Equation(s):
// \U2|dp|AL|Selector3~1_combout  = ( \U2|dp|OpndBus[13]~14_combout  & ( \U2|dp|OpndBus[12]~12_combout  & ( ((\U2|dp|RF|Mux3~0_combout  & ((\U2|ctrl|AandB~0_combout ) # (\U2|dp|AL|Equal7~0_combout )))) # (\U2|dp|AL|Equal5~0_combout ) ) ) ) # ( 
// !\U2|dp|OpndBus[13]~14_combout  & ( \U2|dp|OpndBus[12]~12_combout  & ( (\U2|dp|RF|Mux3~0_combout  & ((\U2|ctrl|AandB~0_combout ) # (\U2|dp|AL|Equal7~0_combout ))) ) ) ) # ( \U2|dp|OpndBus[13]~14_combout  & ( !\U2|dp|OpndBus[12]~12_combout  & ( 
// ((\U2|dp|RF|Mux3~0_combout  & \U2|dp|AL|Equal7~0_combout )) # (\U2|dp|AL|Equal5~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[13]~14_combout  & ( !\U2|dp|OpndBus[12]~12_combout  & ( (\U2|dp|RF|Mux3~0_combout  & \U2|dp|AL|Equal7~0_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux3~0_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|ctrl|AandB~0_combout ),
	.datad(!\U2|dp|AL|Equal5~0_combout ),
	.datae(!\U2|dp|OpndBus[13]~14_combout ),
	.dataf(!\U2|dp|OpndBus[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~1 .lut_mask = 64'h111111FF151515FF;
defparam \U2|dp|AL|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N12
cyclonev_lcell_comb \U2|dp|AL|Selector3~4 (
// Equation(s):
// \U2|dp|AL|Selector3~4_combout  = ( \U2|dp|AL|Mult0~20  & ( (!\U2|dp|AL|Equal3~0_combout  & ((!\U2|dp|OpndBus[12]~12_combout  & ((!\U2|dp|AL|Equal6~0_combout ))) # (\U2|dp|OpndBus[12]~12_combout  & (!\U2|dp|AL|Selector14~3_combout )))) ) ) # ( 
// !\U2|dp|AL|Mult0~20  & ( (!\U2|dp|OpndBus[12]~12_combout  & ((!\U2|dp|AL|Equal6~0_combout ))) # (\U2|dp|OpndBus[12]~12_combout  & (!\U2|dp|AL|Selector14~3_combout )) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|OpndBus[12]~12_combout ),
	.datad(!\U2|dp|AL|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~4 .lut_mask = 64'hFC0CFC0CA808A808;
defparam \U2|dp|AL|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N6
cyclonev_lcell_comb \U2|dp|AL|Selector3~5 (
// Equation(s):
// \U2|dp|AL|Selector3~5_combout  = ( !\U2|dp|AL|Selector3~1_combout  & ( \U2|dp|AL|Selector3~4_combout  & ( (!\U2|dp|AL|Add2~45_sumout  & (((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[11]~13_combout )))) # (\U2|dp|AL|Add2~45_sumout  & 
// (!\U2|dp|AL|Equal2~0_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[11]~13_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Add2~45_sumout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(!\U2|dp|OpndBus[11]~13_combout ),
	.datae(!\U2|dp|AL|Selector3~1_combout ),
	.dataf(!\U2|dp|AL|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~5 .lut_mask = 64'h00000000EEE00000;
defparam \U2|dp|AL|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N0
cyclonev_lcell_comb \U2|dp|RF|data_temp~21 (
// Equation(s):
// \U2|dp|RF|data_temp~21_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector3~5_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & 
// (\U2|dp|RF|Mux3~0_combout )) # (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector3~3_combout ))))) # (\U2|dp|RF|data_temp~1_combout  & (((!\U2|dp|RF|data_temp~2_combout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector3~5_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & (\U2|dp|RF|Mux3~0_combout )) # 
// (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector3~3_combout ))))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector3~5_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & 
// ((\U2|dp|RF|data_temp~2_combout ) # (\U2|dp|RF|Mux3~0_combout ))) # (\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( 
// !\U2|dp|AL|Selector3~5_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|RF|data_temp~2_combout ) # (\U2|dp|RF|Mux3~0_combout ))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~1_combout ),
	.datab(!\U2|dp|RF|Mux3~0_combout ),
	.datac(!\U2|dp|RF|data_temp~2_combout ),
	.datad(!\U2|dp|AL|Selector3~3_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~21 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~21 .lut_mask = 64'h2A2A7A7A202A707A;
defparam \U2|dp|RF|data_temp~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N33
cyclonev_lcell_comb \U2|dp|RF|MemoryFile[1][12]~feeder (
// Equation(s):
// \U2|dp|RF|MemoryFile[1][12]~feeder_combout  = ( \U2|dp|RF|data_temp~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|MemoryFile[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][12]~feeder .extended_lut = "off";
defparam \U2|dp|RF|MemoryFile[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|dp|RF|MemoryFile[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N35
dffeas \U2|dp|RF|MemoryFile[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|RF|MemoryFile[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][12] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N18
cyclonev_lcell_comb \U2|dp|RF|Mux19~0 (
// Equation(s):
// \U2|dp|RF|Mux19~0_combout  = ( \U2|dp|RF|MemoryFile[3][12]~q  & ( \U2|dp|IR|out [9] & ( (\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFile[2][12]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFile[3][12]~q  & ( \U2|dp|IR|out [9] & ( (\U2|dp|RF|MemoryFile[2][12]~q  & 
// !\U2|dp|IR|out [8]) ) ) ) # ( \U2|dp|RF|MemoryFile[3][12]~q  & ( !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[0][12]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][12]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[3][12]~q  & ( 
// !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[0][12]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][12]~q )) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][12]~q ),
	.datab(!\U2|dp|RF|MemoryFile[2][12]~q ),
	.datac(!\U2|dp|RF|MemoryFile[0][12]~q ),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFile[3][12]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux19~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux19~0 .lut_mask = 64'h0F550F55330033FF;
defparam \U2|dp|RF|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N24
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~0_combout  = ( \U2|dp|RF|Mux3~0_combout  & ( \U2|ctrl|Selector13~0_combout  & ( \U2|dp|RF|Mux19~0_combout  ) ) ) # ( !\U2|dp|RF|Mux3~0_combout  & ( \U2|ctrl|Selector13~0_combout  & ( \U2|dp|RF|Mux19~0_combout  ) ) ) # ( 
// \U2|dp|RF|Mux3~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( (!\U2|ctrl|Selector13~1_combout ) # (\U2|dp|RF|Mux19~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux3~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( (\U2|ctrl|Selector13~1_combout  & 
// \U2|dp|RF|Mux19~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|Selector13~1_combout ),
	.datac(!\U2|dp|RF|Mux19~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|RF|Mux3~0_combout ),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~0 .lut_mask = 64'h0303CFCF0F0F0F0F;
defparam \U2|dp|AU|AL|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N42
cyclonev_lcell_comb \U2|dp|AU|AL|Selector3~1 (
// Equation(s):
// \U2|dp|AU|AL|Selector3~1_combout  = ( !\U2|ctrl|PCplusI~0_combout  & ( \U2|dp|AU|AL|Decoder0~0_combout  & ( (\U2|ctrl|Selector16~3_combout  & (\U2|dp|AU|AL|Selector3~0_combout  & !\U2|ctrl|RplusI~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|Selector16~3_combout ),
	.datac(!\U2|dp|AU|AL|Selector3~0_combout ),
	.datad(!\U2|ctrl|RplusI~4_combout ),
	.datae(!\U2|ctrl|PCplusI~0_combout ),
	.dataf(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector3~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector3~1 .lut_mask = 64'h0000000003000000;
defparam \U2|dp|AU|AL|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout  = ( \U2|dp|RF|Mux17~0_combout  & ( \U2|ctrl|Selector13~0_combout  & ( \U2|dp|RF|Mux18~0_combout  ) ) ) # ( \U2|dp|RF|Mux17~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( 
// (!\U2|ctrl|Selector13~1_combout  & (((\U2|dp|RF|Mux2~0_combout  & \U2|dp|RF|Mux1~0_combout )))) # (\U2|ctrl|Selector13~1_combout  & (\U2|dp|RF|Mux18~0_combout )) ) ) ) # ( !\U2|dp|RF|Mux17~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( 
// (!\U2|ctrl|Selector13~1_combout  & (\U2|dp|RF|Mux2~0_combout  & \U2|dp|RF|Mux1~0_combout )) ) ) )

	.dataa(!\U2|dp|RF|Mux18~0_combout ),
	.datab(!\U2|ctrl|Selector13~1_combout ),
	.datac(!\U2|dp|RF|Mux2~0_combout ),
	.datad(!\U2|dp|RF|Mux1~0_combout ),
	.datae(!\U2|dp|RF|Mux17~0_combout ),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1 .lut_mask = 64'h000C111D00005555;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( \U2|ctrl|Selector16~3_combout  & ( (\U2|dp|AU|AL|Decoder0~0_combout  & 
// (\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout  & (!\U2|ctrl|RplusI~4_combout  & !\U2|ctrl|PCplusI~0_combout ))) ) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.datac(!\U2|ctrl|RplusI~4_combout ),
	.datad(!\U2|ctrl|PCplusI~0_combout ),
	.datae(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout  & 
// \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h440344CF770377CF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N42
cyclonev_lcell_comb \U2|dp|RF|data_temp~17 (
// Equation(s):
// \U2|dp|RF|data_temp~17_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( ((\U2|ctrl|Selector15~0_combout  & 
// !\U2|dp|RF|data_temp~0_combout )) # (\U2|dp|RF|Mux6~0_combout ) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( 
// (!\U2|ctrl|Selector15~0_combout  & (((\U2|dp|RF|Mux6~0_combout )))) # (\U2|ctrl|Selector15~0_combout  & ((!\U2|dp|RF|data_temp~0_combout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2])) # (\U2|dp|RF|data_temp~0_combout  & 
// ((\U2|dp|RF|Mux6~0_combout ))))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( (!\U2|ctrl|Selector15~0_combout  
// & (((\U2|dp|RF|Mux6~0_combout )))) # (\U2|ctrl|Selector15~0_combout  & ((!\U2|dp|RF|data_temp~0_combout  & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2])) # (\U2|dp|RF|data_temp~0_combout  & ((\U2|dp|RF|Mux6~0_combout ))))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( (\U2|dp|RF|Mux6~0_combout  & ((!\U2|ctrl|Selector15~0_combout ) # 
// (\U2|dp|RF|data_temp~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|Selector15~0_combout ),
	.datab(!\U2|dp|RF|data_temp~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\U2|dp|RF|Mux6~0_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~17 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~17 .lut_mask = 64'h00BB04BF40FB44FF;
defparam \U2|dp|RF|data_temp~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N30
cyclonev_lcell_comb \U2|dp|RF|data_temp~18 (
// Equation(s):
// \U2|dp|RF|data_temp~18_combout  = ( \U2|dp|RF|data_temp~1_combout  & ( \U2|dp|RF|data_temp~17_combout  & ( !\U2|dp|RF|data_temp~2_combout  ) ) ) # ( !\U2|dp|RF|data_temp~1_combout  & ( \U2|dp|RF|data_temp~17_combout  & ( (!\U2|dp|RF|data_temp~2_combout ) 
// # (((!\U2|dp|AL|Selector6~0_combout ) # (\U2|dp|AL|Selector6~1_combout )) # (\U2|dp|AL|Selector6~3_combout )) ) ) ) # ( !\U2|dp|RF|data_temp~1_combout  & ( !\U2|dp|RF|data_temp~17_combout  & ( (\U2|dp|RF|data_temp~2_combout  & 
// (((!\U2|dp|AL|Selector6~0_combout ) # (\U2|dp|AL|Selector6~1_combout )) # (\U2|dp|AL|Selector6~3_combout ))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~2_combout ),
	.datab(!\U2|dp|AL|Selector6~3_combout ),
	.datac(!\U2|dp|AL|Selector6~0_combout ),
	.datad(!\U2|dp|AL|Selector6~1_combout ),
	.datae(!\U2|dp|RF|data_temp~1_combout ),
	.dataf(!\U2|dp|RF|data_temp~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~18 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~18 .lut_mask = 64'h51550000FBFFAAAA;
defparam \U2|dp|RF|data_temp~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N44
dffeas \U2|dp|RF|MemoryFile[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][9] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N45
cyclonev_lcell_comb \U2|dp|RF|Mux22~0 (
// Equation(s):
// \U2|dp|RF|Mux22~0_combout  = ( \U2|dp|RF|MemoryFile[2][9]~q  & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFile[3][9]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][9]~q  & ( \U2|dp|IR|out [9] & ( (\U2|dp|IR|out [8] & 
// \U2|dp|RF|MemoryFile[3][9]~q ) ) ) ) # ( \U2|dp|RF|MemoryFile[2][9]~q  & ( !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[0][9]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][9]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][9]~q  & ( 
// !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[0][9]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][9]~q )) ) ) )

	.dataa(!\U2|dp|IR|out [8]),
	.datab(!\U2|dp|RF|MemoryFile[1][9]~q ),
	.datac(!\U2|dp|RF|MemoryFile[3][9]~q ),
	.datad(!\U2|dp|RF|MemoryFile[0][9]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][9]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux22~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux22~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \U2|dp|RF|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N30
cyclonev_lcell_comb \U2|dp|OpndBus[9]~11 (
// Equation(s):
// \U2|dp|OpndBus[9]~11_combout  = ( \U2|dp|RF|Mux22~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [1]) ) ) # ( !\U2|dp|RF|Mux22~0_combout  & ( (\U2|dp|IR|out [1] & 
// ((!\ExternalReset~input_o ) # ((!\U2|ctrl|Pstate.exec1~q ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|ctrl|WideOr10~0_combout ),
	.datad(!\U2|dp|IR|out [1]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[9]~11 .extended_lut = "off";
defparam \U2|dp|OpndBus[9]~11 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \U2|dp|OpndBus[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N42
cyclonev_lcell_comb \U2|dp|AL|Selector7~2 (
// Equation(s):
// \U2|dp|AL|Selector7~2_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[9]~11_combout  ) ) # ( !\U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[9]~11_combout  & ( (\U2|dp|RF|Mux7~0_combout  & (((\U2|dp|OpndBus[8]~9_combout  & 
// \U2|ctrl|AandB~0_combout )) # (\U2|dp|AL|Equal7~0_combout ))) ) ) ) # ( \U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|OpndBus[9]~11_combout  & ( (\U2|dp|RF|Mux7~0_combout  & (((\U2|dp|OpndBus[8]~9_combout  & \U2|ctrl|AandB~0_combout )) # 
// (\U2|dp|AL|Equal7~0_combout ))) ) ) ) # ( !\U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|OpndBus[9]~11_combout  & ( (\U2|dp|RF|Mux7~0_combout  & (((\U2|dp|OpndBus[8]~9_combout  & \U2|ctrl|AandB~0_combout )) # (\U2|dp|AL|Equal7~0_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[8]~9_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|ctrl|AandB~0_combout ),
	.datad(!\U2|dp|RF|Mux7~0_combout ),
	.datae(!\U2|dp|AL|Equal5~0_combout ),
	.dataf(!\U2|dp|OpndBus[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~2 .lut_mask = 64'h003700370037FFFF;
defparam \U2|dp|AL|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N39
cyclonev_lcell_comb \U2|dp|AL|Selector7~4 (
// Equation(s):
// \U2|dp|AL|Selector7~4_combout  = ( \U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & (!\U2|dp|OpndBus[8]~9_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[7]~8_combout )))) ) ) # ( !\U2|dp|AL|Selector14~3_combout  & ( 
// (!\U2|dp|AL|Equal6~0_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # ((!\U2|dp|OpndBus[7]~8_combout )))) # (\U2|dp|AL|Equal6~0_combout  & (\U2|dp|OpndBus[8]~9_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[7]~8_combout )))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|OpndBus[8]~9_combout ),
	.datad(!\U2|dp|OpndBus[7]~8_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~4 .lut_mask = 64'hAF8CAF8CA080A080;
defparam \U2|dp|AL|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N12
cyclonev_lcell_comb \U2|dp|AL|Selector7~1 (
// Equation(s):
// \U2|dp|AL|Selector7~1_combout  = ( \U2|ctrl|Selector17~0_combout  & ( \U2|dp|AL|Mult0~16  & ( (\U2|dp|AL|Selector7~4_combout  & ((!\U2|ctrl|AmulB~0_combout ) # (\U2|ctrl|B15to0~0_combout ))) ) ) ) # ( !\U2|ctrl|Selector17~0_combout  & ( \U2|dp|AL|Mult0~16 
//  & ( (!\U2|ctrl|AmulB~0_combout  & \U2|dp|AL|Selector7~4_combout ) ) ) ) # ( \U2|ctrl|Selector17~0_combout  & ( !\U2|dp|AL|Mult0~16  & ( \U2|dp|AL|Selector7~4_combout  ) ) ) # ( !\U2|ctrl|Selector17~0_combout  & ( !\U2|dp|AL|Mult0~16  & ( 
// \U2|dp|AL|Selector7~4_combout  ) ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|dp|AL|Selector7~4_combout ),
	.datac(gnd),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(!\U2|ctrl|Selector17~0_combout ),
	.dataf(!\U2|dp|AL|Mult0~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~1 .lut_mask = 64'h3333333322222233;
defparam \U2|dp|AL|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N48
cyclonev_lcell_comb \U2|dp|AL|Selector7~0 (
// Equation(s):
// \U2|dp|AL|Selector7~0_combout  = ( \U2|dp|AL|Add0~41_sumout  & ( \U2|dp|AL|Add2~41_sumout  & ( (\U2|dp|AL|Equal1~0_combout ) # (\U2|dp|AL|Equal2~0_combout ) ) ) ) # ( !\U2|dp|AL|Add0~41_sumout  & ( \U2|dp|AL|Add2~41_sumout  & ( \U2|dp|AL|Equal2~0_combout  
// ) ) ) # ( \U2|dp|AL|Add0~41_sumout  & ( !\U2|dp|AL|Add2~41_sumout  & ( \U2|dp|AL|Equal1~0_combout  ) ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Add0~41_sumout ),
	.dataf(!\U2|dp|AL|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~0 .lut_mask = 64'h00000F0F55555F5F;
defparam \U2|dp|AL|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N54
cyclonev_lcell_comb \U2|dp|AL|Selector7~3 (
// Equation(s):
// \U2|dp|AL|Selector7~3_combout  = ( \U2|dp|AL|Add0~41_sumout  & ( \U2|dp|AL|Selector7~1_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~41_sumout )) # (\U2|dp|AL|Selector7~2_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~41_sumout  & ( \U2|dp|AL|Selector7~1_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~41_sumout )) # (\U2|dp|AL|Selector7~2_combout ) ) ) ) # ( \U2|dp|AL|Add0~41_sumout  & ( !\U2|dp|AL|Selector7~1_combout  ) ) # ( 
// !\U2|dp|AL|Add0~41_sumout  & ( !\U2|dp|AL|Selector7~1_combout  ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(!\U2|dp|AL|Add2~41_sumout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Selector7~2_combout ),
	.datae(!\U2|dp|AL|Add0~41_sumout ),
	.dataf(!\U2|dp|AL|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector7~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector7~3 .lut_mask = 64'hFFFFFFFF11FF1FFF;
defparam \U2|dp|AL|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N6
cyclonev_lcell_comb \U2|dp|RF|data_temp~13 (
// Equation(s):
// \U2|dp|RF|data_temp~13_combout  = ( \U2|ctrl|Selector15~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( (!\U2|dp|RF|data_temp~0_combout  & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout )))) # (\U2|dp|RF|data_temp~0_combout  & (\U2|dp|RF|Mux7~0_combout )) ) ) ) # ( 
// !\U2|ctrl|Selector15~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( \U2|dp|RF|Mux7~0_combout  ) ) ) # ( \U2|ctrl|Selector15~0_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( (!\U2|dp|RF|data_temp~0_combout  & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout )))) # (\U2|dp|RF|data_temp~0_combout  & (\U2|dp|RF|Mux7~0_combout )) ) ) ) # ( !\U2|ctrl|Selector15~0_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( \U2|dp|RF|Mux7~0_combout  ) ) )

	.dataa(!\U2|dp|RF|data_temp~0_combout ),
	.datab(!\U2|dp|RF|Mux7~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\U2|ctrl|Selector15~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~13 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~13 .lut_mask = 64'h3333111B3333B1BB;
defparam \U2|dp|RF|data_temp~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N15
cyclonev_lcell_comb \U2|dp|RF|data_temp~14 (
// Equation(s):
// \U2|dp|RF|data_temp~14_combout  = ( \U2|dp|RF|data_temp~2_combout  & ( \U2|dp|RF|data_temp~13_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & (((!\U2|dp|AL|Selector7~1_combout ) # (\U2|dp|AL|Selector7~0_combout )) # (\U2|dp|AL|Selector7~2_combout ))) ) ) 
// ) # ( !\U2|dp|RF|data_temp~2_combout  & ( \U2|dp|RF|data_temp~13_combout  ) ) # ( \U2|dp|RF|data_temp~2_combout  & ( !\U2|dp|RF|data_temp~13_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & (((!\U2|dp|AL|Selector7~1_combout ) # 
// (\U2|dp|AL|Selector7~0_combout )) # (\U2|dp|AL|Selector7~2_combout ))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~1_combout ),
	.datab(!\U2|dp|AL|Selector7~2_combout ),
	.datac(!\U2|dp|AL|Selector7~1_combout ),
	.datad(!\U2|dp|AL|Selector7~0_combout ),
	.datae(!\U2|dp|RF|data_temp~2_combout ),
	.dataf(!\U2|dp|RF|data_temp~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~14 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~14 .lut_mask = 64'h0000A2AAFFFFA2AA;
defparam \U2|dp|RF|data_temp~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N26
dffeas \U2|dp|RF|MemoryFile[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][8] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N3
cyclonev_lcell_comb \U2|dp|RF|Mux23~0 (
// Equation(s):
// \U2|dp|RF|Mux23~0_combout  = ( \U2|dp|RF|MemoryFile[0][8]~q  & ( \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[2][8]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[3][8]~q )) ) ) ) # ( !\U2|dp|RF|MemoryFile[0][8]~q  & ( 
// \U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[2][8]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[3][8]~q )) ) ) ) # ( \U2|dp|RF|MemoryFile[0][8]~q  & ( !\U2|dp|IR|out [9] & ( (!\U2|dp|IR|out [8]) # (\U2|dp|RF|MemoryFile[1][8]~q 
// ) ) ) ) # ( !\U2|dp|RF|MemoryFile[0][8]~q  & ( !\U2|dp|IR|out [9] & ( (\U2|dp|RF|MemoryFile[1][8]~q  & \U2|dp|IR|out [8]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][8]~q ),
	.datab(!\U2|dp|RF|MemoryFile[3][8]~q ),
	.datac(!\U2|dp|RF|MemoryFile[2][8]~q ),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|dp|RF|MemoryFile[0][8]~q ),
	.dataf(!\U2|dp|IR|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux23~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux23~0 .lut_mask = 64'h0055FF550F330F33;
defparam \U2|dp|RF|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N36
cyclonev_lcell_comb \U2|dp|OpndBus[8]~9 (
// Equation(s):
// \U2|dp|OpndBus[8]~9_combout  = ( \U2|dp|RF|Mux23~0_combout  & ( ((\U2|ctrl|WideOr10~0_combout  & (\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1~q ))) # (\U2|dp|IR|out [0]) ) ) # ( !\U2|dp|RF|Mux23~0_combout  & ( (\U2|dp|IR|out [0] & 
// ((!\U2|ctrl|WideOr10~0_combout ) # ((!\ExternalReset~input_o ) # (!\U2|ctrl|Pstate.exec1~q )))) ) )

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[8]~9 .extended_lut = "off";
defparam \U2|dp|OpndBus[8]~9 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U2|dp|OpndBus[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N54
cyclonev_lcell_comb \U2|dp|AL|Selector8~1 (
// Equation(s):
// \U2|dp|AL|Selector8~1_combout  = ( \U2|dp|OpndBus[7]~8_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|RF|Mux8~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout )))) # (\U2|dp|OpndBus[8]~9_combout ) ) ) ) # ( 
// !\U2|dp|OpndBus[7]~8_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux8~0_combout )) # (\U2|dp|OpndBus[8]~9_combout ) ) ) ) # ( \U2|dp|OpndBus[7]~8_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( 
// (\U2|dp|RF|Mux8~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[7]~8_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( (\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux8~0_combout ) ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|dp|RF|Mux8~0_combout ),
	.datad(!\U2|dp|OpndBus[8]~9_combout ),
	.datae(!\U2|dp|OpndBus[7]~8_combout ),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~1 .lut_mask = 64'h0303070703FF07FF;
defparam \U2|dp|AL|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N54
cyclonev_lcell_comb \U2|dp|AL|Selector8~3 (
// Equation(s):
// \U2|dp|AL|Selector8~3_combout  = ( \U2|dp|OpndBus[7]~8_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|OpndBus[6]~7_combout ) # (!\U2|dp|AL|Equal4~0_combout ))) ) ) # ( !\U2|dp|OpndBus[7]~8_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & 
// ((!\U2|dp|OpndBus[6]~7_combout ) # (!\U2|dp|AL|Equal4~0_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|OpndBus[6]~7_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~3 .lut_mask = 64'hAAA0AAA0CCC0CCC0;
defparam \U2|dp|AL|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N18
cyclonev_lcell_comb \U2|dp|AL|Selector8~0 (
// Equation(s):
// \U2|dp|AL|Selector8~0_combout  = ( \U2|dp|AL|Selector8~3_combout  & ( \U2|dp|AL|Mult0~15  & ( (!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|B15to0~0_combout  & \U2|ctrl|Selector17~0_combout )) ) ) ) # ( \U2|dp|AL|Selector8~3_combout  & ( !\U2|dp|AL|Mult0~15  
// ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|ctrl|B15to0~0_combout ),
	.datac(gnd),
	.datad(!\U2|ctrl|Selector17~0_combout ),
	.datae(!\U2|dp|AL|Selector8~3_combout ),
	.dataf(!\U2|dp|AL|Mult0~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~0 .lut_mask = 64'h0000FFFF0000AABB;
defparam \U2|dp|AL|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N24
cyclonev_lcell_comb \U2|dp|AL|Selector8~2 (
// Equation(s):
// \U2|dp|AL|Selector8~2_combout  = ( \U2|dp|AL|Add0~29_sumout  & ( \U2|dp|AL|Selector8~0_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~29_sumout )) # (\U2|dp|AL|Selector8~1_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~29_sumout  & ( \U2|dp|AL|Selector8~0_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~29_sumout )) # (\U2|dp|AL|Selector8~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~29_sumout  & ( !\U2|dp|AL|Selector8~0_combout  ) ) # ( 
// !\U2|dp|AL|Add0~29_sumout  & ( !\U2|dp|AL|Selector8~0_combout  ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(!\U2|dp|AL|Equal1~0_combout ),
	.datac(!\U2|dp|AL|Selector8~1_combout ),
	.datad(!\U2|dp|AL|Add2~29_sumout ),
	.datae(!\U2|dp|AL|Add0~29_sumout ),
	.dataf(!\U2|dp|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector8~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector8~2 .lut_mask = 64'hFFFFFFFF0F5F3F7F;
defparam \U2|dp|AL|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N3
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3] = ( !\U2|dp|AddressUnitRSideBus[13]~2_combout  & ( (\U2|dp|AU|AL|Decoder0~1_combout  & (!\U2|dp|AddressUnitRSideBus[15]~0_combout  & (\U2|ctrl|Nstate.incpc~0_combout  & 
// \U2|dp|AddressUnitRSideBus[14]~1_combout ))) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datad(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] .lut_mask = 64'h0004000400000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N21
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3] = ( \U2|dp|AddressUnitRSideBus[14]~1_combout  & ( (!\U2|dp|AddressUnitRSideBus[13]~2_combout  & (!\U2|dp|AddressUnitRSideBus[15]~0_combout  & \U2|dp|AU|AL|Decoder0~1_combout )) ) 
// )

	.dataa(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datad(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] .lut_mask = 64'h0000000000A000A0;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector8~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N57
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N15
cyclonev_lcell_comb \U2|dp|RF|data_temp~12 (
// Equation(s):
// \U2|dp|RF|data_temp~12_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector8~2_combout  & ( (!\U2|dp|RF|data_temp~3_combout  & (((\U2|dp|RF|Mux8~0_combout )) # 
// (\U2|dp|RF|data_temp~4_combout ))) # (\U2|dp|RF|data_temp~3_combout  & ((!\U2|dp|RF|data_temp~4_combout ) # ((IO_datain[7])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  & ( 
// \U2|dp|AL|Selector8~2_combout  & ( (!\U2|dp|RF|data_temp~3_combout  & (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux8~0_combout ))) # (\U2|dp|RF|data_temp~3_combout  & ((!\U2|dp|RF|data_temp~4_combout ) # ((IO_datain[7])))) ) ) ) # ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector8~2_combout  & ( (!\U2|dp|RF|data_temp~3_combout  & (((\U2|dp|RF|Mux8~0_combout )) # (\U2|dp|RF|data_temp~4_combout ))) # 
// (\U2|dp|RF|data_temp~3_combout  & (\U2|dp|RF|data_temp~4_combout  & ((IO_datain[7])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector8~2_combout  & ( (!\U2|dp|RF|data_temp~3_combout  
// & (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux8~0_combout ))) # (\U2|dp|RF|data_temp~3_combout  & (\U2|dp|RF|data_temp~4_combout  & ((IO_datain[7])))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~3_combout ),
	.datab(!\U2|dp|RF|data_temp~4_combout ),
	.datac(!\U2|dp|RF|Mux8~0_combout ),
	.datad(!IO_datain[7]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~12 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~12 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \U2|dp|RF|data_temp~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N23
dffeas \U2|dp|RF|MemoryFile[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][7] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N51
cyclonev_lcell_comb \U2|dp|RF|Mux24~0 (
// Equation(s):
// \U2|dp|RF|Mux24~0_combout  = ( \U2|dp|IR|out [9] & ( \U2|dp|RF|MemoryFile[3][7]~q  & ( (\U2|dp|RF|MemoryFile[2][7]~q ) # (\U2|dp|IR|out [8]) ) ) ) # ( !\U2|dp|IR|out [9] & ( \U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [8] & 
// (\U2|dp|RF|MemoryFile[0][7]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[1][7]~q ))) ) ) ) # ( \U2|dp|IR|out [9] & ( !\U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [8] & \U2|dp|RF|MemoryFile[2][7]~q ) ) ) ) # ( !\U2|dp|IR|out [9] & ( 
// !\U2|dp|RF|MemoryFile[3][7]~q  & ( (!\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[0][7]~q )) # (\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[1][7]~q ))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[0][7]~q ),
	.datab(!\U2|dp|RF|MemoryFile[1][7]~q ),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|RF|MemoryFile[2][7]~q ),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|RF|MemoryFile[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux24~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux24~0 .lut_mask = 64'h535300F053530FFF;
defparam \U2|dp|RF|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y34_N9
cyclonev_lcell_comb \U2|dp|AU|AL|Selector8~4 (
// Equation(s):
// \U2|dp|AU|AL|Selector8~4_combout  = ( \U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|dp|RF|Mux24~0_combout  & \U2|dp|AU|AL|Selector8~3_combout ) ) ) ) # ( !\U2|ctrl|Selector18~0_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  
// & ( (\U2|dp|RF|Mux24~0_combout  & \U2|dp|AU|AL|Selector8~3_combout ) ) ) ) # ( \U2|ctrl|Selector18~0_combout  & ( !\U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|dp|RF|Mux8~0_combout  & \U2|dp|AU|AL|Selector8~3_combout ) ) ) ) # ( 
// !\U2|ctrl|Selector18~0_combout  & ( !\U2|dp|AU|AL|Selector8~0_combout  & ( (\U2|dp|IR|out [7] & \U2|dp|AU|AL|Selector8~3_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux24~0_combout ),
	.datab(!\U2|dp|RF|Mux8~0_combout ),
	.datac(!\U2|dp|IR|out [7]),
	.datad(!\U2|dp|AU|AL|Selector8~3_combout ),
	.datae(!\U2|ctrl|Selector18~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector8~4 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector8~4 .lut_mask = 64'h000F003300550055;
defparam \U2|dp|AU|AL|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector15~4_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004011";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N51
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N50
dffeas \U2|dp|IR|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[0] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N24
cyclonev_lcell_comb \U2|dp|AL|LessThan0~5 (
// Equation(s):
// \U2|dp|AL|LessThan0~5_combout  = ( \U2|dp|OpndBus[6]~7_combout  & ( \U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout ) # ((!\U2|dp|OpndBus[5]~6_combout  & (\U2|dp|RF|Mux10~0_combout  & \U2|dp|RF|Mux9~0_combout ))) ) ) ) # ( 
// !\U2|dp|OpndBus[6]~7_combout  & ( \U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout ) # (((!\U2|dp|OpndBus[5]~6_combout  & \U2|dp|RF|Mux10~0_combout )) # (\U2|dp|RF|Mux9~0_combout )) ) ) ) # ( \U2|dp|OpndBus[6]~7_combout  & ( 
// !\U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|OpndBus[5]~6_combout  & (\U2|dp|RF|Mux10~0_combout  & (!\U2|dp|OpndBus[7]~8_combout  & \U2|dp|RF|Mux9~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( !\U2|dp|RF|Mux8~0_combout  & ( 
// (!\U2|dp|OpndBus[7]~8_combout  & (((!\U2|dp|OpndBus[5]~6_combout  & \U2|dp|RF|Mux10~0_combout )) # (\U2|dp|RF|Mux9~0_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[5]~6_combout ),
	.datab(!\U2|dp|RF|Mux10~0_combout ),
	.datac(!\U2|dp|OpndBus[7]~8_combout ),
	.datad(!\U2|dp|RF|Mux9~0_combout ),
	.datae(!\U2|dp|OpndBus[6]~7_combout ),
	.dataf(!\U2|dp|RF|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~5 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~5 .lut_mask = 64'h20F00020F2FFF0F2;
defparam \U2|dp|AL|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N42
cyclonev_lcell_comb \U2|dp|AL|LessThan0~0 (
// Equation(s):
// \U2|dp|AL|LessThan0~0_combout  = ( \U2|dp|OpndBus[6]~7_combout  & ( \U2|dp|RF|Mux8~0_combout  & ( (\U2|dp|OpndBus[7]~8_combout  & (\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  $ (\U2|dp|RF|Mux10~0_combout )))) ) ) ) # ( 
// !\U2|dp|OpndBus[6]~7_combout  & ( \U2|dp|RF|Mux8~0_combout  & ( (\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  $ (\U2|dp|RF|Mux10~0_combout )))) ) ) ) # ( \U2|dp|OpndBus[6]~7_combout  & ( 
// !\U2|dp|RF|Mux8~0_combout  & ( (!\U2|dp|OpndBus[7]~8_combout  & (\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  $ (\U2|dp|RF|Mux10~0_combout )))) ) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( !\U2|dp|RF|Mux8~0_combout  & ( 
// (!\U2|dp|OpndBus[7]~8_combout  & (!\U2|dp|RF|Mux9~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  $ (\U2|dp|RF|Mux10~0_combout )))) ) ) )

	.dataa(!\U2|dp|OpndBus[5]~6_combout ),
	.datab(!\U2|dp|RF|Mux10~0_combout ),
	.datac(!\U2|dp|OpndBus[7]~8_combout ),
	.datad(!\U2|dp|RF|Mux9~0_combout ),
	.datae(!\U2|dp|OpndBus[6]~7_combout ),
	.dataf(!\U2|dp|RF|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~0 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~0 .lut_mask = 64'h9000009009000009;
defparam \U2|dp|AL|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N54
cyclonev_lcell_comb \U2|dp|AL|LessThan0~6 (
// Equation(s):
// \U2|dp|AL|LessThan0~6_combout  = ( \U2|dp|AL|LessThan0~0_combout  & ( (!\U2|dp|AL|LessThan0~5_combout  & ((!\U2|dp|RF|Mux11~0_combout ) # (\U2|dp|OpndBus[4]~5_combout ))) ) ) # ( !\U2|dp|AL|LessThan0~0_combout  & ( !\U2|dp|AL|LessThan0~5_combout  ) )

	.dataa(gnd),
	.datab(!\U2|dp|RF|Mux11~0_combout ),
	.datac(!\U2|dp|AL|LessThan0~5_combout ),
	.datad(!\U2|dp|OpndBus[4]~5_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~6 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~6 .lut_mask = 64'hF0F0F0F0C0F0C0F0;
defparam \U2|dp|AL|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N24
cyclonev_lcell_comb \U2|ctrl|SRload~0 (
// Equation(s):
// \U2|ctrl|SRload~0_combout  = ( \U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( (!\U2|dp|IR|out [14] & ((!\U2|dp|IR|out [15]))) # (\U2|dp|IR|out [14] & (\U2|dp|IR|out [9] & \U2|dp|IR|out [15])) ) ) ) # ( !\U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( 
// (!\U2|dp|IR|out [14] & !\U2|dp|IR|out [15]) ) ) ) # ( \U2|dp|IR|out [12] & ( !\U2|dp|IR|out [13] & ( (\U2|dp|IR|out [14] & !\U2|dp|IR|out [15]) ) ) ) # ( !\U2|dp|IR|out [12] & ( !\U2|dp|IR|out [13] & ( !\U2|dp|IR|out [15] ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [15]),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|dp|IR|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|SRload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|SRload~0 .extended_lut = "off";
defparam \U2|ctrl|SRload~0 .lut_mask = 64'hFF005500AA00AA05;
defparam \U2|ctrl|SRload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N51
cyclonev_lcell_comb \U2|ctrl|SRload~1 (
// Equation(s):
// \U2|ctrl|SRload~1_combout  = ( !\U2|ctrl|SRload~0_combout  & ( (\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1~q ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|SRload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|SRload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|SRload~1 .extended_lut = "off";
defparam \U2|ctrl|SRload~1 .lut_mask = 64'h1111111100000000;
defparam \U2|ctrl|SRload~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N39
cyclonev_lcell_comb \U2|ctrl|AcmpB~0 (
// Equation(s):
// \U2|ctrl|AcmpB~0_combout  = ( !\U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & (\U2|dp|IR|out [15] & \U2|dp|IR|out [14]))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [15]),
	.datad(!\U2|dp|IR|out [14]),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|dp|IR|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|AcmpB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|AcmpB~0 .extended_lut = "off";
defparam \U2|ctrl|AcmpB~0 .lut_mask = 64'h0000000000010000;
defparam \U2|ctrl|AcmpB~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N45
cyclonev_lcell_comb \U2|dp|OpndBus[15]~0 (
// Equation(s):
// \U2|dp|OpndBus[15]~0_combout  = ( \U2|dp|RF|Mux16~0_combout  & ( ((\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [7]) ) ) # ( !\U2|dp|RF|Mux16~0_combout  & ( (\U2|dp|IR|out [7] & 
// ((!\U2|ctrl|Pstate.exec1~q ) # ((!\ExternalReset~input_o ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\U2|dp|IR|out [7]),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[15]~0 .extended_lut = "off";
defparam \U2|dp|OpndBus[15]~0 .lut_mask = 64'h5554555455575557;
defparam \U2|dp|OpndBus[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N57
cyclonev_lcell_comb \U2|dp|SR|Cout~0 (
// Equation(s):
// \U2|dp|SR|Cout~0_combout  = ( \U2|dp|OpndBus[15]~0_combout  & ( (\U2|ctrl|SRload~1_combout  & (\U2|ctrl|AcmpB~0_combout  & \U2|dp|RF|Mux0~0_combout )) ) ) # ( !\U2|dp|OpndBus[15]~0_combout  & ( (\U2|ctrl|SRload~1_combout  & (\U2|ctrl|AcmpB~0_combout  & 
// !\U2|dp|RF|Mux0~0_combout )) ) )

	.dataa(!\U2|ctrl|SRload~1_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|AcmpB~0_combout ),
	.datad(!\U2|dp|RF|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~0 .extended_lut = "off";
defparam \U2|dp|SR|Cout~0 .lut_mask = 64'h0500050000050005;
defparam \U2|dp|SR|Cout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N57
cyclonev_lcell_comb \U2|dp|SR|Cout~1 (
// Equation(s):
// \U2|dp|SR|Cout~1_combout  = ( \U2|ctrl|Pstate.reset~q  & ( \U2|dp|SR|Cout~q  ) ) # ( !\U2|ctrl|Pstate.reset~q  & ( (\ExternalReset~input_o  & \U2|dp|SR|Cout~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|SR|Cout~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Pstate.reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~1 .extended_lut = "off";
defparam \U2|dp|SR|Cout~1 .lut_mask = 64'h000F000F00FF00FF;
defparam \U2|dp|SR|Cout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N15
cyclonev_lcell_comb \U2|ctrl|Selector9~1 (
// Equation(s):
// \U2|ctrl|Selector9~1_combout  = ( !\U2|dp|IR|out [11] & ( (!\U2|dp|IR|out [12] & (!\U2|dp|IR|out [15] & (!\U2|dp|IR|out [14] & !\U2|dp|IR|out [13]))) ) )

	.dataa(!\U2|dp|IR|out [12]),
	.datab(!\U2|dp|IR|out [15]),
	.datac(!\U2|dp|IR|out [14]),
	.datad(!\U2|dp|IR|out [13]),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector9~1 .extended_lut = "off";
defparam \U2|ctrl|Selector9~1 .lut_mask = 64'h8000800000000000;
defparam \U2|ctrl|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N18
cyclonev_lcell_comb \U2|dp|SR|Cout~2 (
// Equation(s):
// \U2|dp|SR|Cout~2_combout  = ( \U2|ctrl|Selector9~1_combout  & ( \U2|dp|IR|out [10] & ( \U2|dp|SR|Cout~1_combout  ) ) ) # ( !\U2|ctrl|Selector9~1_combout  & ( \U2|dp|IR|out [10] & ( \U2|dp|SR|Cout~1_combout  ) ) ) # ( \U2|ctrl|Selector9~1_combout  & ( 
// !\U2|dp|IR|out [10] & ( (!\U2|ctrl|Selector9~0_combout  & (\U2|dp|SR|Cout~1_combout )) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|SR|Cout~1_combout  & (!\U2|dp|IR|out [9] & \U2|dp|IR|out [8])) # (\U2|dp|SR|Cout~1_combout  & ((!\U2|dp|IR|out [9]) # 
// (\U2|dp|IR|out [8]))))) ) ) ) # ( !\U2|ctrl|Selector9~1_combout  & ( !\U2|dp|IR|out [10] & ( \U2|dp|SR|Cout~1_combout  ) ) )

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|dp|SR|Cout~1_combout ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|IR|out [8]),
	.datae(!\U2|ctrl|Selector9~1_combout ),
	.dataf(!\U2|dp|IR|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~2 .extended_lut = "off";
defparam \U2|dp|SR|Cout~2 .lut_mask = 64'h3333327333333333;
defparam \U2|dp|SR|Cout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N9
cyclonev_lcell_comb \U2|dp|SR|Cout~3 (
// Equation(s):
// \U2|dp|SR|Cout~3_combout  = ( !\U2|dp|OpndBus[15]~0_combout  & ( \U2|ctrl|SRload~1_combout  & ( (\U2|ctrl|AcmpB~0_combout  & \U2|dp|RF|Mux0~0_combout ) ) ) ) # ( \U2|dp|OpndBus[15]~0_combout  & ( !\U2|ctrl|SRload~1_combout  & ( \U2|dp|SR|Cout~2_combout  ) 
// ) ) # ( !\U2|dp|OpndBus[15]~0_combout  & ( !\U2|ctrl|SRload~1_combout  & ( \U2|dp|SR|Cout~2_combout  ) ) )

	.dataa(!\U2|ctrl|AcmpB~0_combout ),
	.datab(!\U2|dp|SR|Cout~2_combout ),
	.datac(!\U2|dp|RF|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|OpndBus[15]~0_combout ),
	.dataf(!\U2|ctrl|SRload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~3 .extended_lut = "off";
defparam \U2|dp|SR|Cout~3 .lut_mask = 64'h3333333305050000;
defparam \U2|dp|SR|Cout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N3
cyclonev_lcell_comb \U2|dp|AL|LessThan0~3 (
// Equation(s):
// \U2|dp|AL|LessThan0~3_combout  = ( \U2|dp|OpndBus[2]~3_combout  & ( (\U2|dp|RF|Mux12~0_combout  & !\U2|dp|OpndBus[3]~4_combout ) ) ) # ( !\U2|dp|OpndBus[2]~3_combout  & ( (!\U2|dp|RF|Mux12~0_combout  & (!\U2|dp|OpndBus[3]~4_combout  & 
// \U2|dp|RF|Mux13~0_combout )) # (\U2|dp|RF|Mux12~0_combout  & ((!\U2|dp|OpndBus[3]~4_combout ) # (\U2|dp|RF|Mux13~0_combout ))) ) )

	.dataa(!\U2|dp|RF|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\U2|dp|OpndBus[3]~4_combout ),
	.datad(!\U2|dp|RF|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~3 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~3 .lut_mask = 64'h50F550F550505050;
defparam \U2|dp|AL|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N0
cyclonev_lcell_comb \U2|dp|AL|LessThan0~2 (
// Equation(s):
// \U2|dp|AL|LessThan0~2_combout  = ( \U2|dp|RF|Mux13~0_combout  & ( (\U2|dp|OpndBus[2]~3_combout  & (!\U2|dp|RF|Mux12~0_combout  $ (\U2|dp|OpndBus[3]~4_combout ))) ) ) # ( !\U2|dp|RF|Mux13~0_combout  & ( (!\U2|dp|OpndBus[2]~3_combout  & 
// (!\U2|dp|RF|Mux12~0_combout  $ (\U2|dp|OpndBus[3]~4_combout ))) ) )

	.dataa(!\U2|dp|RF|Mux12~0_combout ),
	.datab(!\U2|dp|OpndBus[3]~4_combout ),
	.datac(!\U2|dp|OpndBus[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~2 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~2 .lut_mask = 64'h9090909009090909;
defparam \U2|dp|AL|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N48
cyclonev_lcell_comb \U2|dp|AL|LessThan0~1 (
// Equation(s):
// \U2|dp|AL|LessThan0~1_combout  = ( \U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|OpndBus[1]~2_combout  & ((!\U2|dp|OpndBus[0]~1_combout ) # (\U2|dp|RF|Mux14~0_combout ))) # (\U2|dp|OpndBus[1]~2_combout  & (\U2|dp|RF|Mux14~0_combout  & 
// !\U2|dp|OpndBus[0]~1_combout )) ) ) # ( !\U2|dp|RF|Mux15~0_combout  & ( (!\U2|dp|OpndBus[1]~2_combout  & \U2|dp|RF|Mux14~0_combout ) ) )

	.dataa(!\U2|dp|OpndBus[1]~2_combout ),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux14~0_combout ),
	.datad(!\U2|dp|OpndBus[0]~1_combout ),
	.datae(!\U2|dp|RF|Mux15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~1 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~1 .lut_mask = 64'h0A0AAF0A0A0AAF0A;
defparam \U2|dp|AL|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N30
cyclonev_lcell_comb \U2|dp|AL|LessThan0~4 (
// Equation(s):
// \U2|dp|AL|LessThan0~4_combout  = ( \U2|dp|OpndBus[4]~5_combout  & ( \U2|dp|AL|LessThan0~1_combout  & ( (\U2|dp|RF|Mux11~0_combout  & (\U2|dp|AL|LessThan0~0_combout  & ((\U2|dp|AL|LessThan0~2_combout ) # (\U2|dp|AL|LessThan0~3_combout )))) ) ) ) # ( 
// !\U2|dp|OpndBus[4]~5_combout  & ( \U2|dp|AL|LessThan0~1_combout  & ( (!\U2|dp|RF|Mux11~0_combout  & (\U2|dp|AL|LessThan0~0_combout  & ((\U2|dp|AL|LessThan0~2_combout ) # (\U2|dp|AL|LessThan0~3_combout )))) ) ) ) # ( \U2|dp|OpndBus[4]~5_combout  & ( 
// !\U2|dp|AL|LessThan0~1_combout  & ( (\U2|dp|AL|LessThan0~3_combout  & (\U2|dp|RF|Mux11~0_combout  & \U2|dp|AL|LessThan0~0_combout )) ) ) ) # ( !\U2|dp|OpndBus[4]~5_combout  & ( !\U2|dp|AL|LessThan0~1_combout  & ( (\U2|dp|AL|LessThan0~3_combout  & 
// (!\U2|dp|RF|Mux11~0_combout  & \U2|dp|AL|LessThan0~0_combout )) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~3_combout ),
	.datab(!\U2|dp|RF|Mux11~0_combout ),
	.datac(!\U2|dp|AL|LessThan0~2_combout ),
	.datad(!\U2|dp|AL|LessThan0~0_combout ),
	.datae(!\U2|dp|OpndBus[4]~5_combout ),
	.dataf(!\U2|dp|AL|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~4 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~4 .lut_mask = 64'h00440011004C0013;
defparam \U2|dp|AL|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N9
cyclonev_lcell_comb \U2|dp|AL|LessThan0~7 (
// Equation(s):
// \U2|dp|AL|LessThan0~7_combout  = ( \U2|ctrl|Pstate.exec1~q  & ( \U2|dp|RF|Mux1~0_combout  & ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\ExternalReset~input_o  & (!\U2|dp|IR|out [6])) # 
// (\ExternalReset~input_o  & ((!\U2|dp|RF|Mux17~0_combout ))))) ) ) ) # ( !\U2|ctrl|Pstate.exec1~q  & ( \U2|dp|RF|Mux1~0_combout  & ( !\U2|dp|IR|out [6] ) ) ) # ( \U2|ctrl|Pstate.exec1~q  & ( !\U2|dp|RF|Mux1~0_combout  & ( (!\U2|ctrl|WideOr10~0_combout  & 
// (((\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\ExternalReset~input_o  & (\U2|dp|IR|out [6])) # (\ExternalReset~input_o  & ((\U2|dp|RF|Mux17~0_combout ))))) ) ) ) # ( !\U2|ctrl|Pstate.exec1~q  & ( !\U2|dp|RF|Mux1~0_combout  & ( 
// \U2|dp|IR|out [6] ) ) )

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux17~0_combout ),
	.datae(!\U2|ctrl|Pstate.exec1~q ),
	.dataf(!\U2|dp|RF|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~7 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~7 .lut_mask = 64'h0F0F0E1FF0F0F1E0;
defparam \U2|dp|AL|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N27
cyclonev_lcell_comb \U2|dp|AL|LessThan0~9 (
// Equation(s):
// \U2|dp|AL|LessThan0~9_combout  = ( \U2|ctrl|WideOr10~0_combout  & ( \U2|dp|RF|Mux19~0_combout  & ( !\U2|dp|RF|Mux3~0_combout  $ (((!\U2|dp|IR|out [4] & ((!\U2|ctrl|Pstate.exec1~q ) # (!\ExternalReset~input_o ))))) ) ) ) # ( !\U2|ctrl|WideOr10~0_combout  & 
// ( \U2|dp|RF|Mux19~0_combout  & ( !\U2|dp|IR|out [4] $ (!\U2|dp|RF|Mux3~0_combout ) ) ) ) # ( \U2|ctrl|WideOr10~0_combout  & ( !\U2|dp|RF|Mux19~0_combout  & ( !\U2|dp|RF|Mux3~0_combout  $ (((!\U2|dp|IR|out [4]) # ((\U2|ctrl|Pstate.exec1~q  & 
// \ExternalReset~input_o )))) ) ) ) # ( !\U2|ctrl|WideOr10~0_combout  & ( !\U2|dp|RF|Mux19~0_combout  & ( !\U2|dp|IR|out [4] $ (!\U2|dp|RF|Mux3~0_combout ) ) ) )

	.dataa(!\U2|dp|IR|out [4]),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|RF|Mux3~0_combout ),
	.datae(!\U2|ctrl|WideOr10~0_combout ),
	.dataf(!\U2|dp|RF|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~9 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~9 .lut_mask = 64'h55AA54AB55AA57A8;
defparam \U2|dp|AL|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N48
cyclonev_lcell_comb \U2|dp|AL|LessThan0~10 (
// Equation(s):
// \U2|dp|AL|LessThan0~10_combout  = ( \U2|dp|RF|Mux5~0_combout  & ( \U2|ctrl|Pstate.exec1~q  & ( (!\ExternalReset~input_o  & (((!\U2|dp|IR|out [2])))) # (\ExternalReset~input_o  & ((!\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|IR|out [2]))) # 
// (\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|RF|Mux21~0_combout )))) ) ) ) # ( !\U2|dp|RF|Mux5~0_combout  & ( \U2|ctrl|Pstate.exec1~q  & ( (!\ExternalReset~input_o  & (((\U2|dp|IR|out [2])))) # (\ExternalReset~input_o  & ((!\U2|ctrl|WideOr10~0_combout  & 
// ((\U2|dp|IR|out [2]))) # (\U2|ctrl|WideOr10~0_combout  & (\U2|dp|RF|Mux21~0_combout )))) ) ) ) # ( \U2|dp|RF|Mux5~0_combout  & ( !\U2|ctrl|Pstate.exec1~q  & ( !\U2|dp|IR|out [2] ) ) ) # ( !\U2|dp|RF|Mux5~0_combout  & ( !\U2|ctrl|Pstate.exec1~q  & ( 
// \U2|dp|IR|out [2] ) ) )

	.dataa(!\U2|dp|RF|Mux21~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(!\U2|dp|RF|Mux5~0_combout ),
	.dataf(!\U2|ctrl|Pstate.exec1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~10 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~10 .lut_mask = 64'h0F0FF0F00F1DF0E2;
defparam \U2|dp|AL|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N27
cyclonev_lcell_comb \U2|dp|AL|LessThan0~8 (
// Equation(s):
// \U2|dp|AL|LessThan0~8_combout  = ( \U2|dp|RF|Mux2~0_combout  & ( \U2|ctrl|Pstate.exec1~q  & ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\ExternalReset~input_o  & ((!\U2|dp|IR|out [5]))) # 
// (\ExternalReset~input_o  & (!\U2|dp|RF|Mux18~0_combout )))) ) ) ) # ( !\U2|dp|RF|Mux2~0_combout  & ( \U2|ctrl|Pstate.exec1~q  & ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\ExternalReset~input_o  & 
// ((\U2|dp|IR|out [5]))) # (\ExternalReset~input_o  & (\U2|dp|RF|Mux18~0_combout )))) ) ) ) # ( \U2|dp|RF|Mux2~0_combout  & ( !\U2|ctrl|Pstate.exec1~q  & ( !\U2|dp|IR|out [5] ) ) ) # ( !\U2|dp|RF|Mux2~0_combout  & ( !\U2|ctrl|Pstate.exec1~q  & ( 
// \U2|dp|IR|out [5] ) ) )

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|RF|Mux18~0_combout ),
	.datad(!\U2|dp|IR|out [5]),
	.datae(!\U2|dp|RF|Mux2~0_combout ),
	.dataf(!\U2|ctrl|Pstate.exec1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~8 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~8 .lut_mask = 64'h00FFFF0001EFFE10;
defparam \U2|dp|AL|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N12
cyclonev_lcell_comb \U2|dp|AL|LessThan0~11 (
// Equation(s):
// \U2|dp|AL|LessThan0~11_combout  = ( !\U2|dp|AL|LessThan0~10_combout  & ( !\U2|dp|AL|LessThan0~8_combout  & ( (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~9_combout  & (!\U2|dp|RF|Mux4~0_combout  $ (\U2|dp|OpndBus[11]~13_combout )))) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~7_combout ),
	.datab(!\U2|dp|AL|LessThan0~9_combout ),
	.datac(!\U2|dp|RF|Mux4~0_combout ),
	.datad(!\U2|dp|OpndBus[11]~13_combout ),
	.datae(!\U2|dp|AL|LessThan0~10_combout ),
	.dataf(!\U2|dp|AL|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~11 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~11 .lut_mask = 64'h8008000000000000;
defparam \U2|dp|AL|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N39
cyclonev_lcell_comb \U2|dp|AL|LessThan0~12 (
// Equation(s):
// \U2|dp|AL|LessThan0~12_combout  = ( \U2|dp|RF|Mux6~0_combout  & ( \U2|dp|AL|LessThan0~11_combout  & ( (\U2|dp|OpndBus[9]~11_combout  & (!\U2|dp|OpndBus[8]~9_combout  $ (\U2|dp|RF|Mux7~0_combout ))) ) ) ) # ( !\U2|dp|RF|Mux6~0_combout  & ( 
// \U2|dp|AL|LessThan0~11_combout  & ( (!\U2|dp|OpndBus[9]~11_combout  & (!\U2|dp|OpndBus[8]~9_combout  $ (\U2|dp|RF|Mux7~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|OpndBus[8]~9_combout ),
	.datac(!\U2|dp|RF|Mux7~0_combout ),
	.datad(!\U2|dp|OpndBus[9]~11_combout ),
	.datae(!\U2|dp|RF|Mux6~0_combout ),
	.dataf(!\U2|dp|AL|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~12 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~12 .lut_mask = 64'h00000000C30000C3;
defparam \U2|dp|AL|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N54
cyclonev_lcell_comb \U2|dp|AL|LessThan0~13 (
// Equation(s):
// \U2|dp|AL|LessThan0~13_combout  = ( \U2|ctrl|Selector9~0_combout  & ( (\U2|dp|RF|Mux7~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux23~0_combout ))))) ) ) # ( 
// !\U2|ctrl|Selector9~0_combout  & ( (!\U2|dp|IR|out [0] & \U2|dp|RF|Mux7~0_combout ) ) )

	.dataa(!\U2|dp|IR|out [0]),
	.datab(!\U2|dp|RF|Mux23~0_combout ),
	.datac(!\U2|ctrl|WideOr10~0_combout ),
	.datad(!\U2|dp|RF|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~13 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~13 .lut_mask = 64'h00AA00AA00AC00AC;
defparam \U2|dp|AL|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N30
cyclonev_lcell_comb \U2|dp|OpndBus[14]~10 (
// Equation(s):
// \U2|dp|OpndBus[14]~10_combout  = ( \U2|dp|IR|out [6] & ( (!\U2|ctrl|Pstate.exec1~q ) # ((!\ExternalReset~input_o ) # ((!\U2|ctrl|WideOr10~0_combout ) # (\U2|dp|RF|Mux17~0_combout ))) ) ) # ( !\U2|dp|IR|out [6] & ( (\U2|ctrl|Pstate.exec1~q  & 
// (\ExternalReset~input_o  & (\U2|ctrl|WideOr10~0_combout  & \U2|dp|RF|Mux17~0_combout ))) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|WideOr10~0_combout ),
	.datad(!\U2|dp|RF|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[14]~10 .extended_lut = "off";
defparam \U2|dp|OpndBus[14]~10 .lut_mask = 64'h00010001FEFFFEFF;
defparam \U2|dp|OpndBus[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N54
cyclonev_lcell_comb \U2|dp|AL|LessThan0~14 (
// Equation(s):
// \U2|dp|AL|LessThan0~14_combout  = ( \U2|dp|RF|Mux1~0_combout  & ( \U2|dp|OpndBus[14]~10_combout  & ( (!\U2|dp|RF|Mux2~0_combout  & (\U2|dp|RF|Mux3~0_combout  & (!\U2|dp|OpndBus[12]~12_combout  & !\U2|dp|OpndBus[13]~14_combout ))) # 
// (\U2|dp|RF|Mux2~0_combout  & ((!\U2|dp|OpndBus[13]~14_combout ) # ((\U2|dp|RF|Mux3~0_combout  & !\U2|dp|OpndBus[12]~12_combout )))) ) ) ) # ( \U2|dp|RF|Mux1~0_combout  & ( !\U2|dp|OpndBus[14]~10_combout  ) ) # ( !\U2|dp|RF|Mux1~0_combout  & ( 
// !\U2|dp|OpndBus[14]~10_combout  & ( (!\U2|dp|RF|Mux2~0_combout  & (\U2|dp|RF|Mux3~0_combout  & (!\U2|dp|OpndBus[12]~12_combout  & !\U2|dp|OpndBus[13]~14_combout ))) # (\U2|dp|RF|Mux2~0_combout  & ((!\U2|dp|OpndBus[13]~14_combout ) # 
// ((\U2|dp|RF|Mux3~0_combout  & !\U2|dp|OpndBus[12]~12_combout )))) ) ) )

	.dataa(!\U2|dp|RF|Mux3~0_combout ),
	.datab(!\U2|dp|OpndBus[12]~12_combout ),
	.datac(!\U2|dp|RF|Mux2~0_combout ),
	.datad(!\U2|dp|OpndBus[13]~14_combout ),
	.datae(!\U2|dp|RF|Mux1~0_combout ),
	.dataf(!\U2|dp|OpndBus[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~14 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~14 .lut_mask = 64'h4F04FFFF00004F04;
defparam \U2|dp|AL|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N24
cyclonev_lcell_comb \U2|dp|AL|LessThan0~15 (
// Equation(s):
// \U2|dp|AL|LessThan0~15_combout  = ( \U2|ctrl|Pstate.exec1~q  & ( \U2|dp|RF|Mux5~0_combout  & ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\ExternalReset~input_o  & ((!\U2|dp|IR|out [2]))) # 
// (\ExternalReset~input_o  & (!\U2|dp|RF|Mux21~0_combout )))) ) ) ) # ( !\U2|ctrl|Pstate.exec1~q  & ( \U2|dp|RF|Mux5~0_combout  & ( !\U2|dp|IR|out [2] ) ) )

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|dp|RF|Mux21~0_combout ),
	.datac(!\ExternalReset~input_o ),
	.datad(!\U2|dp|IR|out [2]),
	.datae(!\U2|ctrl|Pstate.exec1~q ),
	.dataf(!\U2|dp|RF|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~15 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~15 .lut_mask = 64'h00000000FF00FE04;
defparam \U2|dp|AL|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N42
cyclonev_lcell_comb \U2|dp|AL|LessThan0~16 (
// Equation(s):
// \U2|dp|AL|LessThan0~16_combout  = ( \U2|dp|AL|LessThan0~15_combout  & ( !\U2|dp|AL|LessThan0~9_combout  & ( (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~8_combout  & ((!\U2|dp|OpndBus[11]~13_combout ) # (\U2|dp|RF|Mux4~0_combout )))) ) ) ) # ( 
// !\U2|dp|AL|LessThan0~15_combout  & ( !\U2|dp|AL|LessThan0~9_combout  & ( (\U2|dp|RF|Mux4~0_combout  & (!\U2|dp|AL|LessThan0~7_combout  & (!\U2|dp|AL|LessThan0~8_combout  & !\U2|dp|OpndBus[11]~13_combout ))) ) ) )

	.dataa(!\U2|dp|RF|Mux4~0_combout ),
	.datab(!\U2|dp|AL|LessThan0~7_combout ),
	.datac(!\U2|dp|AL|LessThan0~8_combout ),
	.datad(!\U2|dp|OpndBus[11]~13_combout ),
	.datae(!\U2|dp|AL|LessThan0~15_combout ),
	.dataf(!\U2|dp|AL|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~16 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~16 .lut_mask = 64'h4000C04000000000;
defparam \U2|dp|AL|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N36
cyclonev_lcell_comb \U2|dp|AL|LessThan0~17 (
// Equation(s):
// \U2|dp|AL|LessThan0~17_combout  = ( \U2|dp|RF|Mux6~0_combout  & ( !\U2|dp|AL|LessThan0~16_combout  & ( (!\U2|dp|AL|LessThan0~14_combout  & ((!\U2|dp|AL|LessThan0~11_combout ) # ((!\U2|dp|AL|LessThan0~13_combout  & \U2|dp|OpndBus[9]~11_combout )))) ) ) ) # 
// ( !\U2|dp|RF|Mux6~0_combout  & ( !\U2|dp|AL|LessThan0~16_combout  & ( (!\U2|dp|AL|LessThan0~14_combout  & ((!\U2|dp|AL|LessThan0~13_combout ) # ((!\U2|dp|AL|LessThan0~11_combout ) # (\U2|dp|OpndBus[9]~11_combout )))) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~13_combout ),
	.datab(!\U2|dp|AL|LessThan0~11_combout ),
	.datac(!\U2|dp|AL|LessThan0~14_combout ),
	.datad(!\U2|dp|OpndBus[9]~11_combout ),
	.datae(!\U2|dp|RF|Mux6~0_combout ),
	.dataf(!\U2|dp|AL|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|LessThan0~17 .extended_lut = "off";
defparam \U2|dp|AL|LessThan0~17 .lut_mask = 64'hE0F0C0E000000000;
defparam \U2|dp|AL|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N18
cyclonev_lcell_comb \U2|dp|SR|Cout~4 (
// Equation(s):
// \U2|dp|SR|Cout~4_combout  = ( \U2|dp|AL|LessThan0~12_combout  & ( \U2|dp|AL|LessThan0~17_combout  & ( ((\U2|dp|SR|Cout~0_combout  & ((!\U2|dp|AL|LessThan0~6_combout ) # (\U2|dp|AL|LessThan0~4_combout )))) # (\U2|dp|SR|Cout~3_combout ) ) ) ) # ( 
// !\U2|dp|AL|LessThan0~12_combout  & ( \U2|dp|AL|LessThan0~17_combout  & ( \U2|dp|SR|Cout~3_combout  ) ) ) # ( \U2|dp|AL|LessThan0~12_combout  & ( !\U2|dp|AL|LessThan0~17_combout  & ( (\U2|dp|SR|Cout~3_combout ) # (\U2|dp|SR|Cout~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|LessThan0~12_combout  & ( !\U2|dp|AL|LessThan0~17_combout  & ( (\U2|dp|SR|Cout~3_combout ) # (\U2|dp|SR|Cout~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|LessThan0~6_combout ),
	.datab(!\U2|dp|SR|Cout~0_combout ),
	.datac(!\U2|dp|SR|Cout~3_combout ),
	.datad(!\U2|dp|AL|LessThan0~4_combout ),
	.datae(!\U2|dp|AL|LessThan0~12_combout ),
	.dataf(!\U2|dp|AL|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Cout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Cout~4 .extended_lut = "off";
defparam \U2|dp|SR|Cout~4 .lut_mask = 64'h3F3F3F3F0F0F2F3F;
defparam \U2|dp|SR|Cout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N20
dffeas \U2|dp|SR|Cout (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|SR|Cout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|SR|Cout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|SR|Cout .is_wysiwyg = "true";
defparam \U2|dp|SR|Cout .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N30
cyclonev_lcell_comb \U2|dp|AL|Add2~38 (
// Equation(s):
// \U2|dp|AL|Add2~38_cout  = CARRY(( !\U2|dp|SR|Cout~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|SR|Cout~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U2|dp|AL|Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~38 .extended_lut = "off";
defparam \U2|dp|AL|Add2~38 .lut_mask = 64'h000000000000F0F0;
defparam \U2|dp|AL|Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N33
cyclonev_lcell_comb \U2|dp|AL|Add2~1 (
// Equation(s):
// \U2|dp|AL|Add2~1_sumout  = SUM(( (!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux31~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux15~0_combout  ) + ( \U2|dp|AL|Add2~38_cout  ))
// \U2|dp|AL|Add2~2  = CARRY(( (!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [0])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|RF|Mux31~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux15~0_combout  ) + ( \U2|dp|AL|Add2~38_cout  ))

	.dataa(!\U2|dp|IR|out [0]),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|RF|Mux31~0_combout ),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux15~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~1_sumout ),
	.cout(\U2|dp|AL|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~1 .extended_lut = "off";
defparam \U2|dp|AL|Add2~1 .lut_mask = 64'h0000FF000000AAB8;
defparam \U2|dp|AL|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N36
cyclonev_lcell_comb \U2|dp|AL|Add2~5 (
// Equation(s):
// \U2|dp|AL|Add2~5_sumout  = SUM(( \U2|dp|RF|Mux14~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [1])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|IR|out [1]))) # (\U2|ctrl|WideOr10~0_combout  & 
// (!\U2|dp|RF|Mux30~0_combout )))) ) + ( \U2|dp|AL|Add2~2  ))
// \U2|dp|AL|Add2~6  = CARRY(( \U2|dp|RF|Mux14~0_combout  ) + ( (!\U2|ctrl|Selector9~0_combout  & (((!\U2|dp|IR|out [1])))) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|ctrl|WideOr10~0_combout  & ((!\U2|dp|IR|out [1]))) # (\U2|ctrl|WideOr10~0_combout  & 
// (!\U2|dp|RF|Mux30~0_combout )))) ) + ( \U2|dp|AL|Add2~2  ))

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|dp|RF|Mux30~0_combout ),
	.datad(!\U2|dp|RF|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [1]),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~5_sumout ),
	.cout(\U2|dp|AL|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~5 .extended_lut = "off";
defparam \U2|dp|AL|Add2~5 .lut_mask = 64'h000001EF000000FF;
defparam \U2|dp|AL|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N27
cyclonev_lcell_comb \U2|dp|AL|Selector14~0 (
// Equation(s):
// \U2|dp|AL|Selector14~0_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|dp|OpndBus[2]~3_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~0 .lut_mask = 64'h0000000000FF00FF;
defparam \U2|dp|AL|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N0
cyclonev_lcell_comb \U2|dp|AL|Add0~38 (
// Equation(s):
// \U2|dp|AL|Add0~38_cout  = CARRY(( \U2|dp|SR|Cout~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|SR|Cout~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U2|dp|AL|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~38 .extended_lut = "off";
defparam \U2|dp|AL|Add0~38 .lut_mask = 64'h0000000000000F0F;
defparam \U2|dp|AL|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N3
cyclonev_lcell_comb \U2|dp|AL|Add0~1 (
// Equation(s):
// \U2|dp|AL|Add0~1_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [0])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [0])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux31~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux15~0_combout  ) + ( \U2|dp|AL|Add0~38_cout  ))
// \U2|dp|AL|Add0~2  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [0])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [0])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux31~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux15~0_combout  ) + ( \U2|dp|AL|Add0~38_cout  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [0]),
	.datad(!\U2|dp|RF|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux15~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~1_sumout ),
	.cout(\U2|dp|AL|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~1 .extended_lut = "off";
defparam \U2|dp|AL|Add0~1 .lut_mask = 64'h0000FF0000000E1F;
defparam \U2|dp|AL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N6
cyclonev_lcell_comb \U2|dp|AL|Add0~5 (
// Equation(s):
// \U2|dp|AL|Add0~5_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [1])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [1])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux30~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux14~0_combout  ) + ( \U2|dp|AL|Add0~2  ))
// \U2|dp|AL|Add0~6  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [1])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [1])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux30~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux14~0_combout  ) + ( \U2|dp|AL|Add0~2  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [1]),
	.datad(!\U2|dp|RF|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux14~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~5_sumout ),
	.cout(\U2|dp|AL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~5 .extended_lut = "off";
defparam \U2|dp|AL|Add0~5 .lut_mask = 64'h0000FF0000000E1F;
defparam \U2|dp|AL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N54
cyclonev_lcell_comb \U2|dp|AL|Selector14~6 (
// Equation(s):
// \U2|dp|AL|Selector14~6_combout  = ( \U2|dp|RF|Mux14~0_combout  & ( \U2|dp|OpndBus[0]~1_combout  & ( (\U2|dp|AL|Equal4~0_combout ) # (\U2|dp|AL|Equal7~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux14~0_combout  & ( \U2|dp|OpndBus[0]~1_combout  & ( 
// \U2|dp|AL|Equal4~0_combout  ) ) ) # ( \U2|dp|RF|Mux14~0_combout  & ( !\U2|dp|OpndBus[0]~1_combout  & ( \U2|dp|AL|Equal7~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|RF|Mux14~0_combout ),
	.dataf(!\U2|dp|OpndBus[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~6 .lut_mask = 64'h000033330F0F3F3F;
defparam \U2|dp|AL|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N48
cyclonev_lcell_comb \U2|dp|AL|Selector14~5 (
// Equation(s):
// \U2|dp|AL|Selector14~5_combout  = ( \U2|dp|IR|out [12] & ( \U2|ctrl|AandB~1_combout  & ( ((\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux14~0_combout )) # (\U2|ctrl|Selector9~0_combout ) ) ) ) # ( !\U2|dp|IR|out [12] & ( \U2|ctrl|AandB~1_combout  & ( 
// (\U2|dp|RF|Mux14~0_combout  & ((\U2|ctrl|Selector9~0_combout ) # (\U2|dp|AL|Equal7~0_combout ))) ) ) ) # ( \U2|dp|IR|out [12] & ( !\U2|ctrl|AandB~1_combout  & ( (!\U2|dp|AL|Equal7~1_combout  & (((\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux14~0_combout )) 
// # (\U2|ctrl|Selector9~0_combout ))) # (\U2|dp|AL|Equal7~1_combout  & (\U2|dp|AL|Equal7~0_combout  & (\U2|dp|RF|Mux14~0_combout ))) ) ) ) # ( !\U2|dp|IR|out [12] & ( !\U2|ctrl|AandB~1_combout  & ( (\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux14~0_combout ) 
// ) ) )

	.dataa(!\U2|dp|AL|Equal7~1_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|dp|RF|Mux14~0_combout ),
	.datad(!\U2|ctrl|Selector9~0_combout ),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|ctrl|AandB~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~5 .lut_mask = 64'h030303AB030F03FF;
defparam \U2|dp|AL|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N48
cyclonev_lcell_comb \U2|dp|AL|Selector14~7 (
// Equation(s):
// \U2|dp|AL|Selector14~7_combout  = ( \U2|dp|AL|Equal6~0_combout  & ( \U2|dp|OpndBus[1]~2_combout  & ( (\U2|dp|AL|Selector14~5_combout  & ((\U2|ctrl|AandB~1_combout ) # (\U2|ctrl|B15to0~0_combout ))) ) ) ) # ( !\U2|dp|AL|Equal6~0_combout  & ( 
// \U2|dp|OpndBus[1]~2_combout  & ( (\U2|dp|AL|Selector14~5_combout  & ((\U2|ctrl|AandB~1_combout ) # (\U2|ctrl|B15to0~0_combout ))) ) ) ) # ( \U2|dp|AL|Equal6~0_combout  & ( !\U2|dp|OpndBus[1]~2_combout  ) )

	.dataa(!\U2|ctrl|B15to0~0_combout ),
	.datab(!\U2|dp|AL|Selector14~5_combout ),
	.datac(!\U2|ctrl|AandB~1_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Equal6~0_combout ),
	.dataf(!\U2|dp|OpndBus[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~7 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~7 .lut_mask = 64'h0000FFFF13131313;
defparam \U2|dp|AL|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N24
cyclonev_lcell_comb \U2|dp|AL|Selector14~1 (
// Equation(s):
// \U2|dp|AL|Selector14~1_combout  = ( !\U2|dp|AL|Selector14~7_combout  & ( \U2|dp|AL|Mult0~9  & ( (!\U2|dp|AL|Selector14~6_combout  & ((!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|Selector17~0_combout  & \U2|ctrl|B15to0~0_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Selector14~7_combout  & ( !\U2|dp|AL|Mult0~9  & ( !\U2|dp|AL|Selector14~6_combout  ) ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|ctrl|Selector17~0_combout ),
	.datac(!\U2|dp|AL|Selector14~6_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(!\U2|dp|AL|Selector14~7_combout ),
	.dataf(!\U2|dp|AL|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~1 .lut_mask = 64'hF0F00000A0B00000;
defparam \U2|dp|AL|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N33
cyclonev_lcell_comb \U2|dp|AL|Selector14~2 (
// Equation(s):
// \U2|dp|AL|Selector14~2_combout  = ( \U2|dp|AL|Add0~5_sumout  & ( \U2|dp|AL|Selector14~1_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~5_sumout )) # (\U2|dp|AL|Selector14~0_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~5_sumout  & ( \U2|dp|AL|Selector14~1_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~5_sumout )) # (\U2|dp|AL|Selector14~0_combout ) ) ) ) # ( \U2|dp|AL|Add0~5_sumout  & ( !\U2|dp|AL|Selector14~1_combout  ) ) # ( 
// !\U2|dp|AL|Add0~5_sumout  & ( !\U2|dp|AL|Selector14~1_combout  ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|AL|Add2~5_sumout ),
	.datad(!\U2|dp|AL|Selector14~0_combout ),
	.datae(!\U2|dp|AL|Add0~5_sumout ),
	.dataf(!\U2|dp|AL|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~2 .lut_mask = 64'hFFFFFFFF03FF57FF;
defparam \U2|dp|AL|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002840";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout  & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector14~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N27
cyclonev_lcell_comb \U2|dp|RF|data_temp~6 (
// Equation(s):
// \U2|dp|RF|data_temp~6_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector14~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout )) # 
// (\U2|dp|RF|Mux14~0_combout ))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout ) # (IO_datain[1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector14~2_combout  
// & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout )) # (\U2|dp|RF|Mux14~0_combout ))) # (\U2|dp|RF|data_temp~4_combout  & (((IO_datain[1] & \U2|dp|RF|data_temp~3_combout )))) ) ) ) # ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector14~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux14~0_combout  & ((!\U2|dp|RF|data_temp~3_combout )))) # 
// (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout ) # (IO_datain[1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector14~2_combout  & ( 
// (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux14~0_combout  & ((!\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((IO_datain[1] & \U2|dp|RF|data_temp~3_combout )))) ) ) )

	.dataa(!\U2|dp|RF|Mux14~0_combout ),
	.datab(!IO_datain[1]),
	.datac(!\U2|dp|RF|data_temp~4_combout ),
	.datad(!\U2|dp|RF|data_temp~3_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~6 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~6 .lut_mask = 64'h50035F0350F35FF3;
defparam \U2|dp|RF|data_temp~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N20
dffeas \U2|dp|RF|MemoryFile[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][1] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N3
cyclonev_lcell_comb \U2|dp|RF|Mux30~0 (
// Equation(s):
// \U2|dp|RF|Mux30~0_combout  = ( \U2|dp|RF|MemoryFile[2][1]~q  & ( \U2|dp|RF|MemoryFile[3][1]~q  & ( ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[0][1]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][1]~q ))) # (\U2|dp|IR|out [9]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[2][1]~q  & ( \U2|dp|RF|MemoryFile[3][1]~q  & ( (!\U2|dp|IR|out [8] & (((!\U2|dp|IR|out [9] & \U2|dp|RF|MemoryFile[0][1]~q )))) # (\U2|dp|IR|out [8] & (((\U2|dp|IR|out [9])) # (\U2|dp|RF|MemoryFile[1][1]~q ))) ) ) ) # ( 
// \U2|dp|RF|MemoryFile[2][1]~q  & ( !\U2|dp|RF|MemoryFile[3][1]~q  & ( (!\U2|dp|IR|out [8] & (((\U2|dp|RF|MemoryFile[0][1]~q ) # (\U2|dp|IR|out [9])))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][1]~q  & (!\U2|dp|IR|out [9]))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[2][1]~q  & ( !\U2|dp|RF|MemoryFile[3][1]~q  & ( (!\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[0][1]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[1][1]~q )))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][1]~q ),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|RF|MemoryFile[0][1]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][1]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux30~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux30~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \U2|dp|RF|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N9
cyclonev_lcell_comb \U2|dp|AL|Add0~9 (
// Equation(s):
// \U2|dp|AL|Add0~9_sumout  = SUM(( \U2|dp|RF|Mux13~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [2])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux29~0_combout ))))) ) + ( \U2|dp|AL|Add0~6  ))
// \U2|dp|AL|Add0~10  = CARRY(( \U2|dp|RF|Mux13~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [2])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [2])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux29~0_combout ))))) ) + ( \U2|dp|AL|Add0~6  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(!\U2|dp|RF|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux29~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~9_sumout ),
	.cout(\U2|dp|AL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~9 .extended_lut = "off";
defparam \U2|dp|AL|Add0~9 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N24
cyclonev_lcell_comb \U2|dp|AL|Selector13~2 (
// Equation(s):
// \U2|dp|AL|Selector13~2_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Add0~9_sumout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~9_sumout )) # (\U2|dp|OpndBus[1]~2_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Add0~9_sumout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~9_sumout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( \U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|AL|Add0~9_sumout  & ( ((\U2|dp|AL|Equal2~0_combout  
// & \U2|dp|AL|Add2~9_sumout )) # (\U2|dp|OpndBus[1]~2_combout ) ) ) ) # ( !\U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|AL|Add0~9_sumout  & ( (\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~9_sumout ) ) ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|AL|Add2~9_sumout ),
	.datad(!\U2|dp|OpndBus[1]~2_combout ),
	.datae(!\U2|dp|AL|Equal4~0_combout ),
	.dataf(!\U2|dp|AL|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~2 .lut_mask = 64'h030303FF575757FF;
defparam \U2|dp|AL|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N39
cyclonev_lcell_comb \U2|dp|AL|Selector13~0 (
// Equation(s):
// \U2|dp|AL|Selector13~0_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|RF|Mux13~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & \U2|ctrl|AandB~1_combout ) ) ) ) # ( !\U2|dp|AL|Equal7~1_combout  & ( \U2|dp|RF|Mux13~0_combout  & ( 
// (\U2|ctrl|Selector9~0_combout  & (((\U2|dp|IR|out [12] & \U2|ctrl|B15to0~0_combout )) # (\U2|ctrl|AandB~1_combout ))) ) ) ) # ( \U2|dp|AL|Equal7~1_combout  & ( !\U2|dp|RF|Mux13~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [12] & 
// \U2|ctrl|AandB~1_combout )) ) ) ) # ( !\U2|dp|AL|Equal7~1_combout  & ( !\U2|dp|RF|Mux13~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [12] & ((\U2|ctrl|AandB~1_combout ) # (\U2|ctrl|B15to0~0_combout )))) ) ) )

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|ctrl|B15to0~0_combout ),
	.datad(!\U2|ctrl|AandB~1_combout ),
	.datae(!\U2|dp|AL|Equal7~1_combout ),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~0 .lut_mask = 64'h0111001101550055;
defparam \U2|dp|AL|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N15
cyclonev_lcell_comb \U2|dp|AL|Selector13~1 (
// Equation(s):
// \U2|dp|AL|Selector13~1_combout  = ( \U2|dp|AL|Mult0~10  & ( \U2|dp|RF|Mux13~0_combout  & ( ((\U2|ctrl|AmulB~0_combout  & ((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout )))) # (\U2|dp|AL|Equal7~0_combout ) ) ) ) # ( !\U2|dp|AL|Mult0~10  & 
// ( \U2|dp|RF|Mux13~0_combout  & ( \U2|dp|AL|Equal7~0_combout  ) ) ) # ( \U2|dp|AL|Mult0~10  & ( !\U2|dp|RF|Mux13~0_combout  & ( (\U2|ctrl|AmulB~0_combout  & ((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|Selector17~0_combout ),
	.datab(!\U2|ctrl|AmulB~0_combout ),
	.datac(!\U2|ctrl|B15to0~0_combout ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Mult0~10 ),
	.dataf(!\U2|dp|RF|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector13~1 .lut_mask = 64'h0000323200FF32FF;
defparam \U2|dp|AL|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N42
cyclonev_lcell_comb \U2|dp|AL|Selector13~3 (
// Equation(s):
// \U2|dp|AL|Selector13~3_combout  = ( !\U2|dp|OpndBus[2]~3_combout  & ( ((((\U2|dp|OpndBus[3]~4_combout  & \U2|dp|AL|Equal5~0_combout )) # (\U2|dp|AL|Selector13~1_combout )) # (\U2|dp|AL|Equal6~0_combout )) # (\U2|dp|AL|Selector13~2_combout ) ) ) # ( 
// \U2|dp|OpndBus[2]~3_combout  & ( ((((\U2|dp|OpndBus[3]~4_combout  & \U2|dp|AL|Equal5~0_combout )) # (\U2|dp|AL|Selector13~1_combout )) # (\U2|dp|AL|Selector13~0_combout )) # (\U2|dp|AL|Selector13~2_combout ) ) )

	.dataa(!\U2|dp|AL|Selector13~2_combout ),
	.datab(!\U2|dp|OpndBus[3]~4_combout ),
	.datac(!\U2|dp|AL|Selector13~0_combout ),
	.datad(!\U2|dp|AL|Equal5~0_combout ),
	.datae(!\U2|dp|OpndBus[2]~3_combout ),
	.dataf(!\U2|dp|AL|Selector13~1_combout ),
	.datag(!\U2|dp|AL|Equal6~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector13~3 .extended_lut = "on";
defparam \U2|dp|AL|Selector13~3 .lut_mask = 64'h5F7F5F7FFFFFFFFF;
defparam \U2|dp|AL|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h202A252F707A757F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector13~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N45
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N53
dffeas \U2|dp|IR|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[2] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N21
cyclonev_lcell_comb \U2|dp|OpndBus[2]~3 (
// Equation(s):
// \U2|dp|OpndBus[2]~3_combout  = ( \U2|dp|RF|Mux29~0_combout  & ( ((\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [2]) ) ) # ( !\U2|dp|RF|Mux29~0_combout  & ( (\U2|dp|IR|out [2] & 
// ((!\U2|ctrl|Pstate.exec1~q ) # ((!\ExternalReset~input_o ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|dp|IR|out [2]),
	.datad(!\U2|ctrl|WideOr10~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[2]~3 .extended_lut = "off";
defparam \U2|dp|OpndBus[2]~3 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U2|dp|OpndBus[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N12
cyclonev_lcell_comb \U2|dp|AL|Add0~13 (
// Equation(s):
// \U2|dp|AL|Add0~13_sumout  = SUM(( \U2|dp|RF|Mux12~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [3])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [3])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux28~0_combout ))))) ) + ( \U2|dp|AL|Add0~10  ))
// \U2|dp|AL|Add0~14  = CARRY(( \U2|dp|RF|Mux12~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [3])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [3])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux28~0_combout ))))) ) + ( \U2|dp|AL|Add0~10  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [3]),
	.datad(!\U2|dp|RF|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux28~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~13_sumout ),
	.cout(\U2|dp|AL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~13 .extended_lut = "off";
defparam \U2|dp|AL|Add0~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N54
cyclonev_lcell_comb \U2|dp|AL|Selector12~2 (
// Equation(s):
// \U2|dp|AL|Selector12~2_combout  = ( \U2|dp|AL|Add0~13_sumout  & ( \U2|dp|AL|Add2~13_sumout  & ( (((\U2|dp|OpndBus[2]~3_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~13_sumout  & ( \U2|dp|AL|Add2~13_sumout  & ( ((\U2|dp|OpndBus[2]~3_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|AL|Equal2~0_combout ) ) ) ) # ( \U2|dp|AL|Add0~13_sumout  & ( !\U2|dp|AL|Add2~13_sumout  & ( 
// ((\U2|dp|OpndBus[2]~3_combout  & \U2|dp|AL|Equal4~0_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( !\U2|dp|AL|Add0~13_sumout  & ( !\U2|dp|AL|Add2~13_sumout  & ( (\U2|dp|OpndBus[2]~3_combout  & \U2|dp|AL|Equal4~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|OpndBus[2]~3_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(!\U2|dp|AL|Add0~13_sumout ),
	.dataf(!\U2|dp|AL|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~2 .lut_mask = 64'h000F555F333F777F;
defparam \U2|dp|AL|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N18
cyclonev_lcell_comb \U2|dp|AL|Selector12~0 (
// Equation(s):
// \U2|dp|AL|Selector12~0_combout  = ( \U2|dp|RF|Mux12~0_combout  & ( \U2|ctrl|B15to0~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & (((\U2|dp|IR|out [12] & !\U2|dp|AL|Equal7~1_combout )) # (\U2|ctrl|AandB~1_combout ))) ) ) ) # ( !\U2|dp|RF|Mux12~0_combout  
// & ( \U2|ctrl|B15to0~0_combout  & ( (\U2|dp|IR|out [12] & (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|AL|Equal7~1_combout ) # (\U2|ctrl|AandB~1_combout )))) ) ) ) # ( \U2|dp|RF|Mux12~0_combout  & ( !\U2|ctrl|B15to0~0_combout  & ( (\U2|ctrl|AandB~1_combout  
// & \U2|ctrl|Selector9~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux12~0_combout  & ( !\U2|ctrl|B15to0~0_combout  & ( (\U2|ctrl|AandB~1_combout  & (\U2|dp|IR|out [12] & \U2|ctrl|Selector9~0_combout )) ) ) )

	.dataa(!\U2|ctrl|AandB~1_combout ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|ctrl|Selector9~0_combout ),
	.datad(!\U2|dp|AL|Equal7~1_combout ),
	.datae(!\U2|dp|RF|Mux12~0_combout ),
	.dataf(!\U2|ctrl|B15to0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~0 .lut_mask = 64'h0101050503010705;
defparam \U2|dp|AL|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N48
cyclonev_lcell_comb \U2|dp|AL|Selector12~1 (
// Equation(s):
// \U2|dp|AL|Selector12~1_combout  = ( \U2|ctrl|AmulB~0_combout  & ( \U2|dp|AL|Mult0~11  & ( (!\U2|ctrl|Selector17~0_combout ) # ((!\U2|ctrl|B15to0~0_combout ) # ((\U2|dp|RF|Mux12~0_combout  & \U2|dp|AL|Equal7~0_combout ))) ) ) ) # ( 
// !\U2|ctrl|AmulB~0_combout  & ( \U2|dp|AL|Mult0~11  & ( (\U2|dp|RF|Mux12~0_combout  & \U2|dp|AL|Equal7~0_combout ) ) ) ) # ( \U2|ctrl|AmulB~0_combout  & ( !\U2|dp|AL|Mult0~11  & ( (\U2|dp|RF|Mux12~0_combout  & \U2|dp|AL|Equal7~0_combout ) ) ) ) # ( 
// !\U2|ctrl|AmulB~0_combout  & ( !\U2|dp|AL|Mult0~11  & ( (\U2|dp|RF|Mux12~0_combout  & \U2|dp|AL|Equal7~0_combout ) ) ) )

	.dataa(!\U2|dp|RF|Mux12~0_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|ctrl|Selector17~0_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(!\U2|ctrl|AmulB~0_combout ),
	.dataf(!\U2|dp|AL|Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector12~1 .lut_mask = 64'h111111111111FFF1;
defparam \U2|dp|AL|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N0
cyclonev_lcell_comb \U2|dp|AL|Selector12~3 (
// Equation(s):
// \U2|dp|AL|Selector12~3_combout  = ( !\U2|dp|OpndBus[3]~4_combout  & ( ((((\U2|dp|AL|Equal5~0_combout  & \U2|dp|OpndBus[4]~5_combout )) # (\U2|dp|AL|Selector12~1_combout )) # (\U2|dp|AL|Equal6~0_combout )) # (\U2|dp|AL|Selector12~2_combout ) ) ) # ( 
// \U2|dp|OpndBus[3]~4_combout  & ( ((((\U2|dp|AL|Equal5~0_combout  & \U2|dp|OpndBus[4]~5_combout )) # (\U2|dp|AL|Selector12~1_combout )) # (\U2|dp|AL|Selector12~0_combout )) # (\U2|dp|AL|Selector12~2_combout ) ) )

	.dataa(!\U2|dp|AL|Selector12~2_combout ),
	.datab(!\U2|dp|AL|Equal5~0_combout ),
	.datac(!\U2|dp|AL|Selector12~0_combout ),
	.datad(!\U2|dp|OpndBus[4]~5_combout ),
	.datae(!\U2|dp|OpndBus[3]~4_combout ),
	.dataf(!\U2|dp|AL|Selector12~1_combout ),
	.datag(!\U2|dp|AL|Equal6~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector12~3 .extended_lut = "on";
defparam \U2|dp|AL|Selector12~3 .lut_mask = 64'h5F7F5F7FFFFFFFFF;
defparam \U2|dp|AL|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N3
cyclonev_lcell_comb \U2|dp|RF|data_temp~8 (
// Equation(s):
// \U2|dp|RF|data_temp~8_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector12~3_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout )) # 
// (\U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout ) # (IO_datain[3])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( \U2|dp|AL|Selector12~3_combout  
// & ( (!\U2|dp|RF|data_temp~4_combout  & (((\U2|dp|RF|data_temp~3_combout )) # (\U2|dp|RF|Mux12~0_combout ))) # (\U2|dp|RF|data_temp~4_combout  & (((IO_datain[3] & \U2|dp|RF|data_temp~3_combout )))) ) ) ) # ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector12~3_combout  & ( (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux12~0_combout  & ((!\U2|dp|RF|data_temp~3_combout )))) # 
// (\U2|dp|RF|data_temp~4_combout  & (((!\U2|dp|RF|data_temp~3_combout ) # (IO_datain[3])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & ( !\U2|dp|AL|Selector12~3_combout  & ( 
// (!\U2|dp|RF|data_temp~4_combout  & (\U2|dp|RF|Mux12~0_combout  & ((!\U2|dp|RF|data_temp~3_combout )))) # (\U2|dp|RF|data_temp~4_combout  & (((IO_datain[3] & \U2|dp|RF|data_temp~3_combout )))) ) ) )

	.dataa(!\U2|dp|RF|Mux12~0_combout ),
	.datab(!IO_datain[3]),
	.datac(!\U2|dp|RF|data_temp~4_combout ),
	.datad(!\U2|dp|RF|data_temp~3_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\U2|dp|AL|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~8 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~8 .lut_mask = 64'h50035F0350F35FF3;
defparam \U2|dp|RF|data_temp~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y37_N8
dffeas \U2|dp|RF|MemoryFile[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][3] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N30
cyclonev_lcell_comb \U2|dp|RF|Mux12~0 (
// Equation(s):
// \U2|dp|RF|Mux12~0_combout  = ( \U2|dp|RF|MemoryFile[0][3]~q  & ( \U2|dp|RF|MemoryFile[1][3]~q  & ( (!\U2|dp|IR|out [11]) # ((!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[2][3]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[3][3]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[0][3]~q  & ( \U2|dp|RF|MemoryFile[1][3]~q  & ( (!\U2|dp|IR|out [10] & (\U2|dp|IR|out [11] & (\U2|dp|RF|MemoryFile[2][3]~q ))) # (\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11]) # ((\U2|dp|RF|MemoryFile[3][3]~q )))) ) ) ) # ( 
// \U2|dp|RF|MemoryFile[0][3]~q  & ( !\U2|dp|RF|MemoryFile[1][3]~q  & ( (!\U2|dp|IR|out [10] & ((!\U2|dp|IR|out [11]) # ((\U2|dp|RF|MemoryFile[2][3]~q )))) # (\U2|dp|IR|out [10] & (\U2|dp|IR|out [11] & ((\U2|dp|RF|MemoryFile[3][3]~q )))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[0][3]~q  & ( !\U2|dp|RF|MemoryFile[1][3]~q  & ( (\U2|dp|IR|out [11] & ((!\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[2][3]~q )) # (\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[3][3]~q ))))) ) ) )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(!\U2|dp|IR|out [11]),
	.datac(!\U2|dp|RF|MemoryFile[2][3]~q ),
	.datad(!\U2|dp|RF|MemoryFile[3][3]~q ),
	.datae(!\U2|dp|RF|MemoryFile[0][3]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux12~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux12~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \U2|dp|RF|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N30
cyclonev_lcell_comb \U2|dp|AL|Selector11~2 (
// Equation(s):
// \U2|dp|AL|Selector11~2_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Add2~17_sumout  & ( (((\U2|dp|AL|Add0~17_sumout  & \U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Equal2~0_combout )) # (\U2|dp|OpndBus[3]~4_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal4~0_combout  & ( \U2|dp|AL|Add2~17_sumout  & ( ((\U2|dp|AL|Add0~17_sumout  & \U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Equal2~0_combout ) ) ) ) # ( \U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|AL|Add2~17_sumout  & ( ((\U2|dp|AL|Add0~17_sumout  
// & \U2|dp|AL|Equal1~0_combout )) # (\U2|dp|OpndBus[3]~4_combout ) ) ) ) # ( !\U2|dp|AL|Equal4~0_combout  & ( !\U2|dp|AL|Add2~17_sumout  & ( (\U2|dp|AL|Add0~17_sumout  & \U2|dp|AL|Equal1~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Add0~17_sumout ),
	.datab(!\U2|dp|OpndBus[3]~4_combout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Equal4~0_combout ),
	.dataf(!\U2|dp|AL|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~2 .lut_mask = 64'h0505373705FF37FF;
defparam \U2|dp|AL|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N36
cyclonev_lcell_comb \U2|dp|AL|Selector11~0 (
// Equation(s):
// \U2|dp|AL|Selector11~0_combout  = ( \U2|dp|AL|Equal7~1_combout  & ( \U2|dp|RF|Mux11~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & \U2|ctrl|AandB~1_combout ) ) ) ) # ( !\U2|dp|AL|Equal7~1_combout  & ( \U2|dp|RF|Mux11~0_combout  & ( 
// (\U2|ctrl|Selector9~0_combout  & (((\U2|dp|IR|out [12] & \U2|ctrl|B15to0~0_combout )) # (\U2|ctrl|AandB~1_combout ))) ) ) ) # ( \U2|dp|AL|Equal7~1_combout  & ( !\U2|dp|RF|Mux11~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [12] & 
// \U2|ctrl|AandB~1_combout )) ) ) ) # ( !\U2|dp|AL|Equal7~1_combout  & ( !\U2|dp|RF|Mux11~0_combout  & ( (\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [12] & ((\U2|ctrl|B15to0~0_combout ) # (\U2|ctrl|AandB~1_combout )))) ) ) )

	.dataa(!\U2|ctrl|Selector9~0_combout ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|ctrl|AandB~1_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(!\U2|dp|AL|Equal7~1_combout ),
	.dataf(!\U2|dp|RF|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~0 .lut_mask = 64'h0111010105150505;
defparam \U2|dp|AL|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N12
cyclonev_lcell_comb \U2|dp|AL|Selector11~1 (
// Equation(s):
// \U2|dp|AL|Selector11~1_combout  = ( \U2|dp|AL|Mult0~12  & ( \U2|dp|RF|Mux11~0_combout  & ( ((\U2|ctrl|AmulB~0_combout  & ((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout )))) # (\U2|dp|AL|Equal7~0_combout ) ) ) ) # ( !\U2|dp|AL|Mult0~12  & 
// ( \U2|dp|RF|Mux11~0_combout  & ( \U2|dp|AL|Equal7~0_combout  ) ) ) # ( \U2|dp|AL|Mult0~12  & ( !\U2|dp|RF|Mux11~0_combout  & ( (\U2|ctrl|AmulB~0_combout  & ((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|Selector17~0_combout ),
	.datab(!\U2|ctrl|AmulB~0_combout ),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(!\U2|dp|AL|Mult0~12 ),
	.dataf(!\U2|dp|RF|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector11~1 .lut_mask = 64'h000033220F0F3F2F;
defparam \U2|dp|AL|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N6
cyclonev_lcell_comb \U2|dp|AL|Selector11~3 (
// Equation(s):
// \U2|dp|AL|Selector11~3_combout  = ( !\U2|dp|OpndBus[4]~5_combout  & ( ((((\U2|dp|OpndBus[5]~6_combout  & \U2|dp|AL|Equal5~0_combout )) # (\U2|dp|AL|Selector11~1_combout )) # (\U2|dp|AL|Equal6~0_combout )) # (\U2|dp|AL|Selector11~2_combout ) ) ) # ( 
// \U2|dp|OpndBus[4]~5_combout  & ( ((((\U2|dp|OpndBus[5]~6_combout  & \U2|dp|AL|Equal5~0_combout )) # (\U2|dp|AL|Selector11~1_combout )) # (\U2|dp|AL|Selector11~0_combout )) # (\U2|dp|AL|Selector11~2_combout ) ) )

	.dataa(!\U2|dp|OpndBus[5]~6_combout ),
	.datab(!\U2|dp|AL|Selector11~2_combout ),
	.datac(!\U2|dp|AL|Selector11~0_combout ),
	.datad(!\U2|dp|AL|Equal5~0_combout ),
	.datae(!\U2|dp|OpndBus[4]~5_combout ),
	.dataf(!\U2|dp|AL|Selector11~1_combout ),
	.datag(!\U2|dp|AL|Equal6~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector11~3 .extended_lut = "on";
defparam \U2|dp|AL|Selector11~3 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \U2|dp|AL|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector11~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N3
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N29
dffeas \U2|dp|IR|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[4] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N12
cyclonev_lcell_comb \U2|dp|AL|Add0~53 (
// Equation(s):
// \U2|dp|AL|Add0~53_sumout  = SUM(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [5])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux18~0_combout ))))) ) + ( \U2|dp|AL|Add0~46  ))
// \U2|dp|AL|Add0~54  = CARRY(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [5])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux18~0_combout ))))) ) + ( \U2|dp|AL|Add0~46  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux18~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~53_sumout ),
	.cout(\U2|dp|AL|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~53 .extended_lut = "off";
defparam \U2|dp|AL|Add0~53 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N45
cyclonev_lcell_comb \U2|dp|AL|Selector2~3 (
// Equation(s):
// \U2|dp|AL|Selector2~3_combout  = (\U2|dp|AL|Equal1~0_combout  & \U2|dp|AL|Add0~53_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~3 .lut_mask = 64'h000F000F000F000F;
defparam \U2|dp|AL|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N12
cyclonev_lcell_comb \U2|dp|AL|Add2~53 (
// Equation(s):
// \U2|dp|AL|Add2~53_sumout  = SUM(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux18~0_combout ))))) ) + ( \U2|dp|AL|Add2~46  ))
// \U2|dp|AL|Add2~54  = CARRY(( \U2|dp|RF|Mux2~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [5])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [5])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux18~0_combout ))))) ) + ( \U2|dp|AL|Add2~46  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [5]),
	.datad(!\U2|dp|RF|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux18~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~53_sumout ),
	.cout(\U2|dp|AL|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~53 .extended_lut = "off";
defparam \U2|dp|AL|Add2~53 .lut_mask = 64'h00000E1F000000FF;
defparam \U2|dp|AL|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N18
cyclonev_lcell_comb \U2|dp|AL|Selector2~4 (
// Equation(s):
// \U2|dp|AL|Selector2~4_combout  = ( \U2|dp|AL|Mult0~21  & ( (!\U2|dp|AL|Equal3~0_combout  & ((!\U2|dp|OpndBus[13]~14_combout  & ((!\U2|dp|AL|Equal6~0_combout ))) # (\U2|dp|OpndBus[13]~14_combout  & (!\U2|dp|AL|Selector14~3_combout )))) ) ) # ( 
// !\U2|dp|AL|Mult0~21  & ( (!\U2|dp|OpndBus[13]~14_combout  & ((!\U2|dp|AL|Equal6~0_combout ))) # (\U2|dp|OpndBus[13]~14_combout  & (!\U2|dp|AL|Selector14~3_combout )) ) )

	.dataa(!\U2|dp|AL|Selector14~3_combout ),
	.datab(!\U2|dp|AL|Equal6~0_combout ),
	.datac(!\U2|dp|AL|Equal3~0_combout ),
	.datad(!\U2|dp|OpndBus[13]~14_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~4 .lut_mask = 64'hCCAACCAAC0A0C0A0;
defparam \U2|dp|AL|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N0
cyclonev_lcell_comb \U2|dp|AL|Selector2~5 (
// Equation(s):
// \U2|dp|AL|Selector2~5_combout  = ( \U2|dp|AL|Add2~53_sumout  & ( \U2|dp|AL|Selector2~4_combout  & ( (!\U2|dp|AL|Selector2~1_combout  & (!\U2|dp|AL|Equal2~0_combout  & ((!\U2|dp|OpndBus[12]~12_combout ) # (!\U2|dp|AL|Equal4~0_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Add2~53_sumout  & ( \U2|dp|AL|Selector2~4_combout  & ( (!\U2|dp|AL|Selector2~1_combout  & ((!\U2|dp|OpndBus[12]~12_combout ) # (!\U2|dp|AL|Equal4~0_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[12]~12_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|AL|Selector2~1_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Add2~53_sumout ),
	.dataf(!\U2|dp|AL|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~5 .lut_mask = 64'h00000000E0E0E000;
defparam \U2|dp|AL|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N57
cyclonev_lcell_comb \U2|dp|RF|data_temp~16 (
// Equation(s):
// \U2|dp|RF|data_temp~16_combout  = ( \U2|dp|AL|Selector2~5_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & 
// (\U2|dp|RF|Mux2~0_combout )) # (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector2~3_combout ))))) # (\U2|dp|RF|data_temp~1_combout  & (((!\U2|dp|RF|data_temp~2_combout )))) ) ) ) # ( !\U2|dp|AL|Selector2~5_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|RF|data_temp~2_combout ) # (\U2|dp|RF|Mux2~0_combout ))) # (\U2|dp|RF|data_temp~1_combout  & 
// ((!\U2|dp|RF|data_temp~2_combout ))) ) ) ) # ( \U2|dp|AL|Selector2~5_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & 
// (\U2|dp|RF|Mux2~0_combout )) # (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector2~3_combout ))))) ) ) ) # ( !\U2|dp|AL|Selector2~5_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & ( 
// (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|RF|data_temp~2_combout ) # (\U2|dp|RF|Mux2~0_combout ))) ) ) )

	.dataa(!\U2|dp|RF|Mux2~0_combout ),
	.datab(!\U2|dp|AL|Selector2~3_combout ),
	.datac(!\U2|dp|RF|data_temp~1_combout ),
	.datad(!\U2|dp|RF|data_temp~2_combout ),
	.datae(!\U2|dp|AL|Selector2~5_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~16 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~16 .lut_mask = 64'h50F050305FF05F30;
defparam \U2|dp|RF|data_temp~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N41
dffeas \U2|dp|RF|MemoryFile[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][13] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N9
cyclonev_lcell_comb \U2|dp|RF|Mux18~0 (
// Equation(s):
// \U2|dp|RF|Mux18~0_combout  = ( \U2|dp|RF|MemoryFile[2][13]~q  & ( \U2|dp|RF|MemoryFile[1][13]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFile[0][13]~q ))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFile[3][13]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][13]~q  & ( \U2|dp|RF|MemoryFile[1][13]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])) # (\U2|dp|RF|MemoryFile[0][13]~q ))) # (\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8] & 
// \U2|dp|RF|MemoryFile[3][13]~q )))) ) ) ) # ( \U2|dp|RF|MemoryFile[2][13]~q  & ( !\U2|dp|RF|MemoryFile[1][13]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[0][13]~q  & (!\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8]) # 
// (\U2|dp|RF|MemoryFile[3][13]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][13]~q  & ( !\U2|dp|RF|MemoryFile[1][13]~q  & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[0][13]~q  & (!\U2|dp|IR|out [8]))) # (\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8] & 
// \U2|dp|RF|MemoryFile[3][13]~q )))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[0][13]~q ),
	.datab(!\U2|dp|IR|out [9]),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|RF|MemoryFile[3][13]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][13]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux18~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux18~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \U2|dp|RF|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  = ( \U2|dp|RF|Mux2~0_combout  & ( \U2|ctrl|Selector13~0_combout  & ( (!\U2|dp|RF|Mux17~0_combout  & !\U2|dp|RF|Mux18~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux2~0_combout  & ( 
// \U2|ctrl|Selector13~0_combout  & ( (!\U2|dp|RF|Mux17~0_combout  & !\U2|dp|RF|Mux18~0_combout ) ) ) ) # ( \U2|dp|RF|Mux2~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( (!\U2|dp|RF|Mux17~0_combout  & (!\U2|dp|RF|Mux18~0_combout  & 
// \U2|ctrl|Selector13~1_combout )) ) ) ) # ( !\U2|dp|RF|Mux2~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( (!\U2|ctrl|Selector13~1_combout  & (((!\U2|dp|RF|Mux1~0_combout )))) # (\U2|ctrl|Selector13~1_combout  & (!\U2|dp|RF|Mux17~0_combout  & 
// ((!\U2|dp|RF|Mux18~0_combout )))) ) ) )

	.dataa(!\U2|dp|RF|Mux17~0_combout ),
	.datab(!\U2|dp|RF|Mux1~0_combout ),
	.datac(!\U2|dp|RF|Mux18~0_combout ),
	.datad(!\U2|ctrl|Selector13~1_combout ),
	.datae(!\U2|dp|RF|Mux2~0_combout ),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 64'hCCA000A0A0A0A0A0;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3] = ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  & ( (\U2|ctrl|Selector16~3_combout  & 
// (!\U2|ctrl|RplusI~4_combout  & (\U2|dp|AU|AL|Decoder0~0_combout  & !\U2|ctrl|PCplusI~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|Selector16~3_combout ),
	.datab(!\U2|ctrl|RplusI~4_combout ),
	.datac(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datad(!\U2|ctrl|PCplusI~0_combout ),
	.datae(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] .lut_mask = 64'h0000000000000400;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N17
dffeas \U2|dp|IR|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[6] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N54
cyclonev_lcell_comb \U2|dp|AL|Selector9~1 (
// Equation(s):
// \U2|dp|AL|Selector9~1_combout  = ( \U2|dp|OpndBus[6]~7_combout  & ( \U2|ctrl|AandB~0_combout  & ( ((\U2|dp|AL|Equal5~0_combout  & \U2|dp|OpndBus[7]~8_combout )) # (\U2|dp|RF|Mux9~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( 
// \U2|ctrl|AandB~0_combout  & ( (!\U2|dp|AL|Equal5~0_combout  & (((\U2|dp|RF|Mux9~0_combout  & \U2|dp|AL|Equal7~0_combout )))) # (\U2|dp|AL|Equal5~0_combout  & (((\U2|dp|RF|Mux9~0_combout  & \U2|dp|AL|Equal7~0_combout )) # (\U2|dp|OpndBus[7]~8_combout ))) ) 
// ) ) # ( \U2|dp|OpndBus[6]~7_combout  & ( !\U2|ctrl|AandB~0_combout  & ( (!\U2|dp|AL|Equal5~0_combout  & (((\U2|dp|RF|Mux9~0_combout  & \U2|dp|AL|Equal7~0_combout )))) # (\U2|dp|AL|Equal5~0_combout  & (((\U2|dp|RF|Mux9~0_combout  & 
// \U2|dp|AL|Equal7~0_combout )) # (\U2|dp|OpndBus[7]~8_combout ))) ) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( !\U2|ctrl|AandB~0_combout  & ( (!\U2|dp|AL|Equal5~0_combout  & (((\U2|dp|RF|Mux9~0_combout  & \U2|dp|AL|Equal7~0_combout )))) # 
// (\U2|dp|AL|Equal5~0_combout  & (((\U2|dp|RF|Mux9~0_combout  & \U2|dp|AL|Equal7~0_combout )) # (\U2|dp|OpndBus[7]~8_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Equal5~0_combout ),
	.datab(!\U2|dp|OpndBus[7]~8_combout ),
	.datac(!\U2|dp|RF|Mux9~0_combout ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|OpndBus[6]~7_combout ),
	.dataf(!\U2|ctrl|AandB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~1 .lut_mask = 64'h111F111F111F1F1F;
defparam \U2|dp|AL|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N33
cyclonev_lcell_comb \U2|dp|AL|Selector9~3 (
// Equation(s):
// \U2|dp|AL|Selector9~3_combout  = ( \U2|dp|OpndBus[6]~7_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[5]~6_combout ))) ) ) # ( !\U2|dp|OpndBus[6]~7_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & 
// ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[5]~6_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(!\U2|dp|OpndBus[5]~6_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~3 .lut_mask = 64'hAAA0AAA0CCC0CCC0;
defparam \U2|dp|AL|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N15
cyclonev_lcell_comb \U2|dp|AL|Selector9~0 (
// Equation(s):
// \U2|dp|AL|Selector9~0_combout  = ( \U2|dp|AL|Mult0~14  & ( \U2|dp|AL|Selector9~3_combout  & ( (!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|Selector17~0_combout  & \U2|ctrl|B15to0~0_combout )) ) ) ) # ( !\U2|dp|AL|Mult0~14  & ( \U2|dp|AL|Selector9~3_combout  
// ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|ctrl|Selector17~0_combout ),
	.datac(!\U2|ctrl|B15to0~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Mult0~14 ),
	.dataf(!\U2|dp|AL|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~0 .lut_mask = 64'h00000000FFFFABAB;
defparam \U2|dp|AL|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N6
cyclonev_lcell_comb \U2|dp|AL|Selector9~2 (
// Equation(s):
// \U2|dp|AL|Selector9~2_combout  = ( \U2|dp|AL|Add0~25_sumout  & ( \U2|dp|AL|Selector9~0_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~25_sumout )) # (\U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Selector9~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~25_sumout  & ( \U2|dp|AL|Selector9~0_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~25_sumout )) # (\U2|dp|AL|Selector9~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~25_sumout  & ( !\U2|dp|AL|Selector9~0_combout  ) ) # ( 
// !\U2|dp|AL|Add0~25_sumout  & ( !\U2|dp|AL|Selector9~0_combout  ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(!\U2|dp|AL|Add2~25_sumout ),
	.datac(!\U2|dp|AL|Selector9~1_combout ),
	.datad(!\U2|dp|AL|Equal1~0_combout ),
	.datae(!\U2|dp|AL|Add0~25_sumout ),
	.dataf(!\U2|dp|AL|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector9~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector9~2 .lut_mask = 64'hFFFFFFFF1F1F1FFF;
defparam \U2|dp|AL|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector9~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N39
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ((!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))) ) ) 
// )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hAFA00F00A0A00000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000804";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N51
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N15
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout )) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & (((!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hEC20EC2020202020;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N3
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N0
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout )))) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout )) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0088008830B830B8;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N30
cyclonev_lcell_comb \IO_datain[2]~0 (
// Equation(s):
// \IO_datain[2]~0_combout  = ( \Equal0~2_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\U2|ctrl|Nstate.exec1inp~0_combout ) # ((\Equal0~0_combout  & 
// (!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  & \Equal0~1_combout ))) ) ) ) # ( !\Equal0~2_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( 
// !\U2|ctrl|Nstate.exec1inp~0_combout  ) ) ) # ( \Equal0~2_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( !\U2|ctrl|Nstate.exec1inp~0_combout  ) ) ) # ( !\Equal0~2_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( !\U2|ctrl|Nstate.exec1inp~0_combout  ) ) )

	.dataa(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_datain[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_datain[2]~0 .extended_lut = "off";
defparam \IO_datain[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAABA;
defparam \IO_datain[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N32
dffeas \IO_datain[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U2|ctrl|Nstate.exec1inp~0_combout ),
	.sload(vcc),
	.ena(\IO_datain[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IO_datain[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IO_datain[5] .is_wysiwyg = "true";
defparam \IO_datain[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N45
cyclonev_lcell_comb \U2|dp|RF|data_temp~10 (
// Equation(s):
// \U2|dp|RF|data_temp~10_combout  = ( \U2|dp|RF|Mux10~0_combout  & ( \U2|dp|AL|Selector10~2_combout  & ( (!\U2|dp|RF|data_temp~4_combout ) # ((!\U2|dp|RF|data_temp~3_combout  & 
// ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ))) # (\U2|dp|RF|data_temp~3_combout  & (IO_datain[5]))) ) ) ) # ( !\U2|dp|RF|Mux10~0_combout  & ( \U2|dp|AL|Selector10~2_combout  & ( (!\U2|dp|RF|data_temp~3_combout  & 
// (\U2|dp|RF|data_temp~4_combout  & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout )))) # (\U2|dp|RF|data_temp~3_combout  & ((!\U2|dp|RF|data_temp~4_combout ) # ((IO_datain[5])))) ) ) ) # ( \U2|dp|RF|Mux10~0_combout  & 
// ( !\U2|dp|AL|Selector10~2_combout  & ( (!\U2|dp|RF|data_temp~3_combout  & ((!\U2|dp|RF|data_temp~4_combout ) # ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout )))) # (\U2|dp|RF|data_temp~3_combout  & 
// (\U2|dp|RF|data_temp~4_combout  & (IO_datain[5]))) ) ) ) # ( !\U2|dp|RF|Mux10~0_combout  & ( !\U2|dp|AL|Selector10~2_combout  & ( (\U2|dp|RF|data_temp~4_combout  & ((!\U2|dp|RF|data_temp~3_combout  & 
// ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ))) # (\U2|dp|RF|data_temp~3_combout  & (IO_datain[5])))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~3_combout ),
	.datab(!\U2|dp|RF|data_temp~4_combout ),
	.datac(!IO_datain[5]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\U2|dp|RF|Mux10~0_combout ),
	.dataf(!\U2|dp|AL|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~10 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~10 .lut_mask = 64'h012389AB4567CDEF;
defparam \U2|dp|RF|data_temp~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N2
dffeas \U2|dp|RF|MemoryFile[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][5] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N3
cyclonev_lcell_comb \U2|dp|RF|Mux10~0 (
// Equation(s):
// \U2|dp|RF|Mux10~0_combout  = ( \U2|dp|IR|out [11] & ( \U2|dp|RF|MemoryFile[0][5]~q  & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][5]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[3][5]~q )) ) ) ) # ( !\U2|dp|IR|out [11] & ( 
// \U2|dp|RF|MemoryFile[0][5]~q  & ( (!\U2|dp|IR|out [10]) # (\U2|dp|RF|MemoryFile[1][5]~q ) ) ) ) # ( \U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[0][5]~q  & ( (!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[2][5]~q ))) # (\U2|dp|IR|out [10] & 
// (\U2|dp|RF|MemoryFile[3][5]~q )) ) ) ) # ( !\U2|dp|IR|out [11] & ( !\U2|dp|RF|MemoryFile[0][5]~q  & ( (\U2|dp|RF|MemoryFile[1][5]~q  & \U2|dp|IR|out [10]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][5]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|RF|MemoryFile[3][5]~q ),
	.datad(!\U2|dp|RF|MemoryFile[2][5]~q ),
	.datae(!\U2|dp|IR|out [11]),
	.dataf(!\U2|dp|RF|MemoryFile[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux10~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux10~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \U2|dp|RF|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N36
cyclonev_lcell_comb \U2|dp|AL|Selector10~0 (
// Equation(s):
// \U2|dp|AL|Selector10~0_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[5]~6_combout  & ( ((\U2|dp|RF|Mux10~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout )))) # (\U2|dp|OpndBus[6]~7_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[5]~6_combout  & ( (\U2|dp|RF|Mux10~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout ))) ) ) ) # ( \U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|OpndBus[5]~6_combout  & ( 
// ((\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux10~0_combout )) # (\U2|dp|OpndBus[6]~7_combout ) ) ) ) # ( !\U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|OpndBus[5]~6_combout  & ( (\U2|dp|AL|Equal7~0_combout  & \U2|dp|RF|Mux10~0_combout ) ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|dp|OpndBus[6]~7_combout ),
	.datad(!\U2|dp|RF|Mux10~0_combout ),
	.datae(!\U2|dp|AL|Equal5~0_combout ),
	.dataf(!\U2|dp|OpndBus[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~0 .lut_mask = 64'h00330F3F00770F7F;
defparam \U2|dp|AL|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N30
cyclonev_lcell_comb \U2|dp|AL|Selector10~3 (
// Equation(s):
// \U2|dp|AL|Selector10~3_combout  = ( \U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & (!\U2|dp|OpndBus[5]~6_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[4]~5_combout )))) ) ) # ( !\U2|dp|AL|Selector14~3_combout  & ( 
// (!\U2|dp|AL|Equal6~0_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # ((!\U2|dp|OpndBus[4]~5_combout )))) # (\U2|dp|AL|Equal6~0_combout  & (\U2|dp|OpndBus[5]~6_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[4]~5_combout )))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|OpndBus[5]~6_combout ),
	.datad(!\U2|dp|OpndBus[4]~5_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~3 .lut_mask = 64'hAF8CAF8CA080A080;
defparam \U2|dp|AL|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N9
cyclonev_lcell_comb \U2|dp|AL|Selector10~1 (
// Equation(s):
// \U2|dp|AL|Selector10~1_combout  = ( \U2|dp|AL|Mult0~13  & ( (\U2|dp|AL|Selector10~3_combout  & ((!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|Selector17~0_combout  & \U2|ctrl|B15to0~0_combout )))) ) ) # ( !\U2|dp|AL|Mult0~13  & ( 
// \U2|dp|AL|Selector10~3_combout  ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|ctrl|Selector17~0_combout ),
	.datac(!\U2|ctrl|B15to0~0_combout ),
	.datad(!\U2|dp|AL|Selector10~3_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~1 .lut_mask = 64'h00FF00FF00AB00AB;
defparam \U2|dp|AL|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N0
cyclonev_lcell_comb \U2|dp|AL|Selector10~2 (
// Equation(s):
// \U2|dp|AL|Selector10~2_combout  = ( \U2|dp|AL|Selector10~0_combout  & ( \U2|dp|AL|Selector10~1_combout  ) ) # ( !\U2|dp|AL|Selector10~0_combout  & ( \U2|dp|AL|Selector10~1_combout  & ( (!\U2|dp|AL|Equal1~0_combout  & (\U2|dp|AL|Equal2~0_combout  & 
// (\U2|dp|AL|Add2~21_sumout ))) # (\U2|dp|AL|Equal1~0_combout  & (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~21_sumout )) # (\U2|dp|AL|Add0~21_sumout ))) ) ) ) # ( \U2|dp|AL|Selector10~0_combout  & ( !\U2|dp|AL|Selector10~1_combout  ) ) # ( 
// !\U2|dp|AL|Selector10~0_combout  & ( !\U2|dp|AL|Selector10~1_combout  ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|AL|Add2~21_sumout ),
	.datad(!\U2|dp|AL|Add0~21_sumout ),
	.datae(!\U2|dp|AL|Selector10~0_combout ),
	.dataf(!\U2|dp|AL|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector10~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector10~2 .lut_mask = 64'hFFFFFFFF0357FFFF;
defparam \U2|dp|AL|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector10~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N45
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout )))

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N17
dffeas \U2|dp|IR|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[5] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N42
cyclonev_lcell_comb \U2|dp|OpndBus[13]~14 (
// Equation(s):
// \U2|dp|OpndBus[13]~14_combout  = ( \U2|dp|RF|Mux18~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & \U2|ctrl|WideOr10~0_combout ))) # (\U2|dp|IR|out [5]) ) ) # ( !\U2|dp|RF|Mux18~0_combout  & ( (\U2|dp|IR|out [5] & 
// ((!\ExternalReset~input_o ) # ((!\U2|ctrl|Pstate.exec1~q ) # (!\U2|ctrl|WideOr10~0_combout )))) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|ctrl|WideOr10~0_combout ),
	.datad(!\U2|dp|IR|out [5]),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[13]~14 .extended_lut = "off";
defparam \U2|dp|OpndBus[13]~14 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \U2|dp|OpndBus[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N15
cyclonev_lcell_comb \U2|dp|AL|Selector2~1 (
// Equation(s):
// \U2|dp|AL|Selector2~1_combout  = ( \U2|dp|RF|Mux2~0_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( (((\U2|dp|OpndBus[13]~14_combout  & \U2|ctrl|AandB~0_combout )) # (\U2|dp|OpndBus[14]~10_combout )) # (\U2|dp|AL|Equal7~0_combout ) ) ) ) # ( 
// !\U2|dp|RF|Mux2~0_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( \U2|dp|OpndBus[14]~10_combout  ) ) ) # ( \U2|dp|RF|Mux2~0_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|OpndBus[13]~14_combout  & \U2|ctrl|AandB~0_combout )) # 
// (\U2|dp|AL|Equal7~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal7~0_combout ),
	.datab(!\U2|dp|OpndBus[13]~14_combout ),
	.datac(!\U2|ctrl|AandB~0_combout ),
	.datad(!\U2|dp|OpndBus[14]~10_combout ),
	.datae(!\U2|dp|RF|Mux2~0_combout ),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~1 .lut_mask = 64'h0000575700FF57FF;
defparam \U2|dp|AL|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N21
cyclonev_lcell_comb \U2|dp|AL|Selector2~6 (
// Equation(s):
// \U2|dp|AL|Selector2~6_combout  = ( \U2|dp|OpndBus[12]~12_combout  & ( (!\U2|dp|AL|Equal4~0_combout  & ((!\U2|dp|OpndBus[13]~14_combout  & ((!\U2|dp|AL|Equal6~0_combout ))) # (\U2|dp|OpndBus[13]~14_combout  & (!\U2|dp|AL|Selector14~3_combout )))) ) ) # ( 
// !\U2|dp|OpndBus[12]~12_combout  & ( (!\U2|dp|OpndBus[13]~14_combout  & ((!\U2|dp|AL|Equal6~0_combout ))) # (\U2|dp|OpndBus[13]~14_combout  & (!\U2|dp|AL|Selector14~3_combout )) ) )

	.dataa(!\U2|dp|AL|Selector14~3_combout ),
	.datab(!\U2|dp|AL|Equal6~0_combout ),
	.datac(!\U2|dp|OpndBus[13]~14_combout ),
	.datad(!\U2|dp|AL|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~6 .lut_mask = 64'hCACACACACA00CA00;
defparam \U2|dp|AL|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N9
cyclonev_lcell_comb \U2|dp|AL|Selector2~0 (
// Equation(s):
// \U2|dp|AL|Selector2~0_combout  = ( \U2|dp|AL|Mult0~21  & ( (\U2|dp|AL|Selector2~6_combout  & ((!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|Selector17~0_combout  & \U2|ctrl|B15to0~0_combout )))) ) ) # ( !\U2|dp|AL|Mult0~21  & ( \U2|dp|AL|Selector2~6_combout  
// ) )

	.dataa(!\U2|ctrl|Selector17~0_combout ),
	.datab(!\U2|ctrl|AmulB~0_combout ),
	.datac(!\U2|ctrl|B15to0~0_combout ),
	.datad(!\U2|dp|AL|Selector2~6_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~0 .lut_mask = 64'h00FF00FF00CD00CD;
defparam \U2|dp|AL|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N54
cyclonev_lcell_comb \U2|dp|AL|Selector2~2 (
// Equation(s):
// \U2|dp|AL|Selector2~2_combout  = ( \U2|dp|AL|Add2~53_sumout  & ( \U2|dp|AL|Selector2~0_combout  & ( (((\U2|dp|AL|Add0~53_sumout  & \U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Selector2~1_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add2~53_sumout  & ( \U2|dp|AL|Selector2~0_combout  & ( ((\U2|dp|AL|Add0~53_sumout  & \U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Selector2~1_combout ) ) ) ) # ( \U2|dp|AL|Add2~53_sumout  & ( !\U2|dp|AL|Selector2~0_combout  ) ) # ( 
// !\U2|dp|AL|Add2~53_sumout  & ( !\U2|dp|AL|Selector2~0_combout  ) )

	.dataa(!\U2|dp|AL|Selector2~1_combout ),
	.datab(!\U2|dp|AL|Add0~53_sumout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Add2~53_sumout ),
	.dataf(!\U2|dp|AL|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector2~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector2~2 .lut_mask = 64'hFFFFFFFF575757FF;
defparam \U2|dp|AL|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N15
cyclonev_lcell_comb \U2|dp|SR|Zout~0 (
// Equation(s):
// \U2|dp|SR|Zout~0_combout  = ( !\U2|ctrl|SRload~1_combout  & ( \U2|dp|SR|Zout~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|dp|SR|Zout~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|SRload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~0 .extended_lut = "off";
defparam \U2|dp|SR|Zout~0 .lut_mask = 64'h00FF00FF00000000;
defparam \U2|dp|SR|Zout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y37_N3
cyclonev_lcell_comb \U2|dp|AL|Selector15~3 (
// Equation(s):
// \U2|dp|AL|Selector15~3_combout  = ( !\U2|dp|AL|Equal1~0_combout  & ( \U2|dp|AL|Add0~1_sumout  & ( (!\U2|dp|AL|Equal5~0_combout  & (((!\U2|dp|AL|Add2~1_sumout ) # (!\U2|dp|AL|Equal2~0_combout )))) # (\U2|dp|AL|Equal5~0_combout  & 
// (!\U2|dp|OpndBus[1]~2_combout  & ((!\U2|dp|AL|Add2~1_sumout ) # (!\U2|dp|AL|Equal2~0_combout )))) ) ) ) # ( \U2|dp|AL|Equal1~0_combout  & ( !\U2|dp|AL|Add0~1_sumout  & ( (!\U2|dp|AL|Equal5~0_combout  & (((!\U2|dp|AL|Add2~1_sumout ) # 
// (!\U2|dp|AL|Equal2~0_combout )))) # (\U2|dp|AL|Equal5~0_combout  & (!\U2|dp|OpndBus[1]~2_combout  & ((!\U2|dp|AL|Add2~1_sumout ) # (!\U2|dp|AL|Equal2~0_combout )))) ) ) ) # ( !\U2|dp|AL|Equal1~0_combout  & ( !\U2|dp|AL|Add0~1_sumout  & ( 
// (!\U2|dp|AL|Equal5~0_combout  & (((!\U2|dp|AL|Add2~1_sumout ) # (!\U2|dp|AL|Equal2~0_combout )))) # (\U2|dp|AL|Equal5~0_combout  & (!\U2|dp|OpndBus[1]~2_combout  & ((!\U2|dp|AL|Add2~1_sumout ) # (!\U2|dp|AL|Equal2~0_combout )))) ) ) )

	.dataa(!\U2|dp|AL|Equal5~0_combout ),
	.datab(!\U2|dp|OpndBus[1]~2_combout ),
	.datac(!\U2|dp|AL|Add2~1_sumout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Equal1~0_combout ),
	.dataf(!\U2|dp|AL|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~3 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \U2|dp|AL|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N27
cyclonev_lcell_comb \U2|dp|AL|Selector15~1 (
// Equation(s):
// \U2|dp|AL|Selector15~1_combout  = ( \U2|dp|RF|Mux15~0_combout  & ( \U2|dp|OpndBus[0]~1_combout  & ( (\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout ) ) ) ) # ( \U2|dp|RF|Mux15~0_combout  & ( !\U2|dp|OpndBus[0]~1_combout  & ( 
// \U2|dp|AL|Equal7~0_combout  ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal7~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|RF|Mux15~0_combout ),
	.dataf(!\U2|dp|OpndBus[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~1 .lut_mask = 64'h00000F0F00005F5F;
defparam \U2|dp|AL|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N12
cyclonev_lcell_comb \U2|dp|AL|Selector14~4 (
// Equation(s):
// \U2|dp|AL|Selector14~4_combout  = ( \U2|dp|AL|Add0~5_sumout  & ( \U2|dp|AL|Add2~5_sumout  & ( (!\U2|dp|AL|Equal2~0_combout  & (!\U2|dp|AL|Equal1~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[2]~3_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Add0~5_sumout  & ( \U2|dp|AL|Add2~5_sumout  & ( (!\U2|dp|AL|Equal2~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[2]~3_combout ))) ) ) ) # ( \U2|dp|AL|Add0~5_sumout  & ( !\U2|dp|AL|Add2~5_sumout  & ( 
// (!\U2|dp|AL|Equal1~0_combout  & ((!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[2]~3_combout ))) ) ) ) # ( !\U2|dp|AL|Add0~5_sumout  & ( !\U2|dp|AL|Add2~5_sumout  & ( (!\U2|dp|AL|Equal5~0_combout ) # (!\U2|dp|OpndBus[2]~3_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal5~0_combout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|OpndBus[2]~3_combout ),
	.datad(!\U2|dp|AL|Equal1~0_combout ),
	.datae(!\U2|dp|AL|Add0~5_sumout ),
	.dataf(!\U2|dp|AL|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector14~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector14~4 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \U2|dp|AL|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N48
cyclonev_lcell_comb \U2|dp|AL|Selector15~6 (
// Equation(s):
// \U2|dp|AL|Selector15~6_combout  = ( \U2|dp|AL|Selector14~3_combout  & ( \U2|dp|OpndBus[15]~0_combout  & ( (!\U2|dp|OpndBus[0]~1_combout  & (!\U2|dp|AL|Equal6~0_combout  & !\U2|dp|AL|Equal4~0_combout )) ) ) ) # ( !\U2|dp|AL|Selector14~3_combout  & ( 
// \U2|dp|OpndBus[15]~0_combout  & ( (!\U2|dp|AL|Equal4~0_combout  & ((!\U2|dp|AL|Equal6~0_combout ) # (\U2|dp|OpndBus[0]~1_combout ))) ) ) ) # ( \U2|dp|AL|Selector14~3_combout  & ( !\U2|dp|OpndBus[15]~0_combout  & ( (!\U2|dp|OpndBus[0]~1_combout  & 
// !\U2|dp|AL|Equal6~0_combout ) ) ) ) # ( !\U2|dp|AL|Selector14~3_combout  & ( !\U2|dp|OpndBus[15]~0_combout  & ( (!\U2|dp|AL|Equal6~0_combout ) # (\U2|dp|OpndBus[0]~1_combout ) ) ) )

	.dataa(!\U2|dp|OpndBus[0]~1_combout ),
	.datab(!\U2|dp|AL|Equal6~0_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Selector14~3_combout ),
	.dataf(!\U2|dp|OpndBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~6 .lut_mask = 64'hDDDD8888D0D08080;
defparam \U2|dp|AL|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N12
cyclonev_lcell_comb \U2|dp|AL|Selector15~5 (
// Equation(s):
// \U2|dp|AL|Selector15~5_combout  = ( \U2|dp|AL|Mult0~8_resulta  & ( (\U2|dp|AL|Selector15~6_combout  & ((!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|B15to0~0_combout  & \U2|ctrl|Selector17~0_combout )))) ) ) # ( !\U2|dp|AL|Mult0~8_resulta  & ( 
// \U2|dp|AL|Selector15~6_combout  ) )

	.dataa(!\U2|dp|AL|Selector15~6_combout ),
	.datab(!\U2|ctrl|B15to0~0_combout ),
	.datac(!\U2|ctrl|AmulB~0_combout ),
	.datad(!\U2|ctrl|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~5 .lut_mask = 64'h5555555550515051;
defparam \U2|dp|AL|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N36
cyclonev_lcell_comb \U2|dp|SR|Zout~1 (
// Equation(s):
// \U2|dp|SR|Zout~1_combout  = ( \U2|dp|AL|Selector14~4_combout  & ( \U2|dp|AL|Selector15~5_combout  & ( (\U2|ctrl|SRload~1_combout  & (\U2|dp|AL|Selector15~3_combout  & (\U2|dp|AL|Selector14~1_combout  & !\U2|dp|AL|Selector15~1_combout ))) ) ) )

	.dataa(!\U2|ctrl|SRload~1_combout ),
	.datab(!\U2|dp|AL|Selector15~3_combout ),
	.datac(!\U2|dp|AL|Selector14~1_combout ),
	.datad(!\U2|dp|AL|Selector15~1_combout ),
	.datae(!\U2|dp|AL|Selector14~4_combout ),
	.dataf(!\U2|dp|AL|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~1 .extended_lut = "off";
defparam \U2|dp|SR|Zout~1 .lut_mask = 64'h0000000000000100;
defparam \U2|dp|SR|Zout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N57
cyclonev_lcell_comb \U2|dp|AL|Selector5~6 (
// Equation(s):
// \U2|dp|AL|Selector5~6_combout  = ( \U2|dp|OpndBus[10]~15_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[9]~11_combout ))) ) ) # ( !\U2|dp|OpndBus[10]~15_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & 
// ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[9]~11_combout ))) ) )

	.dataa(!\U2|dp|AL|Equal6~0_combout ),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(!\U2|dp|OpndBus[9]~11_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|OpndBus[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~6 .lut_mask = 64'hAAA0AAA0CCC0CCC0;
defparam \U2|dp|AL|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N51
cyclonev_lcell_comb \U2|dp|AL|Selector5~0 (
// Equation(s):
// \U2|dp|AL|Selector5~0_combout  = ( \U2|dp|AL|Mult0~18  & ( \U2|ctrl|B15to0~0_combout  & ( (\U2|dp|AL|Selector5~6_combout  & ((!\U2|ctrl|AmulB~0_combout ) # (\U2|ctrl|Selector17~0_combout ))) ) ) ) # ( !\U2|dp|AL|Mult0~18  & ( \U2|ctrl|B15to0~0_combout  & 
// ( \U2|dp|AL|Selector5~6_combout  ) ) ) # ( \U2|dp|AL|Mult0~18  & ( !\U2|ctrl|B15to0~0_combout  & ( (!\U2|ctrl|AmulB~0_combout  & \U2|dp|AL|Selector5~6_combout ) ) ) ) # ( !\U2|dp|AL|Mult0~18  & ( !\U2|ctrl|B15to0~0_combout  & ( 
// \U2|dp|AL|Selector5~6_combout  ) ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|ctrl|Selector17~0_combout ),
	.datac(!\U2|dp|AL|Selector5~6_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Mult0~18 ),
	.dataf(!\U2|ctrl|B15to0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~0 .lut_mask = 64'h0F0F0A0A0F0F0B0B;
defparam \U2|dp|AL|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N0
cyclonev_lcell_comb \U2|dp|AL|Selector5~2 (
// Equation(s):
// \U2|dp|AL|Selector5~2_combout  = ( \U2|dp|AL|Add0~61_sumout  & ( \U2|dp|AL|Selector5~0_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~61_sumout )) # (\U2|dp|AL|Selector5~1_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~61_sumout  & ( \U2|dp|AL|Selector5~0_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~61_sumout )) # (\U2|dp|AL|Selector5~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~61_sumout  & ( !\U2|dp|AL|Selector5~0_combout  ) ) # ( 
// !\U2|dp|AL|Add0~61_sumout  & ( !\U2|dp|AL|Selector5~0_combout  ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(!\U2|dp|AL|Equal1~0_combout ),
	.datac(!\U2|dp|AL|Add2~61_sumout ),
	.datad(!\U2|dp|AL|Selector5~1_combout ),
	.datae(!\U2|dp|AL|Add0~61_sumout ),
	.dataf(!\U2|dp|AL|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector5~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector5~2 .lut_mask = 64'hFFFFFFFF05FF37FF;
defparam \U2|dp|AL|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N57
cyclonev_lcell_comb \U2|dp|AL|Selector3~6 (
// Equation(s):
// \U2|dp|AL|Selector3~6_combout  = ( \U2|dp|AL|Equal6~0_combout  & ( \U2|dp|OpndBus[12]~12_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[11]~13_combout ))) ) ) ) # ( !\U2|dp|AL|Equal6~0_combout  & ( 
// \U2|dp|OpndBus[12]~12_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[11]~13_combout ))) ) ) ) # ( !\U2|dp|AL|Equal6~0_combout  & ( !\U2|dp|OpndBus[12]~12_combout  & ( (!\U2|dp|AL|Equal4~0_combout ) # 
// (!\U2|dp|OpndBus[11]~13_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal4~0_combout ),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|OpndBus[11]~13_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AL|Equal6~0_combout ),
	.dataf(!\U2|dp|OpndBus[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~6 .lut_mask = 64'hFAFA0000C8C8C8C8;
defparam \U2|dp|AL|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N24
cyclonev_lcell_comb \U2|dp|AL|Selector3~0 (
// Equation(s):
// \U2|dp|AL|Selector3~0_combout  = ( \U2|ctrl|AmulB~0_combout  & ( \U2|dp|AL|Mult0~20  & ( (\U2|ctrl|B15to0~0_combout  & (\U2|ctrl|Selector17~0_combout  & \U2|dp|AL|Selector3~6_combout )) ) ) ) # ( !\U2|ctrl|AmulB~0_combout  & ( \U2|dp|AL|Mult0~20  & ( 
// \U2|dp|AL|Selector3~6_combout  ) ) ) # ( \U2|ctrl|AmulB~0_combout  & ( !\U2|dp|AL|Mult0~20  & ( \U2|dp|AL|Selector3~6_combout  ) ) ) # ( !\U2|ctrl|AmulB~0_combout  & ( !\U2|dp|AL|Mult0~20  & ( \U2|dp|AL|Selector3~6_combout  ) ) )

	.dataa(!\U2|ctrl|B15to0~0_combout ),
	.datab(!\U2|ctrl|Selector17~0_combout ),
	.datac(gnd),
	.datad(!\U2|dp|AL|Selector3~6_combout ),
	.datae(!\U2|ctrl|AmulB~0_combout ),
	.dataf(!\U2|dp|AL|Mult0~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~0 .lut_mask = 64'h00FF00FF00FF0011;
defparam \U2|dp|AL|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N42
cyclonev_lcell_comb \U2|dp|AL|Selector3~2 (
// Equation(s):
// \U2|dp|AL|Selector3~2_combout  = ( \U2|dp|AL|Add0~45_sumout  & ( \U2|dp|AL|Selector3~0_combout  & ( (((\U2|dp|AL|Add2~45_sumout  & \U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Selector3~1_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~45_sumout  & ( \U2|dp|AL|Selector3~0_combout  & ( ((\U2|dp|AL|Add2~45_sumout  & \U2|dp|AL|Equal2~0_combout )) # (\U2|dp|AL|Selector3~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~45_sumout  & ( !\U2|dp|AL|Selector3~0_combout  ) ) # ( 
// !\U2|dp|AL|Add0~45_sumout  & ( !\U2|dp|AL|Selector3~0_combout  ) )

	.dataa(!\U2|dp|AL|Add2~45_sumout ),
	.datab(!\U2|dp|AL|Equal1~0_combout ),
	.datac(!\U2|dp|AL|Selector3~1_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Add0~45_sumout ),
	.dataf(!\U2|dp|AL|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector3~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector3~2 .lut_mask = 64'hFFFFFFFF0F5F3F7F;
defparam \U2|dp|AL|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N54
cyclonev_lcell_comb \U2|dp|SR|Zout~2 (
// Equation(s):
// \U2|dp|SR|Zout~2_combout  = ( !\U2|dp|AL|Selector3~2_combout  & ( !\U2|dp|AL|Selector7~3_combout  & ( (\U2|dp|SR|Zout~1_combout  & (!\U2|dp|AL|Selector5~2_combout  & (!\U2|dp|AL|Selector8~2_combout  & !\U2|dp|AL|Selector4~2_combout ))) ) ) )

	.dataa(!\U2|dp|SR|Zout~1_combout ),
	.datab(!\U2|dp|AL|Selector5~2_combout ),
	.datac(!\U2|dp|AL|Selector8~2_combout ),
	.datad(!\U2|dp|AL|Selector4~2_combout ),
	.datae(!\U2|dp|AL|Selector3~2_combout ),
	.dataf(!\U2|dp|AL|Selector7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~2 .extended_lut = "off";
defparam \U2|dp|SR|Zout~2 .lut_mask = 64'h4000000000000000;
defparam \U2|dp|SR|Zout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N15
cyclonev_lcell_comb \U2|dp|AL|Add0~49 (
// Equation(s):
// \U2|dp|AL|Add0~49_sumout  = SUM(( \U2|dp|RF|Mux1~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux17~0_combout ))))) ) + ( \U2|dp|AL|Add0~54  ))
// \U2|dp|AL|Add0~50  = CARRY(( \U2|dp|RF|Mux1~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (((\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [6])) # (\U2|ctrl|Selector9~0_combout  & 
// ((\U2|dp|RF|Mux17~0_combout ))))) ) + ( \U2|dp|AL|Add0~54  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux17~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~49_sumout ),
	.cout(\U2|dp|AL|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~49 .extended_lut = "off";
defparam \U2|dp|AL|Add0~49 .lut_mask = 64'h0000F1E0000000FF;
defparam \U2|dp|AL|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N15
cyclonev_lcell_comb \U2|dp|AL|Add2~49 (
// Equation(s):
// \U2|dp|AL|Add2~49_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|RF|Mux17~0_combout ))))) ) 
// + ( \U2|dp|RF|Mux1~0_combout  ) + ( \U2|dp|AL|Add2~54  ))
// \U2|dp|AL|Add2~50  = CARRY(( (!\U2|ctrl|WideOr10~0_combout  & (((!\U2|dp|IR|out [6])))) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [6])) # (\U2|ctrl|Selector9~0_combout  & ((!\U2|dp|RF|Mux17~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux1~0_combout  ) + ( \U2|dp|AL|Add2~54  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|ctrl|Selector9~0_combout ),
	.datac(!\U2|dp|IR|out [6]),
	.datad(!\U2|dp|RF|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux1~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~49_sumout ),
	.cout(\U2|dp|AL|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~49 .extended_lut = "off";
defparam \U2|dp|AL|Add2~49 .lut_mask = 64'h0000FF000000F1E0;
defparam \U2|dp|AL|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N36
cyclonev_lcell_comb \U2|dp|AL|Selector1~1 (
// Equation(s):
// \U2|dp|AL|Selector1~1_combout  = ( \U2|dp|OpndBus[14]~10_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|RF|Mux1~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout )))) # (\U2|dp|OpndBus[15]~0_combout ) ) ) ) # ( 
// !\U2|dp|OpndBus[14]~10_combout  & ( \U2|dp|AL|Equal5~0_combout  & ( ((\U2|dp|RF|Mux1~0_combout  & \U2|dp|AL|Equal7~0_combout )) # (\U2|dp|OpndBus[15]~0_combout ) ) ) ) # ( \U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( 
// (\U2|dp|RF|Mux1~0_combout  & ((\U2|dp|AL|Equal7~0_combout ) # (\U2|ctrl|AandB~0_combout ))) ) ) ) # ( !\U2|dp|OpndBus[14]~10_combout  & ( !\U2|dp|AL|Equal5~0_combout  & ( (\U2|dp|RF|Mux1~0_combout  & \U2|dp|AL|Equal7~0_combout ) ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(!\U2|dp|RF|Mux1~0_combout ),
	.datac(!\U2|dp|OpndBus[15]~0_combout ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|OpndBus[14]~10_combout ),
	.dataf(!\U2|dp|AL|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~1 .lut_mask = 64'h003311330F3F1F3F;
defparam \U2|dp|AL|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N39
cyclonev_lcell_comb \U2|dp|AL|Selector1~6 (
// Equation(s):
// \U2|dp|AL|Selector1~6_combout  = ( \U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|OpndBus[14]~10_combout  & (!\U2|dp|AL|Equal6~0_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[13]~14_combout )))) ) ) # ( !\U2|dp|AL|Selector14~3_combout  & ( 
// (!\U2|dp|AL|Equal4~0_combout  & (((!\U2|dp|AL|Equal6~0_combout )) # (\U2|dp|OpndBus[14]~10_combout ))) # (\U2|dp|AL|Equal4~0_combout  & (!\U2|dp|OpndBus[13]~14_combout  & ((!\U2|dp|AL|Equal6~0_combout ) # (\U2|dp|OpndBus[14]~10_combout )))) ) )

	.dataa(!\U2|dp|AL|Equal4~0_combout ),
	.datab(!\U2|dp|OpndBus[14]~10_combout ),
	.datac(!\U2|dp|OpndBus[13]~14_combout ),
	.datad(!\U2|dp|AL|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~6 .lut_mask = 64'hFA32FA32C800C800;
defparam \U2|dp|AL|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N48
cyclonev_lcell_comb \U2|dp|AL|Selector1~0 (
// Equation(s):
// \U2|dp|AL|Selector1~0_combout  = ( \U2|dp|AL|Mult0~22  & ( (\U2|dp|AL|Selector1~6_combout  & ((!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|B15to0~0_combout  & \U2|ctrl|Selector17~0_combout )))) ) ) # ( !\U2|dp|AL|Mult0~22  & ( \U2|dp|AL|Selector1~6_combout  
// ) )

	.dataa(!\U2|ctrl|AmulB~0_combout ),
	.datab(!\U2|ctrl|B15to0~0_combout ),
	.datac(!\U2|dp|AL|Selector1~6_combout ),
	.datad(!\U2|ctrl|Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~0 .lut_mask = 64'h0F0F0F0F0A0B0A0B;
defparam \U2|dp|AL|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N54
cyclonev_lcell_comb \U2|dp|AL|Selector1~2 (
// Equation(s):
// \U2|dp|AL|Selector1~2_combout  = ( \U2|dp|AL|Selector1~1_combout  & ( \U2|dp|AL|Selector1~0_combout  ) ) # ( !\U2|dp|AL|Selector1~1_combout  & ( \U2|dp|AL|Selector1~0_combout  & ( (!\U2|dp|AL|Equal2~0_combout  & (\U2|dp|AL|Add0~49_sumout  & 
// (\U2|dp|AL|Equal1~0_combout ))) # (\U2|dp|AL|Equal2~0_combout  & (((\U2|dp|AL|Add0~49_sumout  & \U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Add2~49_sumout ))) ) ) ) # ( \U2|dp|AL|Selector1~1_combout  & ( !\U2|dp|AL|Selector1~0_combout  ) ) # ( 
// !\U2|dp|AL|Selector1~1_combout  & ( !\U2|dp|AL|Selector1~0_combout  ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(!\U2|dp|AL|Add0~49_sumout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Add2~49_sumout ),
	.datae(!\U2|dp|AL|Selector1~1_combout ),
	.dataf(!\U2|dp|AL|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~2 .lut_mask = 64'hFFFFFFFF0357FFFF;
defparam \U2|dp|AL|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N18
cyclonev_lcell_comb \U2|dp|AL|Add2~33 (
// Equation(s):
// \U2|dp|AL|Add2~33_sumout  = SUM(( \U2|dp|RF|Mux0~0_combout  ) + ( (!\U2|ctrl|WideOr10~0_combout  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (!\U2|dp|IR|out [7])) # (\U2|ctrl|Selector9~0_combout  & 
// ((!\U2|dp|RF|Mux16~0_combout ))))) ) + ( \U2|dp|AL|Add2~50  ))

	.dataa(!\U2|dp|IR|out [7]),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(!\U2|ctrl|Selector9~0_combout ),
	.datad(!\U2|dp|RF|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux16~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add2~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add2~33 .extended_lut = "off";
defparam \U2|dp|AL|Add2~33 .lut_mask = 64'h00005457000000FF;
defparam \U2|dp|AL|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N9
cyclonev_lcell_comb \U2|dp|AL|Selector0~3 (
// Equation(s):
// \U2|dp|AL|Selector0~3_combout  = ( \U2|dp|RF|Mux0~0_combout  & ( \U2|dp|OpndBus[15]~0_combout  & ( (((\U2|dp|OpndBus[0]~1_combout  & \U2|dp|AL|Equal5~0_combout )) # (\U2|dp|AL|Equal7~0_combout )) # (\U2|ctrl|AandB~0_combout ) ) ) ) # ( 
// !\U2|dp|RF|Mux0~0_combout  & ( \U2|dp|OpndBus[15]~0_combout  & ( (\U2|dp|OpndBus[0]~1_combout  & \U2|dp|AL|Equal5~0_combout ) ) ) ) # ( \U2|dp|RF|Mux0~0_combout  & ( !\U2|dp|OpndBus[15]~0_combout  & ( ((\U2|dp|OpndBus[0]~1_combout  & 
// \U2|dp|AL|Equal5~0_combout )) # (\U2|dp|AL|Equal7~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux0~0_combout  & ( !\U2|dp|OpndBus[15]~0_combout  & ( (\U2|dp|OpndBus[0]~1_combout  & \U2|dp|AL|Equal5~0_combout ) ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(!\U2|dp|AL|Equal7~0_combout ),
	.datac(!\U2|dp|OpndBus[0]~1_combout ),
	.datad(!\U2|dp|AL|Equal5~0_combout ),
	.datae(!\U2|dp|RF|Mux0~0_combout ),
	.dataf(!\U2|dp|OpndBus[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~3 .lut_mask = 64'h000F333F000F777F;
defparam \U2|dp|AL|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N36
cyclonev_lcell_comb \U2|dp|AL|Selector0~0 (
// Equation(s):
// \U2|dp|AL|Selector0~0_combout  = (\U2|dp|AL|Equal4~0_combout  & \U2|dp|OpndBus[14]~10_combout )

	.dataa(!\U2|dp|AL|Equal4~0_combout ),
	.datab(!\U2|dp|OpndBus[14]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~0 .lut_mask = 64'h1111111111111111;
defparam \U2|dp|AL|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N39
cyclonev_lcell_comb \U2|dp|AL|Selector0~2 (
// Equation(s):
// \U2|dp|AL|Selector0~2_combout  = ( \U2|ctrl|notB~0_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|OpndBus[15]~0_combout  & (((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout )))) # (\U2|dp|OpndBus[15]~0_combout  & 
// (\U2|ctrl|AandB~1_combout  & (\U2|ctrl|Selector17~0_combout ))) ) ) ) # ( !\U2|ctrl|notB~0_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (\U2|ctrl|AandB~1_combout  & (\U2|dp|OpndBus[15]~0_combout  & \U2|ctrl|Selector17~0_combout )) ) ) ) # ( 
// \U2|ctrl|notB~0_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (!\U2|dp|OpndBus[15]~0_combout  & (((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout )))) # (\U2|dp|OpndBus[15]~0_combout  & (\U2|ctrl|Selector17~0_combout  & 
// ((\U2|ctrl|B15to0~0_combout ) # (\U2|ctrl|AandB~1_combout )))) ) ) ) # ( !\U2|ctrl|notB~0_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (\U2|dp|OpndBus[15]~0_combout  & (\U2|ctrl|Selector17~0_combout  & ((\U2|ctrl|B15to0~0_combout ) # 
// (\U2|ctrl|AandB~1_combout )))) ) ) )

	.dataa(!\U2|ctrl|AandB~1_combout ),
	.datab(!\U2|dp|OpndBus[15]~0_combout ),
	.datac(!\U2|ctrl|Selector17~0_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(!\U2|ctrl|notB~0_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~2 .lut_mask = 64'h0103CDC30101CDC1;
defparam \U2|dp|AL|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N18
cyclonev_lcell_comb \U2|dp|AL|Selector0~7 (
// Equation(s):
// \U2|dp|AL|Selector0~7_combout  = ( \U2|dp|AL|Mult0~23  & ( (!\U2|dp|AL|Equal3~0_combout  & (!\U2|dp|AL|Selector0~3_combout  & (!\U2|dp|AL|Selector0~0_combout  & !\U2|dp|AL|Selector0~2_combout ))) ) ) # ( !\U2|dp|AL|Mult0~23  & ( 
// (!\U2|dp|AL|Selector0~3_combout  & (!\U2|dp|AL|Selector0~0_combout  & !\U2|dp|AL|Selector0~2_combout )) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(!\U2|dp|AL|Selector0~3_combout ),
	.datac(!\U2|dp|AL|Selector0~0_combout ),
	.datad(!\U2|dp|AL|Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~7 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~7 .lut_mask = 64'hC000C00080008000;
defparam \U2|dp|AL|Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N18
cyclonev_lcell_comb \U2|dp|AL|Add0~33 (
// Equation(s):
// \U2|dp|AL|Add0~33_sumout  = SUM(( (!\U2|ctrl|WideOr10~0_combout  & (\U2|dp|IR|out [7])) # (\U2|ctrl|WideOr10~0_combout  & ((!\U2|ctrl|Selector9~0_combout  & (\U2|dp|IR|out [7])) # (\U2|ctrl|Selector9~0_combout  & ((\U2|dp|RF|Mux16~0_combout ))))) ) + ( 
// \U2|dp|RF|Mux0~0_combout  ) + ( \U2|dp|AL|Add0~50  ))

	.dataa(!\U2|ctrl|WideOr10~0_combout ),
	.datab(!\U2|dp|IR|out [7]),
	.datac(!\U2|ctrl|Selector9~0_combout ),
	.datad(!\U2|dp|RF|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux0~0_combout ),
	.datag(gnd),
	.cin(\U2|dp|AL|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U2|dp|AL|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Add0~33 .extended_lut = "off";
defparam \U2|dp|AL|Add0~33 .lut_mask = 64'h0000FF0000003237;
defparam \U2|dp|AL|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N54
cyclonev_lcell_comb \U2|dp|SR|Zout~3 (
// Equation(s):
// \U2|dp|SR|Zout~3_combout  = ( !\U2|dp|AL|Selector6~2_combout  & ( \U2|dp|AL|Add0~33_sumout  & ( (!\U2|dp|AL|Equal1~0_combout  & (\U2|dp|AL|Selector0~7_combout  & ((!\U2|dp|AL|Add2~33_sumout ) # (!\U2|dp|AL|Equal2~0_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Selector6~2_combout  & ( !\U2|dp|AL|Add0~33_sumout  & ( (\U2|dp|AL|Selector0~7_combout  & ((!\U2|dp|AL|Add2~33_sumout ) # (!\U2|dp|AL|Equal2~0_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Add2~33_sumout ),
	.datac(!\U2|dp|AL|Selector0~7_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Selector6~2_combout ),
	.dataf(!\U2|dp|AL|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~3 .extended_lut = "off";
defparam \U2|dp|SR|Zout~3 .lut_mask = 64'h0F0C00000A080000;
defparam \U2|dp|SR|Zout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N42
cyclonev_lcell_comb \U2|dp|SR|Zout~4 (
// Equation(s):
// \U2|dp|SR|Zout~4_combout  = ( !\U2|dp|AL|Selector9~2_combout  & ( !\U2|dp|AL|Selector12~3_combout  & ( (!\U2|dp|AL|Selector10~2_combout  & (!\U2|dp|AL|Selector11~3_combout  & !\U2|dp|AL|Selector13~3_combout )) ) ) )

	.dataa(!\U2|dp|AL|Selector10~2_combout ),
	.datab(gnd),
	.datac(!\U2|dp|AL|Selector11~3_combout ),
	.datad(!\U2|dp|AL|Selector13~3_combout ),
	.datae(!\U2|dp|AL|Selector9~2_combout ),
	.dataf(!\U2|dp|AL|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~4 .extended_lut = "off";
defparam \U2|dp|SR|Zout~4 .lut_mask = 64'hA000000000000000;
defparam \U2|dp|SR|Zout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N18
cyclonev_lcell_comb \U2|dp|SR|Zout~5 (
// Equation(s):
// \U2|dp|SR|Zout~5_combout  = ( \U2|dp|SR|Zout~3_combout  & ( \U2|dp|SR|Zout~4_combout  & ( ((!\U2|dp|AL|Selector2~2_combout  & (\U2|dp|SR|Zout~2_combout  & !\U2|dp|AL|Selector1~2_combout ))) # (\U2|dp|SR|Zout~0_combout ) ) ) ) # ( !\U2|dp|SR|Zout~3_combout 
//  & ( \U2|dp|SR|Zout~4_combout  & ( \U2|dp|SR|Zout~0_combout  ) ) ) # ( \U2|dp|SR|Zout~3_combout  & ( !\U2|dp|SR|Zout~4_combout  & ( \U2|dp|SR|Zout~0_combout  ) ) ) # ( !\U2|dp|SR|Zout~3_combout  & ( !\U2|dp|SR|Zout~4_combout  & ( \U2|dp|SR|Zout~0_combout  
// ) ) )

	.dataa(!\U2|dp|AL|Selector2~2_combout ),
	.datab(!\U2|dp|SR|Zout~0_combout ),
	.datac(!\U2|dp|SR|Zout~2_combout ),
	.datad(!\U2|dp|AL|Selector1~2_combout ),
	.datae(!\U2|dp|SR|Zout~3_combout ),
	.dataf(!\U2|dp|SR|Zout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|SR|Zout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|SR|Zout~5 .extended_lut = "off";
defparam \U2|dp|SR|Zout~5 .lut_mask = 64'h3333333333333B33;
defparam \U2|dp|SR|Zout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N20
dffeas \U2|dp|SR|Zout (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|SR|Zout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|SR|Zout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|SR|Zout .is_wysiwyg = "true";
defparam \U2|dp|SR|Zout .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N48
cyclonev_lcell_comb \U2|ctrl|RplusI~3 (
// Equation(s):
// \U2|ctrl|RplusI~3_combout  = ( !\U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] & ( (\U2|dp|IR|out [10] & !\U2|dp|SR|Zout~q ) ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|SR|Zout~q ),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~3 .extended_lut = "off";
defparam \U2|ctrl|RplusI~3 .lut_mask = 64'h3030000000000000;
defparam \U2|ctrl|RplusI~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N18
cyclonev_lcell_comb \U2|ctrl|RplusI~4 (
// Equation(s):
// \U2|ctrl|RplusI~4_combout  = ( \U2|ctrl|Selector9~1_combout  & ( (\U2|ctrl|Pstate.exec1~q  & (\ExternalReset~input_o  & ((\U2|ctrl|RplusI~3_combout ) # (\U2|ctrl|RplusI~2_combout )))) ) ) # ( !\U2|ctrl|Selector9~1_combout  & ( (\U2|ctrl|Pstate.exec1~q  & 
// (\U2|ctrl|RplusI~2_combout  & \ExternalReset~input_o )) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\U2|ctrl|RplusI~2_combout ),
	.datac(!\U2|ctrl|RplusI~3_combout ),
	.datad(!\ExternalReset~input_o ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|RplusI~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|RplusI~4 .extended_lut = "off";
defparam \U2|ctrl|RplusI~4 .lut_mask = 64'h0011001100150015;
defparam \U2|ctrl|RplusI~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N3
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[14]~1_combout  & ( !\U2|ctrl|RplusI~4_combout  & ( (\U2|ctrl|Selector16~3_combout  & (\U2|ctrl|Nstate.incpc~0_combout  & 
// (\U2|dp|AddressUnitRSideBus[15]~0_combout  & \U2|dp|AddressUnitRSideBus[13]~2_combout ))) ) ) )

	.dataa(!\U2|ctrl|Selector16~3_combout ),
	.datab(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datad(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datae(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.dataf(!\U2|ctrl|RplusI~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector12~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout  & 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N56
dffeas \U2|dp|IR|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[3] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N42
cyclonev_lcell_comb \U2|dp|AL|Selector4~3 (
// Equation(s):
// \U2|dp|AL|Selector4~3_combout  = ( \U2|dp|AL|Add0~65_sumout  & ( \U2|dp|AL|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|dp|AL|Add0~65_sumout ),
	.dataf(!\U2|dp|AL|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~3 .lut_mask = 64'h000000000000FFFF;
defparam \U2|dp|AL|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N48
cyclonev_lcell_comb \U2|dp|AL|Selector4~4 (
// Equation(s):
// \U2|dp|AL|Selector4~4_combout  = ( \U2|dp|AL|Equal6~0_combout  & ( \U2|dp|AL|Mult0~19  & ( (!\U2|dp|AL|Selector14~3_combout  & (!\U2|dp|AL|Equal3~0_combout  & \U2|dp|OpndBus[11]~13_combout )) ) ) ) # ( !\U2|dp|AL|Equal6~0_combout  & ( \U2|dp|AL|Mult0~19  
// & ( (!\U2|dp|AL|Equal3~0_combout  & ((!\U2|dp|AL|Selector14~3_combout ) # (!\U2|dp|OpndBus[11]~13_combout ))) ) ) ) # ( \U2|dp|AL|Equal6~0_combout  & ( !\U2|dp|AL|Mult0~19  & ( (!\U2|dp|AL|Selector14~3_combout  & \U2|dp|OpndBus[11]~13_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~0_combout  & ( !\U2|dp|AL|Mult0~19  & ( (!\U2|dp|AL|Selector14~3_combout ) # (!\U2|dp|OpndBus[11]~13_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|AL|Selector14~3_combout ),
	.datac(!\U2|dp|AL|Equal3~0_combout ),
	.datad(!\U2|dp|OpndBus[11]~13_combout ),
	.datae(!\U2|dp|AL|Equal6~0_combout ),
	.dataf(!\U2|dp|AL|Mult0~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~4 .lut_mask = 64'hFFCC00CCF0C000C0;
defparam \U2|dp|AL|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N30
cyclonev_lcell_comb \U2|dp|AL|Selector4~5 (
// Equation(s):
// \U2|dp|AL|Selector4~5_combout  = ( \U2|dp|AL|Add2~65_sumout  & ( \U2|dp|AL|Selector4~4_combout  & ( (!\U2|dp|AL|Selector4~1_combout  & (!\U2|dp|AL|Equal2~0_combout  & ((!\U2|dp|OpndBus[10]~15_combout ) # (!\U2|dp|AL|Equal4~0_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Add2~65_sumout  & ( \U2|dp|AL|Selector4~4_combout  & ( (!\U2|dp|AL|Selector4~1_combout  & ((!\U2|dp|OpndBus[10]~15_combout ) # (!\U2|dp|AL|Equal4~0_combout ))) ) ) )

	.dataa(!\U2|dp|OpndBus[10]~15_combout ),
	.datab(!\U2|dp|AL|Selector4~1_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(!\U2|dp|AL|Equal2~0_combout ),
	.datae(!\U2|dp|AL|Add2~65_sumout ),
	.dataf(!\U2|dp|AL|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~5 .lut_mask = 64'h00000000C8C8C800;
defparam \U2|dp|AL|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N36
cyclonev_lcell_comb \U2|dp|RF|data_temp~20 (
// Equation(s):
// \U2|dp|RF|data_temp~20_combout  = ( \U2|dp|AL|Selector4~5_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~2_combout  & (((\U2|dp|RF|Mux4~0_combout )) # 
// (\U2|dp|RF|data_temp~1_combout ))) # (\U2|dp|RF|data_temp~2_combout  & (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|AL|Selector4~3_combout )))) ) ) ) # ( !\U2|dp|AL|Selector4~5_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|RF|Mux4~0_combout ) # (\U2|dp|RF|data_temp~1_combout ))) # (\U2|dp|RF|data_temp~2_combout  & 
// (!\U2|dp|RF|data_temp~1_combout )) ) ) ) # ( \U2|dp|AL|Selector4~5_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\U2|dp|RF|data_temp~1_combout  & ((!\U2|dp|RF|data_temp~2_combout  & 
// (\U2|dp|RF|Mux4~0_combout )) # (\U2|dp|RF|data_temp~2_combout  & ((\U2|dp|AL|Selector4~3_combout ))))) ) ) ) # ( !\U2|dp|AL|Selector4~5_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( 
// (!\U2|dp|RF|data_temp~1_combout  & ((\U2|dp|RF|Mux4~0_combout ) # (\U2|dp|RF|data_temp~2_combout ))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~2_combout ),
	.datab(!\U2|dp|RF|data_temp~1_combout ),
	.datac(!\U2|dp|RF|Mux4~0_combout ),
	.datad(!\U2|dp|AL|Selector4~3_combout ),
	.datae(!\U2|dp|AL|Selector4~5_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~20 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~20 .lut_mask = 64'h4C4C084C6E6E2A6E;
defparam \U2|dp|RF|data_temp~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N53
dffeas \U2|dp|RF|MemoryFile[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][11] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N57
cyclonev_lcell_comb \U2|dp|RF|Mux20~0 (
// Equation(s):
// \U2|dp|RF|Mux20~0_combout  = ( \U2|dp|RF|MemoryFile[2][11]~q  & ( \U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[1][11]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFile[3][11]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][11]~q  & ( 
// \U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[1][11]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFile[3][11]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFile[2][11]~q  & ( !\U2|dp|IR|out [8] & ( (\U2|dp|IR|out [9]) # 
// (\U2|dp|RF|MemoryFile[0][11]~q ) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][11]~q  & ( !\U2|dp|IR|out [8] & ( (\U2|dp|RF|MemoryFile[0][11]~q  & !\U2|dp|IR|out [9]) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][11]~q ),
	.datab(!\U2|dp|RF|MemoryFile[0][11]~q ),
	.datac(!\U2|dp|IR|out [9]),
	.datad(!\U2|dp|RF|MemoryFile[3][11]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][11]~q ),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux20~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux20~0 .lut_mask = 64'h30303F3F505F505F;
defparam \U2|dp|RF|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N36
cyclonev_lcell_comb \U2|dp|OpndBus[11]~13 (
// Equation(s):
// \U2|dp|OpndBus[11]~13_combout  = ( \U2|dp|IR|out [3] & ( \U2|ctrl|Pstate.exec1~q  & ( (!\ExternalReset~input_o ) # ((!\U2|ctrl|WideOr10~0_combout ) # (\U2|dp|RF|Mux20~0_combout )) ) ) ) # ( !\U2|dp|IR|out [3] & ( \U2|ctrl|Pstate.exec1~q  & ( 
// (\ExternalReset~input_o  & (\U2|ctrl|WideOr10~0_combout  & \U2|dp|RF|Mux20~0_combout )) ) ) ) # ( \U2|dp|IR|out [3] & ( !\U2|ctrl|Pstate.exec1~q  ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|WideOr10~0_combout ),
	.datac(gnd),
	.datad(!\U2|dp|RF|Mux20~0_combout ),
	.datae(!\U2|dp|IR|out [3]),
	.dataf(!\U2|ctrl|Pstate.exec1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|OpndBus[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|OpndBus[11]~13 .extended_lut = "off";
defparam \U2|dp|OpndBus[11]~13 .lut_mask = 64'h0000FFFF0011EEFF;
defparam \U2|dp|OpndBus[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N27
cyclonev_lcell_comb \U2|dp|AL|Selector4~1 (
// Equation(s):
// \U2|dp|AL|Selector4~1_combout  = ( \U2|dp|AL|Equal5~0_combout  & ( \U2|dp|RF|Mux4~0_combout  & ( (((\U2|ctrl|AandB~0_combout  & \U2|dp|OpndBus[11]~13_combout )) # (\U2|dp|AL|Equal7~0_combout )) # (\U2|dp|OpndBus[12]~12_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal5~0_combout  & ( \U2|dp|RF|Mux4~0_combout  & ( ((\U2|ctrl|AandB~0_combout  & \U2|dp|OpndBus[11]~13_combout )) # (\U2|dp|AL|Equal7~0_combout ) ) ) ) # ( \U2|dp|AL|Equal5~0_combout  & ( !\U2|dp|RF|Mux4~0_combout  & ( 
// \U2|dp|OpndBus[12]~12_combout  ) ) )

	.dataa(!\U2|ctrl|AandB~0_combout ),
	.datab(!\U2|dp|OpndBus[11]~13_combout ),
	.datac(!\U2|dp|OpndBus[12]~12_combout ),
	.datad(!\U2|dp|AL|Equal7~0_combout ),
	.datae(!\U2|dp|AL|Equal5~0_combout ),
	.dataf(!\U2|dp|RF|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~1 .lut_mask = 64'h00000F0F11FF1FFF;
defparam \U2|dp|AL|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N48
cyclonev_lcell_comb \U2|dp|AL|Selector4~6 (
// Equation(s):
// \U2|dp|AL|Selector4~6_combout  = ( \U2|dp|OpndBus[10]~15_combout  & ( \U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & (!\U2|dp|AL|Equal4~0_combout  & !\U2|dp|OpndBus[11]~13_combout )) ) ) ) # ( !\U2|dp|OpndBus[10]~15_combout  & ( 
// \U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & !\U2|dp|OpndBus[11]~13_combout ) ) ) ) # ( \U2|dp|OpndBus[10]~15_combout  & ( !\U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal4~0_combout  & ((!\U2|dp|AL|Equal6~0_combout ) # 
// (\U2|dp|OpndBus[11]~13_combout ))) ) ) ) # ( !\U2|dp|OpndBus[10]~15_combout  & ( !\U2|dp|AL|Selector14~3_combout  & ( (!\U2|dp|AL|Equal6~0_combout ) # (\U2|dp|OpndBus[11]~13_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|AL|Equal6~0_combout ),
	.datac(!\U2|dp|AL|Equal4~0_combout ),
	.datad(!\U2|dp|OpndBus[11]~13_combout ),
	.datae(!\U2|dp|OpndBus[10]~15_combout ),
	.dataf(!\U2|dp|AL|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~6 .lut_mask = 64'hCCFFC0F0CC00C000;
defparam \U2|dp|AL|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N6
cyclonev_lcell_comb \U2|dp|AL|Selector4~0 (
// Equation(s):
// \U2|dp|AL|Selector4~0_combout  = ( \U2|dp|AL|Mult0~19  & ( (\U2|dp|AL|Selector4~6_combout  & ((!\U2|ctrl|AmulB~0_combout ) # ((\U2|ctrl|Selector17~0_combout  & \U2|ctrl|B15to0~0_combout )))) ) ) # ( !\U2|dp|AL|Mult0~19  & ( \U2|dp|AL|Selector4~6_combout  
// ) )

	.dataa(!\U2|ctrl|Selector17~0_combout ),
	.datab(!\U2|ctrl|AmulB~0_combout ),
	.datac(!\U2|dp|AL|Selector4~6_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~0 .lut_mask = 64'h0F0F0F0F0C0D0C0D;
defparam \U2|dp|AL|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N30
cyclonev_lcell_comb \U2|dp|AL|Selector4~2 (
// Equation(s):
// \U2|dp|AL|Selector4~2_combout  = ( \U2|dp|AL|Add0~65_sumout  & ( \U2|dp|AL|Selector4~0_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~65_sumout )) # (\U2|dp|AL|Selector4~1_combout )) # (\U2|dp|AL|Equal1~0_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~65_sumout  & ( \U2|dp|AL|Selector4~0_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~65_sumout )) # (\U2|dp|AL|Selector4~1_combout ) ) ) ) # ( \U2|dp|AL|Add0~65_sumout  & ( !\U2|dp|AL|Selector4~0_combout  ) ) # ( 
// !\U2|dp|AL|Add0~65_sumout  & ( !\U2|dp|AL|Selector4~0_combout  ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Selector4~1_combout ),
	.datac(!\U2|dp|AL|Equal2~0_combout ),
	.datad(!\U2|dp|AL|Add2~65_sumout ),
	.datae(!\U2|dp|AL|Add0~65_sumout ),
	.dataf(!\U2|dp|AL|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector4~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector4~2 .lut_mask = 64'hFFFFFFFF333F777F;
defparam \U2|dp|AL|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000703";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector4~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout  & 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N45
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N17
dffeas \U2|dp|IR|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[11] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N24
cyclonev_lcell_comb \U2|ctrl|Selector16~0 (
// Equation(s):
// \U2|ctrl|Selector16~0_combout  = ( \U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [14] & ((\U2|dp|IR|out [10]) # (\U2|dp|IR|out [11]))) ) ) ) # ( !\U2|dp|IR|out [9] & ( \U2|dp|IR|out [8] & ( !\U2|dp|IR|out [14] ) ) ) # ( \U2|dp|IR|out [9] & ( 
// !\U2|dp|IR|out [8] & ( !\U2|dp|IR|out [14] ) ) ) # ( !\U2|dp|IR|out [9] & ( !\U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [14] & (((!\U2|dp|IR|out [10]) # (\U2|dp|SR|Zout~q )) # (\U2|dp|IR|out [11]))) ) ) )

	.dataa(!\U2|dp|IR|out [11]),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|SR|Zout~q ),
	.datad(!\U2|dp|IR|out [14]),
	.datae(!\U2|dp|IR|out [9]),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~0 .extended_lut = "off";
defparam \U2|ctrl|Selector16~0 .lut_mask = 64'hDF00FF00FF007700;
defparam \U2|ctrl|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N36
cyclonev_lcell_comb \U2|ctrl|Selector16~3 (
// Equation(s):
// \U2|ctrl|Selector16~3_combout  = ( \U2|dp|IR|out [13] & ( \U2|ctrl|Selector16~0_combout  & ( (\U2|ctrl|Selector16~2_combout  & ((!\U2|ctrl|Selector9~0_combout ) # (\U2|ctrl|Selector16~1_combout ))) ) ) ) # ( !\U2|dp|IR|out [13] & ( 
// \U2|ctrl|Selector16~0_combout  & ( (\U2|ctrl|Selector16~2_combout  & !\U2|ctrl|Selector9~0_combout ) ) ) ) # ( \U2|dp|IR|out [13] & ( !\U2|ctrl|Selector16~0_combout  & ( (\U2|ctrl|Selector16~2_combout  & ((!\U2|ctrl|Selector9~0_combout ) # 
// (\U2|ctrl|Selector16~1_combout ))) ) ) ) # ( !\U2|dp|IR|out [13] & ( !\U2|ctrl|Selector16~0_combout  & ( (\U2|ctrl|Selector16~2_combout  & ((!\U2|ctrl|Selector9~0_combout ) # ((!\U2|dp|IR|out [12] & \U2|ctrl|Selector16~1_combout )))) ) ) )

	.dataa(!\U2|ctrl|Selector16~2_combout ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|ctrl|Selector9~0_combout ),
	.datad(!\U2|ctrl|Selector16~1_combout ),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|ctrl|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector16~3 .extended_lut = "off";
defparam \U2|ctrl|Selector16~3 .lut_mask = 64'h5054505550505055;
defparam \U2|ctrl|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  & ( 
// (!\U2|ctrl|Selector16~3_combout ) # (((!\U2|dp|AU|AL|Decoder0~0_combout ) # (\U2|ctrl|RplusI~4_combout )) # (\U2|ctrl|PCplusI~0_combout )) ) ) ) # ( !\U2|dp|AddressUnitRSideBus[15]~0_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  ) ) # ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  & ( 
// (!\U2|ctrl|Selector16~3_combout ) # (((!\U2|dp|AU|AL|Decoder0~0_combout ) # (\U2|ctrl|RplusI~4_combout )) # (\U2|ctrl|PCplusI~0_combout )) ) ) ) # ( !\U2|dp|AddressUnitRSideBus[15]~0_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout  & ( (!\U2|ctrl|Selector16~3_combout ) # (((!\U2|dp|AU|AL|Decoder0~0_combout ) # (\U2|ctrl|RplusI~4_combout )) # (\U2|ctrl|PCplusI~0_combout )) ) ) )

	.dataa(!\U2|ctrl|Selector16~3_combout ),
	.datab(!\U2|ctrl|PCplusI~0_combout ),
	.datac(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datad(!\U2|ctrl|RplusI~4_combout ),
	.datae(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 .lut_mask = 64'hFBFFFBFFFFFFFBFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EA";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector7~3_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h40434C4F70737C7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N39
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N41
dffeas \U2|dp|IR|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[8] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N48
cyclonev_lcell_comb \U2|ctrl|Decoder1~0 (
// Equation(s):
// \U2|ctrl|Decoder1~0_combout  = ( \U2|dp|IR|out [8] & ( !\U2|dp|IR|out [9] ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Decoder1~0 .extended_lut = "off";
defparam \U2|ctrl|Decoder1~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \U2|ctrl|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N30
cyclonev_lcell_comb \U2|ctrl|Selector15~0 (
// Equation(s):
// \U2|ctrl|Selector15~0_combout  = ( \U2|ctrl|Selector17~3_combout  & ( \U2|ctrl|Selector17~1_combout  & ( ((\ExternalReset~input_o  & \U1|memDataReady~q )) # (\U2|ctrl|Selector17~2_combout ) ) ) ) # ( !\U2|ctrl|Selector17~3_combout  & ( 
// \U2|ctrl|Selector17~1_combout  & ( (\ExternalReset~input_o  & (!\U2|ctrl|Selector17~2_combout  & \U1|memDataReady~q )) ) ) ) # ( \U2|ctrl|Selector17~3_combout  & ( !\U2|ctrl|Selector17~1_combout  & ( (!\U2|ctrl|Selector17~2_combout  & 
// (\ExternalReset~input_o )) # (\U2|ctrl|Selector17~2_combout  & ((\U2|ctrl|Decoder1~0_combout ))) ) ) ) # ( !\U2|ctrl|Selector17~3_combout  & ( !\U2|ctrl|Selector17~1_combout  & ( (!\U2|ctrl|Selector17~2_combout  & (\ExternalReset~input_o )) # 
// (\U2|ctrl|Selector17~2_combout  & ((\U2|ctrl|Decoder1~0_combout ))) ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Decoder1~0_combout ),
	.datac(!\U2|ctrl|Selector17~2_combout ),
	.datad(!\U1|memDataReady~q ),
	.datae(!\U2|ctrl|Selector17~3_combout ),
	.dataf(!\U2|ctrl|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector15~0 .extended_lut = "off";
defparam \U2|ctrl|Selector15~0 .lut_mask = 64'h5353535300500F5F;
defparam \U2|ctrl|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N54
cyclonev_lcell_comb \U2|dp|RF|data_temp~2 (
// Equation(s):
// \U2|dp|RF|data_temp~2_combout  = ( \U2|ctrl|Selector15~0_combout  & ( (\ExternalReset~input_o  & (((\U2|ctrl|Pstate.exec1~q  & !\U2|ctrl|Selector4~0_combout )) # (\U2|ctrl|Pstate.exec1inp~q ))) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|ctrl|Pstate.exec1inp~q ),
	.datad(!\U2|ctrl|Selector4~0_combout ),
	.datae(!\U2|ctrl|Selector15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~2 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~2 .lut_mask = 64'h0000150500001505;
defparam \U2|dp|RF|data_temp~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N42
cyclonev_lcell_comb \U2|dp|AL|Selector1~4 (
// Equation(s):
// \U2|dp|AL|Selector1~4_combout  = ( \U2|dp|AL|Equal6~0_combout  & ( \U2|dp|AL|Mult0~22  & ( (!\U2|dp|AL|Equal3~0_combout  & (!\U2|dp|AL|Selector14~3_combout  & \U2|dp|OpndBus[14]~10_combout )) ) ) ) # ( !\U2|dp|AL|Equal6~0_combout  & ( \U2|dp|AL|Mult0~22  
// & ( (!\U2|dp|AL|Equal3~0_combout  & ((!\U2|dp|AL|Selector14~3_combout ) # (!\U2|dp|OpndBus[14]~10_combout ))) ) ) ) # ( \U2|dp|AL|Equal6~0_combout  & ( !\U2|dp|AL|Mult0~22  & ( (!\U2|dp|AL|Selector14~3_combout  & \U2|dp|OpndBus[14]~10_combout ) ) ) ) # ( 
// !\U2|dp|AL|Equal6~0_combout  & ( !\U2|dp|AL|Mult0~22  & ( (!\U2|dp|AL|Selector14~3_combout ) # (!\U2|dp|OpndBus[14]~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\U2|dp|AL|Equal3~0_combout ),
	.datac(!\U2|dp|AL|Selector14~3_combout ),
	.datad(!\U2|dp|OpndBus[14]~10_combout ),
	.datae(!\U2|dp|AL|Equal6~0_combout ),
	.dataf(!\U2|dp|AL|Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~4 .lut_mask = 64'hFFF000F0CCC000C0;
defparam \U2|dp|AL|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N48
cyclonev_lcell_comb \U2|dp|AL|Selector1~5 (
// Equation(s):
// \U2|dp|AL|Selector1~5_combout  = ( \U2|dp|AL|Equal2~0_combout  & ( \U2|dp|AL|Selector1~4_combout  & ( (!\U2|dp|AL|Add2~49_sumout  & (!\U2|dp|AL|Selector1~1_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[13]~14_combout )))) ) ) ) # ( 
// !\U2|dp|AL|Equal2~0_combout  & ( \U2|dp|AL|Selector1~4_combout  & ( (!\U2|dp|AL|Selector1~1_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[13]~14_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Add2~49_sumout ),
	.datab(!\U2|dp|AL|Equal4~0_combout ),
	.datac(!\U2|dp|AL|Selector1~1_combout ),
	.datad(!\U2|dp|OpndBus[13]~14_combout ),
	.datae(!\U2|dp|AL|Equal2~0_combout ),
	.dataf(!\U2|dp|AL|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~5 .lut_mask = 64'h00000000F0C0A080;
defparam \U2|dp|AL|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N48
cyclonev_lcell_comb \U2|dp|AL|Selector1~3 (
// Equation(s):
// \U2|dp|AL|Selector1~3_combout  = ( \U2|dp|AL|Add0~49_sumout  & ( \U2|dp|AL|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector1~3 .extended_lut = "off";
defparam \U2|dp|AL|Selector1~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \U2|dp|AL|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N15
cyclonev_lcell_comb \U2|dp|RF|data_temp~15 (
// Equation(s):
// \U2|dp|RF|data_temp~15_combout  = ( \U2|dp|AL|Selector1~3_combout  & ( \U2|dp|RF|Mux1~0_combout  & ( (!\U2|dp|RF|data_temp~1_combout ) # ((!\U2|dp|RF|data_temp~2_combout  & 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout )) ) ) ) # ( !\U2|dp|AL|Selector1~3_combout  & ( \U2|dp|RF|Mux1~0_combout  & ( (!\U2|dp|RF|data_temp~2_combout  & ((!\U2|dp|RF|data_temp~1_combout ) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout )))) # (\U2|dp|RF|data_temp~2_combout  & (!\U2|dp|RF|data_temp~1_combout  & (!\U2|dp|AL|Selector1~5_combout ))) ) ) ) # ( \U2|dp|AL|Selector1~3_combout  & ( 
// !\U2|dp|RF|Mux1~0_combout  & ( (!\U2|dp|RF|data_temp~2_combout  & (\U2|dp|RF|data_temp~1_combout  & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout )) # (\U2|dp|RF|data_temp~2_combout  & (!\U2|dp|RF|data_temp~1_combout 
// )) ) ) ) # ( !\U2|dp|AL|Selector1~3_combout  & ( !\U2|dp|RF|Mux1~0_combout  & ( (!\U2|dp|RF|data_temp~2_combout  & (\U2|dp|RF|data_temp~1_combout  & ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout )))) # 
// (\U2|dp|RF|data_temp~2_combout  & (!\U2|dp|RF|data_temp~1_combout  & (!\U2|dp|AL|Selector1~5_combout ))) ) ) )

	.dataa(!\U2|dp|RF|data_temp~2_combout ),
	.datab(!\U2|dp|RF|data_temp~1_combout ),
	.datac(!\U2|dp|AL|Selector1~5_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datae(!\U2|dp|AL|Selector1~3_combout ),
	.dataf(!\U2|dp|RF|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~15 .extended_lut = "off";
defparam \U2|dp|RF|data_temp~15 .lut_mask = 64'h40624466C8EACCEE;
defparam \U2|dp|RF|data_temp~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N32
dffeas \U2|dp|RF|MemoryFile[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][14] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
cyclonev_lcell_comb \U2|dp|RF|Mux17~0 (
// Equation(s):
// \U2|dp|RF|Mux17~0_combout  = ( \U2|dp|RF|MemoryFile[2][14]~q  & ( \U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[1][14]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFile[3][14]~q ))) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][14]~q  & ( 
// \U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [9] & (\U2|dp|RF|MemoryFile[1][14]~q )) # (\U2|dp|IR|out [9] & ((\U2|dp|RF|MemoryFile[3][14]~q ))) ) ) ) # ( \U2|dp|RF|MemoryFile[2][14]~q  & ( !\U2|dp|IR|out [8] & ( (\U2|dp|RF|MemoryFile[0][14]~q ) # (\U2|dp|IR|out 
// [9]) ) ) ) # ( !\U2|dp|RF|MemoryFile[2][14]~q  & ( !\U2|dp|IR|out [8] & ( (!\U2|dp|IR|out [9] & \U2|dp|RF|MemoryFile[0][14]~q ) ) ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|RF|MemoryFile[1][14]~q ),
	.datac(!\U2|dp|RF|MemoryFile[0][14]~q ),
	.datad(!\U2|dp|RF|MemoryFile[3][14]~q ),
	.datae(!\U2|dp|RF|MemoryFile[2][14]~q ),
	.dataf(!\U2|dp|IR|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux17~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux17~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \U2|dp|RF|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N18
cyclonev_lcell_comb \U2|dp|AddressUnitRSideBus[14]~1 (
// Equation(s):
// \U2|dp|AddressUnitRSideBus[14]~1_combout  = ( \U2|dp|RF|Mux1~0_combout  & ( ((!\U2|ctrl|Selector13~1_combout  & !\U2|ctrl|Selector13~0_combout )) # (\U2|dp|RF|Mux17~0_combout ) ) ) # ( !\U2|dp|RF|Mux1~0_combout  & ( (\U2|dp|RF|Mux17~0_combout  & 
// ((\U2|ctrl|Selector13~0_combout ) # (\U2|ctrl|Selector13~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|Selector13~1_combout ),
	.datac(!\U2|ctrl|Selector13~0_combout ),
	.datad(!\U2|dp|RF|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AddressUnitRSideBus[14]~1 .extended_lut = "off";
defparam \U2|dp|AddressUnitRSideBus[14]~1 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \U2|dp|AddressUnitRSideBus[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3] = ( \U2|dp|AddressUnitRSideBus[13]~2_combout  & ( (\U2|dp|AU|AL|Decoder0~1_combout  & (!\U2|dp|AddressUnitRSideBus[15]~0_combout  & (!\U2|dp|AddressUnitRSideBus[14]~1_combout  & 
// \U2|ctrl|Nstate.incpc~0_combout ))) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datad(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] .lut_mask = 64'h0000000000400040;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000433F";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N6
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector2~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout  & 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout  & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N51
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & 
// ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \U2|dp|IR|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[13] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N45
cyclonev_lcell_comb \U2|ctrl|shrB~0 (
// Equation(s):
// \U2|ctrl|shrB~0_combout  = ( \U2|dp|IR|out [13] & ( !\U2|dp|IR|out [14] ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|shrB~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|shrB~0 .extended_lut = "off";
defparam \U2|ctrl|shrB~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \U2|ctrl|shrB~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N27
cyclonev_lcell_comb \U2|dp|AU|AL|Decoder0~0 (
// Equation(s):
// \U2|dp|AU|AL|Decoder0~0_combout  = ( \U2|ctrl|Selector9~0_combout  & ( \U2|ctrl|shrB~0_combout  & ( (!\U2|ctrl|ResetPC~1_combout  & ((!\U2|dp|IR|out [15]) # (\U2|ctrl|Selector13~1_combout ))) ) ) ) # ( !\U2|ctrl|Selector9~0_combout  & ( 
// \U2|ctrl|shrB~0_combout  & ( (\U2|ctrl|Selector13~1_combout  & !\U2|ctrl|ResetPC~1_combout ) ) ) ) # ( \U2|ctrl|Selector9~0_combout  & ( !\U2|ctrl|shrB~0_combout  & ( (\U2|ctrl|Selector13~1_combout  & !\U2|ctrl|ResetPC~1_combout ) ) ) ) # ( 
// !\U2|ctrl|Selector9~0_combout  & ( !\U2|ctrl|shrB~0_combout  & ( (\U2|ctrl|Selector13~1_combout  & !\U2|ctrl|ResetPC~1_combout ) ) ) )

	.dataa(!\U2|ctrl|Selector13~1_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|ResetPC~1_combout ),
	.datad(!\U2|dp|IR|out [15]),
	.datae(!\U2|ctrl|Selector9~0_combout ),
	.dataf(!\U2|ctrl|shrB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Decoder0~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Decoder0~0 .lut_mask = 64'h505050505050F050;
defparam \U2|dp|AU|AL|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N18
cyclonev_lcell_comb \U2|dp|AU|AL|Selector1~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector1~0_combout  = ( !\U2|ctrl|PCplusI~0_combout  & ( \U2|ctrl|Selector16~3_combout  & ( (\U2|dp|AU|AL|Decoder0~0_combout  & (!\U2|ctrl|RplusI~4_combout  & \U2|dp|AddressUnitRSideBus[14]~1_combout )) ) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datab(!\U2|ctrl|RplusI~4_combout ),
	.datac(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.datad(gnd),
	.datae(!\U2|ctrl|PCplusI~0_combout ),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector1~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector1~0 .lut_mask = 64'h0000000004040000;
defparam \U2|dp|AU|AL|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N20
dffeas \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FB0";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0145236789CDABEF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector5~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout  & 
// \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & 
// ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N35
dffeas \U2|dp|IR|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[10] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N45
cyclonev_lcell_comb \U2|dp|RF|Decoder0~1 (
// Equation(s):
// \U2|dp|RF|Decoder0~1_combout  = ( !\U2|dp|IR|out [11] & ( \U2|dp|IR|out [10] ) )

	.dataa(!\U2|dp|IR|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Decoder0~1 .extended_lut = "off";
defparam \U2|dp|RF|Decoder0~1 .lut_mask = 64'h5555555500000000;
defparam \U2|dp|RF|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N56
dffeas \U2|dp|RF|MemoryFile[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[1][15] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N53
dffeas \U2|dp|RF|MemoryFile[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[0][15] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N39
cyclonev_lcell_comb \U2|dp|RF|MemoryFile[2][15]~feeder (
// Equation(s):
// \U2|dp|RF|MemoryFile[2][15]~feeder_combout  = ( \U2|dp|RF|data_temp~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|RF|data_temp~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|MemoryFile[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][15]~feeder .extended_lut = "off";
defparam \U2|dp|RF|MemoryFile[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|dp|RF|MemoryFile[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N41
dffeas \U2|dp|RF|MemoryFile[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|RF|MemoryFile[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|dp|RF|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[2][15] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N21
cyclonev_lcell_comb \U2|dp|RF|Mux0~0 (
// Equation(s):
// \U2|dp|RF|Mux0~0_combout  = ( \U2|dp|RF|MemoryFile[3][15]~q  & ( \U2|dp|RF|MemoryFile[2][15]~q  & ( ((!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[0][15]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[1][15]~q ))) # (\U2|dp|IR|out [11]) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[3][15]~q  & ( \U2|dp|RF|MemoryFile[2][15]~q  & ( (!\U2|dp|IR|out [10] & (((\U2|dp|RF|MemoryFile[0][15]~q ) # (\U2|dp|IR|out [11])))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[1][15]~q  & (!\U2|dp|IR|out [11]))) ) ) ) # ( 
// \U2|dp|RF|MemoryFile[3][15]~q  & ( !\U2|dp|RF|MemoryFile[2][15]~q  & ( (!\U2|dp|IR|out [10] & (((!\U2|dp|IR|out [11] & \U2|dp|RF|MemoryFile[0][15]~q )))) # (\U2|dp|IR|out [10] & (((\U2|dp|IR|out [11])) # (\U2|dp|RF|MemoryFile[1][15]~q ))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[3][15]~q  & ( !\U2|dp|RF|MemoryFile[2][15]~q  & ( (!\U2|dp|IR|out [11] & ((!\U2|dp|IR|out [10] & ((\U2|dp|RF|MemoryFile[0][15]~q ))) # (\U2|dp|IR|out [10] & (\U2|dp|RF|MemoryFile[1][15]~q )))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[1][15]~q ),
	.datab(!\U2|dp|IR|out [10]),
	.datac(!\U2|dp|IR|out [11]),
	.datad(!\U2|dp|RF|MemoryFile[0][15]~q ),
	.datae(!\U2|dp|RF|MemoryFile[3][15]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux0~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux0~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \U2|dp|RF|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N30
cyclonev_lcell_comb \U2|dp|AL|Selector0~1 (
// Equation(s):
// \U2|dp|AL|Selector0~1_combout  = ( \U2|dp|AL|Mult0~23  & ( (\U2|ctrl|AmulB~0_combout  & ((!\U2|ctrl|Selector17~0_combout ) # (!\U2|ctrl|B15to0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\U2|ctrl|Selector17~0_combout ),
	.datac(!\U2|ctrl|AmulB~0_combout ),
	.datad(!\U2|ctrl|B15to0~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~1 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~1 .lut_mask = 64'h000000000F0C0F0C;
defparam \U2|dp|AL|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N48
cyclonev_lcell_comb \U2|dp|AL|Selector0~4 (
// Equation(s):
// \U2|dp|AL|Selector0~4_combout  = ( \U2|dp|AL|Selector0~0_combout  & ( \U2|dp|AL|Selector0~1_combout  ) ) # ( !\U2|dp|AL|Selector0~0_combout  & ( \U2|dp|AL|Selector0~1_combout  ) ) # ( \U2|dp|AL|Selector0~0_combout  & ( !\U2|dp|AL|Selector0~1_combout  ) ) 
// # ( !\U2|dp|AL|Selector0~0_combout  & ( !\U2|dp|AL|Selector0~1_combout  & ( (((\U2|dp|AL|Equal1~0_combout  & \U2|dp|AL|Add0~33_sumout )) # (\U2|dp|AL|Selector0~2_combout )) # (\U2|dp|AL|Selector0~3_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal1~0_combout ),
	.datab(!\U2|dp|AL|Selector0~3_combout ),
	.datac(!\U2|dp|AL|Add0~33_sumout ),
	.datad(!\U2|dp|AL|Selector0~2_combout ),
	.datae(!\U2|dp|AL|Selector0~0_combout ),
	.dataf(!\U2|dp|AL|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~4 .lut_mask = 64'h37FFFFFFFFFFFFFF;
defparam \U2|dp|AL|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
cyclonev_lcell_comb \U2|dp|RF|data_temp~22 (
// Equation(s):
// \U2|dp|RF|data_temp~22_combout  = ( !\U2|dp|RF|data_temp~2_combout  & ( ((!\U2|dp|RF|data_temp~1_combout  & (\U2|dp|RF|Mux0~0_combout )) # (\U2|dp|RF|data_temp~1_combout  & 
// (((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ))))) ) ) # ( \U2|dp|RF|data_temp~2_combout  & ( ((!\U2|dp|RF|data_temp~1_combout  & (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~33_sumout )) # 
// (\U2|dp|AL|Selector0~4_combout )))) ) )

	.dataa(!\U2|dp|RF|Mux0~0_combout ),
	.datab(!\U2|dp|AL|Equal2~0_combout ),
	.datac(!\U2|dp|AL|Selector0~4_combout ),
	.datad(!\U2|dp|RF|data_temp~1_combout ),
	.datae(!\U2|dp|RF|data_temp~2_combout ),
	.dataf(!\U2|dp|AL|Add2~33_sumout ),
	.datag(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|data_temp~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|data_temp~22 .extended_lut = "on";
defparam \U2|dp|RF|data_temp~22 .lut_mask = 64'h550F0F00550F3F00;
defparam \U2|dp|RF|data_temp~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \U2|dp|RF|MemoryFile[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|RF|data_temp~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|dp|RF|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|RF|MemoryFile[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|RF|MemoryFile[3][15] .is_wysiwyg = "true";
defparam \U2|dp|RF|MemoryFile[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N33
cyclonev_lcell_comb \U2|dp|RF|Mux16~0 (
// Equation(s):
// \U2|dp|RF|Mux16~0_combout  = ( \U2|dp|RF|MemoryFile[1][15]~q  & ( \U2|dp|RF|MemoryFile[0][15]~q  & ( (!\U2|dp|IR|out [9]) # ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[2][15]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[3][15]~q ))) ) ) ) # ( 
// !\U2|dp|RF|MemoryFile[1][15]~q  & ( \U2|dp|RF|MemoryFile[0][15]~q  & ( (!\U2|dp|IR|out [9] & (((!\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[2][15]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[3][15]~q 
// )))) ) ) ) # ( \U2|dp|RF|MemoryFile[1][15]~q  & ( !\U2|dp|RF|MemoryFile[0][15]~q  & ( (!\U2|dp|IR|out [9] & (((\U2|dp|IR|out [8])))) # (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[2][15]~q ))) # (\U2|dp|IR|out [8] & 
// (\U2|dp|RF|MemoryFile[3][15]~q )))) ) ) ) # ( !\U2|dp|RF|MemoryFile[1][15]~q  & ( !\U2|dp|RF|MemoryFile[0][15]~q  & ( (\U2|dp|IR|out [9] & ((!\U2|dp|IR|out [8] & ((\U2|dp|RF|MemoryFile[2][15]~q ))) # (\U2|dp|IR|out [8] & (\U2|dp|RF|MemoryFile[3][15]~q 
// )))) ) ) )

	.dataa(!\U2|dp|RF|MemoryFile[3][15]~q ),
	.datab(!\U2|dp|IR|out [9]),
	.datac(!\U2|dp|IR|out [8]),
	.datad(!\U2|dp|RF|MemoryFile[2][15]~q ),
	.datae(!\U2|dp|RF|MemoryFile[1][15]~q ),
	.dataf(!\U2|dp|RF|MemoryFile[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|RF|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|RF|Mux16~0 .extended_lut = "off";
defparam \U2|dp|RF|Mux16~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \U2|dp|RF|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N18
cyclonev_lcell_comb \U2|dp|AddressUnitRSideBus[15]~0 (
// Equation(s):
// \U2|dp|AddressUnitRSideBus[15]~0_combout  = ( \U2|dp|RF|Mux0~0_combout  & ( \U2|ctrl|Selector13~0_combout  & ( \U2|dp|RF|Mux16~0_combout  ) ) ) # ( !\U2|dp|RF|Mux0~0_combout  & ( \U2|ctrl|Selector13~0_combout  & ( \U2|dp|RF|Mux16~0_combout  ) ) ) # ( 
// \U2|dp|RF|Mux0~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( (!\U2|ctrl|Selector13~1_combout ) # (\U2|dp|RF|Mux16~0_combout ) ) ) ) # ( !\U2|dp|RF|Mux0~0_combout  & ( !\U2|ctrl|Selector13~0_combout  & ( (\U2|ctrl|Selector13~1_combout  & 
// \U2|dp|RF|Mux16~0_combout ) ) ) )

	.dataa(!\U2|ctrl|Selector13~1_combout ),
	.datab(gnd),
	.datac(!\U2|dp|RF|Mux16~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|RF|Mux0~0_combout ),
	.dataf(!\U2|ctrl|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AddressUnitRSideBus[15]~0 .extended_lut = "off";
defparam \U2|dp|AddressUnitRSideBus[15]~0 .lut_mask = 64'h0505AFAF0F0F0F0F;
defparam \U2|dp|AddressUnitRSideBus[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout  = ( \U2|dp|AddressUnitRSideBus[14]~1_combout  & ( \U2|dp|AddressUnitRSideBus[13]~2_combout  & ( (!\U2|dp|AU|AL|Decoder0~1_combout  & 
// (\U2|dp|AddressUnitRSideBus[15]~0_combout  & (\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout  & \U2|ctrl|Nstate.incpc~0_combout ))) ) ) ) # ( !\U2|dp|AddressUnitRSideBus[14]~1_combout  & ( 
// \U2|dp|AddressUnitRSideBus[13]~2_combout  & ( (\U2|dp|AddressUnitRSideBus[15]~0_combout  & (\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout  & \U2|ctrl|Nstate.incpc~0_combout )) ) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.datad(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datae(!\U2|dp|AddressUnitRSideBus[14]~1_combout ),
	.dataf(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0 .lut_mask = 64'h0000000000030002;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N15
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector3~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043FF";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & \U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N54
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & 
// ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N35
dffeas \U2|dp|IR|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[12] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N45
cyclonev_lcell_comb \U2|ctrl|Selector17~0 (
// Equation(s):
// \U2|ctrl|Selector17~0_combout  = ( \U2|dp|IR|out [12] & ( (\ExternalReset~input_o  & \U2|ctrl|Pstate.exec1~q ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|IR|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector17~0 .extended_lut = "off";
defparam \U2|ctrl|Selector17~0 .lut_mask = 64'h0000000005050505;
defparam \U2|ctrl|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N39
cyclonev_lcell_comb \U2|ctrl|Nstate.incpc~0 (
// Equation(s):
// \U2|ctrl|Nstate.incpc~0_combout  = ( \U2|ctrl|shrB~0_combout  & ( (\U2|ctrl|Selector17~0_combout  & !\U2|dp|IR|out [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Selector17~0_combout ),
	.datad(!\U2|dp|IR|out [15]),
	.datae(gnd),
	.dataf(!\U2|ctrl|shrB~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.incpc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.incpc~0 .extended_lut = "off";
defparam \U2|ctrl|Nstate.incpc~0 .lut_mask = 64'h000000000F000F00;
defparam \U2|ctrl|Nstate.incpc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N9
cyclonev_lcell_comb \U2|ctrl|Pstate.incpc~feeder (
// Equation(s):
// \U2|ctrl|Pstate.incpc~feeder_combout  = ( \U2|ctrl|Nstate.incpc~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Pstate.incpc~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Pstate.incpc~feeder .extended_lut = "off";
defparam \U2|ctrl|Pstate.incpc~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|ctrl|Pstate.incpc~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N11
dffeas \U2|ctrl|Pstate.incpc (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|ctrl|Pstate.incpc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.incpc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.incpc .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.incpc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N33
cyclonev_lcell_comb \U2|ctrl|Selector10~0 (
// Equation(s):
// \U2|ctrl|Selector10~0_combout  = ( \ExternalReset~input_o  ) # ( !\ExternalReset~input_o  & ( \U2|ctrl|Pstate.incpc~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|ctrl|Pstate.incpc~q ),
	.datad(gnd),
	.datae(!\ExternalReset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector10~0 .extended_lut = "off";
defparam \U2|ctrl|Selector10~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \U2|ctrl|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N35
dffeas \U2|ctrl|Pstate.reset (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|ctrl|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.reset .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N3
cyclonev_lcell_comb \U2|ctrl|ResetPC~1 (
// Equation(s):
// \U2|ctrl|ResetPC~1_combout  = ( !\U2|ctrl|Pstate.reset~q  & ( !\ExternalReset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ExternalReset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|Pstate.reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|ResetPC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|ResetPC~1 .extended_lut = "off";
defparam \U2|ctrl|ResetPC~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \U2|ctrl|ResetPC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Decoder0~1 (
// Equation(s):
// \U2|dp|AU|AL|Decoder0~1_combout  = ( !\U2|ctrl|RplusI~4_combout  & ( \U2|ctrl|Selector18~0_combout  & ( (!\U2|ctrl|ResetPC~1_combout  & (!\U2|ctrl|Selector16~4_combout  & (\U2|ctrl|Selector16~2_combout  & !\U2|ctrl|PCplusI~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|ResetPC~1_combout ),
	.datab(!\U2|ctrl|Selector16~4_combout ),
	.datac(!\U2|ctrl|Selector16~2_combout ),
	.datad(!\U2|ctrl|PCplusI~0_combout ),
	.datae(!\U2|ctrl|RplusI~4_combout ),
	.dataf(!\U2|ctrl|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Decoder0~1 .extended_lut = "off";
defparam \U2|dp|AU|AL|Decoder0~1 .lut_mask = 64'h0000000008000000;
defparam \U2|dp|AU|AL|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N45
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout  & ( (\U2|ctrl|Nstate.incpc~0_combout  & 
// (\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout  & ((!\U2|dp|AU|AL|Decoder0~1_combout ) # (!\U2|dp|AddressUnitRSideBus[15]~0_combout )))) ) )

	.dataa(!\U2|dp|AU|AL|Decoder0~1_combout ),
	.datab(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.datac(!\U2|ctrl|Nstate.incpc~0_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2 .lut_mask = 64'h00000000000E000E;
defparam \U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector6~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005400";
// synopsys translate_on

// Location: LABCELL_X37_Y38_N24
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// ((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout  & \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0])) # (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N42
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] & ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h3333333300FF00FF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N44
dffeas \U2|dp|IR|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[9] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N0
cyclonev_lcell_comb \U2|ctrl|PCplusI~0 (
// Equation(s):
// \U2|ctrl|PCplusI~0_combout  = ( !\U2|dp|IR|out [10] & ( \U2|ctrl|Selector9~1_combout  & ( (\U2|dp|IR|out [9] & (\U2|dp|IR|out [8] & (\U2|ctrl|Pstate.exec1~q  & \ExternalReset~input_o ))) ) ) )

	.dataa(!\U2|dp|IR|out [9]),
	.datab(!\U2|dp|IR|out [8]),
	.datac(!\U2|ctrl|Pstate.exec1~q ),
	.datad(!\ExternalReset~input_o ),
	.datae(!\U2|dp|IR|out [10]),
	.dataf(!\U2|ctrl|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|PCplusI~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|PCplusI~0 .extended_lut = "off";
defparam \U2|ctrl|PCplusI~0 .lut_mask = 64'h0000000000010000;
defparam \U2|ctrl|PCplusI~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N30
cyclonev_lcell_comb \U2|dp|AU|AL|Selector0~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector0~0_combout  = ( \U2|dp|AddressUnitRSideBus[15]~0_combout  & ( \U2|ctrl|Selector16~3_combout  & ( (!\U2|ctrl|PCplusI~0_combout  & (!\U2|ctrl|RplusI~4_combout  & \U2|dp|AU|AL|Decoder0~0_combout )) ) ) )

	.dataa(!\U2|ctrl|PCplusI~0_combout ),
	.datab(!\U2|ctrl|RplusI~4_combout ),
	.datac(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\U2|dp|AddressUnitRSideBus[15]~0_combout ),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector0~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector0~0 .lut_mask = 64'h0000000000000808;
defparam \U2|dp|AU|AL|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N32
dffeas \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000577F";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N18
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout  & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector1~2_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N36
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N30
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( 
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( \U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N35
dffeas \U2|dp|IR|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[14] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N33
cyclonev_lcell_comb \U2|ctrl|WideOr2~0 (
// Equation(s):
// \U2|ctrl|WideOr2~0_combout  = ( \U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( (!\U2|dp|IR|out [14] & !\U2|dp|IR|out [15]) ) ) ) # ( !\U2|dp|IR|out [12] & ( \U2|dp|IR|out [13] & ( (!\U2|dp|IR|out [14] & !\U2|dp|IR|out [15]) ) ) ) # ( !\U2|dp|IR|out [12] & 
// ( !\U2|dp|IR|out [13] & ( (\U2|dp|IR|out [14] & !\U2|dp|IR|out [15]) ) ) )

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [15]),
	.datad(gnd),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|dp|IR|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WideOr2~0 .extended_lut = "off";
defparam \U2|ctrl|WideOr2~0 .lut_mask = 64'h50500000A0A0A0A0;
defparam \U2|ctrl|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N0
cyclonev_lcell_comb \U2|ctrl|Selector11~0 (
// Equation(s):
// \U2|ctrl|Selector11~0_combout  = ( \U1|memDataReady~q  & ( (\U2|ctrl|Pstate.reset~q  & (!\U2|ctrl|Pstate.exec1lda~q  & !\U2|ctrl|Pstate.exec1inp~q )) ) ) # ( !\U1|memDataReady~q  & ( (\U2|ctrl|Pstate.reset~q  & !\U2|ctrl|Pstate.exec1inp~q ) ) )

	.dataa(!\U2|ctrl|Pstate.reset~q ),
	.datab(!\U2|ctrl|Pstate.exec1lda~q ),
	.datac(!\U2|ctrl|Pstate.exec1inp~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|memDataReady~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector11~0 .extended_lut = "off";
defparam \U2|ctrl|Selector11~0 .lut_mask = 64'h5050505040404040;
defparam \U2|ctrl|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N48
cyclonev_lcell_comb \U2|ctrl|Selector11~1 (
// Equation(s):
// \U2|ctrl|Selector11~1_combout  = ( \U2|ctrl|Selector11~0_combout  & ( ((\ExternalReset~input_o  & (\U2|ctrl|Pstate.exec1~q  & !\U2|ctrl|WideOr2~0_combout ))) # (\U2|ctrl|Pstate.incpc~q ) ) ) # ( !\U2|ctrl|Selector11~0_combout  & ( (\U2|ctrl|Pstate.incpc~q 
// ) # (\ExternalReset~input_o ) ) )

	.dataa(!\ExternalReset~input_o ),
	.datab(!\U2|ctrl|Pstate.exec1~q ),
	.datac(!\U2|ctrl|WideOr2~0_combout ),
	.datad(!\U2|ctrl|Pstate.incpc~q ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector11~1 .extended_lut = "off";
defparam \U2|ctrl|Selector11~1 .lut_mask = 64'h55FF55FF10FF10FF;
defparam \U2|ctrl|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N49
dffeas \U2|ctrl|Pstate.fetch (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|ctrl|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.fetch .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N33
cyclonev_lcell_comb \U2|ctrl|Pstate.memread~feeder (
// Equation(s):
// \U2|ctrl|Pstate.memread~feeder_combout  = ( \U2|ctrl|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Pstate.memread~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Pstate.memread~feeder .extended_lut = "off";
defparam \U2|ctrl|Pstate.memread~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U2|ctrl|Pstate.memread~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N35
dffeas \U2|ctrl|Pstate.memread (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|ctrl|Pstate.memread~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.memread .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.memread .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N15
cyclonev_lcell_comb \U2|ctrl|Selector12~0 (
// Equation(s):
// \U2|ctrl|Selector12~0_combout  = ( \U2|ctrl|Pstate.fetch~q  & ( \U2|ctrl|Pstate.memread~q  & ( \ExternalReset~input_o  ) ) ) # ( !\U2|ctrl|Pstate.fetch~q  & ( \U2|ctrl|Pstate.memread~q  & ( (!\U1|memDataReady~q  & \ExternalReset~input_o ) ) ) ) # ( 
// \U2|ctrl|Pstate.fetch~q  & ( !\U2|ctrl|Pstate.memread~q  & ( \ExternalReset~input_o  ) ) )

	.dataa(!\U1|memDataReady~q ),
	.datab(!\ExternalReset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|ctrl|Pstate.fetch~q ),
	.dataf(!\U2|ctrl|Pstate.memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector12~0 .extended_lut = "off";
defparam \U2|ctrl|Selector12~0 .lut_mask = 64'h0000333322223333;
defparam \U2|ctrl|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N57
cyclonev_lcell_comb \U2|ctrl|Selector14~0 (
// Equation(s):
// \U2|ctrl|Selector14~0_combout  = ( \U2|ctrl|Selector12~0_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  ) ) # ( !\U2|ctrl|Selector12~0_combout  & ( \U2|dp|AU|AL|Selector8~0_combout  ) ) # ( \U2|ctrl|Selector12~0_combout  & ( 
// !\U2|dp|AU|AL|Selector8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U2|ctrl|Selector12~0_combout ),
	.dataf(!\U2|dp|AU|AL|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector14~0 .extended_lut = "off";
defparam \U2|ctrl|Selector14~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \U2|ctrl|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N59
dffeas \U1|memDataReady (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|ctrl|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|memDataReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|memDataReady .is_wysiwyg = "true";
defparam \U1|memDataReady .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N0
cyclonev_lcell_comb \U2|ctrl|Nstate.exec1~0 (
// Equation(s):
// \U2|ctrl|Nstate.exec1~0_combout  = ( \U1|memDataReady~q  & ( \U2|ctrl|Pstate.memread~q  & ( \ExternalReset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\ExternalReset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|memDataReady~q ),
	.dataf(!\U2|ctrl|Pstate.memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Nstate.exec1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Nstate.exec1~0 .extended_lut = "off";
defparam \U2|ctrl|Nstate.exec1~0 .lut_mask = 64'h0000000000003333;
defparam \U2|ctrl|Nstate.exec1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N5
dffeas \U2|ctrl|Pstate.exec1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|ctrl|Nstate.exec1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|ctrl|Pstate.exec1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|ctrl|Pstate.exec1 .is_wysiwyg = "true";
defparam \U2|ctrl|Pstate.exec1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N9
cyclonev_lcell_comb \U2|ctrl|Selector13~0 (
// Equation(s):
// \U2|ctrl|Selector13~0_combout  = ( \U2|dp|IR|out [13] & ( !\U2|dp|IR|out [14] & ( (\U2|ctrl|Pstate.exec1~q  & (!\U2|dp|IR|out [12] & (!\U2|dp|IR|out [15] & \ExternalReset~input_o ))) ) ) )

	.dataa(!\U2|ctrl|Pstate.exec1~q ),
	.datab(!\U2|dp|IR|out [12]),
	.datac(!\U2|dp|IR|out [15]),
	.datad(!\ExternalReset~input_o ),
	.datae(!\U2|dp|IR|out [13]),
	.dataf(!\U2|dp|IR|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|Selector13~0 .extended_lut = "off";
defparam \U2|ctrl|Selector13~0 .lut_mask = 64'h0000004000000000;
defparam \U2|ctrl|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N51
cyclonev_lcell_comb \U2|dp|AddressUnitRSideBus[13]~2 (
// Equation(s):
// \U2|dp|AddressUnitRSideBus[13]~2_combout  = ( \U2|dp|RF|Mux2~0_combout  & ( ((!\U2|ctrl|Selector13~0_combout  & !\U2|ctrl|Selector13~1_combout )) # (\U2|dp|RF|Mux18~0_combout ) ) ) # ( !\U2|dp|RF|Mux2~0_combout  & ( (\U2|dp|RF|Mux18~0_combout  & 
// ((\U2|ctrl|Selector13~1_combout ) # (\U2|ctrl|Selector13~0_combout ))) ) )

	.dataa(!\U2|ctrl|Selector13~0_combout ),
	.datab(gnd),
	.datac(!\U2|ctrl|Selector13~1_combout ),
	.datad(!\U2|dp|RF|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|RF|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AddressUnitRSideBus[13]~2 .extended_lut = "off";
defparam \U2|dp|AddressUnitRSideBus[13]~2 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \U2|dp|AddressUnitRSideBus[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N36
cyclonev_lcell_comb \U2|dp|AU|AL|Selector2~0 (
// Equation(s):
// \U2|dp|AU|AL|Selector2~0_combout  = ( !\U2|ctrl|PCplusI~0_combout  & ( \U2|ctrl|Selector16~3_combout  & ( (\U2|dp|AddressUnitRSideBus[13]~2_combout  & (!\U2|ctrl|RplusI~4_combout  & \U2|dp|AU|AL|Decoder0~0_combout )) ) ) )

	.dataa(!\U2|dp|AddressUnitRSideBus[13]~2_combout ),
	.datab(!\U2|ctrl|RplusI~4_combout ),
	.datac(!\U2|dp|AU|AL|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\U2|ctrl|PCplusI~0_combout ),
	.dataf(!\U2|ctrl|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AU|AL|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AU|AL|Selector2~0 .extended_lut = "off";
defparam \U2|dp|AU|AL|Selector2~0 .lut_mask = 64'h0000000004040000;
defparam \U2|dp|AU|AL|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N38
dffeas \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|AU|AL|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \U1|ramcore|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N24
cyclonev_lcell_comb \U2|dp|AL|Selector0~5 (
// Equation(s):
// \U2|dp|AL|Selector0~5_combout  = ( \U2|dp|OpndBus[15]~0_combout  & ( !\U2|dp|AL|Selector0~1_combout  & ( (!\U2|dp|AL|Selector14~3_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[14]~10_combout ))) ) ) ) # ( !\U2|dp|OpndBus[15]~0_combout  & ( 
// !\U2|dp|AL|Selector0~1_combout  & ( (!\U2|dp|AL|Equal6~0_combout  & ((!\U2|dp|AL|Equal4~0_combout ) # (!\U2|dp|OpndBus[14]~10_combout ))) ) ) )

	.dataa(!\U2|dp|AL|Equal4~0_combout ),
	.datab(!\U2|dp|OpndBus[14]~10_combout ),
	.datac(!\U2|dp|AL|Equal6~0_combout ),
	.datad(!\U2|dp|AL|Selector14~3_combout ),
	.datae(!\U2|dp|OpndBus[15]~0_combout ),
	.dataf(!\U2|dp|AL|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~5 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~5 .lut_mask = 64'hE0E0EE0000000000;
defparam \U2|dp|AL|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N54
cyclonev_lcell_comb \U2|dp|AL|Selector0~6 (
// Equation(s):
// \U2|dp|AL|Selector0~6_combout  = ( \U2|dp|AL|Add0~33_sumout  & ( \U2|dp|AL|Selector0~5_combout  & ( (((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~33_sumout )) # (\U2|dp|AL|Equal1~0_combout )) # (\U2|dp|AL|Selector0~3_combout ) ) ) ) # ( 
// !\U2|dp|AL|Add0~33_sumout  & ( \U2|dp|AL|Selector0~5_combout  & ( ((\U2|dp|AL|Equal2~0_combout  & \U2|dp|AL|Add2~33_sumout )) # (\U2|dp|AL|Selector0~3_combout ) ) ) ) # ( \U2|dp|AL|Add0~33_sumout  & ( !\U2|dp|AL|Selector0~5_combout  ) ) # ( 
// !\U2|dp|AL|Add0~33_sumout  & ( !\U2|dp|AL|Selector0~5_combout  ) )

	.dataa(!\U2|dp|AL|Equal2~0_combout ),
	.datab(!\U2|dp|AL|Selector0~3_combout ),
	.datac(!\U2|dp|AL|Equal1~0_combout ),
	.datad(!\U2|dp|AL|Add2~33_sumout ),
	.datae(!\U2|dp|AL|Add0~33_sumout ),
	.dataf(!\U2|dp|AL|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector0~6 .extended_lut = "off";
defparam \U2|dp|AL|Selector0~6 .lut_mask = 64'hFFFFFFFF33773F7F;
defparam \U2|dp|AL|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode940w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode929w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode860w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode951w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057BF";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N48
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode962w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\U1|ramcore|altsyncram_component|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|ramcore|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\U2|dp|AL|Selector0~6_combout }),
	.portaaddr({\U2|dp|AU|AL|Selector3~1_combout ,\U2|dp|AU|AL|Selector4~1_combout ,\U2|dp|AU|AL|Selector5~1_combout ,\U2|dp|AU|AL|Selector6~1_combout ,\U2|dp|AU|AL|Selector7~1_combout ,\U2|dp|AU|AL|Selector8~4_combout ,\U2|dp|AU|AL|Selector9~0_combout ,
\U2|dp|AU|AL|Selector10~0_combout ,\U2|dp|AU|AL|Selector11~0_combout ,\U2|dp|AU|AL|Selector12~0_combout ,\U2|dp|AU|AL|Selector13~0_combout ,\U2|dp|AU|AL|Selector14~0_combout ,\U2|dp|AU|AL|Selector15~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .init_file = "test.mif";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "RAM:U1|RAM_CORE:ramcore|altsyncram:altsyncram_component|altsyncram_vdo1:auto_generated|ALTSYNCRAM";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N0
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & ((!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( !\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & (\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # 
// (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1] & (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0] & ((\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) )

	.dataa(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N12
cyclonev_lcell_comb \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = ( \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( (\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ) ) ) # ( !\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  & !\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N44
dffeas \U2|dp|IR|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U2|ctrl|Nstate.exec1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|dp|IR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|dp|IR|out[15] .is_wysiwyg = "true";
defparam \U2|dp|IR|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N48
cyclonev_lcell_comb \U2|ctrl|WriteIO~0 (
// Equation(s):
// \U2|ctrl|WriteIO~0_combout  = (\U2|dp|IR|out [14] & !\U2|dp|IR|out [13])

	.dataa(!\U2|dp|IR|out [14]),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WriteIO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WriteIO~0 .extended_lut = "off";
defparam \U2|ctrl|WriteIO~0 .lut_mask = 64'h5050505050505050;
defparam \U2|ctrl|WriteIO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N42
cyclonev_lcell_comb \U2|dp|AL|Equal3~0 (
// Equation(s):
// \U2|dp|AL|Equal3~0_combout  = ( \U2|dp|IR|out [12] & ( !\U2|ctrl|B15to0~0_combout  & ( (\U2|dp|IR|out [15] & (\ExternalReset~input_o  & (\U2|ctrl|WriteIO~0_combout  & \U2|ctrl|Pstate.exec1~q ))) ) ) )

	.dataa(!\U2|dp|IR|out [15]),
	.datab(!\ExternalReset~input_o ),
	.datac(!\U2|ctrl|WriteIO~0_combout ),
	.datad(!\U2|ctrl|Pstate.exec1~q ),
	.datae(!\U2|dp|IR|out [12]),
	.dataf(!\U2|ctrl|B15to0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Equal3~0 .extended_lut = "off";
defparam \U2|dp|AL|Equal3~0 .lut_mask = 64'h0000000100000000;
defparam \U2|dp|AL|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N33
cyclonev_lcell_comb \U2|dp|AL|Selector15~0 (
// Equation(s):
// \U2|dp|AL|Selector15~0_combout  = ( \U2|dp|AL|Equal4~0_combout  & ( \U2|dp|OpndBus[15]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|dp|OpndBus[15]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~0 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~0 .lut_mask = 64'h0000000000FF00FF;
defparam \U2|dp|AL|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N15
cyclonev_lcell_comb \U2|dp|AL|Selector15~2 (
// Equation(s):
// \U2|dp|AL|Selector15~2_combout  = ( \U2|dp|OpndBus[0]~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( (\U2|ctrl|AandB~1_combout  & \U2|ctrl|Selector17~0_combout ) ) ) ) # ( !\U2|dp|OpndBus[0]~1_combout  & ( \U2|dp|AL|Equal7~1_combout  & ( 
// (\U2|ctrl|notB~0_combout  & ((!\U2|ctrl|B15to0~0_combout ) # (!\U2|ctrl|Selector17~0_combout ))) ) ) ) # ( \U2|dp|OpndBus[0]~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (\U2|ctrl|Selector17~0_combout  & ((\U2|ctrl|B15to0~0_combout ) # 
// (\U2|ctrl|AandB~1_combout ))) ) ) ) # ( !\U2|dp|OpndBus[0]~1_combout  & ( !\U2|dp|AL|Equal7~1_combout  & ( (\U2|ctrl|notB~0_combout  & ((!\U2|ctrl|B15to0~0_combout ) # (!\U2|ctrl|Selector17~0_combout ))) ) ) )

	.dataa(!\U2|ctrl|AandB~1_combout ),
	.datab(!\U2|ctrl|B15to0~0_combout ),
	.datac(!\U2|ctrl|Selector17~0_combout ),
	.datad(!\U2|ctrl|notB~0_combout ),
	.datae(!\U2|dp|OpndBus[0]~1_combout ),
	.dataf(!\U2|dp|AL|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~2 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~2 .lut_mask = 64'h00FC070700FC0505;
defparam \U2|dp|AL|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y37_N18
cyclonev_lcell_comb \U2|dp|AL|Selector15~4 (
// Equation(s):
// \U2|dp|AL|Selector15~4_combout  = ( \U2|dp|AL|Selector15~1_combout  & ( \U2|dp|AL|Mult0~8_resulta  ) ) # ( !\U2|dp|AL|Selector15~1_combout  & ( \U2|dp|AL|Mult0~8_resulta  & ( (((!\U2|dp|AL|Selector15~3_combout ) # (\U2|dp|AL|Selector15~2_combout )) # 
// (\U2|dp|AL|Selector15~0_combout )) # (\U2|dp|AL|Equal3~0_combout ) ) ) ) # ( \U2|dp|AL|Selector15~1_combout  & ( !\U2|dp|AL|Mult0~8_resulta  ) ) # ( !\U2|dp|AL|Selector15~1_combout  & ( !\U2|dp|AL|Mult0~8_resulta  & ( ((!\U2|dp|AL|Selector15~3_combout ) # 
// (\U2|dp|AL|Selector15~2_combout )) # (\U2|dp|AL|Selector15~0_combout ) ) ) )

	.dataa(!\U2|dp|AL|Equal3~0_combout ),
	.datab(!\U2|dp|AL|Selector15~0_combout ),
	.datac(!\U2|dp|AL|Selector15~2_combout ),
	.datad(!\U2|dp|AL|Selector15~3_combout ),
	.datae(!\U2|dp|AL|Selector15~1_combout ),
	.dataf(!\U2|dp|AL|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|dp|AL|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|dp|AL|Selector15~4 .extended_lut = "off";
defparam \U2|dp|AL|Selector15~4 .lut_mask = 64'hFF3FFFFFFF7FFFFF;
defparam \U2|dp|AL|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N3
cyclonev_lcell_comb \out[0]~reg0feeder (
// Equation(s):
// \out[0]~reg0feeder_combout  = ( \U2|dp|AL|Selector15~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out[0]~reg0feeder .extended_lut = "off";
defparam \out[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \out[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N48
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \Equal0~0_combout  & ( (!\Equal0~2_combout ) # ((!\Equal0~1_combout ) # ((\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ) # 
// (\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ))) ) ) # ( !\Equal0~0_combout  )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\U1|ramcore|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hFFFFFFFFEFFFEFFF;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N33
cyclonev_lcell_comb \U2|ctrl|WriteIO~1 (
// Equation(s):
// \U2|ctrl|WriteIO~1_combout  = ( \U2|ctrl|Selector17~0_combout  & ( (!\U2|dp|IR|out [15] & \U2|ctrl|WriteIO~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|dp|IR|out [15]),
	.datad(!\U2|ctrl|WriteIO~0_combout ),
	.datae(gnd),
	.dataf(!\U2|ctrl|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|ctrl|WriteIO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|ctrl|WriteIO~1 .extended_lut = "off";
defparam \U2|ctrl|WriteIO~1 .lut_mask = 64'h0000000000F000F0;
defparam \U2|ctrl|WriteIO~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N5
dffeas \out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\out[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[0]~reg0 .is_wysiwyg = "true";
defparam \out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N33
cyclonev_lcell_comb \out[1]~reg0feeder (
// Equation(s):
// \out[1]~reg0feeder_combout  = ( \U2|dp|AL|Selector14~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|dp|AL|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out[1]~reg0feeder .extended_lut = "off";
defparam \out[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \out[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N34
dffeas \out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\out[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[1]~reg0 .is_wysiwyg = "true";
defparam \out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N22
dffeas \out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AL|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(vcc),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[2]~reg0 .is_wysiwyg = "true";
defparam \out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AL|Selector12~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(vcc),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[3]~reg0 .is_wysiwyg = "true";
defparam \out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N7
dffeas \out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|AL|Selector11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[4]~reg0 .is_wysiwyg = "true";
defparam \out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N1
dffeas \out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U2|dp|AL|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(gnd),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[5]~reg0 .is_wysiwyg = "true";
defparam \out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N49
dffeas \out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AL|Selector9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(vcc),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[6]~reg0 .is_wysiwyg = "true";
defparam \out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N46
dffeas \out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U2|dp|AL|Selector8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~3_combout ),
	.sload(vcc),
	.ena(\U2|ctrl|WriteIO~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out[7]~reg0 .is_wysiwyg = "true";
defparam \out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y47_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
