set_max_delay 4.0 -rise_from core_clock -fall_from clk* -fall_through adder1 -to pin* -ignore_clock_latency -probe -reset_path
