[
  {
    "title": "Desktop Laser Engraver",
    "excerpt": "A lightweight desktop laser engraver made with Arduino Mega and 3D-printed parts. The firmware is adopted from the Marlin firmware.",
    "date": "2017-08-31",
    "tag": "Robot",
    "img_src": "https://source.unsplash.com/ekK_kGLeTQA",
    "link": ""
  },
  {
    "title": "Hexapod Robot Gait Development",
    "excerpt": "This undergraduate research project focuses on developing a hexapod robot gait. A new flip-and-jump gait is proposed, which enables the robot to overcome obstacles with ease.",
    "date": "2018-07-31",
    "tag": "Robot",
    "img_src": "https://source.unsplash.com/GNk9IAiIvrg",
    "link": ""
  },
  {
    "title": "FountainScape Drawing Robot",
    "excerpt": "This numerical control drawing robot can draw 2D SVG files and has an intuitive web interface, ideal for artists, designers, and hobbyists who require precision drawings.",
    "date": "2018-06-30",
    "tag": "Robot",
    "img_src": "https://source.unsplash.com/l3N9Q27zULw",
    "link": ""
  },
  {
    "title": "Ka-Band IQ Mixer in GaAs Process",
    "excerpt": "A GaAs pHEMT-based Ka-band IQ mixer is designed to decrease image noise in the ngVLA radio telescope. The chip is taped-out in Jan. 2020.",
    "date": "2019-07-31",
    "tag": "Analog",
    "img_src": "https://source.unsplash.com/fsH1KjbdjE8",
    "link": ""
  },
  {
    "title": "AES Algorithm Hardware Accelerator",
    "excerpt": "A UMC 0.18 process-taped hardware accelerator is designed for the Advanced Encryption Standard algorithm. It supports both ECB and CBC modes.",
    "date": "2019-06-30",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/BcjdbyKWquw",
    "link": ""
  },
  {
    "title": "Classic Five-Stage RISC-V Processor",
    "excerpt": "A classic RV32I RISC-V processor with data forwarding unit is synthesized using Design Compiler. The processor features a five-stage pipeline and is implemented in SystemVerilog.",
    "date": "2020-11-30",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/d21CGQKtJh8",
    "link": ""
  },
  {
    "title": "Superscalar Dynamically-Scheduled RISC-V Processor",
    "excerpt": "A SystemVerilog-written RISC-V processor ranked 1st in class, features a two-way superscalar, dynamically-scheduled design with MIPS R10000 style register renaming.",
    "date": "2020-12-31",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/RBthQZJd_vU",
    "link": ""
  },
  {
    "title": "Full-Custom Layout RISC Processor",
    "excerpt": "A RISC processor featuring a full-custom register file, ALU, and barrel shifter is designed with Cadence Virtuoso's schematic and layout tools.",
    "date": "2021-04-20",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/M0yAcynJr6M",
    "link": ""
  },
  {
    "title": "MOESI Cache-Coherence Protocol Verification",
    "excerpt": "The MOESI cache-coherence protocol is formally verified using the Murphi model checker.",
    "date": "2021-03-31",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/eaDwf4UAEhk",
    "link": ""
  },
  {
    "title": "Murphi VS Code Language Extension",
    "excerpt": "The Murphi model checker language is extended with syntax highlighting and code completion through the VS Code language extension.",
    "date": "2021-02-28",
    "tag": "Software",
    "img_src": "https://source.unsplash.com/_yMciiStJyY",
    "link": ""
  },
  {
    "title": "Snake Language Compiler",
    "excerpt": "A Rust-written compiler for the Snake language supports the register allocation algorithm and first-class function feature.",
    "date": "2021-12-10",
    "tag": "Software",
    "img_src": "https://source.unsplash.com/BfrQnKBulYQ",
    "link": ""
  },
  {
    "title": "Soft-Decision Decoder for Turbo Product Code",
    "excerpt": "A soft-decision decoder for the turbo product code and staircase code forward error correction. The decoder is implemented in SystemVerilog.",
    "date": "2021-12-15",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/FnA5pAzqhMM",
    "link": ""
  },
  {
    "title": "Side-Channel Attack Resistant AES SoC",
    "excerpt": "The project aims to design a secure AES system-on-chip (SoC) with a stacked-voltage domain backend design, providing resistance to power side-channel attacks. Special features such as a digital LDO and level shifter will further enhance the system's security.",
    "date": "2022-04-20",
    "tag": "Digital",
    "img_src": "https://source.unsplash.com/t2fKRcKF3fw",
    "link": ""
  },
  {
    "title": "Radio Receiver Design",
    "excerpt": "The project aims to integrate a low-noise amplifier, Gilbert cell mixer, and voltage-controlled resonant oscillator into an IBM 130 process, producing an analog radio receiver operating at 1.7-1.8 GHz.",
    "date": "2022-04-30",
    "tag": "Analog",
    "img_src": "https://source.unsplash.com/tkE5nutsKt8",
    "link": ""
  },
  {
    "title": "Personal Website",
    "excerpt": "A sleek and modern single-page application website created using React and Webpack, and hosted on GitHub Pages for easy access.",
    "date": "2022-05-19",
    "tag": "Software",
    "img_src": "https://source.unsplash.com/7okkFhxrxNw",
    "link": ""
  }
]
