Analysis & Synthesis report for sdr_test
Mon Sep 14 22:00:46 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r
  9. State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
 15. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated
 16. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14
 17. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
 18. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated
 19. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14
 20. Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001
 22. Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
 23. Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
 24. altpll Parameter Settings by Entity Instance
 25. dcfifo Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "sdram_top:uut_sdramtop"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Sep 14 22:00:46 2009    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; sdr_test                                 ;
; Top-level Entity Name       ; sdr_test                                 ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 497                                      ;
; Total pins                  ; 55                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 16,384                                   ;
; Total PLLs                  ; 1                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1C3T144C8        ;                    ;
; Top-level entity name                                          ; sdr_test           ; sdr_test           ;
; Family name                                                    ; Cyclone            ; Stratix II         ;
; Verilog Show LMF Mapping Messages                              ; Off                ;                    ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/uart_tx.v                ;
; uart_speed_select.v              ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/uart_speed_select.v      ;
; uart_ctrl.v                      ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/uart_ctrl.v              ;
; sdr_test.v                       ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdr_test.v               ;
; sdram_cmd.v                      ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdram_cmd.v              ;
; sdram_ctrl.v                     ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdram_ctrl.v             ;
; sdram_top.v                      ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdram_top.v              ;
; sdram_wr_data.v                  ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdram_wr_data.v          ;
; sys_ctrl.v                       ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sys_ctrl.v               ;
; PLL_ctrl.v                       ; yes             ; User Wizard-Generated File   ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/PLL_ctrl.v               ;
; wrfifo.v                         ; yes             ; User Wizard-Generated File   ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/wrfifo.v                 ;
; sdfifo_ctrl.v                    ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdfifo_ctrl.v            ;
; rdfifo.v                         ; yes             ; User Wizard-Generated File   ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/rdfifo.v                 ;
; datagene.v                       ; yes             ; User Verilog HDL File        ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/datagene.v               ;
; sdr_para.v                       ; yes             ; Auto-Found Verilog HDL File  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/sdr_para.v               ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altpll.tdf                                                ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                             ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc                                           ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf                                                ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc                                           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                              ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_graycounter.inc                                         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_fefifo.inc                                              ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_gray2bin.inc                                            ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/dffpipe.inc                                               ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/alt_sync_fifo.inc                                         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc                                           ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altsyncram_fifo.inc                                       ;
; db/dcfifo_o2l1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/dcfifo_o2l1.tdf       ;
; db/alt_sync_fifo_0oi.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/alt_sync_fifo_0oi.tdf ;
; db/dpram_6o31.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/dpram_6o31.tdf        ;
; db/altsyncram_1lh1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/altsyncram_1lh1.tdf   ;
; db/add_sub_se8.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/add_sub_se8.tdf       ;
; db/add_sub_918.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/add_sub_918.tdf       ;
; db/cntr_kua.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex14_SDRAM/sdram_mdl/db/cntr_kua.tdf          ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Total logic elements                        ; 497                                                                      ;
;     -- Combinational with no register       ; 189                                                                      ;
;     -- Register only                        ; 97                                                                       ;
;     -- Combinational with a register        ; 211                                                                      ;
;                                             ;                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                          ;
;     -- 4 input functions                    ; 121                                                                      ;
;     -- 3 input functions                    ; 98                                                                       ;
;     -- 2 input functions                    ; 166                                                                      ;
;     -- 1 input functions                    ; 11                                                                       ;
;     -- 0 input functions                    ; 4                                                                        ;
;                                             ;                                                                          ;
; Logic elements by mode                      ;                                                                          ;
;     -- normal mode                          ; 328                                                                      ;
;     -- arithmetic mode                      ; 169                                                                      ;
;     -- qfbk mode                            ; 0                                                                        ;
;     -- register cascade mode                ; 0                                                                        ;
;     -- synchronous clear/load mode          ; 33                                                                       ;
;     -- asynchronous clear/load mode         ; 207                                                                      ;
;                                             ;                                                                          ;
; Total registers                             ; 308                                                                      ;
; Total logic cells in carry chains           ; 187                                                                      ;
; I/O pins                                    ; 55                                                                       ;
; Total memory bits                           ; 16384                                                                    ;
; Total PLLs                                  ; 1                                                                        ;
; Maximum fan-out node                        ; sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 340                                                                      ;
; Total fan-out                               ; 2639                                                                     ;
; Average fan-out                             ; 4.51                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdr_test                                           ; 497 (0)     ; 308          ; 16384       ; 55   ; 0            ; 189 (0)      ; 97 (0)            ; 211 (0)          ; 187 (0)         ; 0 (0)      ; |sdr_test                                                                                                                                                                             ; work         ;
;    |datagene:uut_datagene|                          ; 80 (80)     ; 59           ; 0           ; 0    ; 0            ; 21 (21)      ; 1 (1)             ; 58 (58)          ; 52 (52)         ; 0 (0)      ; |sdr_test|datagene:uut_datagene                                                                                                                                                       ; work         ;
;    |sdfifo_ctrl:uut_sdffifoctrl|                    ; 155 (5)     ; 100          ; 16384       ; 0    ; 0            ; 55 (5)       ; 60 (0)            ; 40 (0)           ; 88 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl                                                                                                                                                 ; work         ;
;       |rdfifo:uut_rdfifo|                           ; 75 (0)      ; 50           ; 8192        ; 0    ; 0            ; 25 (0)       ; 30 (0)            ; 20 (0)           ; 44 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo                                                                                                                               ; work         ;
;          |dcfifo:dcfifo_component|                  ; 75 (0)      ; 50           ; 8192        ; 0    ; 0            ; 25 (0)       ; 30 (0)            ; 20 (0)           ; 44 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component                                                                                                       ; work         ;
;             |dcfifo_o2l1:auto_generated|            ; 75 (0)      ; 50           ; 8192        ; 0    ; 0            ; 25 (0)       ; 30 (0)            ; 20 (0)           ; 44 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated                                                                            ; work         ;
;                |alt_sync_fifo_0oi:sync_fifo|        ; 75 (55)     ; 50           ; 8192        ; 0    ; 0            ; 25 (15)      ; 30 (30)           ; 20 (10)          ; 44 (24)         ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo                                                ; work         ;
;                   |add_sub_se8:add_sub2|            ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_se8:add_sub2                           ; work         ;
;                   |cntr_kua:cntr1|                  ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|cntr_kua:cntr1                                 ; work         ;
;                   |dpram_6o31:dpram4|               ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4                              ; work         ;
;                      |altsyncram_1lh1:altsyncram14| ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14 ; work         ;
;       |wrfifo:uut_wrfifo|                           ; 75 (0)      ; 50           ; 8192        ; 0    ; 0            ; 25 (0)       ; 30 (0)            ; 20 (0)           ; 44 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo                                                                                                                               ; work         ;
;          |dcfifo:dcfifo_component|                  ; 75 (0)      ; 50           ; 8192        ; 0    ; 0            ; 25 (0)       ; 30 (0)            ; 20 (0)           ; 44 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component                                                                                                       ; work         ;
;             |dcfifo_o2l1:auto_generated|            ; 75 (0)      ; 50           ; 8192        ; 0    ; 0            ; 25 (0)       ; 30 (0)            ; 20 (0)           ; 44 (0)          ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated                                                                            ; work         ;
;                |alt_sync_fifo_0oi:sync_fifo|        ; 75 (55)     ; 50           ; 8192        ; 0    ; 0            ; 25 (15)      ; 30 (30)           ; 20 (10)          ; 44 (24)         ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo                                                ; work         ;
;                   |add_sub_se8:add_sub2|            ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_se8:add_sub2                           ; work         ;
;                   |cntr_kua:cntr1|                  ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|cntr_kua:cntr1                                 ; work         ;
;                   |dpram_6o31:dpram4|               ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4                              ; work         ;
;                      |altsyncram_1lh1:altsyncram14| ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14 ; work         ;
;    |sdram_top:uut_sdramtop|                         ; 216 (0)     ; 123          ; 0           ; 0    ; 0            ; 93 (0)       ; 33 (0)            ; 90 (0)           ; 34 (0)          ; 0 (0)      ; |sdr_test|sdram_top:uut_sdramtop                                                                                                                                                      ; work         ;
;       |sdram_cmd:module_002|                        ; 37 (37)     ; 19           ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002                                                                                                                                 ; work         ;
;       |sdram_ctrl:module_001|                       ; 138 (138)   ; 71           ; 0           ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 71 (71)          ; 34 (34)         ; 0 (0)      ; |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001                                                                                                                                ; work         ;
;       |sdram_wr_data:module_003|                    ; 41 (41)     ; 33           ; 0           ; 0    ; 0            ; 8 (8)        ; 33 (33)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sdram_top:uut_sdramtop|sdram_wr_data:module_003                                                                                                                             ; work         ;
;    |sys_ctrl:uut_sysctrl|                           ; 5 (5)       ; 4            ; 0           ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sys_ctrl:uut_sysctrl                                                                                                                                                        ; work         ;
;       |PLL_ctrl:uut_PLL_ctrl|                       ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl                                                                                                                                  ; work         ;
;          |altpll:altpll_component|                  ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |sdr_test|sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component                                                                                                          ; work         ;
;    |uart_ctrl:uut_uartctrl|                         ; 41 (0)      ; 22           ; 0           ; 0    ; 0            ; 19 (0)       ; 1 (0)             ; 21 (0)           ; 13 (0)          ; 0 (0)      ; |sdr_test|uart_ctrl:uut_uartctrl                                                                                                                                                      ; work         ;
;       |uart_speed_select:uut_ss|                    ; 21 (21)     ; 14           ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; 13 (13)         ; 0 (0)      ; |sdr_test|uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss                                                                                                                             ; work         ;
;       |uart_tx:uut_tx|                              ; 20 (20)     ; 8            ; 0           ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |sdr_test|uart_ctrl:uut_uartctrl|uart_tx:uut_tx                                                                                                                                       ; work         ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; init_state_r.10101 ; init_state_r.10100 ; init_state_r.10011 ; init_state_r.10010 ; init_state_r.10001 ; init_state_r.10000 ; init_state_r.01111 ; init_state_r.01110 ; init_state_r.01101 ; init_state_r.01100 ; init_state_r.01011 ; init_state_r.01010 ; init_state_r.01001 ; init_state_r.01000 ; init_state_r.00111 ; init_state_r.00110 ; init_state_r.00101 ; init_state_r.00100 ; init_state_r.00011 ; init_state_r.00010 ; init_state_r.00001 ; init_state_r.00000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; init_state_r.00000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; init_state_r.00001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; init_state_r.00010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; init_state_r.00011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10001 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10010 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10011 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10100 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10101 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+--------------------------------------------------------------+--------------------+
; Register name                                                ; Reason for Removal ;
+--------------------------------------------------------------+--------------------+
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~20 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~21 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~22 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~23 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~21 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~22 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~23 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~24 ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~25 ; Lost fanout        ;
; Total Number of Removed Registers = 9                        ;                    ;
+--------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 308   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 207   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 98    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]    ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]    ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10] ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ; 1       ;
; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r             ; 2       ;
; sys_ctrl:uut_sysctrl|rst_r2                                  ; 1       ;
; sys_ctrl:uut_sysctrl|rst_r1                                  ; 1       ;
; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                ; 1       ;
; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                ; 2       ;
; Total number of inverted registers = 23                      ;         ;
+--------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |sdr_test|uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[12]     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sdr_test|datagene:uut_datagene|addr[2]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr_test|uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                ;
; 32:1               ; 3 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1] ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]   ;
; 47:1               ; 4 bits    ; 124 LEs       ; 32 LEs               ; 92 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2] ;
; 47:1               ; 3 bits    ; 93 LEs        ; 18 LEs               ; 75 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~8 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                        ;
+-------------------------------+-------------------+-------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                     ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                     ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                              ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                     ;
; CLK0_PHASE_SHIFT              ; 3000              ; Untyped                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 4                 ; Signed Integer                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Signed Integer                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 2000              ; Untyped                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Signed Integer                                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                     ;
; M                             ; 0                 ; Untyped                                                     ;
; N                             ; 1                 ; Untyped                                                     ;
; M2                            ; 1                 ; Untyped                                                     ;
; N2                            ; 1                 ; Untyped                                                     ;
; SS                            ; 1                 ; Untyped                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                     ;
; M_PH                          ; 0                 ; Untyped                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_EXTCLK0                  ; PORT_USED         ; Untyped                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                     ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                     ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                              ;
+-------------------------------+-------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                              ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                              ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                              ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                              ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                              ;
; TREAD_CLK      ; 000001000 ; Unsigned Binary                                              ;
; TWRITE_CLK     ; 000001000 ; Unsigned Binary                                              ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                              ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_o2l1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE        ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_o2l1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                       ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; Value                                                              ;
+-------------------------------+--------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                  ;
; Entity Instance               ; sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
+-------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                     ;
; Entity Instance            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:uut_sdramtop"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sys_dout_rdy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_busy   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Sep 14 22:00:28 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test
Info: Found 1 design units, including 1 entities, in source file uart_tx.v
    Info: Found entity 1: uart_tx
Info: Found 1 design units, including 1 entities, in source file uart_speed_select.v
    Info: Found entity 1: uart_speed_select
Info: Found 1 design units, including 1 entities, in source file uart_ctrl.v
    Info: Found entity 1: uart_ctrl
Info: Found 1 design units, including 1 entities, in source file sdr_test.v
    Info: Found entity 1: sdr_test
Info: Found 1 design units, including 1 entities, in source file sdram_cmd.v
    Info: Found entity 1: sdram_cmd
Info: Found 1 design units, including 1 entities, in source file sdram_ctrl.v
    Info: Found entity 1: sdram_ctrl
Info: Found 1 design units, including 1 entities, in source file sdram_top.v
    Info: Found entity 1: sdram_top
Info: Found 1 design units, including 1 entities, in source file sdram_wr_data.v
    Info: Found entity 1: sdram_wr_data
Info: Found 1 design units, including 1 entities, in source file sys_ctrl.v
    Info: Found entity 1: sys_ctrl
Info: Found 1 design units, including 1 entities, in source file PLL_ctrl.v
    Info: Found entity 1: PLL_ctrl
Info: Found 1 design units, including 1 entities, in source file wrfifo.v
    Info: Found entity 1: wrfifo
Info: Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v
    Info: Found entity 1: sdfifo_ctrl
Info: Found 1 design units, including 1 entities, in source file rdfifo.v
    Info: Found entity 1: rdfifo
Info: Found 1 design units, including 1 entities, in source file datagene.v
    Info: Found entity 1: datagene
Info: Elaborating entity "sdr_test" for the top level hierarchy
Info: Elaborating entity "sys_ctrl" for hierarchy "sys_ctrl:uut_sysctrl"
Info: Elaborating entity "PLL_ctrl" for hierarchy "sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl"
Info: Elaborating entity "altpll" for hierarchy "sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component"
Info: Elaborated megafunction instantiation "sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component"
Info: Instantiated megafunction "sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "3000"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK1"
    Info: Parameter "extclk0_divide_by" = "1"
    Info: Parameter "extclk0_duty_cycle" = "50"
    Info: Parameter "extclk0_multiply_by" = "4"
    Info: Parameter "extclk0_phase_shift" = "2000"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_ctrl"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_USED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "sdram_top" for hierarchy "sdram_top:uut_sdramtop"
Info: Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:uut_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(215): all case item expressions in this case statement are onehot
Info: Elaborating entity "sdram_cmd" for hierarchy "sdram_top:uut_sdramtop|sdram_cmd:module_002"
Info: Elaborating entity "sdram_wr_data" for hierarchy "sdram_top:uut_sdramtop|sdram_wr_data:module_003"
Info: Elaborating entity "sdfifo_ctrl" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl"
Info: Elaborating entity "wrfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo"
Info: Elaborating entity "dcfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "TRUE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_o2l1.tdf
    Info: Found entity 1: dcfifo_o2l1
Info: Elaborating entity "dcfifo_o2l1" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_0oi.tdf
    Info: Found entity 1: alt_sync_fifo_0oi
Info: Elaborating entity "alt_sync_fifo_0oi" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo"
Info: Found 1 design units, including 1 entities, in source file db/dpram_6o31.tdf
    Info: Found entity 1: dpram_6o31
Info: Elaborating entity "dpram_6o31" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1lh1.tdf
    Info: Found entity 1: altsyncram_1lh1
Info: Elaborating entity "altsyncram_1lh1" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|dpram_6o31:dpram4|altsyncram_1lh1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_se8.tdf
    Info: Found entity 1: add_sub_se8
Info: Elaborating entity "add_sub_se8" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_se8:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_918.tdf
    Info: Found entity 1: add_sub_918
Info: Elaborating entity "add_sub_918" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|add_sub_918:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_kua.tdf
    Info: Found entity 1: cntr_kua
Info: Elaborating entity "cntr_kua" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_o2l1:auto_generated|alt_sync_fifo_0oi:sync_fifo|cntr_kua:cntr1"
Info: Elaborating entity "rdfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo"
Info: Elaborating entity "datagene" for hierarchy "datagene:uut_datagene"
Info: Elaborating entity "uart_ctrl" for hierarchy "uart_ctrl:uut_uartctrl"
Info: Elaborating entity "uart_tx" for hierarchy "uart_ctrl:uut_uartctrl|uart_tx:uut_tx"
Info: Elaborating entity "uart_speed_select" for hierarchy "uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss"
Info: Ignored 116 buffer(s)
    Info: Ignored 116 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~20" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~21" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~22" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~23" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~21" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~22" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~23" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~24" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~25" lost all its fanouts during netlist optimizations.
Info: Implemented 585 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 37 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 497 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Mon Sep 14 22:00:47 2009
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:11


