#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Jan 20 19:20:39 2026
# Process ID         : 394043
# Current directory  : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1
# Command line       : vivado -log hdmi_phy_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_phy_wrapper.tcl
# Log file           : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/hdmi_phy_wrapper.vds
# Journal file       : /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.2
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 24783 MB
# Swap memory        : 2147 MB
# Total Virtual      : 26931 MB
# Available Virtual  : 15682 MB
#-----------------------------------------------------------
source hdmi_phy_wrapper.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/utils_1/imports/synth_1/hdmi_phy_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/utils_1/imports/synth_1/hdmi_phy_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hdmi_phy_wrapper -part xcau15p-ffvb676-2-e
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'vid_phy_controller_0' is locked:
* IP file '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0.xml' for IP 'vid_phy_controller_0' contains stale content.
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 394104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.738 ; gain = 459.688 ; free physical = 5148 ; free virtual = 13359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_phy_wrapper' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:19]
INFO: [Synth 8-6157] synthesizing module 'video_pipeline_top' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pipeline_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'video_timing_gen' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_timing_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_timing_gen' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_timing_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'video_pattern_gen' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pattern_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_pattern_gen' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pattern_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_top' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_top' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_encoder_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'video_pipeline_top' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/video_pipeline_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tmds_packer_4px' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_packer_4px.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tmds_packer_4px' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/tmds_packer_4px.sv:9]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_0' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/.Xil/Vivado-394043-dan-alencar/realtime/vid_phy_controller_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_0' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/.Xil/Vivado-394043-dan-alencar/realtime/vid_phy_controller_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_status_sb_tx_tdata' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_status_sb_tx_tvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_status_sb_tx_tready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awaddr' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awprot' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_awready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wdata' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wstrb' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_wready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_bresp' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_bvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_bready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_araddr' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_arprot' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_arvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_arready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rdata' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rresp' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rvalid' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_rready' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_aclk' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7071] port 'vid_phy_axi4lite_aresetn' of module 'vid_phy_controller_0' is unconnected for instance 'phy_inst' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
WARNING: [Synth 8-7023] instance 'phy_inst' of module 'vid_phy_controller_0' has 52 connections declared, but only 27 given [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_phy_wrapper' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/sources_1/new/hdmi_phy_wrapper.sv:19]
WARNING: [Synth 8-3917] design hdmi_phy_wrapper has port hdmi_tx_en driven by constant 1
WARNING: [Synth 8-3917] design hdmi_phy_wrapper has port hdmi_clk_rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2564.707 ; gain = 547.656 ; free physical = 5084 ; free virtual = 13296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.645 ; gain = 553.594 ; free physical = 5084 ; free virtual = 13296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2570.645 ; gain = 553.594 ; free physical = 5084 ; free virtual = 13296
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2570.645 ; gain = 0.000 ; free physical = 5084 ; free virtual = 13296
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc] for cell 'phy_inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2680.109 ; gain = 22.812 ; free physical = 5110 ; free virtual = 13322
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/vid_phy_controller_0/vid_phy_controller_0_in_context.xdc] for cell 'phy_inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_phy_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_phy_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.109 ; gain = 0.000 ; free physical = 5110 ; free virtual = 13322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.145 ; gain = 0.000 ; free physical = 5110 ; free virtual = 13322
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'phy_inst' at clock pin 'drpclk' is different from the actual clock period '6.734', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2680.145 ; gain = 663.094 ; free physical = 5146 ; free virtual = 13358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2688.113 ; gain = 671.062 ; free physical = 5146 ; free virtual = 13358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2688.113 ; gain = 671.062 ; free physical = 5146 ; free virtual = 13358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2688.113 ; gain = 671.062 ; free physical = 5137 ; free virtual = 13350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   4 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 3     
	   5 Input    6 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               40 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 15    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design hdmi_phy_wrapper has port hdmi_tx_en driven by constant 1
WARNING: [Synth 8-3917] design hdmi_phy_wrapper has port hdmi_clk_rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2688.113 ; gain = 671.062 ; free physical = 5150 ; free virtual = 13368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2947.789 ; gain = 930.738 ; free physical = 4976 ; free virtual = 13194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2979.836 ; gain = 962.785 ; free physical = 4976 ; free virtual = 13194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2979.836 ; gain = 962.785 ; free physical = 4976 ; free virtual = 13194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin tx_refclk_rdy
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_status_sb_tx_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awaddr[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_awvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wdata[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wstrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wstrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wstrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wstrb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_wvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_bready
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_araddr[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_arvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_rready
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_aclk
CRITICAL WARNING: [Synth 8-4442] BlackBox module phy_inst has unconnected pin vid_phy_axi4lite_aresetn
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |vid_phy_controller_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |vid_phy_controller |     1|
|2     |CARRY8             |     7|
|3     |LUT1               |     6|
|4     |LUT2               |    26|
|5     |LUT3               |    19|
|6     |LUT4               |    21|
|7     |LUT5               |    20|
|8     |LUT6               |    33|
|9     |FDCE               |    88|
|10    |FDRE               |    53|
|11    |IBUF               |     2|
|12    |OBUF               |     6|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 71 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.648 ; gain = 1018.098 ; free physical = 4844 ; free virtual = 13053
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.648 ; gain = 1127.598 ; free physical = 4844 ; free virtual = 13053
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.648 ; gain = 0.000 ; free physical = 5008 ; free virtual = 13217
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.648 ; gain = 0.000 ; free physical = 4916 ; free virtual = 13135
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: 63139d4b
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 31 Warnings, 71 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3144.648 ; gain = 1520.957 ; free physical = 4894 ; free virtual = 13112
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2406.690; main = 2182.663; forked = 281.775
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4095.082; main = 3109.129; forked = 995.242
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.648 ; gain = 0.000 ; free physical = 4891 ; free virtual = 13109
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/fft_fpga_20251/fft_fpga_20251.runs/synth_1/hdmi_phy_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_phy_wrapper_utilization_synth.rpt -pb hdmi_phy_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 19:21:07 2026...
