INFO: [VRFC 10-163] Analyzing VHDL file "/home/dimitris/di_vhdl/vhdl_transfer/latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'latch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dimitris/di_vhdl/vhdl_transfer/top_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dimitris/di_vhdl/minimum_ones/minimum_ones.srcs/sim_1/new/top_module_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module_tb'
