#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Oct 31 13:12:17 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Mon Oct 31 13:12:43 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      49.441 MHz         20.000         20.226         -0.226
 jtag_TCK_Inferred            1.000 MHz     132.767 MHz       1000.000          7.532        496.234
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.226      -0.417              5          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.234       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.273       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.257       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.064       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.915       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.320       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.017       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          497.074       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.296       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.275       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.327       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.893       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.383       0.000              0           2699
 jtag_TCK_Inferred                                 499.448       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.839       4.403         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMS_86_217/Q3                    tco                   0.261       4.664 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.359       5.023         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_86_221/Y3                    td                    0.377       5.400 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.273       5.673         u_tinyriscv_core/ex_csr_we_o
 CLMS_86_221/Y1                    td                    0.169       5.842 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop/Z
                                   net (fanout=1)        0.419       6.261         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_90_217/Y1                    td                    0.169       6.430 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.442       6.872         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_90_224/Y1                    td                    0.169       7.041 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.434       7.475         u_tinyriscv_core/u_csr_reg/N100
 CLMA_90_228/Y3                    td                    0.381       7.856 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.290       8.146         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_94_229/Y3                    td                    0.209       8.355 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.262       8.617         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_94_229/Y0                    td                    0.164       8.781 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop/Z
                                   net (fanout=104)      0.264       9.045         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_94_229/Y1                    td                    0.169       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        1.273      10.487         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.438      10.925 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.925         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_172/COUT                  td                    0.097      11.022 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.022         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      11.082 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.082         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_176/COUT                  td                    0.097      11.179 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.179         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      11.239 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.239         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_70_180/COUT                  td                    0.097      11.336 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.336         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMA_70_188/Y1                    td                    0.381      11.717 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.306      12.023         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_66_180/Y1                    td                    0.169      12.192 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.813      13.005         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_54_176/COUT                  td                    0.326      13.331 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.331         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      13.391 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      13.391         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_54_180/COUT                  td                    0.097      13.488 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.488         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.548 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.548         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_54_188/COUT                  td                    0.097      13.645 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.645         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.705 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.705         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_54_192/COUT                  td                    0.097      13.802 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.802         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.862 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.862         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_54_196/Y2                    td                    0.198      14.060 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.451      14.511         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_50_193/Y3                    td                    0.209      14.720 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.496      15.216         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_50_169/Y3                    td                    0.276      15.492 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.264      15.756         _N3822           
 CLMA_50_168/Y2                    td                    0.213      15.969 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.264      16.233         u_rib/_N18543    
 CLMA_50_169/Y1                    td                    0.276      16.509 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.448      16.957         u_rib/N350       
 CLMA_50_161/Y1                    td                    0.209      17.166 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.751      17.917         u_rib/slave_sel [0]
 CLMS_66_141/Y1                    td                    0.276      18.193 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.262      18.455         u_rib/N127 [8]   
 CLMS_66_141/Y0                    td                    0.164      18.619 r       u_rib/N169_40_4/gateop_perm/Z
                                   net (fanout=1)        0.855      19.474         u_rib/_N15716    
 CLMS_78_101/Y1                    td                    0.169      19.643 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.267      19.910         u_rib/mux_s_data [8]
 CLMS_78_101/Y0                    td                    0.164      20.074 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop/Z
                                   net (fanout=1)        0.261      20.335         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_78_100/Y6CD                  td                    0.379      20.714 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.342      21.056         _N2979           
 CLMA_70_105/Y3                    td                    0.169      21.225 r       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        3.130      24.355         s1_data_o[0]     
 DRM_122_268/DA0[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.355         Logic Levels: 29 
                                                                                   Logic: 7.026ns(35.215%), Route: 12.926ns(64.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551      23.743         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.115                          
 clock uncertainty                                      -0.050      24.065                          

 Setup time                                              0.064      24.129                          

 Data required time                                                 24.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.129                          
 Data arrival time                                                 -24.355                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[16]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.705
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.839       4.403         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMS_86_217/Q3                    tco                   0.261       4.664 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.359       5.023         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_86_221/Y3                    td                    0.377       5.400 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.273       5.673         u_tinyriscv_core/ex_csr_we_o
 CLMS_86_221/Y1                    td                    0.169       5.842 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop/Z
                                   net (fanout=1)        0.419       6.261         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_90_217/Y1                    td                    0.169       6.430 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.442       6.872         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_90_224/Y1                    td                    0.169       7.041 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.434       7.475         u_tinyriscv_core/u_csr_reg/N100
 CLMA_90_228/Y3                    td                    0.381       7.856 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.290       8.146         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_94_229/Y3                    td                    0.209       8.355 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.262       8.617         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_94_229/Y0                    td                    0.164       8.781 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop/Z
                                   net (fanout=104)      0.264       9.045         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_94_229/Y1                    td                    0.169       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        1.273      10.487         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.438      10.925 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.925         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_172/COUT                  td                    0.097      11.022 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.022         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      11.082 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.082         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_176/COUT                  td                    0.097      11.179 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.179         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      11.239 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.239         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_70_180/COUT                  td                    0.097      11.336 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.336         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMA_70_188/Y1                    td                    0.381      11.717 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.306      12.023         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_66_180/Y1                    td                    0.169      12.192 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.813      13.005         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_54_176/COUT                  td                    0.326      13.331 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.331         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      13.391 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      13.391         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_54_180/COUT                  td                    0.097      13.488 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.488         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.548 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.548         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_54_188/COUT                  td                    0.097      13.645 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.645         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.705 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.705         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_54_192/COUT                  td                    0.097      13.802 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.802         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.862 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.862         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_54_196/Y2                    td                    0.198      14.060 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.451      14.511         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_50_193/Y3                    td                    0.209      14.720 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.496      15.216         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_50_169/Y3                    td                    0.276      15.492 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.264      15.756         _N3822           
 CLMA_50_168/Y2                    td                    0.213      15.969 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.264      16.233         u_rib/_N18543    
 CLMA_50_169/Y1                    td                    0.276      16.509 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.448      16.957         u_rib/N350       
 CLMA_50_161/Y1                    td                    0.209      17.166 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.270      17.436         u_rib/slave_sel [0]
 CLMA_50_161/Y2                    td                    0.284      17.720 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.549      18.269         u_rib/N127 [15]  
 CLMS_66_165/Y2                    td                    0.165      18.434 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.262      18.696         u_rib/_N15740    
 CLMS_66_165/Y0                    td                    0.164      18.860 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       1.196      20.056         u_rib/mux_s_data [15]
 CLMA_90_180/Y1                    td                    0.169      20.225 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.264      20.489         u_tinyriscv_core/u_exu/u_exu_mem/_N2730
 CLMA_90_180/Y2                    td                    0.165      20.654 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[15]/gateop/Z
                                   net (fanout=5)        0.798      21.452         _N8802           
 CLMS_94_145/Y1                    td                    0.225      21.677 f       u_rib/N219_15/gateop/F
                                   net (fanout=16)       2.471      24.148         s0_data_o[15]    
 DRM_34_40/DA0[16]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[16]

 Data arrival time                                                  24.148         Logic Levels: 29 
                                                                                   Logic: 6.877ns(34.829%), Route: 12.868ns(65.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513      23.705         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.077                          
 clock uncertainty                                      -0.050      24.027                          

 Setup time                                              0.030      24.057                          

 Data required time                                                 24.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.057                          
 Data arrival time                                                 -24.148                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.705
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.839       4.403         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMS_86_217/Q3                    tco                   0.261       4.664 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.359       5.023         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_86_221/Y3                    td                    0.377       5.400 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.273       5.673         u_tinyriscv_core/ex_csr_we_o
 CLMS_86_221/Y1                    td                    0.169       5.842 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop/Z
                                   net (fanout=1)        0.419       6.261         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_90_217/Y1                    td                    0.169       6.430 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.442       6.872         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_90_224/Y1                    td                    0.169       7.041 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.434       7.475         u_tinyriscv_core/u_csr_reg/N100
 CLMA_90_228/Y3                    td                    0.381       7.856 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.290       8.146         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_94_229/Y3                    td                    0.209       8.355 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.262       8.617         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_94_229/Y0                    td                    0.164       8.781 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop/Z
                                   net (fanout=104)      0.264       9.045         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_94_229/Y1                    td                    0.169       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        1.273      10.487         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.438      10.925 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.925         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_172/COUT                  td                    0.097      11.022 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.022         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      11.082 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.082         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_176/COUT                  td                    0.097      11.179 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.179         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      11.239 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.239         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_70_180/COUT                  td                    0.097      11.336 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.336         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMA_70_188/Y1                    td                    0.381      11.717 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.306      12.023         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_66_180/Y1                    td                    0.169      12.192 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.813      13.005         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_54_176/COUT                  td                    0.326      13.331 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.331         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      13.391 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      13.391         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_54_180/COUT                  td                    0.097      13.488 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.488         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.548 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.548         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_54_188/COUT                  td                    0.097      13.645 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.645         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.705 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.705         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_54_192/COUT                  td                    0.097      13.802 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.802         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.862 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.862         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_54_196/Y2                    td                    0.198      14.060 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.451      14.511         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_50_193/Y3                    td                    0.209      14.720 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.496      15.216         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_50_169/Y3                    td                    0.276      15.492 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.264      15.756         _N3822           
 CLMA_50_168/Y2                    td                    0.213      15.969 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.264      16.233         u_rib/_N18543    
 CLMA_50_169/Y1                    td                    0.276      16.509 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.448      16.957         u_rib/N350       
 CLMA_50_161/Y1                    td                    0.209      17.166 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.270      17.436         u_rib/slave_sel [0]
 CLMA_50_161/Y2                    td                    0.284      17.720 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.549      18.269         u_rib/N127 [15]  
 CLMS_66_165/Y2                    td                    0.165      18.434 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.262      18.696         u_rib/_N15740    
 CLMS_66_165/Y0                    td                    0.164      18.860 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       1.196      20.056         u_rib/mux_s_data [15]
 CLMA_90_180/Y1                    td                    0.169      20.225 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.479      20.704         u_tinyriscv_core/u_exu/u_exu_mem/_N2730
 CLMA_90_157/Y6AB                  td                    0.169      20.873 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_6[7]_muxf6_perm/Z
                                   net (fanout=6)        0.798      21.671         _N3018           
 CLMA_90_136/Y0                    td                    0.211      21.882 r       u_rib/N219_53/gateop/F
                                   net (fanout=16)       2.268      24.150         s0_data_o[7]     
 DRM_34_40/DA0[7]                                                          r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                  24.150         Logic Levels: 29 
                                                                                   Logic: 6.867ns(34.775%), Route: 12.880ns(65.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513      23.705         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.077                          
 clock uncertainty                                      -0.050      24.027                          

 Setup time                                              0.064      24.091                          

 Data required time                                                 24.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.091                          
 Data arrival time                                                 -24.150                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[12]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.579       3.771         ntclkbufg_1      
 CLMA_102_116/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[12]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q0                   tco                   0.223       3.994 f       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[12]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.372       4.366         u_tinyriscv_core/u_exu/mem_op1_o [12]
 CLMS_94_125/CD                                                            f       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[12]/opit_0/D

 Data arrival time                                                   4.366         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.479%), Route: 0.372ns(62.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.868       4.432         ntclkbufg_1      
 CLMS_94_125/CLK                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[12]/opit_0/CLK
 clock pessimism                                        -0.372       4.060                          
 clock uncertainty                                       0.000       4.060                          

 Hold time                                               0.033       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                  -4.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/sbaddress0[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_addr[28]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.586       3.778         ntclkbufg_1      
 CLMA_46_252/CLK                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_252/Q0                    tco                   0.223       4.001 f       u_jtag_top/u_jtag_dm/sbaddress0[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.113       4.114         u_jtag_top/u_jtag_dm/sbaddress0 [28]
 CLMS_46_245/A3                                                            f       u_jtag_top/u_jtag_dm/dm_mem_addr[28]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.114         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.369%), Route: 0.113ns(33.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.853       4.417         ntclkbufg_1      
 CLMS_46_245/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_addr[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.236       3.809                          

 Data required time                                                  3.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.809                          
 Data arrival time                                                  -4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.746
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.554       3.746         ntclkbufg_1      
 CLMA_70_292/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_292/Q0                    tco                   0.223       3.969 f       u_jtag_top/u_jtag_dm/rx/recv_data[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.175       4.144         u_jtag_top/u_jtag_dm/rx_data [24]
 CLMA_70_288/AD                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[24]/opit_0/D

 Data arrival time                                                   4.144         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.840       4.404         ntclkbufg_1      
 CLMA_70_288/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[24]/opit_0/CLK
 clock pessimism                                        -0.620       3.784                          
 clock uncertainty                                       0.000       3.784                          

 Hold time                                               0.033       3.817                          

 Data required time                                                  3.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.817                          
 Data arrival time                                                  -4.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  5.865
  Clock Pessimism Removal :  0.603

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.659     504.059         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.059 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.806     505.865         ntclkbufg_0      
 CLMA_98_285/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_98_285/Y0                    tco                   0.325     506.190 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.603     506.793         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_98_288/Y3                    td                    0.377     507.170 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.763     507.933         u_jtag_top/u_jtag_driver/N282
 CLMA_86_276/Y0                    td                    0.214     508.147 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.021     509.168         u_jtag_top/u_jtag_driver/_N13890
 CLMA_70_284/BD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.168         Logic Levels: 2  
                                                                                   Logic: 0.916ns(27.732%), Route: 2.387ns(72.268%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.339    1003.456         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.456 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564    1005.020         ntclkbufg_0      
 CLMA_70_284/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.603    1005.623                          
 clock uncertainty                                      -0.050    1005.573                          

 Setup time                                             -0.171    1005.402                          

 Data required time                                               1005.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.402                          
 Data arrival time                                                -509.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  5.865
  Clock Pessimism Removal :  0.603

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.659     504.059         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.059 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.806     505.865         ntclkbufg_0      
 CLMA_98_285/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_98_285/Y0                    tco                   0.325     506.190 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.603     506.793         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_98_288/Y3                    td                    0.377     507.170 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.763     507.933         u_jtag_top/u_jtag_driver/N282
 CLMA_86_276/Y0                    td                    0.214     508.147 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.021     509.168         u_jtag_top/u_jtag_driver/_N13890
 CLMA_70_284/DD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.168         Logic Levels: 2  
                                                                                   Logic: 0.916ns(27.732%), Route: 2.387ns(72.268%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.339    1003.456         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.456 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564    1005.020         ntclkbufg_0      
 CLMA_70_284/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.603    1005.623                          
 clock uncertainty                                      -0.050    1005.573                          

 Setup time                                             -0.170    1005.403                          

 Data required time                                               1005.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.403                          
 Data arrival time                                                -509.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.050
  Launch Clock Delay      :  5.865
  Clock Pessimism Removal :  0.603

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.659     504.059         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.059 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.806     505.865         ntclkbufg_0      
 CLMA_98_285/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_98_285/Y0                    tco                   0.325     506.190 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.602     506.792         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_98_288/Y0                    td                    0.214     507.006 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.731     507.737         u_jtag_top/u_jtag_driver/N229
 CLMS_102_289/Y2                   td                    0.165     507.902 r       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=34)       1.179     509.081         u_jtag_top/u_jtag_driver/N233
 CLMA_70_261/CE                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 509.081         Logic Levels: 2  
                                                                                   Logic: 0.704ns(21.891%), Route: 2.512ns(78.109%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.339    1003.456         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.456 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.594    1005.050         ntclkbufg_0      
 CLMA_70_261/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.603    1005.653                          
 clock uncertainty                                      -0.050    1005.603                          

 Setup time                                             -0.277    1005.326                          

 Data required time                                               1005.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.326                          
 Data arrival time                                                -509.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[15]/opit_0_inv_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.932
  Launch Clock Delay      :  5.018
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.339       3.456         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.456 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.562       5.018         ntclkbufg_0      
 CLMS_86_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CLK

 CLMS_86_289/Q0                    tco                   0.223       5.241 f       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/Q
                                   net (fanout=1)        0.237       5.478         u_jtag_top/u_jtag_driver/tx_data [15]
 CLMA_82_289/A4                                                            f       u_jtag_top/u_jtag_driver/tx/req_data[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.478         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.787       4.086         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.846       5.932         ntclkbufg_0      
 CLMA_82_289/CLK                                                           r       u_jtag_top/u_jtag_driver/tx/req_data[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.630       5.302                          
 clock uncertainty                                       0.000       5.302                          

 Hold time                                              -0.081       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                  -5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[16]/opit_0_inv_L5Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[16]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  -0.878

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.339       3.456         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.456 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.556       5.012         ntclkbufg_0      
 CLMA_66_288/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[16]/opit_0_inv_L5Q/CLK

 CLMA_66_288/Q3                    tco                   0.223       5.235 f       u_jtag_top/u_jtag_driver/rx/recv_data[16]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.144       5.379         u_jtag_top/u_jtag_driver/rx_data [16]
 CLMS_66_289/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[16]/opit_0_inv/D

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.787       4.086         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.837       5.923         ntclkbufg_0      
 CLMS_66_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[16]/opit_0_inv/CLK
 clock pessimism                                        -0.878       5.045                          
 clock uncertainty                                       0.000       5.045                          

 Hold time                                               0.033       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                  -5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  -0.878

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.339       3.456         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.456 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.556       5.012         ntclkbufg_0      
 CLMA_66_288/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_288/Q2                    tco                   0.223       5.235 f       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.379         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMS_66_289/CD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.787       4.086         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.837       5.923         ntclkbufg_0      
 CLMS_66_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.878       5.045                          
 clock uncertainty                                       0.000       5.045                          

 Hold time                                               0.033       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                  -5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : uart_0/uart_tx[6]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.819       4.383         ntclkbufg_1      
 CLMA_130_89/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_89/Q3                    tco                   0.261       4.644 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=262)      3.073       7.717         jtag_rst_n       
 CLMA_46_236/Y0                    td                    0.214       7.931 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      3.441      11.372         gpio_0/N9        
 CLMA_82_100/RSCO                  td                    0.118      11.490 r       gpio_0/gpio_ctrl[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.490         _N26             
 CLMA_82_104/RSCO                  td                    0.089      11.579 r       uart_0/uart_baud[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.579         _N25             
 CLMA_82_108/RSCO                  td                    0.089      11.668 r       timer_0/data_r[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.668         _N24             
 CLMA_82_112/RSCO                  td                    0.089      11.757 r       timer_0/timer_value[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.757         _N23             
 CLMA_82_132/RSCO                  td                    0.089      11.846 r       uart_0/uart_ctrl[5]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.846         _N22             
 CLMA_82_136/RSCO                  td                    0.089      11.935 r       gpio_0/gpio_data[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.935         _N21             
 CLMA_82_140/RSCO                  td                    0.089      12.024 r       gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      12.024         _N20             
 CLMA_82_144/RSCI                                                          r       uart_0/uart_tx[6]/opit_0/RS

 Data arrival time                                                  12.024         Logic Levels: 8  
                                                                                   Logic: 1.127ns(14.749%), Route: 6.514ns(85.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.574      23.766         ntclkbufg_1      
 CLMA_82_144/CLK                                                           r       uart_0/uart_tx[6]/opit_0/CLK
 clock pessimism                                         0.372      24.138                          
 clock uncertainty                                      -0.050      24.088                          

 Recovery time                                           0.000      24.088                          

 Data required time                                                 24.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.088                          
 Data arrival time                                                 -12.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.819       4.383         ntclkbufg_1      
 CLMA_130_89/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_89/Q3                    tco                   0.261       4.644 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=262)      3.073       7.717         jtag_rst_n       
 CLMA_46_236/Y0                    td                    0.214       7.931 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      4.128      12.059         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.059         Logic Levels: 1  
                                                                                   Logic: 0.475ns(6.188%), Route: 7.201ns(93.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.598      24.350                          
 clock uncertainty                                      -0.050      24.300                          

 Recovery time                                          -0.118      24.182                          

 Data required time                                                 24.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.182                          
 Data arrival time                                                 -12.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.771
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.819       4.383         ntclkbufg_1      
 CLMA_130_89/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_89/Q3                    tco                   0.261       4.644 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=262)      3.073       7.717         jtag_rst_n       
 CLMA_46_236/Y0                    td                    0.214       7.931 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      3.441      11.372         gpio_0/N9        
 CLMA_82_100/RSCO                  td                    0.118      11.490 r       gpio_0/gpio_ctrl[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.490         _N26             
 CLMA_82_104/RSCO                  td                    0.089      11.579 r       uart_0/uart_baud[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.579         _N25             
 CLMA_82_108/RSCO                  td                    0.089      11.668 r       timer_0/data_r[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.668         _N24             
 CLMA_82_112/RSCO                  td                    0.089      11.757 r       timer_0/timer_value[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.757         _N23             
 CLMA_82_132/RSCO                  td                    0.089      11.846 r       uart_0/uart_ctrl[5]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.846         _N22             
 CLMA_82_136/RSCO                  td                    0.089      11.935 r       gpio_0/gpio_data[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.935         _N21             
 CLMA_82_140/RSCI                                                          r       gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  11.935         Logic Levels: 7  
                                                                                   Logic: 1.038ns(13.745%), Route: 6.514ns(86.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.579      23.771         ntclkbufg_1      
 CLMA_82_140/CLK                                                           r       gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.143                          
 clock uncertainty                                      -0.050      24.093                          

 Recovery time                                           0.000      24.093                          

 Data required time                                                 24.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.093                          
 Data arrival time                                                 -11.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.429
  Launch Clock Delay      :  3.765
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.573       3.765         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_240/Q3                    tco                   0.223       3.988 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.259       4.247         u_rst_ctrl/jtag_rst_r [4]
 CLMA_46_236/Y0                    td                    0.152       4.399 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      0.547       4.946         gpio_0/N9        
 DRM_34_248/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.946         Logic Levels: 1  
                                                                                   Logic: 0.375ns(31.753%), Route: 0.806ns(68.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.865       4.429         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.372       4.057                          
 clock uncertainty                                       0.000       4.057                          

 Removal time                                           -0.026       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -4.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  3.765
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.573       3.765         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_240/Q3                    tco                   0.223       3.988 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.259       4.247         u_rst_ctrl/jtag_rst_r [4]
 CLMA_46_236/Y0                    td                    0.152       4.399 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      0.613       5.012         gpio_0/N9        
 DRM_62_248/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.012         Logic Levels: 1  
                                                                                   Logic: 0.375ns(30.072%), Route: 0.872ns(69.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.874       4.438         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.372       4.066                          
 clock uncertainty                                       0.000       4.066                          

 Removal time                                           -0.026       4.040                          

 Data required time                                                  4.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.040                          
 Data arrival time                                                  -5.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.424
  Launch Clock Delay      :  3.765
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.573       3.765         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_240/Q3                    tco                   0.223       3.988 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.259       4.247         u_rst_ctrl/jtag_rst_r [4]
 CLMA_46_236/Y0                    td                    0.152       4.399 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      0.585       4.984         gpio_0/N9        
 DRM_34_248/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.984         Logic Levels: 1  
                                                                                   Logic: 0.375ns(30.763%), Route: 0.844ns(69.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.860       4.424         ntclkbufg_1      
 DRM_34_248/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.372       4.052                          
 clock uncertainty                                       0.000       4.052                          

 Removal time                                           -0.053       3.999                          

 Data required time                                                  3.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.999                          
 Data arrival time                                                  -4.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.659       4.059         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.059 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.803       5.862         ntclkbufg_0      
 CLMS_102_285/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_102_285/Q0                   tco                   0.239       6.101 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.627       9.728         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       9.850 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.850         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      12.638 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.698         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  12.698         Logic Levels: 2  
                                                                                   Logic: 3.149ns(46.065%), Route: 3.687ns(53.935%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.884       4.448         ntclkbufg_1      
 CLMA_98_248/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q1                    tco                   0.261       4.709 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.175       6.884         jtag_halt_req_o  
 CLMA_58_160/Y2                    td                    0.176       7.060 f       N4/gateop_perm/Z 
                                   net (fanout=1)        2.025       9.085         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       9.207 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.207         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      11.995 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      12.156         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  12.156         Logic Levels: 3  
                                                                                   Logic: 3.347ns(43.422%), Route: 4.361ns(56.578%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.849       4.413         ntclkbufg_1      
 CLMA_86_144/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_86_144/Q2                    tco                   0.261       4.674 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.715       6.389         gpio_ctrl[2]     
 CLMA_94_88/Y0                     td                    0.214       6.603 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.446       8.049         N103_inv         
 IOL_151_50/TO                     td                    0.129       8.178 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       8.178         gpio_tri[1]/ntT  
 IOBD_152_50/PAD                   tse                   2.788      10.966 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.059      11.025         nt_gpio[1]       
 R17                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.025         Logic Levels: 3  
                                                                                   Logic: 3.392ns(51.301%), Route: 3.220ns(48.699%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.544       1.718         nt_rst_ext_i     
 CLMA_130_89/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.718         Logic Levels: 2  
                                                                                   Logic: 1.029ns(59.895%), Route: 0.689ns(40.105%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.644       1.818         nt_rst_ext_i     
 CLMS_126_93/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.818         Logic Levels: 2  
                                                                                   Logic: 1.029ns(56.601%), Route: 0.789ns(43.399%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R17                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.059       0.059         nt_gpio[1]       
 IOBD_152_50/DIN                   td                    0.935       0.994 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.994         gpio_tri[1]/ntI  
 IOL_151_50/RX_DATA_DD             td                    0.094       1.088 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        1.292       2.380         _N1              
 CLMA_90_88/Y0                     td                    0.299       2.679 f       gpio_0/gpio_data[1]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.189       2.868         gpio_0/_N16106   
 CLMS_86_93/A1                                                             f       gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.868         Logic Levels: 3  
                                                                                   Logic: 1.328ns(46.304%), Route: 1.540ns(53.696%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[16]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.497       3.564         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMS_86_217/Q3                    tco                   0.209       3.773 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.294       4.067         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_86_221/Y3                    td                    0.302       4.369 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.255       4.624         u_tinyriscv_core/ex_csr_we_o
 CLMS_86_221/Y1                    td                    0.135       4.759 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop/Z
                                   net (fanout=1)        0.359       5.118         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_90_217/Y1                    td                    0.135       5.253 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.378       5.631         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_90_224/Y1                    td                    0.135       5.766 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.371       6.137         u_tinyriscv_core/u_csr_reg/N100
 CLMA_90_228/Y3                    td                    0.305       6.442 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.234       6.676         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_94_229/Y3                    td                    0.167       6.843 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.241       7.084         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_94_229/Y0                    td                    0.131       7.215 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop/Z
                                   net (fanout=104)      0.245       7.460         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_94_229/Y1                    td                    0.143       7.603 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.992       8.595         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.351       8.946 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.946         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_172/COUT                  td                    0.083       9.029 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.029         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.084 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.084         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_176/COUT                  td                    0.083       9.167 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.167         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.222 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.222         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_70_180/COUT                  td                    0.083       9.305 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.305         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMA_70_188/Y1                    td                    0.305       9.610 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.251       9.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_66_180/Y1                    td                    0.135       9.996 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.641      10.637         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_54_176/COUT                  td                    0.262      10.899 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.954 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.954         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_54_180/COUT                  td                    0.083      11.037 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.037         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      11.092 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      11.092         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_54_188/COUT                  td                    0.083      11.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      11.230 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      11.230         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_54_192/COUT                  td                    0.083      11.313 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.313         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.368 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.368         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_54_196/Y2                    td                    0.158      11.526 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.354      11.880         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_50_193/Y3                    td                    0.167      12.047 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.386      12.433         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_50_169/Y3                    td                    0.221      12.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.243      12.897         _N3822           
 CLMA_50_168/Y2                    td                    0.171      13.068 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.245      13.313         u_rib/_N18543    
 CLMA_50_169/Y1                    td                    0.221      13.534 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.353      13.887         u_rib/N350       
 CLMA_50_161/Y1                    td                    0.167      14.054 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.251      14.305         u_rib/slave_sel [0]
 CLMA_50_161/Y2                    td                    0.227      14.532 r       u_rib/N127_15/gateop/F
                                   net (fanout=1)        0.428      14.960         u_rib/N127 [15]  
 CLMS_66_165/Y2                    td                    0.132      15.092 r       u_rib/N169_47_4/gateop_perm/Z
                                   net (fanout=1)        0.241      15.333         u_rib/_N15740    
 CLMS_66_165/Y0                    td                    0.131      15.464 r       u_rib/N169_47_5/gateop_perm/Z
                                   net (fanout=10)       0.974      16.438         u_rib/mux_s_data [15]
 CLMA_90_180/Y1                    td                    0.135      16.573 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.244      16.817         u_tinyriscv_core/u_exu/u_exu_mem/_N2730
 CLMA_90_180/Y2                    td                    0.141      16.958 f       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[15]/gateop/Z
                                   net (fanout=5)        0.614      17.572         _N8802           
 CLMS_94_145/Y1                    td                    0.180      17.752 f       u_rib/N219_15/gateop/F
                                   net (fanout=16)       2.519      20.271         s0_data_o[15]    
 DRM_34_40/DA0[16]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[16]

 Data arrival time                                                  20.271         Logic Levels: 29 
                                                                                   Logic: 5.594ns(33.483%), Route: 11.113ns(66.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.252      23.061         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[14].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.319                          
 clock uncertainty                                      -0.050      23.269                          

 Setup time                                              0.019      23.288                          

 Data required time                                                 23.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.288                          
 Data arrival time                                                 -20.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.497       3.564         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMS_86_217/Q3                    tco                   0.209       3.773 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.294       4.067         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_86_221/Y3                    td                    0.302       4.369 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.255       4.624         u_tinyriscv_core/ex_csr_we_o
 CLMS_86_221/Y1                    td                    0.135       4.759 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop/Z
                                   net (fanout=1)        0.359       5.118         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_90_217/Y1                    td                    0.135       5.253 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.378       5.631         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_90_224/Y1                    td                    0.135       5.766 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.371       6.137         u_tinyriscv_core/u_csr_reg/N100
 CLMA_90_228/Y3                    td                    0.305       6.442 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.234       6.676         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_94_229/Y3                    td                    0.167       6.843 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.241       7.084         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_94_229/Y0                    td                    0.131       7.215 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop/Z
                                   net (fanout=104)      0.245       7.460         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_94_229/Y1                    td                    0.143       7.603 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.992       8.595         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.351       8.946 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.946         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_172/COUT                  td                    0.083       9.029 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.029         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.084 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.084         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_176/COUT                  td                    0.083       9.167 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.167         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.222 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.222         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_70_180/COUT                  td                    0.083       9.305 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.305         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMA_70_188/Y1                    td                    0.305       9.610 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.251       9.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_66_180/Y1                    td                    0.135       9.996 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.641      10.637         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_54_176/COUT                  td                    0.262      10.899 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.954 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.954         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_54_180/COUT                  td                    0.083      11.037 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.037         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      11.092 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      11.092         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_54_188/COUT                  td                    0.083      11.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      11.230 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      11.230         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_54_192/COUT                  td                    0.083      11.313 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.313         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.368 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.368         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_54_196/Y2                    td                    0.158      11.526 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.354      11.880         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_50_193/Y3                    td                    0.167      12.047 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.386      12.433         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_50_169/Y3                    td                    0.221      12.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.243      12.897         _N3822           
 CLMA_50_168/Y2                    td                    0.171      13.068 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.245      13.313         u_rib/_N18543    
 CLMA_50_169/Y1                    td                    0.221      13.534 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.353      13.887         u_rib/N350       
 CLMA_50_161/Y1                    td                    0.167      14.054 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.580      14.634         u_rib/slave_sel [0]
 CLMS_66_141/Y1                    td                    0.221      14.855 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.242      15.097         u_rib/N127 [8]   
 CLMS_66_141/Y0                    td                    0.131      15.228 r       u_rib/N169_40_4/gateop_perm/Z
                                   net (fanout=1)        0.657      15.885         u_rib/_N15716    
 CLMS_78_101/Y1                    td                    0.135      16.020 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.247      16.267         u_rib/mux_s_data [8]
 CLMS_78_101/Y0                    td                    0.131      16.398 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop/Z
                                   net (fanout=1)        0.240      16.638         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_78_100/Y6CD                  td                    0.304      16.942 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.281      17.223         _N2979           
 CLMA_70_105/Y3                    td                    0.143      17.366 f       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        2.549      19.915         s1_data_o[0]     
 DRM_122_268/DA0[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  19.915         Logic Levels: 29 
                                                                                   Logic: 5.713ns(34.940%), Route: 10.638ns(65.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.293      23.102         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.360                          
 clock uncertainty                                      -0.050      23.310                          

 Setup time                                              0.019      23.329                          

 Data required time                                                 23.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.329                          
 Data arrival time                                                 -19.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[11]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.497       3.564         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMS_86_217/Q3                    tco                   0.209       3.773 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.294       4.067         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_86_221/Y3                    td                    0.302       4.369 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.255       4.624         u_tinyriscv_core/ex_csr_we_o
 CLMS_86_221/Y1                    td                    0.135       4.759 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop/Z
                                   net (fanout=1)        0.359       5.118         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_90_217/Y1                    td                    0.135       5.253 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.378       5.631         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_90_224/Y1                    td                    0.135       5.766 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.371       6.137         u_tinyriscv_core/u_csr_reg/N100
 CLMA_90_228/Y3                    td                    0.305       6.442 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.234       6.676         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_94_229/Y3                    td                    0.167       6.843 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.241       7.084         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_94_229/Y0                    td                    0.131       7.215 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop/Z
                                   net (fanout=104)      0.245       7.460         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_94_229/Y1                    td                    0.143       7.603 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.992       8.595         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.351       8.946 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.946         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_172/COUT                  td                    0.083       9.029 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.029         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.084 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.084         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_176/COUT                  td                    0.083       9.167 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.167         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.222 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.222         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_70_180/COUT                  td                    0.083       9.305 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.305         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
 CLMA_70_188/Y1                    td                    0.305       9.610 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Y1
                                   net (fanout=1)        0.251       9.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [14]
 CLMA_66_180/Y1                    td                    0.135       9.996 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[14]/gateop_perm/Z
                                   net (fanout=1)        0.641      10.637         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [14]
 CLMA_54_176/COUT                  td                    0.262      10.899 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.954 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.954         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_54_180/COUT                  td                    0.083      11.037 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.037         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      11.092 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      11.092         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_54_188/COUT                  td                    0.083      11.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      11.230 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      11.230         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_54_192/COUT                  td                    0.083      11.313 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.313         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.368 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.368         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_54_196/Y2                    td                    0.158      11.526 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.354      11.880         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_50_193/Y3                    td                    0.167      12.047 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.386      12.433         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_50_169/Y3                    td                    0.221      12.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.243      12.897         _N3822           
 CLMA_50_168/Y2                    td                    0.171      13.068 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.245      13.313         u_rib/_N18543    
 CLMA_50_169/Y1                    td                    0.221      13.534 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.353      13.887         u_rib/N350       
 CLMA_50_161/Y1                    td                    0.185      14.072 f       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.719      14.791         u_rib/slave_sel [0]
 CLMA_50_137/Y0                    td                    0.226      15.017 r       u_rib/N127_10/gateop/F
                                   net (fanout=1)        0.242      15.259         u_rib/N127 [10]  
 CLMA_50_137/Y1                    td                    0.221      15.480 r       u_rib/N169_42_4/gateop_perm/Z
                                   net (fanout=1)        0.242      15.722         u_rib/_N15724    
 CLMA_50_137/Y2                    td                    0.173      15.895 r       u_rib/N169_42_5/gateop_perm/Z
                                   net (fanout=7)        0.824      16.719         u_rib/mux_s_data [10]
 CLMS_78_137/Y3                    td                    0.135      16.854 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[2]/gateop_perm/Z
                                   net (fanout=2)        0.242      17.096         u_tinyriscv_core/u_exu/u_exu_mem/_N2725
 CLMS_78_137/Y2                    td                    0.141      17.237 f       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[10]/gateop_perm/Z
                                   net (fanout=5)        0.511      17.748         _N8797           
 CLMA_86_160/Y2                    td                    0.189      17.937 f       u_rib/N239_10/gateop/F
                                   net (fanout=8)        1.951      19.888         s1_data_o[10]    
 DRM_122_268/DA0[11]                                                       f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[11]

 Data arrival time                                                  19.888         Logic Levels: 29 
                                                                                   Logic: 5.751ns(35.230%), Route: 10.573ns(64.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.293      23.102         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.360                          
 clock uncertainty                                      -0.050      23.310                          

 Setup time                                              0.019      23.329                          

 Data required time                                                 23.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.329                          
 Data arrival time                                                 -19.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/sbaddress0[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_addr[28]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325       3.134         ntclkbufg_1      
 CLMA_46_252/CLK                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_252/Q0                    tco                   0.197       3.331 f       u_jtag_top/u_jtag_dm/sbaddress0[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.109       3.440         u_jtag_top/u_jtag_dm/sbaddress0 [28]
 CLMS_46_245/A3                                                            f       u_jtag_top/u_jtag_dm/dm_mem_addr[28]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.440         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.505       3.572         ntclkbufg_1      
 CLMS_46_245/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_addr[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.170       3.144                          

 Data required time                                                  3.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.144                          
 Data arrival time                                                  -3.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.109
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.300       3.109         ntclkbufg_1      
 CLMA_70_292/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_292/Q0                    tco                   0.197       3.306 f       u_jtag_top/u_jtag_dm/rx/recv_data[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.167       3.473         u_jtag_top/u_jtag_dm/rx_data [24]
 CLMA_70_288/AD                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[24]/opit_0/D

 Data arrival time                                                   3.473         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.505       3.572         ntclkbufg_1      
 CLMA_70_288/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[24]/opit_0/CLK
 clock pessimism                                        -0.431       3.141                          
 clock uncertainty                                       0.000       3.141                          

 Hold time                                               0.028       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                  -3.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[0]/opit_0/CLK
Endpoint    : u_rst_ctrl/jtag_rst_r[1]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.571
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.307       3.116         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[0]/opit_0/CLK

 CLMA_50_240/Q0                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[0]/opit_0/Q
                                   net (fanout=1)        0.138       3.451         u_rst_ctrl/jtag_rst_r [0]
 CLMA_50_240/AD                                                            f       u_rst_ctrl/jtag_rst_r[1]/opit_0/D

 Data arrival time                                                   3.451         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.504       3.571         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[1]/opit_0/CLK
 clock pessimism                                        -0.454       3.117                          
 clock uncertainty                                       0.000       3.117                          

 Hold time                                               0.028       3.145                          

 Data required time                                                  3.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.145                          
 Data arrival time                                                  -3.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.260
  Launch Clock Delay      :  5.056
  Clock Pessimism Removal :  0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.468     503.596         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.596 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.460     505.056         ntclkbufg_0      
 CLMA_98_285/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_98_285/Y0                    tco                   0.261     505.317 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.809         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_98_288/Y3                    td                    0.302     506.111 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.614     506.725         u_jtag_top/u_jtag_driver/N282
 CLMA_86_276/Y0                    td                    0.171     506.896 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.780     507.676         u_jtag_top/u_jtag_driver/_N13890
 CLMA_70_284/BD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.676         Logic Levels: 2  
                                                                                   Logic: 0.734ns(28.015%), Route: 1.886ns(71.985%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.011    1002.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.951 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.309    1004.260         ntclkbufg_0      
 CLMA_70_284/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.645    1004.905                          
 clock uncertainty                                      -0.050    1004.855                          

 Setup time                                             -0.105    1004.750                          

 Data required time                                               1004.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.750                          
 Data arrival time                                                -507.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.288
  Launch Clock Delay      :  5.056
  Clock Pessimism Removal :  0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.468     503.596         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.596 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.460     505.056         ntclkbufg_0      
 CLMA_98_285/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_98_285/Y0                    tco                   0.261     505.317 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.470     505.787         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_98_288/Y0                    td                    0.171     505.958 r       u_jtag_top/u_jtag_driver/N139_8_2/gateop_perm/Z
                                   net (fanout=13)       0.568     506.526         u_jtag_top/u_jtag_driver/N229
 CLMS_102_289/Y2                   td                    0.141     506.667 f       u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=34)       0.929     507.596         u_jtag_top/u_jtag_driver/N233
 CLMA_70_261/CE                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 507.596         Logic Levels: 2  
                                                                                   Logic: 0.573ns(22.559%), Route: 1.967ns(77.441%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.011    1002.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.951 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.337    1004.288         ntclkbufg_0      
 CLMA_70_261/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.645    1004.933                          
 clock uncertainty                                      -0.050    1004.883                          

 Setup time                                             -0.212    1004.671                          

 Data required time                                               1004.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.671                          
 Data arrival time                                                -507.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.260
  Launch Clock Delay      :  5.056
  Clock Pessimism Removal :  0.645

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.468     503.596         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.596 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.460     505.056         ntclkbufg_0      
 CLMA_98_285/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_98_285/Y0                    tco                   0.261     505.317 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.809         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_98_288/Y3                    td                    0.302     506.111 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.614     506.725         u_jtag_top/u_jtag_driver/N282
 CLMA_86_276/Y0                    td                    0.171     506.896 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.780     507.676         u_jtag_top/u_jtag_driver/_N13890
 CLMA_70_284/DD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.676         Logic Levels: 2  
                                                                                   Logic: 0.734ns(28.015%), Route: 1.886ns(71.985%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.011    1002.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.951 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.309    1004.260         ntclkbufg_0      
 CLMA_70_284/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.645    1004.905                          
 clock uncertainty                                      -0.050    1004.855                          

 Setup time                                             -0.104    1004.751                          

 Data required time                                               1004.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.751                          
 Data arrival time                                                -507.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[15]/opit_0_inv_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.818
  Launch Clock Delay      :  4.259
  Clock Pessimism Removal :  -0.355

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.011       2.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.951 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.308       4.259         ntclkbufg_0      
 CLMS_86_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/CLK

 CLMS_86_289/Q0                    tco                   0.197       4.456 f       u_jtag_top/u_jtag_driver/dtm_req_data[15]/opit_0_inv/Q
                                   net (fanout=1)        0.227       4.683         u_jtag_top/u_jtag_driver/tx_data [15]
 CLMA_82_289/A4                                                            f       u_jtag_top/u_jtag_driver/tx/req_data[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.683         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.462%), Route: 0.227ns(53.538%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.239       3.306         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.306 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.512       4.818         ntclkbufg_0      
 CLMA_82_289/CLK                                                           r       u_jtag_top/u_jtag_driver/tx/req_data[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.355       4.463                          
 clock uncertainty                                       0.000       4.463                          

 Hold time                                              -0.055       4.408                          

 Data required time                                                  4.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.408                          
 Data arrival time                                                  -4.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.807
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  -0.528

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.011       2.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.951 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.301       4.252         ntclkbufg_0      
 CLMA_66_288/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_288/Q2                    tco                   0.197       4.449 f       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.587         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMS_66_289/CD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   4.587         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.239       3.306         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.306 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.501       4.807         ntclkbufg_0      
 CLMS_66_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.528       4.279                          
 clock uncertainty                                       0.000       4.279                          

 Hold time                                               0.027       4.306                          

 Data required time                                                  4.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.306                          
 Data arrival time                                                  -4.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[16]/opit_0_inv_L5Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[16]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.807
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  -0.528

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.011       2.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.951 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.301       4.252         ntclkbufg_0      
 CLMA_66_288/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[16]/opit_0_inv_L5Q/CLK

 CLMA_66_288/Q3                    tco                   0.197       4.449 f       u_jtag_top/u_jtag_driver/rx/recv_data[16]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.139       4.588         u_jtag_top/u_jtag_driver/rx_data [16]
 CLMS_66_289/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[16]/opit_0_inv/D

 Data arrival time                                                   4.588         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.239       3.306         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.306 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.501       4.807         ntclkbufg_0      
 CLMS_66_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[16]/opit_0_inv/CLK
 clock pessimism                                        -0.528       4.279                          
 clock uncertainty                                       0.000       4.279                          

 Hold time                                               0.028       4.307                          

 Data required time                                                  4.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.307                          
 Data arrival time                                                  -4.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : uart_0/uart_tx[6]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.122
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.475       3.542         ntclkbufg_1      
 CLMA_130_89/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_89/Q3                    tco                   0.206       3.748 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=262)      2.555       6.303         jtag_rst_n       
 CLMA_46_236/Y0                    td                    0.192       6.495 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      2.962       9.457         gpio_0/N9        
 CLMA_82_100/RSCO                  td                    0.102       9.559 f       gpio_0/gpio_ctrl[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.559         _N26             
 CLMA_82_104/RSCO                  td                    0.074       9.633 f       uart_0/uart_baud[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.633         _N25             
 CLMA_82_108/RSCO                  td                    0.074       9.707 f       timer_0/data_r[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.707         _N24             
 CLMA_82_112/RSCO                  td                    0.074       9.781 f       timer_0/timer_value[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.781         _N23             
 CLMA_82_132/RSCO                  td                    0.074       9.855 f       uart_0/uart_ctrl[5]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.855         _N22             
 CLMA_82_136/RSCO                  td                    0.074       9.929 f       gpio_0/gpio_data[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.929         _N21             
 CLMA_82_140/RSCO                  td                    0.074      10.003 f       gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      10.003         _N20             
 CLMA_82_144/RSCI                                                          f       uart_0/uart_tx[6]/opit_0/RS

 Data arrival time                                                  10.003         Logic Levels: 8  
                                                                                   Logic: 0.944ns(14.611%), Route: 5.517ns(85.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.313      23.122         ntclkbufg_1      
 CLMA_82_144/CLK                                                           r       uart_0/uart_tx[6]/opit_0/CLK
 clock pessimism                                         0.258      23.380                          
 clock uncertainty                                      -0.050      23.330                          

 Recovery time                                           0.000      23.330                          

 Data required time                                                 23.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.330                          
 Data arrival time                                                 -10.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.475       3.542         ntclkbufg_1      
 CLMA_130_89/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_89/Q3                    tco                   0.206       3.748 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=262)      2.555       6.303         jtag_rst_n       
 CLMA_46_236/Y0                    td                    0.192       6.495 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      3.546      10.041         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.041         Logic Levels: 1  
                                                                                   Logic: 0.398ns(6.124%), Route: 6.101ns(93.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.416      23.519                          
 clock uncertainty                                      -0.050      23.469                          

 Recovery time                                          -0.058      23.411                          

 Data required time                                                 23.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.411                          
 Data arrival time                                                 -10.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.475       3.542         ntclkbufg_1      
 CLMA_130_89/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_89/Q3                    tco                   0.206       3.748 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=262)      2.555       6.303         jtag_rst_n       
 CLMA_46_236/Y0                    td                    0.192       6.495 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      2.962       9.457         gpio_0/N9        
 CLMA_82_100/RSCO                  td                    0.102       9.559 f       gpio_0/gpio_ctrl[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.559         _N26             
 CLMA_82_104/RSCO                  td                    0.074       9.633 f       uart_0/uart_baud[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.633         _N25             
 CLMA_82_108/RSCO                  td                    0.074       9.707 f       timer_0/data_r[3]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.707         _N24             
 CLMA_82_112/RSCO                  td                    0.074       9.781 f       timer_0/timer_value[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.781         _N23             
 CLMA_82_132/RSCO                  td                    0.074       9.855 f       uart_0/uart_ctrl[5]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.855         _N22             
 CLMA_82_136/RSCO                  td                    0.074       9.929 f       gpio_0/gpio_data[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.929         _N21             
 CLMA_82_140/RSCI                                                          f       gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.929         Logic Levels: 7  
                                                                                   Logic: 0.870ns(13.621%), Route: 5.517ns(86.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.317      23.126         ntclkbufg_1      
 CLMA_82_140/CLK                                                           r       gpio_0/gpio_ctrl[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.384                          
 clock uncertainty                                      -0.050      23.334                          

 Recovery time                                           0.000      23.334                          

 Data required time                                                 23.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.334                          
 Data arrival time                                                  -9.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.307       3.116         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_240/Q3                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.250       3.563         u_rst_ctrl/jtag_rst_r [4]
 CLMA_46_236/Y0                    td                    0.134       3.697 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      0.526       4.223         gpio_0/N9        
 DRM_34_248/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.223         Logic Levels: 1  
                                                                                   Logic: 0.331ns(29.901%), Route: 0.776ns(70.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.524       3.591         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.258       3.333                          
 clock uncertainty                                       0.000       3.333                          

 Removal time                                           -0.003       3.330                          

 Data required time                                                  3.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.330                          
 Data arrival time                                                  -4.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.307       3.116         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_240/Q3                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.250       3.563         u_rst_ctrl/jtag_rst_r [4]
 CLMA_46_236/Y0                    td                    0.121       3.684 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      0.538       4.222         gpio_0/N9        
 DRM_34_248/RSTA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.222         Logic Levels: 1  
                                                                                   Logic: 0.318ns(28.752%), Route: 0.788ns(71.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.520       3.587         ntclkbufg_1      
 DRM_34_248/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[9].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.258       3.329                          
 clock uncertainty                                       0.000       3.329                          

 Removal time                                           -0.052       3.277                          

 Data required time                                                  3.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.277                          
 Data arrival time                                                  -4.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.602
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.307       3.116         ntclkbufg_1      
 CLMA_50_240/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_240/Q3                    tco                   0.197       3.313 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.250       3.563         u_rst_ctrl/jtag_rst_r [4]
 CLMA_46_236/Y0                    td                    0.134       3.697 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=538)      0.591       4.288         gpio_0/N9        
 DRM_62_248/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.288         Logic Levels: 1  
                                                                                   Logic: 0.331ns(28.242%), Route: 0.841ns(71.758%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535       3.602         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.258       3.344                          
 clock uncertainty                                       0.000       3.344                          

 Removal time                                           -0.003       3.341                          

 Data required time                                                  3.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.341                          
 Data arrival time                                                  -4.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.468       3.596         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.596 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.458       5.054         ntclkbufg_0      
 CLMS_102_285/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_102_285/Q0                   tco                   0.192       5.246 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.334       8.580         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       8.661 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.661         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049      10.710 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.770         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.770         Logic Levels: 2  
                                                                                   Logic: 2.322ns(40.623%), Route: 3.394ns(59.377%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.544       3.611         ntclkbufg_1      
 CLMA_98_248/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q1                    tco                   0.206       3.817 f       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.922       5.739         jtag_halt_req_o  
 CLMA_58_160/Y2                    td                    0.141       5.880 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.941       7.821         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       7.902 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.902         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       9.951 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.112         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.112         Logic Levels: 3  
                                                                                   Logic: 2.477ns(38.102%), Route: 4.024ns(61.898%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.506       3.573         ntclkbufg_1      
 CLMA_86_144/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_86_144/Q2                    tco                   0.206       3.779 f       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.491       5.270         gpio_ctrl[2]     
 CLMA_94_88/Y0                     td                    0.192       5.462 f       N103inv/gateop_perm/Z
                                   net (fanout=1)        1.197       6.659         N103_inv         
 IOL_151_50/TO                     td                    0.081       6.740 f       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       6.740         gpio_tri[1]/ntT  
 IOBD_152_50/PAD                   tse                   2.049       8.789 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.059       8.848         nt_gpio[1]       
 R17                                                                       f       gpio[1] (port)   

 Data arrival time                                                   8.848         Logic Levels: 3  
                                                                                   Logic: 2.528ns(47.924%), Route: 2.747ns(52.076%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.486       1.483         nt_rst_ext_i     
 CLMA_130_89/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.483         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.451%), Route: 0.631ns(42.549%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.568       1.565         nt_rst_ext_i     
 CLMS_126_93/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.565         Logic Levels: 2  
                                                                                   Logic: 0.852ns(54.441%), Route: 0.713ns(45.559%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R17                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.059       0.059         nt_gpio[1]       
 IOBD_152_50/DIN                   td                    0.781       0.840 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.840         gpio_tri[1]/ntI  
 IOL_151_50/RX_DATA_DD             td                    0.071       0.911 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        1.145       2.056         _N1              
 CLMA_90_88/Y0                     td                    0.264       2.320 f       gpio_0/gpio_data[1]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.181       2.501         gpio_0/_N16106   
 CLMS_86_93/A1                                                             f       gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.501         Logic Levels: 3  
                                                                                   Logic: 1.116ns(44.622%), Route: 1.385ns(55.378%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 30.000 sec
Action report_timing: CPU time elapsed is 14.172 sec
Current time: Mon Oct 31 13:12:44 2022
Action report_timing: Peak memory pool usage is 516,206,592 bytes
Report timing is finished successfully.
