Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/jixia/eth/181_10g_mac_ip/alt_em10g32_0_EXAMPLE_DESIGN/LL10G_10GBASER/rtl/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk.ip --synthesis=VERILOG --output-directory=/data/jixia/eth/181_10g_mac_ip/alt_em10g32_0_EXAMPLE_DESIGN/LL10G_10GBASER/rtl/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk --family="Stratix 10" --part=1SG280HU2F50E2VG
Warning: tx_xcvr_half_clk: Used clock_source 18.1 (instead of 17.1)
Info: address_decode_tx_xcvr_half_clk: "Transforming system: address_decode_tx_xcvr_half_clk"
Info: address_decode_tx_xcvr_half_clk: "Naming system components in system: address_decode_tx_xcvr_half_clk"
Info: address_decode_tx_xcvr_half_clk: "Processing generation queue"
Info: address_decode_tx_xcvr_half_clk: "Generating: address_decode_tx_xcvr_half_clk"
Info: address_decode_tx_xcvr_half_clk: Done "address_decode_tx_xcvr_half_clk" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
