# Single_Cycle_MIPS
This project shows the implementation of 16 bit single cycle MIPS processor. The Instruction Set Architecture of this MIPS processor includes the following instructions.
1) ADD
2) SUB
3) AND
4) OR
5) SLT
6) JR
7) LW
8) SW
9) BEQ
10) ADDI
11) SLTI
12) J
13) JAL.  The above instructions are classified into R, I and J type instructions. The format for R, I and J type instructions are as follows.
![ISA_MIPS drawio](https://github.com/Manikanata-IITB/Single_Cycle_MIPS/assets/138108630/1b3175e6-5843-4bd3-b49c-346820c95b8a)

