#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("q0_address0", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("q0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("q0_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("q0_d0", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("q0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("q0_address1", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("q0_ce1", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("q0_we1", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("q0_d1", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("q0_q1", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("q1_address0", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("q1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("q1_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("q1_d0", 32, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("q1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("q1_address1", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("q1_ce1", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("q1_we1", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("q1_d1", 32, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("q1_q1", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("q2_address0", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("q2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("q2_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("q2_d0", 32, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("q2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("q2_address1", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("q2_ce1", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("q2_we1", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("q2_d1", 32, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("q2_q1", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("q3_address0", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("q3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("q3_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("q3_d0", 32, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("q3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("q3_address1", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("q3_ce1", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("q3_we1", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("q3_d1", 32, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("q3_q1", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("q4_address0", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("q4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("q4_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("q4_d0", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("q4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("q4_address1", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("q4_ce1", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("q4_we1", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("q4_d1", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("q4_q1", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("q5_address0", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("q5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("q5_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("q5_d0", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("q5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("q5_address1", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("q5_ce1", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("q5_we1", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("q5_d1", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("q5_q1", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("q6_address0", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("q6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("q6_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("q6_d0", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("q6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("q6_address1", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("q6_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("q6_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("q6_d1", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("q6_q1", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("q7_address0", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("q7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("q7_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("q7_d0", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("q7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("q7_address1", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("q7_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("q7_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("q7_d1", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("q7_q1", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("zetas_address0", 8, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("zetas_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("zetas_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("zetas_address1", 8, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("zetas_ce1", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("zetas_q1", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
};
const char* HLS_Design_Meta::dut_name = "ntt";
