# UART_Communication_Via_PC_To_FPGA
UART(UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER ) . Reciever Module (UART-PC-FPGA)
# Elaborated_Design
![RTL_DESIGN_UART_RECEIVER](https://user-images.githubusercontent.com/98607828/176993481-1c058aa8-996b-4594-8444-21dda3417825.jpg)
# Implemented_Design
![UART_IMPLEMENTATION](https://user-images.githubusercontent.com/98607828/176993487-4c2fd025-2c8b-4603-b879-1ea01edc4e4e.jpg)
![UART_FPGA](https://user-images.githubusercontent.com/98607828/176993492-885929eb-5d14-4af7-a6d1-bceeac4adcd2.jpg)
![IMG-20220702-WA0001](https://user-images.githubusercontent.com/98607828/177001275-fc5e14fd-121d-45f9-bf85-87581ad12f0d.jpg)

# Simulation_Results

![UART](https://user-images.githubusercontent.com/98607828/176993509-622a32d6-ad4a-4c26-bf4b-ee6567fb56b9.jpg)
