{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 09:41:57 2015 " "Info: Processing started: Sat Nov 28 09:41:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uP -c uP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_RAM " "Info: Found entity 1: mem_RAM" {  } { { "mem_RAM.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/mem_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_REG.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file n_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_REG " "Info: Found entity 1: n_REG" {  } { { "n_REG.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/n_REG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_ADD_SUB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file opr_ADD_SUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_ADD_SUB " "Info: Found entity 1: opr_ADD_SUB" {  } { { "opr_ADD_SUB.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/opr_ADD_SUB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_CU " "Info: Found entity 1: uP_CU" {  } { { "uP_CU.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_DP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_DP " "Info: Found entity 1: uP_DP" {  } { { "uP_DP.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP " "Info: Found entity 1: uP" {  } { { "uP.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_tb " "Info: Found entity 1: uP_tb" {  } { { "uP_tb.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_tb.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "uP " "Info: Elaborating entity \"uP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_CU uP_CU:CtrlUnit " "Info: Elaborating entity \"uP_CU\" for hierarchy \"uP_CU:CtrlUnit\"" {  } { { "uP.v" "CtrlUnit" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_DP uP_DP:DataPath " "Info: Elaborating entity \"uP_DP\" for hierarchy \"uP_DP:DataPath\"" {  } { { "uP.v" "DataPath" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:IR_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:IR_REG\"" {  } { { "uP_DP.v" "IR_REG" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_DP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:PC_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:PC_REG\"" {  } { { "uP_DP.v" "PC_REG" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_DP.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_RAM uP_DP:DataPath\|mem_RAM:RAM_32x8 " "Info: Elaborating entity \"mem_RAM\" for hierarchy \"uP_DP:DataPath\|mem_RAM:RAM_32x8\"" {  } { { "uP_DP.v" "RAM_32x8" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_DP.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_ADD_SUB uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB " "Info: Elaborating entity \"opr_ADD_SUB\" for hierarchy \"uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\"" {  } { { "uP_DP.v" "ADD_SUB" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP_DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~0 " "Warning: Inferred dual-clock RAM node \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "mem_RAM.v" "REGISTER~0" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/mem_RAM.v" 9 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ram0_mem_RAM_5f519972.hdl.mif " "Info: Parameter INIT_FILE set to db/ram0_mem_RAM_5f519972.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "mem_RAM.v" "REGISTER~0" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/mem_RAM.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0 " "Info: Elaborated megafunction instantiation \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0 " "Info: Instantiated megafunction \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|altsyncram:REGISTER_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ram0_mem_RAM_5f519972.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/ram0_mem_RAM_5f519972.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uaj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uaj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uaj1 " "Info: Found entity 1: altsyncram_uaj1" {  } { { "db/altsyncram_uaj1.tdf" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/db/altsyncram_uaj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "ram0_mem_RAM_5f519972.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"ram0_mem_RAM_5f519972.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 0}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "ram0_mem_RAM_5f519972.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"ram0_mem_RAM_5f519972.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~14 " "Info: Register \"uP_CU:CtrlUnit\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~15 " "Info: Register \"uP_CU:CtrlUnit\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~16 " "Info: Register \"uP_CU:CtrlUnit\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~17 " "Info: Register \"uP_CU:CtrlUnit\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.map.smsg " "Info: Generated suppressed messages file C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/GeneralMicroProcessor/Microprocessor_Verilog/uP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
