# Tiny Tapeout project information
project:
  title:        "Sumador 8 bits"      # Project title
  author:       "Alberto Barrios"     # Tu nombre
  discord:      ""                    # Opcional
  description:  "Sumador de 8 bits"   # Descripción corta
  language:     "Verilog"             # Verilog
  clock_hz:     10000000              # 10 MHz

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"                        # 1x1 está bien

  # Your top module name must start with "tt_um_".
  top_module: "tt_um_sumador"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  source_files:
    - "contador8b.v"
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "enable"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "c0"
  uo[1]: "c1"
  uo[2]: "c2"
  uo[3]: "c3"
  uo[4]: "c4"
  uo[5]: "c5"
  uo[6]: "c6"
  uo[7]: "c7"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: "cout"

# Do not change!
yaml_version: 6
