// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="comm_writer,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.129750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=58,HLS_SYN_DSP=0,HLS_SYN_FF=473,HLS_SYN_LUT=1215}" *)

module comm_writer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        pcie_write_req_data_V_last_din,
        pcie_write_req_data_V_last_full_n,
        pcie_write_req_data_V_last_write,
        pcie_write_req_data_V_data_V_din,
        pcie_write_req_data_V_data_V_full_n,
        pcie_write_req_data_V_data_V_write,
        pcie_write_req_apply_V_num_din,
        pcie_write_req_apply_V_num_full_n,
        pcie_write_req_apply_V_num_write,
        pcie_write_req_apply_V_addr_din,
        pcie_write_req_apply_V_addr_full_n,
        pcie_write_req_apply_V_addr_write,
        comm_next_free_output_buf_addr_V_dout,
        comm_next_free_output_buf_addr_V_empty_n,
        comm_next_free_output_buf_addr_V_read,
        comm_next_free_output_buf_addr_req_V_din,
        comm_next_free_output_buf_addr_req_V_full_n,
        comm_next_free_output_buf_addr_req_V_write,
        user_output_data_V_V_dout,
        user_output_data_V_V_empty_n,
        user_output_data_V_V_read,
        data_output_req_V_din,
        data_output_req_V_full_n,
        data_output_req_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
output   pcie_write_req_data_V_last_din;
input   pcie_write_req_data_V_last_full_n;
output   pcie_write_req_data_V_last_write;
output  [511:0] pcie_write_req_data_V_data_V_din;
input   pcie_write_req_data_V_data_V_full_n;
output   pcie_write_req_data_V_data_V_write;
output  [7:0] pcie_write_req_apply_V_num_din;
input   pcie_write_req_apply_V_num_full_n;
output   pcie_write_req_apply_V_num_write;
output  [63:0] pcie_write_req_apply_V_addr_din;
input   pcie_write_req_apply_V_addr_full_n;
output   pcie_write_req_apply_V_addr_write;
input  [63:0] comm_next_free_output_buf_addr_V_dout;
input   comm_next_free_output_buf_addr_V_empty_n;
output   comm_next_free_output_buf_addr_V_read;
output   comm_next_free_output_buf_addr_req_V_din;
input   comm_next_free_output_buf_addr_req_V_full_n;
output   comm_next_free_output_buf_addr_req_V_write;
input  [511:0] user_output_data_V_V_dout;
input   user_output_data_V_V_empty_n;
output   user_output_data_V_V_read;
output   data_output_req_V_din;
input   data_output_req_V_full_n;
output   data_output_req_V_write;

reg ap_idle;
reg pcie_write_req_data_V_last_din;
reg[511:0] pcie_write_req_data_V_data_V_din;
reg[63:0] pcie_write_req_apply_V_addr_din;
reg comm_next_free_output_buf_addr_V_read;
reg comm_next_free_output_buf_addr_req_V_write;
reg user_output_data_V_V_read;
reg data_output_req_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    pcie_write_req_data_V_last_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] sel_preparing_buf_reg_236;
reg   [0:0] transferring_buf_val_reg_212;
reg    pcie_write_req_data_V_data_V_blk_n;
reg    pcie_write_req_apply_V_num_blk_n;
reg   [0:0] tmp_7_reg_851;
reg   [0:0] tmp_5_reg_882;
reg    pcie_write_req_apply_V_addr_blk_n;
reg    comm_next_free_output_buf_addr_req_V_blk_n;
reg   [0:0] apply_preparing_buf_reg_189;
reg   [0:0] ap_reg_pp0_iter1_apply_preparing_buf_reg_189;
reg   [0:0] preparing_buf_valid_reg_224;
reg    data_output_req_V_blk_n;
reg   [0:0] preparing_buf_valid_1_reg_272;
reg   [0:0] tmp_17_reg_870;
reg   [0:0] transferring_buf_val_1_reg_314;
reg   [0:0] preparing_buf_valid_4_reg_878;
reg   [0:0] tmp_16_reg_901;
reg   [0:0] transferring_buf_val_2_reg_325;
reg   [0:0] preparing_buf_valid_3_reg_909;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op155_write_state4;
wire    pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op156_write_state4;
wire    pcie_write_req_data_V_last1_status;
reg    ap_predicate_op159_write_state4;
reg    ap_predicate_op160_write_state4;
reg    ap_predicate_op162_write_state4;
reg    ap_predicate_op165_write_state4;
reg    ap_predicate_op166_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] p_s_reg_201;
reg   [15:0] preparing_buf_cnt_reg_248;
reg   [63:0] p_029_8_reg_336;
reg   [0:0] transferring_buf_val_3_reg_371;
reg   [0:0] preparing_buf_valid_8_reg_408;
reg   [0:0] sel_preparing_buf_7_reg_443;
reg   [15:0] preparing_buf_cnt_9_reg_480;
reg   [0:0] empty_n_4_reg_839;
reg   [0:0] apply_preparing_buf_phi_fu_193_p4;
reg   [63:0] tmp_20_reg_846;
wire   [0:0] tmp_7_fu_620_p2;
reg   [0:0] sel_preparing_buf_phi_fu_240_p4;
reg   [0:0] transferring_buf_val_phi_fu_216_p4;
wire   [63:0] req_apply_addr_fu_638_p2;
reg   [63:0] req_apply_addr_reg_855;
wire   [0:0] tmp_last_1_fu_661_p2;
reg   [0:0] tmp_last_1_reg_865;
wire   [0:0] tmp_17_fu_693_p2;
reg   [0:0] preparing_buf_valid_1_phi_fu_275_p6;
wire   [0:0] grp_fu_546_p1;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] grp_fu_581_p2;
reg   [0:0] transferring_buf_val_1_phi_fu_317_p4;
wire   [0:0] tmp_5_fu_718_p2;
wire   [63:0] req_apply_addr_2_fu_736_p2;
reg   [63:0] req_apply_addr_2_reg_886;
wire   [0:0] tmp_last_fu_759_p2;
reg   [0:0] tmp_last_reg_896;
wire   [0:0] tmp_16_fu_791_p2;
reg   [0:0] transferring_buf_val_2_phi_fu_328_p4;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] bufs_0_V_address0;
reg    bufs_0_V_ce0;
reg    bufs_0_V_we0;
wire   [511:0] bufs_0_V_q0;
reg   [9:0] bufs_1_V_address0;
reg    bufs_1_V_ce0;
reg    bufs_1_V_we0;
wire   [511:0] bufs_1_V_q0;
reg   [0:0] apply_preparing_buf_3_phi_fu_290_p6;
reg   [63:0] p_s_phi_fu_205_p4;
reg   [0:0] preparing_buf_valid_phi_fu_228_p4;
reg   [15:0] preparing_buf_cnt_phi_fu_252_p4;
wire   [63:0] ap_phi_precharge_reg_pp0_iter1_transferring_buf_add_1_reg_259;
reg   [63:0] transferring_buf_add_1_phi_fu_262_p6;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_1_reg_272;
wire   [0:0] not_empty_n_i2_fu_602_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_apply_preparing_buf_3_reg_286;
wire   [15:0] p_preparing_buf_cnt_fu_608_p3;
wire   [15:0] ap_phi_precharge_reg_pp0_iter1_preparing_buf_cnt_2_reg_301;
reg   [15:0] preparing_buf_cnt_2_phi_fu_304_p6;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_1_reg_314;
wire   [0:0] not_tmp_1_fu_681_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_2_reg_325;
wire   [0:0] not_tmp_s_fu_779_p2;
wire   [63:0] ap_phi_precharge_reg_pp0_iter1_p_029_8_reg_336;
wire   [63:0] grp_fu_573_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_3_reg_371;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_8_reg_408;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_sel_preparing_buf_7_reg_443;
wire   [15:0] ap_phi_precharge_reg_pp0_iter1_preparing_buf_cnt_9_reg_480;
wire   [15:0] grp_fu_565_p2;
wire   [63:0] tmp_12_fu_644_p1;
wire   [63:0] tmp_19_fu_699_p1;
wire   [63:0] tmp_3_fu_742_p1;
wire   [63:0] tmp_18_fu_797_p1;
reg    ap_block_pp0_stage0_01001;
reg    pcie_write_req_apply_V_num1_update;
reg    pcie_write_req_data_V_last1_update;
reg   [63:0] transferring_buf_add_fu_82;
reg   [15:0] bufs_idx_0_2_fu_86;
wire   [15:0] grp_fu_559_p2;
wire   [15:0] p_tmp_s_fu_771_p3;
reg   [15:0] bufs_idx_1_2_fu_90;
wire   [15:0] p_tmp_1_fu_673_p3;
wire   [15:0] grp_fu_537_p2;
wire   [5:0] tmp_10_fu_616_p1;
wire   [21:0] tmp_1_fu_626_p3;
wire   [63:0] tmp_11_fu_634_p1;
wire   [0:0] tmp_13_fu_649_p2;
wire   [0:0] tmp_14_fu_655_p2;
wire   [0:0] tmp_15_fu_667_p2;
wire   [5:0] tmp_2_fu_714_p1;
wire   [21:0] tmp_9_fu_724_p3;
wire   [63:0] tmp_s_fu_732_p1;
wire   [0:0] tmp_6_fu_747_p2;
wire   [0:0] tmp_8_fu_753_p2;
wire   [0:0] tmp_4_fu_765_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_289;
reg    ap_condition_361;
reg    ap_condition_374;
reg    ap_condition_226;
reg    ap_condition_692;
reg    ap_condition_695;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

comm_writer_bufs_bkb #(
    .DataWidth( 512 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
bufs_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufs_0_V_address0),
    .ce0(bufs_0_V_ce0),
    .we0(bufs_0_V_we0),
    .d0(user_output_data_V_V_dout),
    .q0(bufs_0_V_q0)
);

comm_writer_bufs_bkb #(
    .DataWidth( 512 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
bufs_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bufs_1_V_address0),
    .ce0(bufs_1_V_ce0),
    .we0(bufs_1_V_we0),
    .d0(user_output_data_V_V_dout),
    .q0(bufs_1_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        apply_preparing_buf_reg_189 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        apply_preparing_buf_reg_189 <= apply_preparing_buf_3_phi_fu_290_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4))) begin
        bufs_idx_0_2_fu_86 <= p_tmp_s_fu_771_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd1 == transferring_buf_val_1_phi_fu_317_p4))) begin
        bufs_idx_0_2_fu_86 <= 16'd1024;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1))) begin
        bufs_idx_0_2_fu_86 <= grp_fu_559_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        bufs_idx_0_2_fu_86 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd1 == transferring_buf_val_2_phi_fu_328_p4))) begin
        bufs_idx_1_2_fu_90 <= 16'd1024;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1))) begin
        bufs_idx_1_2_fu_90 <= grp_fu_537_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        bufs_idx_1_2_fu_90 <= p_tmp_1_fu_673_p3;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        bufs_idx_1_2_fu_90 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)))) begin
        p_029_8_reg_336 <= grp_fu_573_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd1 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd1 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd0 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd0 == grp_fu_546_p1)))) begin
        p_029_8_reg_336 <= transferring_buf_add_1_phi_fu_262_p6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_029_8_reg_336 <= ap_phi_precharge_reg_pp0_iter1_p_029_8_reg_336;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)))) begin
        preparing_buf_cnt_9_reg_480 <= grp_fu_565_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd1 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd1 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd0 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd0 == grp_fu_546_p1)))) begin
        preparing_buf_cnt_9_reg_480 <= preparing_buf_cnt_2_phi_fu_304_p6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        preparing_buf_cnt_9_reg_480 <= ap_phi_precharge_reg_pp0_iter1_preparing_buf_cnt_9_reg_480;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        preparing_buf_cnt_reg_248 <= 16'd0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        preparing_buf_cnt_reg_248 <= preparing_buf_cnt_9_reg_480;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_226 == 1'b1)) begin
        if (((1'd0 == apply_preparing_buf_reg_189) & (1'd1 == preparing_buf_valid_phi_fu_228_p4))) begin
            preparing_buf_valid_1_reg_272 <= preparing_buf_valid_phi_fu_228_p4;
        end else if (((1'd0 == apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_phi_fu_228_p4))) begin
            preparing_buf_valid_1_reg_272 <= 1'd0;
        end else if ((1'd1 == apply_preparing_buf_reg_189)) begin
            preparing_buf_valid_1_reg_272 <= empty_n_4_reg_839;
        end else if ((1'b1 == 1'b1)) begin
            preparing_buf_valid_1_reg_272 <= ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_1_reg_272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)))) begin
        preparing_buf_valid_8_reg_408 <= preparing_buf_valid_1_phi_fu_275_p6;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)))) begin
        preparing_buf_valid_8_reg_408 <= grp_fu_581_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd1 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd1 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd0 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd0 == grp_fu_546_p1)))) begin
        preparing_buf_valid_8_reg_408 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        preparing_buf_valid_8_reg_408 <= ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_8_reg_408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        preparing_buf_valid_reg_224 <= 1'd0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        preparing_buf_valid_reg_224 <= preparing_buf_valid_8_reg_408;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd1 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd0 == grp_fu_546_p1)))) begin
        sel_preparing_buf_7_reg_443 <= 1'd0;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd1 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd0 == grp_fu_546_p1)))) begin
        sel_preparing_buf_7_reg_443 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        sel_preparing_buf_7_reg_443 <= ap_phi_precharge_reg_pp0_iter1_sel_preparing_buf_7_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        sel_preparing_buf_reg_236 <= 1'd0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        sel_preparing_buf_reg_236 <= sel_preparing_buf_7_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_226 == 1'b1)) begin
        if (((1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == transferring_buf_val_phi_fu_216_p4))) begin
            transferring_buf_val_1_reg_314 <= not_tmp_1_fu_681_p2;
        end else if (((1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == transferring_buf_val_phi_fu_216_p4))) begin
            transferring_buf_val_1_reg_314 <= transferring_buf_val_phi_fu_216_p4;
        end else if ((1'b1 == 1'b1)) begin
            transferring_buf_val_1_reg_314 <= ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_1_reg_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_226 == 1'b1)) begin
        if (((1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'd1 == sel_preparing_buf_phi_fu_240_p4))) begin
            transferring_buf_val_2_reg_325 <= not_tmp_s_fu_779_p2;
        end else if (((1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == transferring_buf_val_phi_fu_216_p4))) begin
            transferring_buf_val_2_reg_325 <= transferring_buf_val_phi_fu_216_p4;
        end else if ((1'b1 == 1'b1)) begin
            transferring_buf_val_2_reg_325 <= ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_2_reg_325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd1 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd0 == grp_fu_546_p1)))) begin
        transferring_buf_val_3_reg_371 <= transferring_buf_val_1_phi_fu_317_p4;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)))) begin
        transferring_buf_val_3_reg_371 <= 1'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd1 == transferring_buf_val_2_phi_fu_328_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == preparing_buf_valid_1_phi_fu_275_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd0 == grp_fu_546_p1)))) begin
        transferring_buf_val_3_reg_371 <= transferring_buf_val_2_phi_fu_328_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        transferring_buf_val_3_reg_371 <= ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_3_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        transferring_buf_val_reg_212 <= 1'd0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        transferring_buf_val_reg_212 <= transferring_buf_val_3_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_apply_preparing_buf_reg_189 <= apply_preparing_buf_reg_189;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == apply_preparing_buf_phi_fu_193_p4))) begin
        empty_n_4_reg_839 <= comm_next_free_output_buf_addr_V_empty_n;
        tmp_20_reg_846 <= comm_next_free_output_buf_addr_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        p_s_reg_201 <= p_029_8_reg_336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4))) begin
        preparing_buf_valid_3_reg_909 <= grp_fu_581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4))) begin
        preparing_buf_valid_4_reg_878 <= grp_fu_581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_5_fu_718_p2))) begin
        req_apply_addr_2_reg_886 <= req_apply_addr_2_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'd1 == tmp_7_fu_620_p2))) begin
        req_apply_addr_reg_855 <= req_apply_addr_fu_638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'd1 == sel_preparing_buf_phi_fu_240_p4))) begin
        tmp_16_reg_901 <= tmp_16_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6))) begin
        tmp_17_reg_870 <= tmp_17_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'd1 == sel_preparing_buf_phi_fu_240_p4))) begin
        tmp_5_reg_882 <= tmp_5_fu_718_p2;
        tmp_last_reg_896 <= tmp_last_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == transferring_buf_val_phi_fu_216_p4))) begin
        tmp_7_reg_851 <= tmp_7_fu_620_p2;
        tmp_last_1_reg_865 <= tmp_last_1_fu_661_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_17_fu_693_p2) & (1'd0 == transferring_buf_val_1_phi_fu_317_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == tmp_16_fu_791_p2) & (1'd0 == transferring_buf_val_2_phi_fu_328_p4)))) begin
        transferring_buf_add_fu_82 <= transferring_buf_add_1_phi_fu_262_p6;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_289 == 1'b1)) begin
        if (((1'd0 == apply_preparing_buf_reg_189) & (1'd1 == preparing_buf_valid_phi_fu_228_p4))) begin
            apply_preparing_buf_3_phi_fu_290_p6 = 1'd0;
        end else if (((1'd0 == apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_phi_fu_228_p4))) begin
            apply_preparing_buf_3_phi_fu_290_p6 = 1'd1;
        end else if ((1'd1 == apply_preparing_buf_reg_189)) begin
            apply_preparing_buf_3_phi_fu_290_p6 = not_empty_n_i2_fu_602_p2;
        end else begin
            apply_preparing_buf_3_phi_fu_290_p6 = ap_phi_precharge_reg_pp0_iter1_apply_preparing_buf_3_reg_286;
        end
    end else begin
        apply_preparing_buf_3_phi_fu_290_p6 = ap_phi_precharge_reg_pp0_iter1_apply_preparing_buf_3_reg_286;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        apply_preparing_buf_phi_fu_193_p4 = apply_preparing_buf_3_phi_fu_290_p6;
    end else begin
        apply_preparing_buf_phi_fu_193_p4 = apply_preparing_buf_reg_189;
    end
end

always @ (*) begin
    if ((ap_condition_289 == 1'b1)) begin
        if (((1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'd1 == sel_preparing_buf_phi_fu_240_p4))) begin
            bufs_0_V_address0 = tmp_3_fu_742_p1;
        end else if ((ap_condition_361 == 1'b1)) begin
            bufs_0_V_address0 = tmp_19_fu_699_p1;
        end else begin
            bufs_0_V_address0 = 'bx;
        end
    end else begin
        bufs_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1)))) begin
        bufs_0_V_ce0 = 1'b1;
    end else begin
        bufs_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1))) begin
        bufs_0_V_we0 = 1'b1;
    end else begin
        bufs_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_289 == 1'b1)) begin
        if ((ap_condition_374 == 1'b1)) begin
            bufs_1_V_address0 = tmp_18_fu_797_p1;
        end else if (((1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == transferring_buf_val_phi_fu_216_p4))) begin
            bufs_1_V_address0 = tmp_12_fu_644_p1;
        end else begin
            bufs_1_V_address0 = 'bx;
        end
    end else begin
        bufs_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == transferring_buf_val_phi_fu_216_p4) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1)))) begin
        bufs_1_V_ce0 = 1'b1;
    end else begin
        bufs_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1))) begin
        bufs_1_V_we0 = 1'b1;
    end else begin
        bufs_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == apply_preparing_buf_phi_fu_193_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == comm_next_free_output_buf_addr_V_empty_n))) begin
        comm_next_free_output_buf_addr_V_read = 1'b1;
    end else begin
        comm_next_free_output_buf_addr_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_reg_224))) begin
        comm_next_free_output_buf_addr_req_V_blk_n = comm_next_free_output_buf_addr_req_V_full_n;
    end else begin
        comm_next_free_output_buf_addr_req_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op155_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        comm_next_free_output_buf_addr_req_V_write = 1'b1;
    end else begin
        comm_next_free_output_buf_addr_req_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (sel_preparing_buf_reg_236 == 1'd0) & (1'd1 == preparing_buf_valid_1_reg_272) & (1'd1 == tmp_17_reg_870) & (1'd0 == transferring_buf_val_1_reg_314) & (1'd0 == preparing_buf_valid_4_reg_878)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (sel_preparing_buf_reg_236 == 1'd1) & (1'd1 == preparing_buf_valid_1_reg_272) & (1'd1 == tmp_16_reg_901) & (1'd0 == transferring_buf_val_2_reg_325) & (1'd0 == preparing_buf_valid_3_reg_909)))) begin
        data_output_req_V_blk_n = data_output_req_V_full_n;
    end else begin
        data_output_req_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op160_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op166_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        data_output_req_V_write = 1'b1;
    end else begin
        data_output_req_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        p_s_phi_fu_205_p4 = p_029_8_reg_336;
    end else begin
        p_s_phi_fu_205_p4 = p_s_reg_201;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (sel_preparing_buf_reg_236 == 1'd0) & (transferring_buf_val_reg_212 == 1'd1) & (1'd1 == tmp_7_reg_851)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (transferring_buf_val_reg_212 == 1'd1) & (sel_preparing_buf_reg_236 == 1'd1) & (1'd1 == tmp_5_reg_882)))) begin
        pcie_write_req_apply_V_addr_blk_n = pcie_write_req_apply_V_addr_full_n;
    end else begin
        pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op162_write_state4)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_2_reg_886;
        end else if ((1'b1 == ap_predicate_op156_write_state4)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_reg_855;
        end else begin
            pcie_write_req_apply_V_addr_din = 'bx;
        end
    end else begin
        pcie_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op156_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op162_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (sel_preparing_buf_reg_236 == 1'd0) & (transferring_buf_val_reg_212 == 1'd1) & (1'd1 == tmp_7_reg_851)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (transferring_buf_val_reg_212 == 1'd1) & (sel_preparing_buf_reg_236 == 1'd1) & (1'd1 == tmp_5_reg_882)))) begin
        pcie_write_req_apply_V_num_blk_n = pcie_write_req_apply_V_num_full_n;
    end else begin
        pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (sel_preparing_buf_reg_236 == 1'd0) & (transferring_buf_val_reg_212 == 1'd1)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (transferring_buf_val_reg_212 == 1'd1) & (sel_preparing_buf_reg_236 == 1'd1)))) begin
        pcie_write_req_data_V_data_V_blk_n = pcie_write_req_data_V_data_V_full_n;
    end else begin
        pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op165_write_state4)) begin
            pcie_write_req_data_V_data_V_din = bufs_0_V_q0;
        end else if ((1'b1 == ap_predicate_op159_write_state4)) begin
            pcie_write_req_data_V_data_V_din = bufs_1_V_q0;
        end else begin
            pcie_write_req_data_V_data_V_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op159_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op165_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (sel_preparing_buf_reg_236 == 1'd0) & (transferring_buf_val_reg_212 == 1'd1)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (transferring_buf_val_reg_212 == 1'd1) & (sel_preparing_buf_reg_236 == 1'd1)))) begin
        pcie_write_req_data_V_last_blk_n = pcie_write_req_data_V_last_full_n;
    end else begin
        pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op165_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_reg_896;
        end else if ((1'b1 == ap_predicate_op159_write_state4)) begin
            pcie_write_req_data_V_last_din = tmp_last_1_reg_865;
        end else begin
            pcie_write_req_data_V_last_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_phi_fu_228_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == apply_preparing_buf_reg_189) & (1'd1 == preparing_buf_valid_phi_fu_228_p4)))) begin
        preparing_buf_cnt_2_phi_fu_304_p6 = preparing_buf_cnt_phi_fu_252_p4;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == apply_preparing_buf_reg_189))) begin
        preparing_buf_cnt_2_phi_fu_304_p6 = p_preparing_buf_cnt_fu_608_p3;
    end else begin
        preparing_buf_cnt_2_phi_fu_304_p6 = ap_phi_precharge_reg_pp0_iter1_preparing_buf_cnt_2_reg_301;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        preparing_buf_cnt_phi_fu_252_p4 = preparing_buf_cnt_9_reg_480;
    end else begin
        preparing_buf_cnt_phi_fu_252_p4 = preparing_buf_cnt_reg_248;
    end
end

always @ (*) begin
    if ((ap_condition_289 == 1'b1)) begin
        if (((1'd0 == apply_preparing_buf_reg_189) & (1'd1 == preparing_buf_valid_phi_fu_228_p4))) begin
            preparing_buf_valid_1_phi_fu_275_p6 = preparing_buf_valid_phi_fu_228_p4;
        end else if (((1'd0 == apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_phi_fu_228_p4))) begin
            preparing_buf_valid_1_phi_fu_275_p6 = 1'd0;
        end else if ((1'd1 == apply_preparing_buf_reg_189)) begin
            preparing_buf_valid_1_phi_fu_275_p6 = empty_n_4_reg_839;
        end else begin
            preparing_buf_valid_1_phi_fu_275_p6 = ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_1_reg_272;
        end
    end else begin
        preparing_buf_valid_1_phi_fu_275_p6 = ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_1_reg_272;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        preparing_buf_valid_phi_fu_228_p4 = preparing_buf_valid_8_reg_408;
    end else begin
        preparing_buf_valid_phi_fu_228_p4 = preparing_buf_valid_reg_224;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        sel_preparing_buf_phi_fu_240_p4 = sel_preparing_buf_7_reg_443;
    end else begin
        sel_preparing_buf_phi_fu_240_p4 = sel_preparing_buf_reg_236;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_phi_fu_228_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == apply_preparing_buf_reg_189) & (1'd1 == preparing_buf_valid_phi_fu_228_p4)))) begin
        transferring_buf_add_1_phi_fu_262_p6 = p_s_phi_fu_205_p4;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == apply_preparing_buf_reg_189))) begin
        transferring_buf_add_1_phi_fu_262_p6 = tmp_20_reg_846;
    end else begin
        transferring_buf_add_1_phi_fu_262_p6 = ap_phi_precharge_reg_pp0_iter1_transferring_buf_add_1_reg_259;
    end
end

always @ (*) begin
    if ((ap_condition_692 == 1'b1)) begin
        if ((1'd1 == transferring_buf_val_phi_fu_216_p4)) begin
            transferring_buf_val_1_phi_fu_317_p4 = not_tmp_1_fu_681_p2;
        end else if ((1'd0 == transferring_buf_val_phi_fu_216_p4)) begin
            transferring_buf_val_1_phi_fu_317_p4 = transferring_buf_val_phi_fu_216_p4;
        end else begin
            transferring_buf_val_1_phi_fu_317_p4 = ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_1_reg_314;
        end
    end else begin
        transferring_buf_val_1_phi_fu_317_p4 = ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_1_reg_314;
    end
end

always @ (*) begin
    if ((ap_condition_695 == 1'b1)) begin
        if ((1'd1 == transferring_buf_val_phi_fu_216_p4)) begin
            transferring_buf_val_2_phi_fu_328_p4 = not_tmp_s_fu_779_p2;
        end else if ((1'd0 == transferring_buf_val_phi_fu_216_p4)) begin
            transferring_buf_val_2_phi_fu_328_p4 = transferring_buf_val_phi_fu_216_p4;
        end else begin
            transferring_buf_val_2_phi_fu_328_p4 = ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_2_reg_325;
        end
    end else begin
        transferring_buf_val_2_phi_fu_328_p4 = ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_2_reg_325;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        transferring_buf_val_phi_fu_216_p4 = transferring_buf_val_3_reg_371;
    end else begin
        transferring_buf_val_phi_fu_216_p4 = transferring_buf_val_reg_212;
    end
end

always @ (*) begin
    if (((1'b1 == user_output_data_V_V_empty_n) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_17_fu_693_p2) & (1'b1 == user_output_data_V_V_empty_n))))) begin
        user_output_data_V_V_read = 1'b1;
    end else begin
        user_output_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == comm_next_free_output_buf_addr_req_V_full_n) & (1'b1 == ap_predicate_op155_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op156_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op159_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op160_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op162_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op165_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op166_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == comm_next_free_output_buf_addr_req_V_full_n) & (1'b1 == ap_predicate_op155_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op156_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op159_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op160_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op162_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op165_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op166_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == comm_next_free_output_buf_addr_req_V_full_n) & (1'b1 == ap_predicate_op155_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op156_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op159_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op160_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op162_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op165_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op166_write_state4))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((1'b0 == comm_next_free_output_buf_addr_req_V_full_n) & (1'b1 == ap_predicate_op155_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op156_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op159_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op160_write_state4)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op162_write_state4)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op165_write_state4)) | ((1'b0 == data_output_req_V_full_n) & (1'b1 == ap_predicate_op166_write_state4)));
end

always @ (*) begin
    ap_condition_226 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_289 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_361 = ((1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'd0 == tmp_17_fu_693_p2) & (1'd1 == grp_fu_546_p1));
end

always @ (*) begin
    ap_condition_374 = ((1'd1 == preparing_buf_valid_1_phi_fu_275_p6) & (1'd1 == sel_preparing_buf_phi_fu_240_p4) & (1'd0 == tmp_16_fu_791_p2) & (1'd1 == grp_fu_546_p1));
end

always @ (*) begin
    ap_condition_692 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == sel_preparing_buf_phi_fu_240_p4) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_695 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == sel_preparing_buf_phi_fu_240_p4));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter1_apply_preparing_buf_3_reg_286 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_029_8_reg_336 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_preparing_buf_cnt_2_reg_301 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_preparing_buf_cnt_9_reg_480 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_1_reg_272 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_preparing_buf_valid_8_reg_408 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_sel_preparing_buf_7_reg_443 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_transferring_buf_add_1_reg_259 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_1_reg_314 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_2_reg_325 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_transferring_buf_val_3_reg_371 = 'bx;

always @ (*) begin
    ap_predicate_op155_write_state4 = ((1'd0 == ap_reg_pp0_iter1_apply_preparing_buf_reg_189) & (1'd0 == preparing_buf_valid_reg_224));
end

always @ (*) begin
    ap_predicate_op156_write_state4 = ((sel_preparing_buf_reg_236 == 1'd0) & (transferring_buf_val_reg_212 == 1'd1) & (1'd1 == tmp_7_reg_851));
end

always @ (*) begin
    ap_predicate_op159_write_state4 = ((sel_preparing_buf_reg_236 == 1'd0) & (transferring_buf_val_reg_212 == 1'd1));
end

always @ (*) begin
    ap_predicate_op160_write_state4 = ((sel_preparing_buf_reg_236 == 1'd0) & (1'd1 == preparing_buf_valid_1_reg_272) & (1'd1 == tmp_17_reg_870) & (1'd0 == transferring_buf_val_1_reg_314) & (1'd0 == preparing_buf_valid_4_reg_878));
end

always @ (*) begin
    ap_predicate_op162_write_state4 = ((transferring_buf_val_reg_212 == 1'd1) & (sel_preparing_buf_reg_236 == 1'd1) & (1'd1 == tmp_5_reg_882));
end

always @ (*) begin
    ap_predicate_op165_write_state4 = ((transferring_buf_val_reg_212 == 1'd1) & (sel_preparing_buf_reg_236 == 1'd1));
end

always @ (*) begin
    ap_predicate_op166_write_state4 = ((sel_preparing_buf_reg_236 == 1'd1) & (1'd1 == preparing_buf_valid_1_reg_272) & (1'd1 == tmp_16_reg_901) & (1'd0 == transferring_buf_val_2_reg_325) & (1'd0 == preparing_buf_valid_3_reg_909));
end

assign ap_ready = 1'b0;

assign comm_next_free_output_buf_addr_req_V_din = 1'd0;

assign data_output_req_V_din = 1'd0;

assign grp_fu_537_p2 = (bufs_idx_1_2_fu_90 + 16'd1);

assign grp_fu_546_p1 = user_output_data_V_V_empty_n;

assign grp_fu_559_p2 = (bufs_idx_0_2_fu_86 + 16'd1);

assign grp_fu_565_p2 = (preparing_buf_cnt_2_phi_fu_304_p6 + 16'd1);

assign grp_fu_573_p2 = (transferring_buf_add_1_phi_fu_262_p6 + 64'd65536);

assign grp_fu_581_p2 = ((grp_fu_565_p2 != 16'd64) ? 1'b1 : 1'b0);

assign not_empty_n_i2_fu_602_p2 = (empty_n_4_reg_839 ^ 1'd1);

assign not_tmp_1_fu_681_p2 = (tmp_15_fu_667_p2 ^ 1'd1);

assign not_tmp_s_fu_779_p2 = (tmp_4_fu_765_p2 ^ 1'd1);

assign p_preparing_buf_cnt_fu_608_p3 = ((empty_n_4_reg_839[0:0] === 1'b1) ? 16'd0 : preparing_buf_cnt_phi_fu_252_p4);

assign p_tmp_1_fu_673_p3 = ((tmp_15_fu_667_p2[0:0] === 1'b1) ? 16'd0 : grp_fu_537_p2);

assign p_tmp_s_fu_771_p3 = ((tmp_4_fu_765_p2[0:0] === 1'b1) ? 16'd0 : grp_fu_559_p2);

assign pcie_write_req_apply_V_addr_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_apply_V_num1_status = (pcie_write_req_apply_V_num_full_n & pcie_write_req_apply_V_addr_full_n);

assign pcie_write_req_apply_V_num_din = 8'd64;

assign pcie_write_req_apply_V_num_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_data_V_data_V_write = pcie_write_req_data_V_last1_update;

assign pcie_write_req_data_V_last1_status = (pcie_write_req_data_V_last_full_n & pcie_write_req_data_V_data_V_full_n);

assign pcie_write_req_data_V_last_write = pcie_write_req_data_V_last1_update;

assign req_apply_addr_2_fu_736_p2 = (tmp_s_fu_732_p1 + transferring_buf_add_fu_82);

assign req_apply_addr_fu_638_p2 = (tmp_11_fu_634_p1 + transferring_buf_add_fu_82);

assign tmp_10_fu_616_p1 = bufs_idx_1_2_fu_90[5:0];

assign tmp_11_fu_634_p1 = tmp_1_fu_626_p3;

assign tmp_12_fu_644_p1 = bufs_idx_1_2_fu_90;

assign tmp_13_fu_649_p2 = ((tmp_10_fu_616_p1 == 6'd63) ? 1'b1 : 1'b0);

assign tmp_14_fu_655_p2 = ((grp_fu_537_p2 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_15_fu_667_p2 = ((grp_fu_537_p2 == 16'd1024) ? 1'b1 : 1'b0);

assign tmp_16_fu_791_p2 = ((bufs_idx_1_2_fu_90 == 16'd1024) ? 1'b1 : 1'b0);

assign tmp_17_fu_693_p2 = ((bufs_idx_0_2_fu_86 == 16'd1024) ? 1'b1 : 1'b0);

assign tmp_18_fu_797_p1 = bufs_idx_1_2_fu_90;

assign tmp_19_fu_699_p1 = bufs_idx_0_2_fu_86;

assign tmp_1_fu_626_p3 = {{bufs_idx_1_2_fu_90}, {6'd0}};

assign tmp_2_fu_714_p1 = bufs_idx_0_2_fu_86[5:0];

assign tmp_3_fu_742_p1 = bufs_idx_0_2_fu_86;

assign tmp_4_fu_765_p2 = ((grp_fu_559_p2 == 16'd1024) ? 1'b1 : 1'b0);

assign tmp_5_fu_718_p2 = ((tmp_2_fu_714_p1 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_6_fu_747_p2 = ((tmp_2_fu_714_p1 == 6'd63) ? 1'b1 : 1'b0);

assign tmp_7_fu_620_p2 = ((tmp_10_fu_616_p1 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_753_p2 = ((grp_fu_559_p2 != 16'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_724_p3 = {{bufs_idx_0_2_fu_86}, {6'd0}};

assign tmp_last_1_fu_661_p2 = (tmp_13_fu_649_p2 & tmp_14_fu_655_p2);

assign tmp_last_fu_759_p2 = (tmp_6_fu_747_p2 & tmp_8_fu_753_p2);

assign tmp_s_fu_732_p1 = tmp_9_fu_724_p3;

endmodule //comm_writer
