#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027750c24290 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000027750ca8060_0 .net "PC", 31 0, v0000027750c5c810_0;  1 drivers
v0000027750ca8880_0 .var "clk", 0 0;
v0000027750ca8420_0 .net "clkout", 0 0, L_0000027750caa850;  1 drivers
v0000027750ca9500_0 .net "cycles_consumed", 31 0, v0000027750ca6800_0;  1 drivers
v0000027750ca81a0_0 .var "rst", 0 0;
S_0000027750bc40c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000027750c24290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000027750c45b20 .param/l "RType" 0 4 2, C4<000000>;
P_0000027750c45b58 .param/l "add" 0 4 5, C4<100000>;
P_0000027750c45b90 .param/l "addi" 0 4 8, C4<001000>;
P_0000027750c45bc8 .param/l "addu" 0 4 5, C4<100001>;
P_0000027750c45c00 .param/l "and_" 0 4 5, C4<100100>;
P_0000027750c45c38 .param/l "andi" 0 4 8, C4<001100>;
P_0000027750c45c70 .param/l "beq" 0 4 10, C4<000100>;
P_0000027750c45ca8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027750c45ce0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000027750c45d18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027750c45d50 .param/l "j" 0 4 12, C4<000010>;
P_0000027750c45d88 .param/l "jal" 0 4 12, C4<000011>;
P_0000027750c45dc0 .param/l "jr" 0 4 6, C4<001000>;
P_0000027750c45df8 .param/l "lw" 0 4 8, C4<100011>;
P_0000027750c45e30 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027750c45e68 .param/l "or_" 0 4 5, C4<100101>;
P_0000027750c45ea0 .param/l "ori" 0 4 8, C4<001101>;
P_0000027750c45ed8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027750c45f10 .param/l "sll" 0 4 6, C4<000000>;
P_0000027750c45f48 .param/l "slt" 0 4 5, C4<101010>;
P_0000027750c45f80 .param/l "slti" 0 4 8, C4<101010>;
P_0000027750c45fb8 .param/l "srl" 0 4 6, C4<000010>;
P_0000027750c45ff0 .param/l "sub" 0 4 5, C4<100010>;
P_0000027750c46028 .param/l "subu" 0 4 5, C4<100011>;
P_0000027750c46060 .param/l "sw" 0 4 8, C4<101011>;
P_0000027750c46098 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027750c460d0 .param/l "xori" 0 4 8, C4<001110>;
L_0000027750caa3f0 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caa620 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caad90 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caae70 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caaee0 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caa380 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caaa10 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caa5b0 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caa850 .functor OR 1, v0000027750ca8880_0, v0000027750c27130_0, C4<0>, C4<0>;
L_0000027750caa9a0 .functor OR 1, L_0000027750ca93c0, L_0000027750ca86a0, C4<0>, C4<0>;
L_0000027750caa1c0 .functor AND 1, L_0000027750ca9000, L_0000027750ca90a0, C4<1>, C4<1>;
L_0000027750caa690 .functor NOT 1, v0000027750ca81a0_0, C4<0>, C4<0>, C4<0>;
L_0000027750caa460 .functor OR 1, L_0000027750d06190, L_0000027750d06370, C4<0>, C4<0>;
L_0000027750caa700 .functor OR 1, L_0000027750caa460, L_0000027750d05e70, C4<0>, C4<0>;
L_0000027750caaf50 .functor OR 1, L_0000027750d058d0, L_0000027750d06410, C4<0>, C4<0>;
L_0000027750caa070 .functor AND 1, L_0000027750d06690, L_0000027750caaf50, C4<1>, C4<1>;
L_0000027750caa230 .functor OR 1, L_0000027750d05a10, L_0000027750d05ab0, C4<0>, C4<0>;
L_0000027750caa2a0 .functor AND 1, L_0000027750d06870, L_0000027750caa230, C4<1>, C4<1>;
L_0000027750caa310 .functor NOT 1, L_0000027750caa850, C4<0>, C4<0>, C4<0>;
v0000027750c5ce50_0 .net "ALUOp", 3 0, v0000027750c28490_0;  1 drivers
v0000027750c5c9f0_0 .net "ALUResult", 31 0, v0000027750c9a2d0_0;  1 drivers
v0000027750c5da30_0 .net "ALUSrc", 0 0, v0000027750c26d70_0;  1 drivers
v0000027750c5dc10_0 .net "ALUin2", 31 0, L_0000027750d05790;  1 drivers
v0000027750c5cef0_0 .net "MemReadEn", 0 0, v0000027750c27f90_0;  1 drivers
v0000027750c5c270_0 .net "MemWriteEn", 0 0, v0000027750c28170_0;  1 drivers
v0000027750c5c8b0_0 .net "MemtoReg", 0 0, v0000027750c27450_0;  1 drivers
v0000027750c5dad0_0 .net "PC", 31 0, v0000027750c5c810_0;  alias, 1 drivers
v0000027750c5df30_0 .net "PCPlus1", 31 0, L_0000027750ca96e0;  1 drivers
v0000027750c5c4f0_0 .net "PCsrc", 1 0, v0000027750c987f0_0;  1 drivers
v0000027750c5cb30_0 .net "RegDst", 0 0, v0000027750c26ff0_0;  1 drivers
v0000027750c5c310_0 .net "RegWriteEn", 0 0, v0000027750c26c30_0;  1 drivers
v0000027750c5dcb0_0 .net "WriteRegister", 4 0, L_0000027750d062d0;  1 drivers
v0000027750c5cc70_0 .net *"_ivl_0", 0 0, L_0000027750caa3f0;  1 drivers
L_0000027750cab080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027750c5dd50_0 .net/2u *"_ivl_10", 4 0, L_0000027750cab080;  1 drivers
L_0000027750cab470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c5e070_0 .net *"_ivl_101", 15 0, L_0000027750cab470;  1 drivers
v0000027750c5d710_0 .net *"_ivl_102", 31 0, L_0000027750ca8a60;  1 drivers
L_0000027750cab4b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c5d5d0_0 .net *"_ivl_105", 25 0, L_0000027750cab4b8;  1 drivers
L_0000027750cab500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c5cd10_0 .net/2u *"_ivl_106", 31 0, L_0000027750cab500;  1 drivers
v0000027750c5c590_0 .net *"_ivl_108", 0 0, L_0000027750ca9000;  1 drivers
L_0000027750cab548 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027750c5ddf0_0 .net/2u *"_ivl_110", 5 0, L_0000027750cab548;  1 drivers
v0000027750c5c630_0 .net *"_ivl_112", 0 0, L_0000027750ca90a0;  1 drivers
v0000027750c5c1d0_0 .net *"_ivl_115", 0 0, L_0000027750caa1c0;  1 drivers
v0000027750c5cf90_0 .net *"_ivl_116", 47 0, L_0000027750ca9640;  1 drivers
L_0000027750cab590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c5c950_0 .net *"_ivl_119", 15 0, L_0000027750cab590;  1 drivers
L_0000027750cab0c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027750c5d030_0 .net/2u *"_ivl_12", 5 0, L_0000027750cab0c8;  1 drivers
v0000027750c5c3b0_0 .net *"_ivl_120", 47 0, L_0000027750ca9460;  1 drivers
L_0000027750cab5d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c5c6d0_0 .net *"_ivl_123", 15 0, L_0000027750cab5d8;  1 drivers
v0000027750c5ca90_0 .net *"_ivl_125", 0 0, L_0000027750ca9280;  1 drivers
v0000027750c5cbd0_0 .net *"_ivl_126", 31 0, L_0000027750ca9820;  1 drivers
v0000027750c5d350_0 .net *"_ivl_128", 47 0, L_0000027750ca8b00;  1 drivers
v0000027750c5d0d0_0 .net *"_ivl_130", 47 0, L_0000027750ca8ba0;  1 drivers
v0000027750c5de90_0 .net *"_ivl_132", 47 0, L_0000027750ca8c40;  1 drivers
v0000027750c5d7b0_0 .net *"_ivl_134", 47 0, L_0000027750ca9780;  1 drivers
L_0000027750cab620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027750c5c450_0 .net/2u *"_ivl_138", 1 0, L_0000027750cab620;  1 drivers
v0000027750c5d170_0 .net *"_ivl_14", 0 0, L_0000027750ca9c80;  1 drivers
v0000027750c5d670_0 .net *"_ivl_140", 0 0, L_0000027750ca9be0;  1 drivers
L_0000027750cab668 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027750c5d210_0 .net/2u *"_ivl_142", 1 0, L_0000027750cab668;  1 drivers
v0000027750c5dfd0_0 .net *"_ivl_144", 0 0, L_0000027750ca8ce0;  1 drivers
L_0000027750cab6b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027750c5d2b0_0 .net/2u *"_ivl_146", 1 0, L_0000027750cab6b0;  1 drivers
v0000027750c5d3f0_0 .net *"_ivl_148", 0 0, L_0000027750d051f0;  1 drivers
L_0000027750cab6f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027750c5d490_0 .net/2u *"_ivl_150", 31 0, L_0000027750cab6f8;  1 drivers
L_0000027750cab740 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027750c5d530_0 .net/2u *"_ivl_152", 31 0, L_0000027750cab740;  1 drivers
v0000027750c5d850_0 .net *"_ivl_154", 31 0, L_0000027750d05dd0;  1 drivers
v0000027750c5d8f0_0 .net *"_ivl_156", 31 0, L_0000027750d06910;  1 drivers
L_0000027750cab110 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027750c9ca60_0 .net/2u *"_ivl_16", 4 0, L_0000027750cab110;  1 drivers
v0000027750c9b980_0 .net *"_ivl_160", 0 0, L_0000027750caa690;  1 drivers
L_0000027750cab7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9b520_0 .net/2u *"_ivl_162", 31 0, L_0000027750cab7d0;  1 drivers
L_0000027750cab8a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027750c9c600_0 .net/2u *"_ivl_166", 5 0, L_0000027750cab8a8;  1 drivers
v0000027750c9cc40_0 .net *"_ivl_168", 0 0, L_0000027750d06190;  1 drivers
L_0000027750cab8f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000027750c9c560_0 .net/2u *"_ivl_170", 5 0, L_0000027750cab8f0;  1 drivers
v0000027750c9b0c0_0 .net *"_ivl_172", 0 0, L_0000027750d06370;  1 drivers
v0000027750c9ce20_0 .net *"_ivl_175", 0 0, L_0000027750caa460;  1 drivers
L_0000027750cab938 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000027750c9b480_0 .net/2u *"_ivl_176", 5 0, L_0000027750cab938;  1 drivers
v0000027750c9c2e0_0 .net *"_ivl_178", 0 0, L_0000027750d05e70;  1 drivers
v0000027750c9c880_0 .net *"_ivl_181", 0 0, L_0000027750caa700;  1 drivers
L_0000027750cab980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9ba20_0 .net/2u *"_ivl_182", 15 0, L_0000027750cab980;  1 drivers
v0000027750c9bac0_0 .net *"_ivl_184", 31 0, L_0000027750d06230;  1 drivers
v0000027750c9b7a0_0 .net *"_ivl_187", 0 0, L_0000027750d05830;  1 drivers
v0000027750c9c420_0 .net *"_ivl_188", 15 0, L_0000027750d056f0;  1 drivers
v0000027750c9b2a0_0 .net *"_ivl_19", 4 0, L_0000027750ca8e20;  1 drivers
v0000027750c9cce0_0 .net *"_ivl_190", 31 0, L_0000027750d06a50;  1 drivers
v0000027750c9bfc0_0 .net *"_ivl_194", 31 0, L_0000027750d06cd0;  1 drivers
L_0000027750cab9c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9b5c0_0 .net *"_ivl_197", 25 0, L_0000027750cab9c8;  1 drivers
L_0000027750caba10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9c380_0 .net/2u *"_ivl_198", 31 0, L_0000027750caba10;  1 drivers
L_0000027750cab038 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9c4c0_0 .net/2u *"_ivl_2", 5 0, L_0000027750cab038;  1 drivers
v0000027750c9be80_0 .net *"_ivl_20", 4 0, L_0000027750ca9b40;  1 drivers
v0000027750c9b700_0 .net *"_ivl_200", 0 0, L_0000027750d06690;  1 drivers
L_0000027750caba58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9c240_0 .net/2u *"_ivl_202", 5 0, L_0000027750caba58;  1 drivers
v0000027750c9c6a0_0 .net *"_ivl_204", 0 0, L_0000027750d058d0;  1 drivers
L_0000027750cabaa0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027750c9bb60_0 .net/2u *"_ivl_206", 5 0, L_0000027750cabaa0;  1 drivers
v0000027750c9c740_0 .net *"_ivl_208", 0 0, L_0000027750d06410;  1 drivers
v0000027750c9c7e0_0 .net *"_ivl_211", 0 0, L_0000027750caaf50;  1 drivers
v0000027750c9c920_0 .net *"_ivl_213", 0 0, L_0000027750caa070;  1 drivers
L_0000027750cabae8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027750c9b160_0 .net/2u *"_ivl_214", 5 0, L_0000027750cabae8;  1 drivers
v0000027750c9b200_0 .net *"_ivl_216", 0 0, L_0000027750d06c30;  1 drivers
L_0000027750cabb30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027750c9bc00_0 .net/2u *"_ivl_218", 31 0, L_0000027750cabb30;  1 drivers
v0000027750c9c060_0 .net *"_ivl_220", 31 0, L_0000027750d05970;  1 drivers
v0000027750c9c100_0 .net *"_ivl_224", 31 0, L_0000027750d06e10;  1 drivers
L_0000027750cabb78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9c1a0_0 .net *"_ivl_227", 25 0, L_0000027750cabb78;  1 drivers
L_0000027750cabbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9bca0_0 .net/2u *"_ivl_228", 31 0, L_0000027750cabbc0;  1 drivers
v0000027750c9cd80_0 .net *"_ivl_230", 0 0, L_0000027750d06870;  1 drivers
L_0000027750cabc08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9b660_0 .net/2u *"_ivl_232", 5 0, L_0000027750cabc08;  1 drivers
v0000027750c9c9c0_0 .net *"_ivl_234", 0 0, L_0000027750d05a10;  1 drivers
L_0000027750cabc50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027750c9cec0_0 .net/2u *"_ivl_236", 5 0, L_0000027750cabc50;  1 drivers
v0000027750c9bd40_0 .net *"_ivl_238", 0 0, L_0000027750d05ab0;  1 drivers
v0000027750c9cb00_0 .net *"_ivl_24", 0 0, L_0000027750caad90;  1 drivers
v0000027750c9b340_0 .net *"_ivl_241", 0 0, L_0000027750caa230;  1 drivers
v0000027750c9bde0_0 .net *"_ivl_243", 0 0, L_0000027750caa2a0;  1 drivers
L_0000027750cabc98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027750c9bf20_0 .net/2u *"_ivl_244", 5 0, L_0000027750cabc98;  1 drivers
v0000027750c9b840_0 .net *"_ivl_246", 0 0, L_0000027750d06eb0;  1 drivers
v0000027750c9cba0_0 .net *"_ivl_248", 31 0, L_0000027750d055b0;  1 drivers
L_0000027750cab158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027750c9b020_0 .net/2u *"_ivl_26", 4 0, L_0000027750cab158;  1 drivers
v0000027750c9b3e0_0 .net *"_ivl_29", 4 0, L_0000027750ca9e60;  1 drivers
v0000027750c9b8e0_0 .net *"_ivl_32", 0 0, L_0000027750caae70;  1 drivers
L_0000027750cab1a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027750ca5180_0 .net/2u *"_ivl_34", 4 0, L_0000027750cab1a0;  1 drivers
v0000027750ca6300_0 .net *"_ivl_37", 4 0, L_0000027750ca8ec0;  1 drivers
v0000027750ca5540_0 .net *"_ivl_40", 0 0, L_0000027750caaee0;  1 drivers
L_0000027750cab1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750ca5680_0 .net/2u *"_ivl_42", 15 0, L_0000027750cab1e8;  1 drivers
v0000027750ca5400_0 .net *"_ivl_45", 15 0, L_0000027750ca8920;  1 drivers
v0000027750ca5360_0 .net *"_ivl_48", 0 0, L_0000027750caa380;  1 drivers
v0000027750ca54a0_0 .net *"_ivl_5", 5 0, L_0000027750ca9960;  1 drivers
L_0000027750cab230 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750ca5a40_0 .net/2u *"_ivl_50", 36 0, L_0000027750cab230;  1 drivers
L_0000027750cab278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750ca5220_0 .net/2u *"_ivl_52", 31 0, L_0000027750cab278;  1 drivers
v0000027750ca6120_0 .net *"_ivl_55", 4 0, L_0000027750ca9d20;  1 drivers
v0000027750ca52c0_0 .net *"_ivl_56", 36 0, L_0000027750ca9dc0;  1 drivers
v0000027750ca6760_0 .net *"_ivl_58", 36 0, L_0000027750ca8600;  1 drivers
v0000027750ca6bc0_0 .net *"_ivl_62", 0 0, L_0000027750caaa10;  1 drivers
L_0000027750cab2c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027750ca55e0_0 .net/2u *"_ivl_64", 5 0, L_0000027750cab2c0;  1 drivers
v0000027750ca5040_0 .net *"_ivl_67", 5 0, L_0000027750ca8100;  1 drivers
v0000027750ca5860_0 .net *"_ivl_70", 0 0, L_0000027750caa5b0;  1 drivers
L_0000027750cab308 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750ca5720_0 .net/2u *"_ivl_72", 57 0, L_0000027750cab308;  1 drivers
L_0000027750cab350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750ca5ae0_0 .net/2u *"_ivl_74", 31 0, L_0000027750cab350;  1 drivers
v0000027750ca63a0_0 .net *"_ivl_77", 25 0, L_0000027750ca82e0;  1 drivers
v0000027750ca6da0_0 .net *"_ivl_78", 57 0, L_0000027750ca9320;  1 drivers
v0000027750ca57c0_0 .net *"_ivl_8", 0 0, L_0000027750caa620;  1 drivers
v0000027750ca5900_0 .net *"_ivl_80", 57 0, L_0000027750ca95a0;  1 drivers
L_0000027750cab398 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027750ca69e0_0 .net/2u *"_ivl_84", 31 0, L_0000027750cab398;  1 drivers
L_0000027750cab3e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027750ca5f40_0 .net/2u *"_ivl_88", 5 0, L_0000027750cab3e0;  1 drivers
v0000027750ca5cc0_0 .net *"_ivl_90", 0 0, L_0000027750ca93c0;  1 drivers
L_0000027750cab428 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027750ca5c20_0 .net/2u *"_ivl_92", 5 0, L_0000027750cab428;  1 drivers
v0000027750ca59a0_0 .net *"_ivl_94", 0 0, L_0000027750ca86a0;  1 drivers
v0000027750ca6a80_0 .net *"_ivl_97", 0 0, L_0000027750caa9a0;  1 drivers
v0000027750ca6d00_0 .net *"_ivl_98", 47 0, L_0000027750ca8740;  1 drivers
v0000027750ca50e0_0 .net "adderResult", 31 0, L_0000027750ca98c0;  1 drivers
v0000027750ca5b80_0 .net "address", 31 0, L_0000027750ca8380;  1 drivers
v0000027750ca5d60_0 .net "clk", 0 0, L_0000027750caa850;  alias, 1 drivers
v0000027750ca6800_0 .var "cycles_consumed", 31 0;
o0000027750c61048 .functor BUFZ 1, C4<z>; HiZ drive
v0000027750ca5e00_0 .net "excep_flag", 0 0, o0000027750c61048;  0 drivers
v0000027750ca6940_0 .net "extImm", 31 0, L_0000027750d065f0;  1 drivers
v0000027750ca5ea0_0 .net "funct", 5 0, L_0000027750ca8d80;  1 drivers
v0000027750ca6b20_0 .net "hlt", 0 0, v0000027750c27130_0;  1 drivers
v0000027750ca5fe0_0 .net "imm", 15 0, L_0000027750ca91e0;  1 drivers
v0000027750ca64e0_0 .net "immediate", 31 0, L_0000027750d05bf0;  1 drivers
v0000027750ca6080_0 .net "input_clk", 0 0, v0000027750ca8880_0;  1 drivers
v0000027750ca6c60_0 .net "instruction", 31 0, L_0000027750d05470;  1 drivers
v0000027750ca6e40_0 .net "memoryReadData", 31 0, v0000027750c99290_0;  1 drivers
v0000027750ca61c0_0 .net "nextPC", 31 0, L_0000027750d06af0;  1 drivers
v0000027750ca6ee0_0 .net "opcode", 5 0, L_0000027750ca9a00;  1 drivers
v0000027750ca6260_0 .net "rd", 4 0, L_0000027750ca84c0;  1 drivers
v0000027750ca6440_0 .net "readData1", 31 0, L_0000027750caae00;  1 drivers
v0000027750ca6580_0 .net "readData1_w", 31 0, L_0000027750d05650;  1 drivers
v0000027750ca6620_0 .net "readData2", 31 0, L_0000027750caa150;  1 drivers
v0000027750ca66c0_0 .net "rs", 4 0, L_0000027750ca8240;  1 drivers
v0000027750ca68a0_0 .net "rst", 0 0, v0000027750ca81a0_0;  1 drivers
v0000027750ca87e0_0 .net "rt", 4 0, L_0000027750ca8f60;  1 drivers
v0000027750ca9140_0 .net "shamt", 31 0, L_0000027750ca9f00;  1 drivers
v0000027750ca9aa0_0 .net "wire_instruction", 31 0, L_0000027750caaaf0;  1 drivers
v0000027750ca89c0_0 .net "writeData", 31 0, L_0000027750d064b0;  1 drivers
v0000027750ca8560_0 .net "zero", 0 0, L_0000027750d067d0;  1 drivers
L_0000027750ca9960 .part L_0000027750d05470, 26, 6;
L_0000027750ca9a00 .functor MUXZ 6, L_0000027750ca9960, L_0000027750cab038, L_0000027750caa3f0, C4<>;
L_0000027750ca9c80 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cab0c8;
L_0000027750ca8e20 .part L_0000027750d05470, 11, 5;
L_0000027750ca9b40 .functor MUXZ 5, L_0000027750ca8e20, L_0000027750cab110, L_0000027750ca9c80, C4<>;
L_0000027750ca84c0 .functor MUXZ 5, L_0000027750ca9b40, L_0000027750cab080, L_0000027750caa620, C4<>;
L_0000027750ca9e60 .part L_0000027750d05470, 21, 5;
L_0000027750ca8240 .functor MUXZ 5, L_0000027750ca9e60, L_0000027750cab158, L_0000027750caad90, C4<>;
L_0000027750ca8ec0 .part L_0000027750d05470, 16, 5;
L_0000027750ca8f60 .functor MUXZ 5, L_0000027750ca8ec0, L_0000027750cab1a0, L_0000027750caae70, C4<>;
L_0000027750ca8920 .part L_0000027750d05470, 0, 16;
L_0000027750ca91e0 .functor MUXZ 16, L_0000027750ca8920, L_0000027750cab1e8, L_0000027750caaee0, C4<>;
L_0000027750ca9d20 .part L_0000027750d05470, 6, 5;
L_0000027750ca9dc0 .concat [ 5 32 0 0], L_0000027750ca9d20, L_0000027750cab278;
L_0000027750ca8600 .functor MUXZ 37, L_0000027750ca9dc0, L_0000027750cab230, L_0000027750caa380, C4<>;
L_0000027750ca9f00 .part L_0000027750ca8600, 0, 32;
L_0000027750ca8100 .part L_0000027750d05470, 0, 6;
L_0000027750ca8d80 .functor MUXZ 6, L_0000027750ca8100, L_0000027750cab2c0, L_0000027750caaa10, C4<>;
L_0000027750ca82e0 .part L_0000027750d05470, 0, 26;
L_0000027750ca9320 .concat [ 26 32 0 0], L_0000027750ca82e0, L_0000027750cab350;
L_0000027750ca95a0 .functor MUXZ 58, L_0000027750ca9320, L_0000027750cab308, L_0000027750caa5b0, C4<>;
L_0000027750ca8380 .part L_0000027750ca95a0, 0, 32;
L_0000027750ca96e0 .arith/sum 32, v0000027750c5c810_0, L_0000027750cab398;
L_0000027750ca93c0 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cab3e0;
L_0000027750ca86a0 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cab428;
L_0000027750ca8740 .concat [ 32 16 0 0], L_0000027750ca8380, L_0000027750cab470;
L_0000027750ca8a60 .concat [ 6 26 0 0], L_0000027750ca9a00, L_0000027750cab4b8;
L_0000027750ca9000 .cmp/eq 32, L_0000027750ca8a60, L_0000027750cab500;
L_0000027750ca90a0 .cmp/eq 6, L_0000027750ca8d80, L_0000027750cab548;
L_0000027750ca9640 .concat [ 32 16 0 0], L_0000027750caae00, L_0000027750cab590;
L_0000027750ca9460 .concat [ 32 16 0 0], v0000027750c5c810_0, L_0000027750cab5d8;
L_0000027750ca9280 .part L_0000027750ca91e0, 15, 1;
LS_0000027750ca9820_0_0 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_4 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_8 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_12 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_16 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_20 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_24 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_0_28 .concat [ 1 1 1 1], L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280, L_0000027750ca9280;
LS_0000027750ca9820_1_0 .concat [ 4 4 4 4], LS_0000027750ca9820_0_0, LS_0000027750ca9820_0_4, LS_0000027750ca9820_0_8, LS_0000027750ca9820_0_12;
LS_0000027750ca9820_1_4 .concat [ 4 4 4 4], LS_0000027750ca9820_0_16, LS_0000027750ca9820_0_20, LS_0000027750ca9820_0_24, LS_0000027750ca9820_0_28;
L_0000027750ca9820 .concat [ 16 16 0 0], LS_0000027750ca9820_1_0, LS_0000027750ca9820_1_4;
L_0000027750ca8b00 .concat [ 16 32 0 0], L_0000027750ca91e0, L_0000027750ca9820;
L_0000027750ca8ba0 .arith/sum 48, L_0000027750ca9460, L_0000027750ca8b00;
L_0000027750ca8c40 .functor MUXZ 48, L_0000027750ca8ba0, L_0000027750ca9640, L_0000027750caa1c0, C4<>;
L_0000027750ca9780 .functor MUXZ 48, L_0000027750ca8c40, L_0000027750ca8740, L_0000027750caa9a0, C4<>;
L_0000027750ca98c0 .part L_0000027750ca9780, 0, 32;
L_0000027750ca9be0 .cmp/eq 2, v0000027750c987f0_0, L_0000027750cab620;
L_0000027750ca8ce0 .cmp/eq 2, v0000027750c987f0_0, L_0000027750cab668;
L_0000027750d051f0 .cmp/eq 2, v0000027750c987f0_0, L_0000027750cab6b0;
L_0000027750d05dd0 .functor MUXZ 32, L_0000027750cab740, L_0000027750cab6f8, L_0000027750d051f0, C4<>;
L_0000027750d06910 .functor MUXZ 32, L_0000027750d05dd0, L_0000027750ca98c0, L_0000027750ca8ce0, C4<>;
L_0000027750d06af0 .functor MUXZ 32, L_0000027750d06910, L_0000027750ca96e0, L_0000027750ca9be0, C4<>;
L_0000027750d05470 .functor MUXZ 32, L_0000027750caaaf0, L_0000027750cab7d0, L_0000027750caa690, C4<>;
L_0000027750d06190 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cab8a8;
L_0000027750d06370 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cab8f0;
L_0000027750d05e70 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cab938;
L_0000027750d06230 .concat [ 16 16 0 0], L_0000027750ca91e0, L_0000027750cab980;
L_0000027750d05830 .part L_0000027750ca91e0, 15, 1;
LS_0000027750d056f0_0_0 .concat [ 1 1 1 1], L_0000027750d05830, L_0000027750d05830, L_0000027750d05830, L_0000027750d05830;
LS_0000027750d056f0_0_4 .concat [ 1 1 1 1], L_0000027750d05830, L_0000027750d05830, L_0000027750d05830, L_0000027750d05830;
LS_0000027750d056f0_0_8 .concat [ 1 1 1 1], L_0000027750d05830, L_0000027750d05830, L_0000027750d05830, L_0000027750d05830;
LS_0000027750d056f0_0_12 .concat [ 1 1 1 1], L_0000027750d05830, L_0000027750d05830, L_0000027750d05830, L_0000027750d05830;
L_0000027750d056f0 .concat [ 4 4 4 4], LS_0000027750d056f0_0_0, LS_0000027750d056f0_0_4, LS_0000027750d056f0_0_8, LS_0000027750d056f0_0_12;
L_0000027750d06a50 .concat [ 16 16 0 0], L_0000027750ca91e0, L_0000027750d056f0;
L_0000027750d065f0 .functor MUXZ 32, L_0000027750d06a50, L_0000027750d06230, L_0000027750caa700, C4<>;
L_0000027750d06cd0 .concat [ 6 26 0 0], L_0000027750ca9a00, L_0000027750cab9c8;
L_0000027750d06690 .cmp/eq 32, L_0000027750d06cd0, L_0000027750caba10;
L_0000027750d058d0 .cmp/eq 6, L_0000027750ca8d80, L_0000027750caba58;
L_0000027750d06410 .cmp/eq 6, L_0000027750ca8d80, L_0000027750cabaa0;
L_0000027750d06c30 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cabae8;
L_0000027750d05970 .functor MUXZ 32, L_0000027750d065f0, L_0000027750cabb30, L_0000027750d06c30, C4<>;
L_0000027750d05bf0 .functor MUXZ 32, L_0000027750d05970, L_0000027750ca9f00, L_0000027750caa070, C4<>;
L_0000027750d06e10 .concat [ 6 26 0 0], L_0000027750ca9a00, L_0000027750cabb78;
L_0000027750d06870 .cmp/eq 32, L_0000027750d06e10, L_0000027750cabbc0;
L_0000027750d05a10 .cmp/eq 6, L_0000027750ca8d80, L_0000027750cabc08;
L_0000027750d05ab0 .cmp/eq 6, L_0000027750ca8d80, L_0000027750cabc50;
L_0000027750d06eb0 .cmp/eq 6, L_0000027750ca9a00, L_0000027750cabc98;
L_0000027750d055b0 .functor MUXZ 32, L_0000027750caae00, v0000027750c5c810_0, L_0000027750d06eb0, C4<>;
L_0000027750d05650 .functor MUXZ 32, L_0000027750d055b0, L_0000027750caa150, L_0000027750caa2a0, C4<>;
S_0000027750bc4250 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027750c36380 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027750caa8c0 .functor NOT 1, v0000027750c26d70_0, C4<0>, C4<0>, C4<0>;
v0000027750c28990_0 .net *"_ivl_0", 0 0, L_0000027750caa8c0;  1 drivers
v0000027750c28030_0 .net "in1", 31 0, L_0000027750caa150;  alias, 1 drivers
v0000027750c276d0_0 .net "in2", 31 0, L_0000027750d05bf0;  alias, 1 drivers
v0000027750c27ef0_0 .net "out", 31 0, L_0000027750d05790;  alias, 1 drivers
v0000027750c282b0_0 .net "s", 0 0, v0000027750c26d70_0;  alias, 1 drivers
L_0000027750d05790 .functor MUXZ 32, L_0000027750d05bf0, L_0000027750caa150, L_0000027750caa8c0, C4<>;
S_0000027750b729c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027750c980a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000027750c980d8 .param/l "add" 0 4 5, C4<100000>;
P_0000027750c98110 .param/l "addi" 0 4 8, C4<001000>;
P_0000027750c98148 .param/l "addu" 0 4 5, C4<100001>;
P_0000027750c98180 .param/l "and_" 0 4 5, C4<100100>;
P_0000027750c981b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000027750c981f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027750c98228 .param/l "bne" 0 4 10, C4<000101>;
P_0000027750c98260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027750c98298 .param/l "j" 0 4 12, C4<000010>;
P_0000027750c982d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027750c98308 .param/l "jr" 0 4 6, C4<001000>;
P_0000027750c98340 .param/l "lw" 0 4 8, C4<100011>;
P_0000027750c98378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027750c983b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000027750c983e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027750c98420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027750c98458 .param/l "sll" 0 4 6, C4<000000>;
P_0000027750c98490 .param/l "slt" 0 4 5, C4<101010>;
P_0000027750c984c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027750c98500 .param/l "srl" 0 4 6, C4<000010>;
P_0000027750c98538 .param/l "sub" 0 4 5, C4<100010>;
P_0000027750c98570 .param/l "subu" 0 4 5, C4<100011>;
P_0000027750c985a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000027750c985e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027750c98618 .param/l "xori" 0 4 8, C4<001110>;
v0000027750c28490_0 .var "ALUOp", 3 0;
v0000027750c26d70_0 .var "ALUSrc", 0 0;
v0000027750c27f90_0 .var "MemReadEn", 0 0;
v0000027750c28170_0 .var "MemWriteEn", 0 0;
v0000027750c27450_0 .var "MemtoReg", 0 0;
v0000027750c26ff0_0 .var "RegDst", 0 0;
v0000027750c26c30_0 .var "RegWriteEn", 0 0;
v0000027750c27090_0 .net "funct", 5 0, L_0000027750ca8d80;  alias, 1 drivers
v0000027750c27130_0 .var "hlt", 0 0;
v0000027750c27310_0 .net "opcode", 5 0, L_0000027750ca9a00;  alias, 1 drivers
v0000027750c274f0_0 .net "rst", 0 0, v0000027750ca81a0_0;  alias, 1 drivers
E_0000027750c35d00 .event anyedge, v0000027750c274f0_0, v0000027750c27310_0, v0000027750c27090_0;
S_0000027750b72b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000027750c35e40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000027750caaaf0 .functor BUFZ 32, L_0000027750d069b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027750c27590_0 .net "Data_Out", 31 0, L_0000027750caaaf0;  alias, 1 drivers
v0000027750c27630 .array "InstMem", 0 1023, 31 0;
v0000027750c27a90_0 .net *"_ivl_0", 31 0, L_0000027750d069b0;  1 drivers
v0000027750c27b30_0 .net *"_ivl_3", 9 0, L_0000027750d06d70;  1 drivers
v0000027750c27bd0_0 .net *"_ivl_4", 11 0, L_0000027750d05290;  1 drivers
L_0000027750cab788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027750c062e0_0 .net *"_ivl_7", 1 0, L_0000027750cab788;  1 drivers
v0000027750c05160_0 .net "addr", 31 0, v0000027750c5c810_0;  alias, 1 drivers
v0000027750c99dd0_0 .var/i "i", 31 0;
L_0000027750d069b0 .array/port v0000027750c27630, L_0000027750d05290;
L_0000027750d06d70 .part v0000027750c5c810_0, 0, 10;
L_0000027750d05290 .concat [ 10 2 0 0], L_0000027750d06d70, L_0000027750cab788;
S_0000027750bc1760 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000027750caae00 .functor BUFZ 32, L_0000027750d06f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027750caa150 .functor BUFZ 32, L_0000027750d06b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027750c99a10_0 .net *"_ivl_0", 31 0, L_0000027750d06f50;  1 drivers
v0000027750c9a4b0_0 .net *"_ivl_10", 6 0, L_0000027750d05510;  1 drivers
L_0000027750cab860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027750c99fb0_0 .net *"_ivl_13", 1 0, L_0000027750cab860;  1 drivers
v0000027750c99790_0 .net *"_ivl_2", 6 0, L_0000027750d05330;  1 drivers
L_0000027750cab818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027750c9a050_0 .net *"_ivl_5", 1 0, L_0000027750cab818;  1 drivers
v0000027750c9a190_0 .net *"_ivl_8", 31 0, L_0000027750d06b90;  1 drivers
v0000027750c98d90_0 .net "clk", 0 0, L_0000027750caa850;  alias, 1 drivers
v0000027750c99330_0 .var/i "i", 31 0;
v0000027750c98cf0_0 .net "readData1", 31 0, L_0000027750caae00;  alias, 1 drivers
v0000027750c98e30_0 .net "readData2", 31 0, L_0000027750caa150;  alias, 1 drivers
v0000027750c998d0_0 .net "readRegister1", 4 0, L_0000027750ca8240;  alias, 1 drivers
v0000027750c99b50_0 .net "readRegister2", 4 0, L_0000027750ca8f60;  alias, 1 drivers
v0000027750c993d0 .array "registers", 31 0, 31 0;
v0000027750c99bf0_0 .net "rst", 0 0, v0000027750ca81a0_0;  alias, 1 drivers
v0000027750c99e70_0 .net "we", 0 0, v0000027750c26c30_0;  alias, 1 drivers
v0000027750c99d30_0 .net "writeData", 31 0, L_0000027750d064b0;  alias, 1 drivers
v0000027750c99010_0 .net "writeRegister", 4 0, L_0000027750d062d0;  alias, 1 drivers
E_0000027750c36100/0 .event negedge, v0000027750c274f0_0;
E_0000027750c36100/1 .event posedge, v0000027750c98d90_0;
E_0000027750c36100 .event/or E_0000027750c36100/0, E_0000027750c36100/1;
L_0000027750d06f50 .array/port v0000027750c993d0, L_0000027750d05330;
L_0000027750d05330 .concat [ 5 2 0 0], L_0000027750ca8240, L_0000027750cab818;
L_0000027750d06b90 .array/port v0000027750c993d0, L_0000027750d05510;
L_0000027750d05510 .concat [ 5 2 0 0], L_0000027750ca8f60, L_0000027750cab860;
S_0000027750bc18f0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000027750bc1760;
 .timescale 0 0;
v0000027750c9a370_0 .var/i "i", 31 0;
S_0000027750bad9e0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000027750c36180 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027750caa0e0 .functor NOT 1, v0000027750c26ff0_0, C4<0>, C4<0>, C4<0>;
v0000027750c99c90_0 .net *"_ivl_0", 0 0, L_0000027750caa0e0;  1 drivers
v0000027750c9a410_0 .net "in1", 4 0, L_0000027750ca8f60;  alias, 1 drivers
v0000027750c996f0_0 .net "in2", 4 0, L_0000027750ca84c0;  alias, 1 drivers
v0000027750c98930_0 .net "out", 4 0, L_0000027750d062d0;  alias, 1 drivers
v0000027750c995b0_0 .net "s", 0 0, v0000027750c26ff0_0;  alias, 1 drivers
L_0000027750d062d0 .functor MUXZ 5, L_0000027750ca84c0, L_0000027750ca8f60, L_0000027750caa0e0, C4<>;
S_0000027750badb70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027750c35d80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027750caa930 .functor NOT 1, v0000027750c27450_0, C4<0>, C4<0>, C4<0>;
v0000027750c9a0f0_0 .net *"_ivl_0", 0 0, L_0000027750caa930;  1 drivers
v0000027750c98890_0 .net "in1", 31 0, v0000027750c9a2d0_0;  alias, 1 drivers
v0000027750c99f10_0 .net "in2", 31 0, v0000027750c99290_0;  alias, 1 drivers
v0000027750c986b0_0 .net "out", 31 0, L_0000027750d064b0;  alias, 1 drivers
v0000027750c98b10_0 .net "s", 0 0, v0000027750c27450_0;  alias, 1 drivers
L_0000027750d064b0 .functor MUXZ 32, v0000027750c99290_0, v0000027750c9a2d0_0, L_0000027750caa930, C4<>;
S_0000027750bf5dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027750bf5f60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027750bf5f98 .param/l "AND" 0 9 12, C4<0010>;
P_0000027750bf5fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027750bf6008 .param/l "OR" 0 9 12, C4<0011>;
P_0000027750bf6040 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027750bf6078 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027750bf60b0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027750bf60e8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027750bf6120 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027750bf6158 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027750bf6190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027750bf61c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027750cabce0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027750c9a230_0 .net/2u *"_ivl_0", 31 0, L_0000027750cabce0;  1 drivers
v0000027750c99470_0 .net "opSel", 3 0, v0000027750c28490_0;  alias, 1 drivers
v0000027750c99650_0 .net "operand1", 31 0, L_0000027750d05650;  alias, 1 drivers
v0000027750c9a550_0 .net "operand2", 31 0, L_0000027750d05790;  alias, 1 drivers
v0000027750c9a2d0_0 .var "result", 31 0;
v0000027750c98750_0 .net "zero", 0 0, L_0000027750d067d0;  alias, 1 drivers
E_0000027750c361c0 .event anyedge, v0000027750c28490_0, v0000027750c99650_0, v0000027750c27ef0_0;
L_0000027750d067d0 .cmp/eq 32, v0000027750c9a2d0_0, L_0000027750cabce0;
S_0000027750bdf7f0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000027750c9a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000027750c9a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000027750c9a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027750c9a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000027750c9a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000027750c9a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000027750c9a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027750c9a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027750c9a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027750c9a868 .param/l "j" 0 4 12, C4<000010>;
P_0000027750c9a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027750c9a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027750c9a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000027750c9a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027750c9a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000027750c9a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027750c9a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027750c9aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000027750c9aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000027750c9aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000027750c9aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027750c9ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000027750c9ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000027750c9ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000027750c9abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027750c9abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000027750c987f0_0 .var "PCsrc", 1 0;
v0000027750c989d0_0 .net "excep_flag", 0 0, o0000027750c61048;  alias, 0 drivers
v0000027750c99ab0_0 .net "funct", 5 0, L_0000027750ca8d80;  alias, 1 drivers
v0000027750c98a70_0 .net "opcode", 5 0, L_0000027750ca9a00;  alias, 1 drivers
v0000027750c98bb0_0 .net "operand1", 31 0, L_0000027750caae00;  alias, 1 drivers
v0000027750c98c50_0 .net "operand2", 31 0, L_0000027750d05790;  alias, 1 drivers
v0000027750c98ed0_0 .net "rst", 0 0, v0000027750ca81a0_0;  alias, 1 drivers
E_0000027750c36a40/0 .event anyedge, v0000027750c274f0_0, v0000027750c989d0_0, v0000027750c27310_0, v0000027750c98cf0_0;
E_0000027750c36a40/1 .event anyedge, v0000027750c27ef0_0, v0000027750c27090_0;
E_0000027750c36a40 .event/or E_0000027750c36a40/0, E_0000027750c36a40/1;
S_0000027750bdf980 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000027750c99830 .array "DataMem", 0 1023, 31 0;
v0000027750c98f70_0 .net "address", 31 0, v0000027750c9a2d0_0;  alias, 1 drivers
v0000027750c990b0_0 .net "clock", 0 0, L_0000027750caa310;  1 drivers
v0000027750c99150_0 .net "data", 31 0, L_0000027750caa150;  alias, 1 drivers
v0000027750c991f0_0 .var/i "i", 31 0;
v0000027750c99290_0 .var "q", 31 0;
v0000027750c99510_0 .net "rden", 0 0, v0000027750c27f90_0;  alias, 1 drivers
v0000027750c5d990_0 .net "wren", 0 0, v0000027750c28170_0;  alias, 1 drivers
E_0000027750c35c40 .event posedge, v0000027750c990b0_0;
S_0000027750c9ac30 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000027750bc40c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000027750c36940 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000027750c5c770_0 .net "PCin", 31 0, L_0000027750d06af0;  alias, 1 drivers
v0000027750c5c810_0 .var "PCout", 31 0;
v0000027750c5cdb0_0 .net "clk", 0 0, L_0000027750caa850;  alias, 1 drivers
v0000027750c5db70_0 .net "rst", 0 0, v0000027750ca81a0_0;  alias, 1 drivers
    .scope S_0000027750bdf7f0;
T_0 ;
    %wait E_0000027750c36a40;
    %load/vec4 v0000027750c98ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027750c987f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027750c989d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027750c987f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027750c98a70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000027750c98bb0_0;
    %load/vec4 v0000027750c98c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000027750c98a70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000027750c98bb0_0;
    %load/vec4 v0000027750c98c50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000027750c98a70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000027750c98a70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000027750c98a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000027750c99ab0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027750c987f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027750c987f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027750c9ac30;
T_1 ;
    %wait E_0000027750c36100;
    %load/vec4 v0000027750c5db70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027750c5c810_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027750c5c770_0;
    %assign/vec4 v0000027750c5c810_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027750b72b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027750c99dd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027750c99dd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027750c99dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %load/vec4 v0000027750c99dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027750c99dd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c27630, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027750b729c0;
T_3 ;
    %wait E_0000027750c35d00;
    %load/vec4 v0000027750c274f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027750c27130_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027750c28170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027750c27450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027750c27f90_0, 0;
    %assign/vec4 v0000027750c26ff0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027750c27130_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000027750c28490_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000027750c26d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027750c26c30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027750c28170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027750c27450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027750c27f90_0, 0, 1;
    %store/vec4 v0000027750c26ff0_0, 0, 1;
    %load/vec4 v0000027750c27310_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c27130_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %load/vec4 v0000027750c27090_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027750c26ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c27f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c27450_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c28170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027750c26d70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027750c28490_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027750bc1760;
T_4 ;
    %wait E_0000027750c36100;
    %fork t_1, S_0000027750bc18f0;
    %jmp t_0;
    .scope S_0000027750bc18f0;
t_1 ;
    %load/vec4 v0000027750c99bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027750c9a370_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027750c9a370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027750c9a370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c993d0, 0, 4;
    %load/vec4 v0000027750c9a370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027750c9a370_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027750c99e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027750c99d30_0;
    %load/vec4 v0000027750c99010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c993d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c993d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027750bc1760;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027750bc1760;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027750c99330_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027750c99330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027750c99330_0;
    %ix/getv/s 4, v0000027750c99330_0;
    %load/vec4a v0000027750c993d0, 4;
    %ix/getv/s 4, v0000027750c99330_0;
    %load/vec4a v0000027750c993d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027750c99330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027750c99330_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027750bf5dd0;
T_6 ;
    %wait E_0000027750c361c0;
    %load/vec4 v0000027750c99470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %add;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %sub;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %and;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %or;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %xor;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %or;
    %inv;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000027750c99650_0;
    %load/vec4 v0000027750c9a550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000027750c9a550_0;
    %load/vec4 v0000027750c99650_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000027750c99650_0;
    %ix/getv 4, v0000027750c9a550_0;
    %shiftl 4;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000027750c99650_0;
    %ix/getv 4, v0000027750c9a550_0;
    %shiftr 4;
    %assign/vec4 v0000027750c9a2d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027750bdf980;
T_7 ;
    %wait E_0000027750c35c40;
    %load/vec4 v0000027750c99510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027750c98f70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027750c99830, 4;
    %assign/vec4 v0000027750c99290_0, 0;
T_7.0 ;
    %load/vec4 v0000027750c5d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027750c99150_0;
    %ix/getv 3, v0000027750c98f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027750bdf980;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027750c99830, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000027750bdf980;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027750c991f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027750c991f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027750c991f0_0;
    %load/vec4a v0000027750c99830, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000027750c991f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027750c991f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027750c991f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027750bc40c0;
T_10 ;
    %wait E_0000027750c36100;
    %load/vec4 v0000027750ca68a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027750ca6800_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027750ca6800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027750ca6800_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027750c24290;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027750ca8880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027750ca81a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027750c24290;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000027750ca8880_0;
    %inv;
    %assign/vec4 v0000027750ca8880_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027750c24290;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027750ca81a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027750ca81a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000027750ca9500_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
