{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 00:55:56 2017 " "Info: Processing started: Sun Nov 26 00:55:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] " "Info: Detected ripple clock \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\" as buffer" {  } { { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 memory sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3 148.96 MHz 6.713 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 148.96 MHz between source memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3\" (period= 6.713 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.952 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X13_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a3~PORTBDATAOUT0 2 MEM M4K_X13_Y1 9 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a3~PORTBDATAOUT0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.400 ns) 5.952 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3 3 MEM M4K_X13_Y1 1 " "Info: 3: + IC(1.235 ns) + CELL(0.400 ns) = 5.952 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.717 ns ( 79.25 % ) " "Info: Total cell delay = 4.717 ns ( 79.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 20.75 % ) " "Info: Total interconnect delay = 1.235 ns ( 20.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.235ns } { 0.000ns 4.317ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.422 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 8.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.700 ns) 8.422 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3 3 MEM M4K_X13_Y1 1 " "Info: 3: + IC(4.755 ns) + CELL(0.700 ns) = 8.422 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 36.86 % ) " "Info: Total cell delay = 3.104 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.14 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.422 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.422 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.440 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 8.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.718 ns) 8.440 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X13_Y1 8 " "Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 36.99 % ) " "Info: Total cell delay = 3.122 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.422 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.422 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.700ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.235ns } { 0.000ns 4.317ns 0.400ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.422 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.422 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.700ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sm_top:sm_top\|sm_metafilter:f1\|data\[0\] B2 CLK 4.487 ns register " "Info: tsu for register \"sm_top:sm_top\|sm_metafilter:f1\|data\[0\]\" (data pin = \"B2\", clock pin = \"CLK\") is 4.487 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.232 ns + Longest pin register " "Info: + Longest pin to register delay is 7.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns B2 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.448 ns) + CELL(0.309 ns) 7.232 ns sm_top:sm_top\|sm_metafilter:f1\|data\[0\] 2 REG LC_X15_Y6_N2 1 " "Info: 2: + IC(5.448 ns) + CELL(0.309 ns) = 7.232 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'sm_top:sm_top\|sm_metafilter:f1\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 24.67 % ) " "Info: Total cell delay = 1.784 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.448 ns ( 75.33 % ) " "Info: Total interconnect delay = 5.448 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { B2 {} B2~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 5.448ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns sm_top:sm_top\|sm_metafilter:f1\|data\[0\] 2 REG LC_X15_Y6_N2 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'sm_top:sm_top\|sm_metafilter:f1\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { B2 {} B2~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 5.448ns } { 0.000ns 1.475ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK IND_1C sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 21.246 ns memory " "Info: tco from clock \"CLK\" to destination pin \"IND_1C\" through memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0\" is 21.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.440 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 8.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.718 ns) 8.440 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X13_Y1 8 " "Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 36.99 % ) " "Info: Total cell delay = 3.122 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.156 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X13_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a6~PORTBDATAOUT0 2 MEM M4K_X13_Y1 9 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a6~PORTBDATAOUT0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 230 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.344 ns) + CELL(0.590 ns) 8.251 ns sm_hex_display:digit_1\|WideOr2~0 3 COMB LC_X23_Y11_N5 1 " "Info: 3: + IC(3.344 ns) + CELL(0.590 ns) = 8.251 ns; Loc. = LC_X23_Y11_N5; Fanout = 1; COMB Node = 'sm_hex_display:digit_1\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 sm_hex_display:digit_1|WideOr2~0 } "NODE_NAME" } } { "../../src/sm_hex_display.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_hex_display.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(2.124 ns) 12.156 ns IND_1C 4 PIN PIN_108 0 " "Info: 4: + IC(1.781 ns) + CELL(2.124 ns) = 12.156 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'IND_1C'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.905 ns" { sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.031 ns ( 57.84 % ) " "Info: Total cell delay = 7.031 ns ( 57.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 42.16 % ) " "Info: Total interconnect delay = 5.125 ns ( 42.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 {} sm_hex_display:digit_1|WideOr2~0 {} IND_1C {} } { 0.000ns 0.000ns 3.344ns 1.781ns } { 0.000ns 4.317ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 {} sm_hex_display:digit_1|WideOr2~0 {} IND_1C {} } { 0.000ns 0.000ns 3.344ns 1.781ns } { 0.000ns 4.317ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2 B1 CLK 1.048 ns memory " "Info: th for memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2\" (data pin = \"B1\", clock pin = \"CLK\") is 1.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.440 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 8.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.718 ns) 8.440 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2 3 MEM M4K_X13_Y1 8 " "Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 36.99 % ) " "Info: Total cell delay = 3.122 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.447 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 7.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns B1 1 PIN PIN_51 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'B1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.642 ns) + CELL(0.330 ns) 7.447 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2 2 MEM M4K_X13_Y1 8 " "Info: 2: + IC(5.642 ns) + CELL(0.330 ns) = 7.447 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { B1 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.805 ns ( 24.24 % ) " "Info: Total cell delay = 1.805 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.642 ns ( 75.76 % ) " "Info: Total interconnect delay = 5.642 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { B1 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { B1 {} B1~out0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 5.642ns } { 0.000ns 1.475ns 0.330ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { B1 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { B1 {} B1~out0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 5.642ns } { 0.000ns 1.475ns 0.330ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 00:55:56 2017 " "Info: Processing ended: Sun Nov 26 00:55:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
