<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
defines: 
time_elapsed: 1.668s
ram usage: 40764 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpv7k5s33s/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:8</a>: No timescale set for &#34;ram_sp_sr_sw&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:8</a>: Compile module &#34;work@ram_sp_sr_sw&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:11</a>: Implicit port type (wire) for &#34;data&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:8</a>: Top level module &#34;work@ram_sp_sr_sw&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpv7k5s33s/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ram_sp_sr_sw
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpv7k5s33s/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpv7k5s33s/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ram_sp_sr_sw)
 |vpiName:work@ram_sp_sr_sw
 |uhdmallPackages:
 \_package: builtin, parent:work@ram_sp_sr_sw
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ram_sp_sr_sw, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>, line:8, parent:work@ram_sp_sr_sw
   |vpiDefName:work@ram_sp_sr_sw
   |vpiFullName:work@ram_sp_sr_sw
   |vpiProcess:
   \_always: , line:44
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:44
       |vpiCondition:
       \_operation: , line:44
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:44
           |vpiName:clk
           |vpiFullName:work@ram_sp_sr_sw.clk
       |vpiStmt:
       \_named_begin: (MEM_WRITE), line:45
         |vpiName:MEM_WRITE
         |vpiFullName:work@ram_sp_sr_sw.MEM_WRITE
         |vpiStmt:
         \_if_stmt: , line:46, parent:MEM_WRITE
           |vpiCondition:
           \_operation: , line:46
             |vpiOpType:26
             |vpiOperand:
             \_ref_obj: (cs), line:46
               |vpiName:cs
               |vpiFullName:work@ram_sp_sr_sw.MEM_WRITE.cs
             |vpiOperand:
             \_ref_obj: (we), line:46
               |vpiName:we
               |vpiFullName:work@ram_sp_sr_sw.MEM_WRITE.we
           |vpiStmt:
           \_begin: , line:46
             |vpiFullName:work@ram_sp_sr_sw.MEM_WRITE
             |vpiStmt:
             \_assignment: , line:47
               |vpiBlocking:1
               |vpiLhs:
               \_bit_select: (mem), line:47
                 |vpiName:mem
                 |vpiFullName:work@ram_sp_sr_sw.MEM_WRITE.mem
                 |vpiIndex:
                 \_ref_obj: (address), line:47
                   |vpiName:address
               |vpiRhs:
               \_ref_obj: (data), line:47
                 |vpiName:data
                 |vpiFullName:work@ram_sp_sr_sw.MEM_WRITE.data
   |vpiProcess:
   \_always: , line:53
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:53
       |vpiCondition:
       \_operation: , line:53
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:53
           |vpiName:clk
           |vpiFullName:work@ram_sp_sr_sw.clk
       |vpiStmt:
       \_named_begin: (MEM_READ), line:54
         |vpiName:MEM_READ
         |vpiFullName:work@ram_sp_sr_sw.MEM_READ
         |vpiStmt:
         \_if_else: , line:55, parent:MEM_READ
           |vpiCondition:
           \_operation: , line:55
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:55
               |vpiOpType:26
               |vpiOperand:
               \_ref_obj: (cs), line:55
                 |vpiName:cs
                 |vpiFullName:work@ram_sp_sr_sw.MEM_READ.cs
               |vpiOperand:
               \_operation: , line:55
                 |vpiOpType:3
                 |vpiOperand:
                 \_ref_obj: (we), line:55
                   |vpiName:we
                   |vpiFullName:work@ram_sp_sr_sw.MEM_READ.we
             |vpiOperand:
             \_ref_obj: (oe), line:55
               |vpiName:oe
               |vpiFullName:work@ram_sp_sr_sw.MEM_READ.oe
           |vpiStmt:
           \_begin: , line:55
             |vpiFullName:work@ram_sp_sr_sw.MEM_READ
             |vpiStmt:
             \_assignment: , line:56
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (data_out), line:56
                 |vpiName:data_out
                 |vpiFullName:work@ram_sp_sr_sw.MEM_READ.data_out
               |vpiRhs:
               \_bit_select: (mem), line:56
                 |vpiName:mem
                 |vpiFullName:work@ram_sp_sr_sw.MEM_READ.mem
                 |vpiIndex:
                 \_ref_obj: (address), line:56
                   |vpiName:address
             |vpiStmt:
             \_assignment: , line:57
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (oe_r), line:57
                 |vpiName:oe_r
                 |vpiFullName:work@ram_sp_sr_sw.MEM_READ.oe_r
               |vpiRhs:
               \_constant: , line:57
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiElseStmt:
           \_begin: , line:58
             |vpiFullName:work@ram_sp_sr_sw.MEM_READ
             |vpiStmt:
             \_assignment: , line:59
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (oe_r), line:59
                 |vpiName:oe_r
                 |vpiFullName:work@ram_sp_sr_sw.MEM_READ.oe_r
               |vpiRhs:
               \_constant: , line:59
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
   |vpiPort:
   \_port: (clk), line:9
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:9
         |vpiName:clk
         |vpiFullName:work@ram_sp_sr_sw.clk
   |vpiPort:
   \_port: (address), line:10
     |vpiName:address
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (address), line:10
         |vpiName:address
         |vpiFullName:work@ram_sp_sr_sw.address
   |vpiPort:
   \_port: (data), line:11
     |vpiName:data
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:11
         |vpiName:data
         |vpiFullName:work@ram_sp_sr_sw.data
   |vpiPort:
   \_port: (cs), line:12
     |vpiName:cs
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cs), line:12
         |vpiName:cs
         |vpiFullName:work@ram_sp_sr_sw.cs
   |vpiPort:
   \_port: (we), line:13
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:13
         |vpiName:we
         |vpiFullName:work@ram_sp_sr_sw.we
   |vpiPort:
   \_port: (oe), line:14
     |vpiName:oe
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oe), line:14
         |vpiName:oe
         |vpiFullName:work@ram_sp_sr_sw.oe
   |vpiContAssign:
   \_cont_assign: , line:40
     |vpiRhs:
     \_operation: , line:40
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:40
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:40
           |vpiOpType:26
           |vpiOperand:
           \_ref_obj: (cs), line:40
             |vpiName:cs
             |vpiFullName:work@ram_sp_sr_sw.cs
           |vpiOperand:
           \_ref_obj: (oe), line:40
             |vpiName:oe
             |vpiFullName:work@ram_sp_sr_sw.oe
         |vpiOperand:
         \_operation: , line:40
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (we), line:40
             |vpiName:we
             |vpiFullName:work@ram_sp_sr_sw.we
       |vpiOperand:
       \_ref_obj: (data_out), line:40
         |vpiName:data_out
         |vpiFullName:work@ram_sp_sr_sw.data_out
       |vpiOperand:
       \_constant: , line:40
         |vpiConstType:3
         |vpiDecompile:8&#39;bz
         |vpiSize:8
         |BIN:8&#39;bz
     |vpiLhs:
     \_ref_obj: (data), line:40
       |vpiName:data
       |vpiFullName:work@ram_sp_sr_sw.data
   |vpiNet:
   \_logic_net: (data_out), line:32
     |vpiName:data_out
     |vpiFullName:work@ram_sp_sr_sw.data_out
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (mem), line:33
     |vpiName:mem
     |vpiFullName:work@ram_sp_sr_sw.mem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (oe_r), line:34
     |vpiName:oe_r
     |vpiFullName:work@ram_sp_sr_sw.oe_r
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:9
   |vpiNet:
   \_logic_net: (address), line:10
   |vpiNet:
   \_logic_net: (data), line:11
   |vpiNet:
   \_logic_net: (cs), line:12
   |vpiNet:
   \_logic_net: (we), line:13
   |vpiNet:
   \_logic_net: (oe), line:14
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (DATA_WIDTH), line:17
       |vpiName:DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (ADDR_WIDTH), line:18
       |vpiName:ADDR_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:19
     |vpiRhs:
     \_constant: , line:19
       |vpiDecompile:256
       |INT:256
     |vpiLhs:
     \_parameter: (RAM_DEPTH), line:19
       |vpiName:RAM_DEPTH
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:17
   |vpiParameter:
   \_parameter: (ADDR_WIDTH), line:18
   |vpiParameter:
   \_parameter: (RAM_DEPTH), line:19
 |uhdmtopModules:
 \_module: work@ram_sp_sr_sw (work@ram_sp_sr_sw), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>, line:8
   |vpiDefName:work@ram_sp_sr_sw
   |vpiName:work@ram_sp_sr_sw
   |vpiPort:
   \_port: (clk), line:9, parent:work@ram_sp_sr_sw
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:9, parent:work@ram_sp_sr_sw
         |vpiName:clk
         |vpiFullName:work@ram_sp_sr_sw.clk
   |vpiPort:
   \_port: (address), line:10, parent:work@ram_sp_sr_sw
     |vpiName:address
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (address), line:10, parent:work@ram_sp_sr_sw
         |vpiName:address
         |vpiFullName:work@ram_sp_sr_sw.address
   |vpiPort:
   \_port: (data), line:11, parent:work@ram_sp_sr_sw
     |vpiName:data
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:11, parent:work@ram_sp_sr_sw
         |vpiName:data
         |vpiFullName:work@ram_sp_sr_sw.data
   |vpiPort:
   \_port: (cs), line:12, parent:work@ram_sp_sr_sw
     |vpiName:cs
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cs), line:12, parent:work@ram_sp_sr_sw
         |vpiName:cs
         |vpiFullName:work@ram_sp_sr_sw.cs
   |vpiPort:
   \_port: (we), line:13, parent:work@ram_sp_sr_sw
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:13, parent:work@ram_sp_sr_sw
         |vpiName:we
         |vpiFullName:work@ram_sp_sr_sw.we
   |vpiPort:
   \_port: (oe), line:14, parent:work@ram_sp_sr_sw
     |vpiName:oe
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oe), line:14, parent:work@ram_sp_sr_sw
         |vpiName:oe
         |vpiFullName:work@ram_sp_sr_sw.oe
   |vpiNet:
   \_logic_net: (data_out), line:32, parent:work@ram_sp_sr_sw
     |vpiName:data_out
     |vpiFullName:work@ram_sp_sr_sw.data_out
     |vpiNetType:48
     |vpiRange:
     \_range: , line:32
       |vpiLeftRange:
       \_constant: , line:32
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:32
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (oe_r), line:34, parent:work@ram_sp_sr_sw
     |vpiName:oe_r
     |vpiFullName:work@ram_sp_sr_sw.oe_r
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:9, parent:work@ram_sp_sr_sw
   |vpiNet:
   \_logic_net: (address), line:10, parent:work@ram_sp_sr_sw
   |vpiNet:
   \_logic_net: (data), line:11, parent:work@ram_sp_sr_sw
   |vpiNet:
   \_logic_net: (cs), line:12, parent:work@ram_sp_sr_sw
   |vpiNet:
   \_logic_net: (we), line:13, parent:work@ram_sp_sr_sw
   |vpiNet:
   \_logic_net: (oe), line:14, parent:work@ram_sp_sr_sw
   |vpiArrayNet:
   \_array_net: (mem), line:33, parent:work@ram_sp_sr_sw
     |vpiName:mem
     |vpiFullName:work@ram_sp_sr_sw.mem
     |vpiNet:
     \_logic_net: , parent:mem
       |vpiFullName:work@ram_sp_sr_sw.mem
       |vpiNetType:48
       |vpiRange:
       \_range: , line:33
         |vpiLeftRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:33
       |vpiLeftRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:255
         |vpiSize:32
         |INT:255
   |vpiParameter:
   \_parameter: (ADDR_WIDTH), line:18
     |vpiName:ADDR_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:17
     |vpiName:DATA_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (RAM_DEPTH), line:19
     |vpiName:RAM_DEPTH
     |INT:256
Object: \work_ram_sp_sr_sw of type 3000
Object: \work_ram_sp_sr_sw of type 32
Object: \clk of type 44
Object: \address of type 44
Object: \data of type 44
Object: \cs of type 44
Object: \we of type 44
Object: \oe of type 44
Object: \ADDR_WIDTH of type 41
Object: \DATA_WIDTH of type 41
Object: \RAM_DEPTH of type 41
Object: \data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oe_r of type 36
Object: \clk of type 36
Object: \address of type 36
Object: \data of type 36
Object: \cs of type 36
Object: \we of type 36
Object: \oe of type 36
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ram_sp_sr_sw of type 32
Object:  of type 8
Object: \data of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \cs of type 608
Object: \oe of type 608
Object:  of type 39
Object: \we of type 608
Object: \data_out of type 608
Object:  of type 7
ERROR: Failed to parse binary string: 8&#39;bz

</pre>
</body>