<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluor32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluor32.v</a>
time_elapsed: 0.030s
ram usage: 10164 KB
</pre>
<pre class="log">

module sparc_exu_aluor32 (
	out,
	in
);
	input [31:0] in;
	output out;
	wire nor1_1;
	wire nor1_2;
	wire nor1_3;
	wire nor1_4;
	wire nor1_5;
	wire nor1_6;
	wire nor1_7;
	wire nor1_8;
	wire nor1_9;
	wire nor1_10;
	wire nor1_11;
	wire nor1_12;
	wire nor1_13;
	wire nor1_14;
	wire nor1_15;
	wire nor1_16;
	wire nand2_1;
	wire nand2_2;
	wire nand2_3;
	wire nand2_4;
	wire inv3_1;
	wire inv3_2;
	wire inv3_3;
	wire inv3_4;
	assign nor1_1 = ~(in[1] | in[0]);
	assign nor1_2 = ~(in[3] | in[2]);
	assign nor1_3 = ~(in[5] | in[4]);
	assign nor1_4 = ~(in[7] | in[6]);
	assign nor1_5 = ~(in[9] | in[8]);
	assign nor1_6 = ~(in[11] | in[10]);
	assign nor1_7 = ~(in[13] | in[12]);
	assign nor1_8 = ~(in[15] | in[14]);
	assign nor1_9 = ~(in[17] | in[16]);
	assign nor1_10 = ~(in[19] | in[18]);
	assign nor1_11 = ~(in[21] | in[20]);
	assign nor1_12 = ~(in[23] | in[22]);
	assign nor1_13 = ~(in[25] | in[24]);
	assign nor1_14 = ~(in[27] | in[26]);
	assign nor1_15 = ~(in[29] | in[28]);
	assign nor1_16 = ~(in[31] | in[30]);
	assign nand2_1 = ~(((nor1_1 &amp; nor1_2) &amp; nor1_3) &amp; nor1_4);
	assign nand2_2 = ~(((nor1_5 &amp; nor1_6) &amp; nor1_7) &amp; nor1_8);
	assign nand2_3 = ~(((nor1_9 &amp; nor1_10) &amp; nor1_11) &amp; nor1_12);
	assign nand2_4 = ~(((nor1_13 &amp; nor1_14) &amp; nor1_15) &amp; nor1_16);
	assign inv3_1 = ~nand2_1;
	assign inv3_2 = ~nand2_2;
	assign inv3_3 = ~nand2_3;
	assign inv3_4 = ~nand2_4;
	assign out = ~(((inv3_1 &amp; inv3_2) &amp; inv3_3) &amp; inv3_4);
endmodule

</pre>
</body>