============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:38:49 pm
  Module:                 counter
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1628 ps)
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Time Borrowed:+       0                  
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    1628                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  count_reg[0]/clk           -       -       R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q             (u)     clk->q  R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  RC_CG_HIER_INST1/g2/z      (u)     in_0->z R     unmapped_or2         1  9.9     0    64     372    (-,-) 
  RC_CG_HIER_INST1/enl_reg/d -       -       R     unmapped_latch       1    -     -     0     372    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (1729 ps) Clock Gating Setup Check at pin RC_CG_HIER_INST1/g9/in_1
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) RC_CG_HIER_INST1/enl_reg/ena
          Clock: (F) clk
       Endpoint: (R) RC_CG_HIER_INST1/g9/in_1
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000         2000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000         2000     
                                              
  Gate Check Setup:-       0                  
     Required Time:=    4000                  
      Launch Clock:-    2000                  
         Data Path:-     271                  
             Slack:=    1729                  

Exceptions/Constraints:
  output_delay              0              clk_gating_check_1 

#-----------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST1/enl_reg/ena -       -      R     (arrival)           1    -     0     0    2000    (-,-) 
  RC_CG_HIER_INST1/enl_reg/q   (u)     ena->q R     unmapped_latch      1  9.9     0   271    2271    (-,-) 
  RC_CG_HIER_INST1/g9/in_1     (b)     -      R     unmapped_and2       -    -     -     0    2271    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.



Path 3: MET (2848 ps) Setup Check with Pin count_reg[7]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-    1003                  
             Slack:=    2848                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 36.4     0   307     307    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.7     0    97     404    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     501    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     598    (-,-) 
  g83/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     695    (-,-) 
  g79/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     792    (-,-) 
  g75/z            (u)     in_1->z F     unmapped_complex2      2 19.8     0    82     874    (-,-) 
  g70/z            (u)     in_0->z F     unmapped_or2           1  9.9     0    64     939    (-,-) 
  g71/z            (u)     in_1->z R     unmapped_nand2         1  9.9     0    64    1003    (-,-) 
  count_reg[7]/d   -       -       R     unmapped_d_flop        1    -     -     0    1003    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (2930 ps) Setup Check with Pin count_reg[6]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     922                  
             Slack:=    2930                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 36.4     0   307     307    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.7     0    97     404    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     501    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     598    (-,-) 
  g83/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     695    (-,-) 
  g79/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     792    (-,-) 
  g73/z            (u)     in_1->z F     unmapped_or2           1  9.9     0    64     857    (-,-) 
  g74/z            (u)     in_1->z R     unmapped_nand2         1  9.9     0    64     922    (-,-) 
  count_reg[6]/d   -       -       R     unmapped_d_flop        1    -     -     0     922    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (3027 ps) Setup Check with Pin count_reg[5]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     824                  
             Slack:=    3027                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 36.4     0   307     307    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.7     0    97     404    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     501    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     598    (-,-) 
  g83/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     695    (-,-) 
  g77/z            (u)     in_1->z F     unmapped_or2           1  9.9     0    64     760    (-,-) 
  g78/z            (u)     in_1->z R     unmapped_nand2         1  9.9     0    64     824    (-,-) 
  count_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0     824    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (3124 ps) Setup Check with Pin count_reg[4]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3124                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 36.4     0   307     307    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.7     0    97     404    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     501    (-,-) 
  g56/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     598    (-,-) 
  g81/z            (u)     in_0->z F     unmapped_or2           1  9.9     0    64     663    (-,-) 
  g82/z            (u)     in_1->z R     unmapped_nand2         1  9.9     0    64     727    (-,-) 
  count_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0     727    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (3221 ps) Setup Check with Pin count_reg[3]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     630                  
             Slack:=    3221                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)              3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        4 36.4     0   307     307    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2         3 29.7     0    97     404    (-,-) 
  g87/z            (u)     in_1->z F     unmapped_complex2      3 29.7     0    97     501    (-,-) 
  g85/z            (u)     in_0->z F     unmapped_or2           1  9.9     0    64     566    (-,-) 
  g86/z            (u)     in_1->z R     unmapped_nand2         1  9.9     0    64     630    (-,-) 
  count_reg[3]/d   -       -       R     unmapped_d_flop        1    -     -     0     630    (-,-) 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (3293 ps) Late External Delay Assertion at pin count[0]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    3293                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_19_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -      R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  count[0]         -       -      R     (port)               -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (3293 ps) Late External Delay Assertion at pin count[2]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) count[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    3293                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_17_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[2]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[2]/q   (u)     clk->q R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  count[2]         -       -      R     (port)               -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3293 ps) Late External Delay Assertion at pin count[3]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) count[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    3293                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_16_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[3]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[3]/q   (u)     clk->q R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  count[3]         -       -      R     (port)               -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (3293 ps) Late External Delay Assertion at pin count[4]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) count[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    3293                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_15_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[4]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[4]/q   (u)     clk->q R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  count[4]         -       -      R     (port)               -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (3293 ps) Late External Delay Assertion at pin count[5]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) count[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    3293                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_14_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[5]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[5]/q   (u)     clk->q R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  count[5]         -       -      R     (port)               -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (3293 ps) Late External Delay Assertion at pin count[6]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) count[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    3293                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_13_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[6]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[6]/q   (u)     clk->q R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  count[6]         -       -      R     (port)               -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (3308 ps) Late External Delay Assertion at pin count[1]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     292                  
             Slack:=    3308                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4_18_1 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[1]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[1]/q   (u)     clk->q R     unmapped_d_flop      3 26.5     0   292     292    (-,-) 
  count[1]         -       -      R     (port)               -    -     -     0     292    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (3308 ps) Late External Delay Assertion at pin count[7]
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) count[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-     400                  
     Required Time:=    3600                  
      Launch Clock:-       0                  
         Data Path:-     292                  
             Slack:=    3308                  

Exceptions/Constraints:
  output_delay             400             counter_typical.sdc_line_4 

#------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  count_reg[7]/clk -       -      R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[7]/q   (u)     clk->q R     unmapped_d_flop      3 26.5     0   292     292    (-,-) 
  count[7]         -       -      R     (port)               -    -     -     0     292    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (3318 ps) Setup Check with Pin count_reg[2]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     533                  
             Slack:=    3318                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  g91/z            (u)     in_1->z F     unmapped_nand2       3 29.7     0    97     404    (-,-) 
  g89/z            (u)     in_1->z F     unmapped_or2         1  9.9     0    64     469    (-,-) 
  g90/z            (u)     in_1->z R     unmapped_nand2       1  9.9     0    64     533    (-,-) 
  count_reg[2]/d   -       -       R     unmapped_d_flop      1    -     -     0     533    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (3499 ps) Setup Check with Pin count_reg[0]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    3499                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_reg[0]/clk -       -       R     (arrival)            3    -     0     0       0    (-,-) 
  count_reg[0]/q   (u)     clk->q  F     unmapped_d_flop      4 36.4     0   307     307    (-,-) 
  g31/z            (u)     in_0->z R     unmapped_not         1  9.9     0    45     352    (-,-) 
  count_reg[0]/d   -       -       R     unmapped_d_flop      1    -     -     0     352    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (3514 ps) Setup Check with Pin count_reg[1]/clk->d
           View: view_wcl_typical
          Group: clk
     Startpoint: (R) count_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) count_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     149                  
     Required Time:=    3851                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    3514                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_reg[1]/clk -       -       R     (arrival)            7    -     0     0       0    (-,-) 
  count_reg[1]/q   (u)     clk->q  F     unmapped_d_flop      3 26.5     0   292     292    (-,-) 
  RC_CG_INVERTER/z (u)     in_0->z R     unmapped_not         1  9.9     0    45     337    (-,-) 
  count_reg[1]/d   -       -       R     unmapped_d_flop      1    -     -     0     337    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

