#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 21 19:00:02 2023
# Process ID: 16708
# Current directory: F:/projects/vga/smallvga/vgaimage/vgaimage.runs/Controller_datamem_0_0_synth_1
# Command line: vivado.exe -log Controller_datamem_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller_datamem_0_0.tcl
# Log file: F:/projects/vga/smallvga/vgaimage/vgaimage.runs/Controller_datamem_0_0_synth_1/Controller_datamem_0_0.vds
# Journal file: F:/projects/vga/smallvga/vgaimage/vgaimage.runs/Controller_datamem_0_0_synth_1\vivado.jou
# Running On: EVA-01, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 12, Host memory: 34282 MB
#-----------------------------------------------------------
source Controller_datamem_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 382.102 ; gain = 71.039
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Controller_datamem_0_0
Command: synth_design -top Controller_datamem_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14440
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 830.809 ; gain = 411.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Controller_datamem_0_0' [f:/projects/vga/smallvga/vgaimage/vgaimage.gen/sources_1/bd/Controller/ip/Controller_datamem_0_0/synth/Controller_datamem_0_0.vhd:63]
INFO: [Synth 8-3491] module 'datamem' declared at 'F:/projects/vga/smallvga/datamem.vhd:21' bound to instance 'U0' of component 'datamem' [f:/projects/vga/smallvga/vgaimage/vgaimage.gen/sources_1/bd/Controller/ip/Controller_datamem_0_0/synth/Controller_datamem_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'datamem' [F:/projects/vga/smallvga/datamem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'datamem' (0#1) [F:/projects/vga/smallvga/datamem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Controller_datamem_0_0' (0#1) [f:/projects/vga/smallvga/vgaimage/vgaimage.gen/sources_1/bd/Controller/ip/Controller_datamem_0_0/synth/Controller_datamem_0_0.vhd:63]
WARNING: [Synth 8-7129] Port ext_addr[31] in module datamem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 923.168 ; gain = 503.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 923.168 ; gain = 503.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 923.168 ; gain = 503.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 923.168 ; gain = 503.633
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ext_addr[31] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[30] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[29] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[28] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[27] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[26] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[25] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[24] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[23] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[22] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[21] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[20] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[19] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[18] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[17] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[16] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[15] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[14] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[13] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_addr[12] in module datamem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|datamem     | RAM        | 4096x32       | LUT            | 
|datamem     | p_0_out    | 4096x32       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     4|
|3     |LUT4  |    22|
|4     |LUT5  |    98|
|5     |LUT6  |   244|
|6     |MUXF7 |     6|
|7     |MUXF8 |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   376|
|2     |  U0     |datamem |   376|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1190.496 ; gain = 770.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1194.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3a1cc047
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1221.234 ; gain = 807.520
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'F:/projects/vga/smallvga/vgaimage/vgaimage.runs/Controller_datamem_0_0_synth_1/Controller_datamem_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1547.555 ; gain = 326.320
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Controller_datamem_0_0, cache-ID = 381de69f22952833
INFO: [Common 17-1381] The checkpoint 'F:/projects/vga/smallvga/vgaimage/vgaimage.runs/Controller_datamem_0_0_synth_1/Controller_datamem_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Controller_datamem_0_0_utilization_synth.rpt -pb Controller_datamem_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 19:00:54 2023...
