

================================================================
== Vitis HLS Report for 'Module8Func'
================================================================
* Date:           Tue May  9 20:42:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Module8Func (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Module8Func_Pipeline_module_8_epoch_fu_88  |Module8Func_Pipeline_module_8_epoch  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       68|      101|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       94|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       73|      195|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |grp_Module8Func_Pipeline_module_8_epoch_fu_88  |Module8Func_Pipeline_module_8_epoch  |        0|   0|  68|  101|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                     |        0|   0|  68|  101|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |dram_t0_bank_0_fifo_blk_n  |   9|          2|    1|          2|
    |dram_t0_bank_0_fifo_din    |   9|          2|   65|        130|
    |dram_t0_bank_0_fifo_write  |  14|          3|    1|          3|
    |fifo_ld_0_peek_read        |   9|          2|    1|          2|
    |fifo_ld_0_s_read           |   9|          2|    1|          2|
    |fifo_ld_1_peek_read        |   9|          2|    1|          2|
    |fifo_ld_1_s_read           |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  94|         20|   72|        148|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_Module8Func_Pipeline_module_8_epoch_fu_88_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  5|   0|    5|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|          Module8Func|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|          Module8Func|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|          Module8Func|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|          Module8Func|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|          Module8Func|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|          Module8Func|  return value|
|dram_t0_bank_0_fifo_din     |  out|   65|     ap_fifo|  dram_t0_bank_0_fifo|       pointer|
|dram_t0_bank_0_fifo_full_n  |   in|    1|     ap_fifo|  dram_t0_bank_0_fifo|       pointer|
|dram_t0_bank_0_fifo_write   |  out|    1|     ap_fifo|  dram_t0_bank_0_fifo|       pointer|
|fifo_ld_0_s_dout            |   in|   33|     ap_fifo|          fifo_ld_0_s|       pointer|
|fifo_ld_0_s_empty_n         |   in|    1|     ap_fifo|          fifo_ld_0_s|       pointer|
|fifo_ld_0_s_read            |  out|    1|     ap_fifo|          fifo_ld_0_s|       pointer|
|fifo_ld_0_peek_dout         |   in|   33|     ap_fifo|       fifo_ld_0_peek|       pointer|
|fifo_ld_0_peek_empty_n      |   in|    1|     ap_fifo|       fifo_ld_0_peek|       pointer|
|fifo_ld_0_peek_read         |  out|    1|     ap_fifo|       fifo_ld_0_peek|       pointer|
|fifo_ld_1_s_dout            |   in|   33|     ap_fifo|          fifo_ld_1_s|       pointer|
|fifo_ld_1_s_empty_n         |   in|    1|     ap_fifo|          fifo_ld_1_s|       pointer|
|fifo_ld_1_s_read            |  out|    1|     ap_fifo|          fifo_ld_1_s|       pointer|
|fifo_ld_1_peek_dout         |   in|   33|     ap_fifo|       fifo_ld_1_peek|       pointer|
|fifo_ld_1_peek_empty_n      |   in|    1|     ap_fifo|       fifo_ld_1_peek|       pointer|
|fifo_ld_1_peek_read         |  out|    1|     ap_fifo|       fifo_ld_1_peek|       pointer|
+----------------------------+-----+-----+------------+---------------------+--------------+

