read -sv run_verilog_mid/adder_32b_17_78_a762bee0e67ed09382e4a06dbc1db887.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_78_a762bee0e67ed09382e4a06dbc1db887_yosys.v
