# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do interlock_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Interlock-control--6X8/interlock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:39 on Jan 21,2019
# vcom -reportprogress 300 -93 -work work F:/Interlock-control--6X8/interlock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity interlock
# -- Compiling architecture Behavioral of interlock
# End time: 11:59:39 on Jan 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.interlock
# vsim work.interlock 
# Start time: 11:59:45 on Jan 21,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlock(behavioral)
add wave -position insertpoint  \
sim:/interlock/clk
add wave -position insertpoint  \
sim:/interlock/d1
add wave -position insertpoint  \
sim:/interlock/s1
force -freeze sim:/interlock/clk 1 0, 0 {50 ps} -r 100
# Cannot determine language of F:/Interlock-control--6X8/simulation/modelsim/interlock
# Cannot determine language of F:/Interlock-control--6X8/simulation/modelsim/interlock
# End time: 15:46:03 on Jan 21,2019, Elapsed time: 3:46:18
# Errors: 2, Warnings: 0
