

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s'
================================================================
* Date:           Wed Jul  6 19:04:55 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.770 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      226|     2276| 1.130 us | 11.380 us |  226|  2276|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_332  |cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_370         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_376         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_382         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_388         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_394         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_400         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_406         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_412   |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      225|     2275|  9 ~ 91  |          -|          -|    25|    no    |
        | + Loop 1.1  |       73|       73|         3|          1|          1|    72|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    7356|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      8|    1025|     512|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     318|    -|
|Register         |        -|      -|    2989|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      8|    4014|    8186|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_332  |cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |        0|      0|  1025|  512|    0|
    |tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_370         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_376         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_382         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_388         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_394         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_400         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_406         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |op_V_assign_2_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_412   |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                 |                                                      |        0|      8|  1025|  512|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_w2_V  |        4|  0|   0|    0|    72|  115|     1|         8280|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                            |        4|  0|   0|    0|    72|  115|     1|         8280|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+------+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_742_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_1_V_fu_747_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_2_V_fu_752_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_3_V_fu_757_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_4_V_fu_762_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_5_V_fu_767_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_6_V_fu_772_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_7_V_fu_777_p2        |     +    |      0|  0|    23|          16|          16|
    |add_ln206_fu_833_p2      |     +    |      0|  0|    39|          32|           1|
    |add_ln208_fu_844_p2      |     +    |      0|  0|    39|          32|           1|
    |add_ln211_fu_787_p2      |     +    |      0|  0|    39|          32|           1|
    |add_ln213_fu_798_p2      |     +    |      0|  0|    39|          32|           1|
    |i_fu_424_p2              |     +    |      0|  0|    15|           5|           1|
    |ir_fu_539_p2             |     +    |      0|  0|    15|           7|           1|
    |sub_ln83_1_fu_580_p2     |     -    |      0|  0|    18|          11|          11|
    |sub_ln83_2_fu_586_p2     |     -    |      0|  0|    18|          11|          11|
    |sub_ln83_3_fu_615_p2     |     -    |      0|  0|    18|          11|          11|
    |sub_ln83_fu_574_p2       |     -    |      0|  0|    18|          11|          11|
    |and_ln176_1_fu_521_p2    |    and   |      0|  0|     2|           1|           1|
    |and_ln176_2_fu_527_p2    |    and   |      0|  0|     2|           1|           1|
    |and_ln176_fu_515_p2      |    and   |      0|  0|     2|           1|           1|
    |and_ln83_fu_641_p2       |    and   |      0|  0|  1152|        1152|        1152|
    |ap_block_state21_io      |    and   |      0|  0|     2|           1|           1|
    |ap_condition_419         |    and   |      0|  0|     2|           1|           1|
    |icmp_ln167_fu_418_p2     |   icmp   |      0|  0|    11|           5|           4|
    |icmp_ln176_1_fu_469_p2   |   icmp   |      0|  0|    20|          32|           2|
    |icmp_ln176_2_fu_489_p2   |   icmp   |      0|  0|    20|          31|           1|
    |icmp_ln176_3_fu_509_p2   |   icmp   |      0|  0|    20|          31|           1|
    |icmp_ln176_fu_459_p2     |   icmp   |      0|  0|    20|          32|           2|
    |icmp_ln198_fu_782_p2     |   icmp   |      0|  0|    20|          32|           3|
    |icmp_ln202_fu_828_p2     |   icmp   |      0|  0|    20|          32|           3|
    |icmp_ln74_fu_533_p2      |   icmp   |      0|  0|    11|           7|           7|
    |icmp_ln83_fu_559_p2      |   icmp   |      0|  0|    13|          11|          11|
    |lshr_ln83_1_fu_635_p2    |   lshr   |      0|  0|  2171|           2|        1152|
    |lshr_ln83_fu_629_p2      |   lshr   |      0|  0|  2171|        1152|        1152|
    |ap_block_state1          |    or    |      0|  0|     2|           1|           1|
    |ap_block_state2          |    or    |      0|  0|     2|           1|           1|
    |empty_21_fu_553_p2       |    or    |      0|  0|    11|          11|           4|
    |select_ln208_fu_849_p3   |  select  |      0|  0|    32|           1|           2|
    |select_ln213_fu_803_p3   |  select  |      0|  0|    32|           1|           2|
    |select_ln83_1_fu_600_p3  |  select  |      0|  0|  1150|           1|        1152|
    |select_ln83_2_fu_607_p3  |  select  |      0|  0|    11|           1|          11|
    |select_ln83_fu_592_p3    |  select  |      0|  0|    11|           1|          11|
    |ap_enable_pp0            |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|     2|           2|           1|
    +-------------------------+----------+-------+---+------+------------+------------+
    |Total                    |          |      0|  0|  7356|        2857|        4860|
    +-------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  97|         20|    1|         20|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_325_p4  |  15|          3|   32|         96|
    |data_V_V_blk_n                         |   9|          2|    1|          2|
    |i_0_i_reg_196                          |   9|          2|    5|         10|
    |in_index_reg_311                       |   9|          2|    7|         14|
    |pX                                     |   9|          2|   32|         64|
    |pY                                     |   9|          2|   32|         64|
    |res_V_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |res_V_V_TDATA_int                      |  44|          9|   16|        144|
    |sX                                     |   9|          2|   32|         64|
    |tmp_V_15_reg_298                       |   9|          2|   16|         32|
    |tmp_V_16_reg_285                       |   9|          2|   16|         32|
    |tmp_V_17_reg_272                       |   9|          2|   16|         32|
    |tmp_V_18_reg_259                       |   9|          2|   16|         32|
    |tmp_V_19_reg_246                       |   9|          2|   16|         32|
    |tmp_V_20_reg_233                       |   9|          2|   16|         32|
    |tmp_V_21_reg_220                       |   9|          2|   16|         32|
    |tmp_V_22_reg_207                       |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 318|         68|  290|        742|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+------+----+------+-----------+
    |               Name              |  FF  | LUT| Bits | Const Bits|
    +---------------------------------+------+----+------+-----------+
    |and_ln176_2_reg_950              |     1|   0|     1|          0|
    |ap_CS_fsm                        |    19|   0|    19|          0|
    |ap_done_reg                      |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1          |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2          |     1|   0|     1|          0|
    |call_ret_reg_912                 |  1152|   0|  1152|          0|
    |i_0_i_reg_196                    |     5|   0|     5|          0|
    |i_reg_872                        |     5|   0|     5|          0|
    |icmp_ln176_1_reg_933             |     1|   0|     1|          0|
    |icmp_ln176_reg_923               |     1|   0|     1|          0|
    |icmp_ln74_reg_954                |     1|   0|     1|          0|
    |icmp_ln74_reg_954_pp0_iter1_reg  |     1|   0|     1|          0|
    |in_index_reg_311                 |     7|   0|     7|          0|
    |layer_in_V                       |  1152|   0|  1152|          0|
    |op_V_assign_2_0_7_reg_1015       |    16|   0|    16|          0|
    |pX                               |    32|   0|    32|          0|
    |pX_load_reg_944                  |    32|   0|    32|          0|
    |pY                               |    32|   0|    32|          0|
    |pY_load_reg_938                  |    32|   0|    32|          0|
    |sX                               |    32|   0|    32|          0|
    |sX_load_reg_918                  |    32|   0|    32|          0|
    |sY                               |    32|   0|    32|          0|
    |sY_load_reg_928                  |    32|   0|    32|          0|
    |tmp_V_10_reg_892                 |    16|   0|    16|          0|
    |tmp_V_11_reg_897                 |    16|   0|    16|          0|
    |tmp_V_12_reg_902                 |    16|   0|    16|          0|
    |tmp_V_13_reg_907                 |    16|   0|    16|          0|
    |tmp_V_15_reg_298                 |    16|   0|    16|          0|
    |tmp_V_16_reg_285                 |    16|   0|    16|          0|
    |tmp_V_17_reg_272                 |    16|   0|    16|          0|
    |tmp_V_18_reg_259                 |    16|   0|    16|          0|
    |tmp_V_19_reg_246                 |    16|   0|    16|          0|
    |tmp_V_20_reg_233                 |    16|   0|    16|          0|
    |tmp_V_21_reg_220                 |    16|   0|    16|          0|
    |tmp_V_22_reg_207                 |    16|   0|    16|          0|
    |tmp_V_8_reg_882                  |    16|   0|    16|          0|
    |tmp_V_9_reg_887                  |    16|   0|    16|          0|
    |tmp_V_reg_877                    |    16|   0|    16|          0|
    |tmpmult_0_V_reg_980              |    16|   0|    16|          0|
    |tmpmult_1_V_reg_985              |    16|   0|    16|          0|
    |tmpmult_2_V_reg_990              |    16|   0|    16|          0|
    |tmpmult_3_V_reg_995              |    16|   0|    16|          0|
    |tmpmult_4_V_reg_1000             |    16|   0|    16|          0|
    |tmpmult_5_V_reg_1005             |    16|   0|    16|          0|
    |tmpmult_6_V_reg_1010             |    16|   0|    16|          0|
    |trunc_ln83_reg_963               |    16|   0|    16|          0|
    +---------------------------------+------+----+------+-----------+
    |Total                            |  2989|   0|  2989|          0|
    +---------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,14,5,3,0>,config2> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_TDATA     | out |   16|    axis    |                        res_V_V                        |    pointer   |
|res_V_V_TVALID    | out |    1|    axis    |                        res_V_V                        |    pointer   |
|res_V_V_TREADY    |  in |    1|    axis    |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

