0.7
2020.2
May 22 2024
19:03:11
C:/fpga_series/adder/adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/fpga_series/adder/adder.srcs/sim_1/imports/Documents/tb_adder_8_bit.v,1760098890,verilog,,,,tb_adder_8_bit,,,,,,,,
C:/fpga_series/adder/adder.srcs/sources_1/new/adder_8_bit.v,1760098279,verilog,,C:/fpga_series/adder/adder.srcs/sim_1/imports/Documents/tb_adder_8_bit.v,,adder_8_bit,,,,,,,,
