{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449840376734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449840376774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 08:26:15 2015 " "Processing started: Fri Dec 11 08:26:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449840376774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449840376774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449840376774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449840378734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449840427400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449840427400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProject " "Elaborating entity \"finalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449840427580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 finalProject.v(84) " "Verilog HDL assignment warning at finalProject.v(84): truncated value with size 32 to match size of target (26)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449840427590 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 finalProject.v(102) " "Verilog HDL assignment warning at finalProject.v(102): truncated value with size 32 to match size of target (4)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449840427590 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalProject.v(188) " "Verilog HDL Case Statement warning at finalProject.v(188): incomplete case statement has no default case item" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 188 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449840427610 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "length finalProject.v(186) " "Verilog HDL Always Construct warning at finalProject.v(186): inferring latch(es) for variable \"length\", which holds its previous value in one or more paths through the always construct" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449840427610 "|finalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M finalProject.v(186) " "Verilog HDL Always Construct warning at finalProject.v(186): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449840427610 "|finalProject"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalProject.v(352) " "Verilog HDL Case Statement information at finalProject.v(352): all case item expressions in this case statement are onehot" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 352 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449840427610 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h00 finalProject.v(12) " "Output port \"h00\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h01 finalProject.v(12) " "Output port \"h01\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h02 finalProject.v(12) " "Output port \"h02\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h03 finalProject.v(12) " "Output port \"h03\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h04 finalProject.v(12) " "Output port \"h04\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h05 finalProject.v(12) " "Output port \"h05\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h06 finalProject.v(12) " "Output port \"h06\" at finalProject.v(12) has no driver" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449840427620 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] finalProject.v(186) " "Inferred latch for \"M\[0\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] finalProject.v(186) " "Inferred latch for \"M\[1\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] finalProject.v(186) " "Inferred latch for \"M\[2\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] finalProject.v(186) " "Inferred latch for \"M\[3\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] finalProject.v(186) " "Inferred latch for \"M\[4\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] finalProject.v(186) " "Inferred latch for \"M\[5\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[0\] finalProject.v(186) " "Inferred latch for \"length\[0\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[1\] finalProject.v(186) " "Inferred latch for \"length\[1\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[2\] finalProject.v(186) " "Inferred latch for \"length\[2\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[3\] finalProject.v(186) " "Inferred latch for \"length\[3\]\" at finalProject.v(186)" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449840427630 "|finalProject"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "length\[0\] " "Latch length\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430132 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "length\[2\] " "Latch length\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430142 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "length\[1\] " "Latch length\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430142 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[5\] " "Latch M\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[4\] " "Ports D and ENA on the latch are fed by the same signal sw\[4\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430142 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[4\] " "Latch M\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[4\] " "Ports D and ENA on the latch are fed by the same signal sw\[4\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430142 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[3\] " "Latch M\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[5\] " "Ports D and ENA on the latch are fed by the same signal sw\[5\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430142 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[2\] " "Latch M\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430142 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[1\] " "Latch M\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[4\] " "Ports D and ENA on the latch are fed by the same signal sw\[4\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430152 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M\[0\] " "Latch M\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449840430152 ""}  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 186 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449840430152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h00 GND " "Pin \"h00\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h00"} { "Warning" "WMLS_MLS_STUCK_PIN" "h01 GND " "Pin \"h01\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h01"} { "Warning" "WMLS_MLS_STUCK_PIN" "h02 GND " "Pin \"h02\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h02"} { "Warning" "WMLS_MLS_STUCK_PIN" "h03 GND " "Pin \"h03\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h03"} { "Warning" "WMLS_MLS_STUCK_PIN" "h04 GND " "Pin \"h04\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h04"} { "Warning" "WMLS_MLS_STUCK_PIN" "h05 GND " "Pin \"h05\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h05"} { "Warning" "WMLS_MLS_STUCK_PIN" "h06 GND " "Pin \"h06\" is stuck at GND" {  } { { "finalProject.v" "" { Text "C:/Users/eperez/Desktop/ESP 120615/ECE 287/Final Project/Quartus Files/attempt7/attempt7/FinalProject/finalProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449840430402 "|finalProject|h06"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449840430402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449840430832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449840434497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449840435117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449840435117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449840435357 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449840435357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449840435357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449840435357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449840435457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 08:27:15 2015 " "Processing ended: Fri Dec 11 08:27:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449840435457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449840435457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449840435457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449840435457 ""}
