

================================================================
== Vitis HLS Report for 'maxpool2d'
================================================================
* Date:           Tue Nov 26 16:15:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1185|     1185|  11.850 us|  11.850 us|  1185|  1185|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |     1183|     1183|         9|          1|          1|  1176|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 15 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.40ns)   --->   "%store_ln32 = store i11 0, i11 %indvar_flatten36" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 17 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 0, i3 %f" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 18 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln32 = store i8 0, i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 19 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 0, i4 %i" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 0, i4 %j" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_36_4" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 22 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i11 %indvar_flatten36" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 23 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln32 = icmp_eq  i11 %indvar_flatten36_load, i11 1176" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 24 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%add_ln32 = add i11 %indvar_flatten36_load, i11 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 25 'add' 'add_ln32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc41, void %for.end43" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 26 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_load = load i3 %f" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 28 'load' 'f_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i8 %indvar_flatten_load, i8 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%add_ln32_2 = add i3 %f_load, i3 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 30 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.18ns)   --->   "%select_ln33_5 = select i1 %icmp_ln33, i3 %add_ln32_2, i3 %f_load" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 31 'select' 'select_ln33_5' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln33_5" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 32 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.94ns) (grouped into DSP with root node empty_38)   --->   "%mul_ln33 = mul i12 %zext_ln33, i12 784" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 33 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i3 %select_ln33_5" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 34 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (0.94ns) (grouped into DSP with root node add_ln44_3)   --->   "%mul_ln33_1 = mul i10 %zext_ln33_1, i10 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 35 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln33_2 = add i8 %indvar_flatten_load, i8 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 36 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.36ns)   --->   "%select_ln33_12 = select i1 %icmp_ln33, i8 1, i8 %add_ln33_2" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 37 'select' 'select_ln33_12' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.40ns)   --->   "%store_ln34 = store i11 %add_ln32, i11 %indvar_flatten36" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_1 : Operation 39 [1/1] (0.40ns)   --->   "%store_ln34 = store i3 %select_ln33_5, i3 %f" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_1 : Operation 40 [1/1] (0.40ns)   --->   "%store_ln34 = store i8 %select_ln33_12, i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 40 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 41 [2/3] (0.94ns) (grouped into DSP with root node empty_38)   --->   "%mul_ln33 = mul i12 %zext_ln33, i12 784" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 41 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [2/3] (0.94ns) (grouped into DSP with root node add_ln44_3)   --->   "%mul_ln33_1 = mul i10 %zext_ln33_1, i10 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 42 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 43 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node empty_38)   --->   "%mul_ln33 = mul i12 %zext_ln33, i12 784" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 44 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln44_3)   --->   "%mul_ln33_1 = mul i10 %zext_ln33_1, i10 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 45 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%xor_ln33 = xor i1 %icmp_ln33, i1 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 46 'xor' 'xor_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.72ns)   --->   "%icmp_ln34 = icmp_eq  i4 %j_load, i4 14" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 47 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %icmp_ln34, i1 %xor_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 48 'and' 'and_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_8)   --->   "%or_ln33 = or i1 %and_ln33, i1 %icmp_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 49 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln33_8 = select i1 %or_ln33, i4 0, i4 %j_load" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 50 'select' 'select_ln33_8' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%j_cast13 = zext i4 %select_ln33_8" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 51 'zext' 'j_cast13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln33_8, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %tmp_3" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 53 'zext' 'p_cast5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.54ns) (root node of the DSP)   --->   "%empty_38 = add i12 %p_cast5, i12 %mul_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 54 'add' 'empty_38' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln44_3 = add i10 %mul_ln33_1, i10 %j_cast13" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 55 'add' 'add_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.72ns)   --->   "%add_ln34 = add i4 %select_ln33_8, i4 1" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 56 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.40ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %j" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 3.70>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i"   --->   Operation 58 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_8, i1 0"   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %tmp"   --->   Operation 60 'zext' 'p_cast' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_8, i4 0"   --->   Operation 61 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl"   --->   Operation 62 'zext' 'p_shl_cast' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.70ns)   --->   "%empty = sub i9 %p_shl_cast, i9 %p_cast"   --->   Operation 63 'sub' 'empty' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.18ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i4 0, i4 %i_8" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 65 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_9)   --->   "%select_ln33_6 = select i1 %icmp_ln33, i5 0, i5 %tmp" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 66 'select' 'select_ln33_6' <Predicate = (!icmp_ln32 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%select_ln33_7 = select i1 %icmp_ln33, i9 0, i9 %empty" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 67 'select' 'select_ln33_7' <Predicate = (!icmp_ln32 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.72ns)   --->   "%add_ln33 = add i4 %select_ln33, i4 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 68 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln33, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 69 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln33_9 = select i1 %and_ln33, i5 %p_mid1, i5 %select_ln33_6" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 70 'select' 'select_ln33_9' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i5 %p_mid1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 71 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln33, i4 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 72 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i8 %p_shl_mid1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 73 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.70ns)   --->   "%p_mid13 = sub i9 %p_shl_cast_mid1, i9 %p_cast_mid1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 74 'sub' 'p_mid13' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%select_ln33_10 = select i1 %and_ln33, i9 %p_mid13, i9 %select_ln33_7" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 75 'select' 'select_ln33_10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%select_ln33_13_cast = sext i9 %select_ln33_10" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 76 'sext' 'select_ln33_13_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.18ns)   --->   "%select_ln33_11 = select i1 %and_ln33, i4 %add_ln33, i4 %select_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 77 'select' 'select_ln33_11' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln33_11, i6 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 78 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl2_0_cast = zext i10 %p_shl2" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 79 'zext' 'p_shl2_0_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln33_11, i3 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 80 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl3_0_cast = zext i7 %p_shl3" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 81 'zext' 'p_shl3_0_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%empty_37 = sub i11 %p_shl2_0_cast, i11 %p_shl3_0_cast" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 82 'sub' 'empty_37' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast8 = sext i11 %empty_37" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 83 'sext' 'p_cast8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.54ns) (root node of the DSP)   --->   "%empty_38 = add i12 %p_cast5, i12 %mul_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 84 'add' 'empty_38' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i12 %empty_38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 85 'zext' 'zext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.77ns)   --->   "%add_ln38 = add i13 %zext_ln38, i13 %p_cast8" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 86 'add' 'add_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i13 %add_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 87 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_6" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 88 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (1.09ns)   --->   "%input_load = load i13 %input_addr" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 89 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln38 = or i13 %add_ln38, i13 1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 90 'or' 'or_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i13 %or_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 91 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_7" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 92 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (1.09ns)   --->   "%input_load_4 = load i13 %input_addr_4" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 93 'load' 'input_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_39 = or i5 %select_ln33_9, i5 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 94 'or' 'empty_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_39, i5 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 95 'bitconcatenate' 'p_shl2_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl2_1_cast = zext i10 %p_shl2_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 96 'zext' 'p_shl2_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_39, i2 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 97 'bitconcatenate' 'p_shl3_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i7 %p_shl3_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 98 'zext' 'p_shl3_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.73ns)   --->   "%empty_40 = sub i11 %p_shl2_1_cast, i11 %p_shl3_1_cast" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 99 'sub' 'empty_40' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i11 %empty_40" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 100 'sext' 'sext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln38_2 = add i13 %zext_ln38, i13 %sext_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 101 'add' 'add_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i13 %add_ln38_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 102 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_8" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 103 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.09ns)   --->   "%input_load_5 = load i13 %input_addr_5" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 104 'load' 'input_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln38_2 = or i13 %add_ln38_2, i13 1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 105 'or' 'or_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i13 %or_ln38_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 106 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_9" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 107 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.09ns)   --->   "%input_load_6 = load i13 %input_addr_6" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 108 'load' 'input_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 109 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln44_3 = add i10 %mul_ln33_1, i10 %j_cast13" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 109 'add' 'add_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%zext_ln44 = zext i10 %add_ln44_3" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 110 'zext' 'zext_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln44 = add i11 %zext_ln44, i11 %select_ln33_13_cast" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 111 'add' 'add_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.40ns)   --->   "%store_ln34 = store i4 %select_ln33_11, i4 %i" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 112 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 113 [1/2] (1.09ns)   --->   "%input_load = load i13 %input_addr" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 113 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : [1/1] (0.59ns)   --->   Input mux for Operation 114 '%tmp_12 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38'
ST_5 : Operation 114 [2/2] (1.98ns)   --->   "%tmp_12 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 114 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (1.09ns)   --->   "%input_load_4 = load i13 %input_addr_4" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 115 'load' 'input_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 116 [1/2] (1.09ns)   --->   "%input_load_5 = load i13 %input_addr_5" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 116 'load' 'input_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 117 [1/2] (1.09ns)   --->   "%input_load_6 = load i13 %input_addr_6" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 117 'load' 'input_load_6' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>

State 6 <SV = 5> <Delay = 5.56>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %input_load" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 118 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 119 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %bitcast_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 120 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln39 = icmp_ne  i8 %tmp_s, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 121 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.88ns)   --->   "%icmp_ln39_14 = icmp_eq  i23 %trunc_ln39, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 122 'icmp' 'icmp_ln39_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %icmp_ln39_14, i1 %icmp_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 123 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/2] (2.57ns)   --->   "%tmp_12 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 124 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%and_ln39 = and i1 %or_ln39, i1 %tmp_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 125 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %and_ln39, i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 126 'select' 'select_ln39' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.59ns)   --->   Input mux for Operation 127 '%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln39'
ST_6 : Operation 127 [2/2] (1.98ns)   --->   "%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 127 'fcmp' 'tmp_15' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.81>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln39_7 = bitcast i32 %input_load_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 128 'bitcast' 'bitcast_ln39_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_7, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 129 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln39_7 = trunc i32 %bitcast_ln39_7" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 130 'trunc' 'trunc_ln39_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln39_8 = bitcast i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 131 'bitcast' 'bitcast_ln39_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_8, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 132 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln39_8 = trunc i32 %bitcast_ln39_8" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 133 'trunc' 'trunc_ln39_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln39_15 = icmp_ne  i8 %tmp_13, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 134 'icmp' 'icmp_ln39_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.88ns)   --->   "%icmp_ln39_16 = icmp_eq  i23 %trunc_ln39_7, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 135 'icmp' 'icmp_ln39_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_8)   --->   "%or_ln39_7 = or i1 %icmp_ln39_16, i1 %icmp_ln39_15" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 136 'or' 'or_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln39_17 = icmp_ne  i8 %tmp_14, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 137 'icmp' 'icmp_ln39_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.88ns)   --->   "%icmp_ln39_18 = icmp_eq  i23 %trunc_ln39_8, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 138 'icmp' 'icmp_ln39_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_8)   --->   "%or_ln39_8 = or i1 %icmp_ln39_18, i1 %icmp_ln39_17" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 139 'or' 'or_ln39_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_8)   --->   "%and_ln39_7 = and i1 %or_ln39_7, i1 %or_ln39_8" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 140 'and' 'and_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (2.57ns)   --->   "%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 141 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_8 = and i1 %and_ln39_7, i1 %tmp_15" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 142 'and' 'and_ln39_8' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_4 = select i1 %and_ln39_8, i32 %input_load_4, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 143 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : [1/1] (0.59ns)   --->   Input mux for Operation 144 '%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln39_4'
ST_7 : Operation 144 [2/2] (1.98ns)   --->   "%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 144 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.81>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln39_9 = bitcast i32 %input_load_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 145 'bitcast' 'bitcast_ln39_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_9, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 146 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln39_9 = trunc i32 %bitcast_ln39_9" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 147 'trunc' 'trunc_ln39_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln39_10 = bitcast i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 148 'bitcast' 'bitcast_ln39_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_10, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 149 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln39_10 = trunc i32 %bitcast_ln39_10" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 150 'trunc' 'trunc_ln39_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln39_19 = icmp_ne  i8 %tmp_16, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 151 'icmp' 'icmp_ln39_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln39_20 = icmp_eq  i23 %trunc_ln39_9, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 152 'icmp' 'icmp_ln39_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%or_ln39_9 = or i1 %icmp_ln39_20, i1 %icmp_ln39_19" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 153 'or' 'or_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.70ns)   --->   "%icmp_ln39_21 = icmp_ne  i8 %tmp_17, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 154 'icmp' 'icmp_ln39_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.88ns)   --->   "%icmp_ln39_22 = icmp_eq  i23 %trunc_ln39_10, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 155 'icmp' 'icmp_ln39_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%or_ln39_10 = or i1 %icmp_ln39_22, i1 %icmp_ln39_21" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 156 'or' 'or_ln39_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%and_ln39_9 = and i1 %or_ln39_9, i1 %or_ln39_10" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 157 'and' 'and_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/2] (2.57ns)   --->   "%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 158 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_10 = and i1 %and_ln39_9, i1 %tmp_18" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 159 'and' 'and_ln39_10' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_5 = select i1 %and_ln39_10, i32 %input_load_5, i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 160 'select' 'select_ln39_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : [1/1] (0.59ns)   --->   Input mux for Operation 161 '%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln39_5'
ST_8 : Operation 161 [2/2] (1.98ns)   --->   "%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 161 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [lenet_proj/lenet_support_1.cpp:48]   --->   Operation 188 'ret' 'ret_ln48' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 167 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln39_11 = bitcast i32 %input_load_6" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 168 'bitcast' 'bitcast_ln39_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_11, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 169 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln39_11 = trunc i32 %bitcast_ln39_11" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 170 'trunc' 'trunc_ln39_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln39_12 = bitcast i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 171 'bitcast' 'bitcast_ln39_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_12, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 172 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln39_12 = trunc i32 %bitcast_ln39_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 173 'trunc' 'trunc_ln39_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.70ns)   --->   "%icmp_ln39_23 = icmp_ne  i8 %tmp_19, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 174 'icmp' 'icmp_ln39_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.88ns)   --->   "%icmp_ln39_24 = icmp_eq  i23 %trunc_ln39_11, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 175 'icmp' 'icmp_ln39_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%or_ln39_11 = or i1 %icmp_ln39_24, i1 %icmp_ln39_23" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 176 'or' 'or_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.70ns)   --->   "%icmp_ln39_25 = icmp_ne  i8 %tmp_20, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 177 'icmp' 'icmp_ln39_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.88ns)   --->   "%icmp_ln39_26 = icmp_eq  i23 %trunc_ln39_12, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 178 'icmp' 'icmp_ln39_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%or_ln39_12 = or i1 %icmp_ln39_26, i1 %icmp_ln39_25" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 179 'or' 'or_ln39_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%and_ln39_11 = and i1 %or_ln39_11, i1 %or_ln39_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 180 'and' 'and_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/2] (2.57ns)   --->   "%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 181 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_12 = and i1 %and_ln39_11, i1 %tmp_21" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 182 'and' 'and_ln39_12' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_6 = select i1 %and_ln39_12, i32 %input_load_6, i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 183 'select' 'select_ln39_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i11 %add_ln44" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 184 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln44_2" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 185 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (1.09ns)   --->   "%store_ln44 = store i32 %select_ln39_6, i11 %output_addr" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 186 'store' 'store_ln44' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_36_4" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 187 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.830ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0.000 ns)
	'load' operation ('indvar_flatten_load', lenet_proj/lenet_support_1.cpp:33) on local variable 'indvar_flatten' [28]  (0.000 ns)
	'icmp' operation ('icmp_ln33', lenet_proj/lenet_support_1.cpp:33) [32]  (0.702 ns)
	'select' operation ('select_ln33_5', lenet_proj/lenet_support_1.cpp:33) [35]  (0.188 ns)
	'mul' operation of DSP[70] ('mul_ln33', lenet_proj/lenet_support_1.cpp:33) [37]  (0.940 ns)

 <State 2>: 0.940ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('mul_ln33', lenet_proj/lenet_support_1.cpp:33) [37]  (0.940 ns)

 <State 3>: 2.360ns
The critical path consists of the following:
	'load' operation ('j_load', lenet_proj/lenet_support_1.cpp:34) on local variable 'j' [27]  (0.000 ns)
	'icmp' operation ('icmp_ln34', lenet_proj/lenet_support_1.cpp:34) [44]  (0.723 ns)
	'and' operation ('and_ln33', lenet_proj/lenet_support_1.cpp:33) [45]  (0.256 ns)
	'or' operation ('or_ln33', lenet_proj/lenet_support_1.cpp:33) [48]  (0.000 ns)
	'select' operation ('select_ln33_8', lenet_proj/lenet_support_1.cpp:33) [49]  (0.256 ns)
	'add' operation ('add_ln34', lenet_proj/lenet_support_1.cpp:34) [158]  (0.723 ns)
	'store' operation ('store_ln34', lenet_proj/lenet_support_1.cpp:34) of variable 'add_ln34', lenet_proj/lenet_support_1.cpp:34 on local variable 'j' [165]  (0.402 ns)

 <State 4>: 3.709ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [15]  (0.000 ns)
	'select' operation ('select_ln33', lenet_proj/lenet_support_1.cpp:33) [33]  (0.187 ns)
	'add' operation ('add_ln33', lenet_proj/lenet_support_1.cpp:33) [46]  (0.723 ns)
	'select' operation ('select_ln33_9', lenet_proj/lenet_support_1.cpp:33) [51]  (0.194 ns)
	'or' operation ('empty_39', lenet_proj/lenet_support_1.cpp:33) [105]  (0.000 ns)
	'sub' operation ('empty_40', lenet_proj/lenet_support_1.cpp:33) [110]  (0.736 ns)
	'add' operation ('add_ln38_2', lenet_proj/lenet_support_1.cpp:38) [112]  (0.770 ns)
	'getelementptr' operation ('input_addr_5', lenet_proj/lenet_support_1.cpp:38) [114]  (0.000 ns)
	'load' operation ('input_load_5', lenet_proj/lenet_support_1.cpp:38) on array 'input_r' [115]  (1.099 ns)

 <State 5>: 3.673ns
The critical path consists of the following:
	'load' operation ('input_load', lenet_proj/lenet_support_1.cpp:38) on array 'input_r' [75]  (1.099 ns)
	multiplexor before operation 'fcmp' with delay (0.591 ns)
'fcmp' operation ('tmp_12', lenet_proj/lenet_support_1.cpp:39) [82]  (1.983 ns)

 <State 6>: 5.560ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', lenet_proj/lenet_support_1.cpp:39) [82]  (2.574 ns)
	'and' operation ('and_ln39', lenet_proj/lenet_support_1.cpp:39) [83]  (0.000 ns)
	'select' operation ('select_ln39', lenet_proj/lenet_support_1.cpp:39) [84]  (0.412 ns)
	multiplexor before operation 'fcmp' with delay (0.591 ns)
'fcmp' operation ('tmp_15', lenet_proj/lenet_support_1.cpp:39) [102]  (1.983 ns)

 <State 7>: 5.816ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', lenet_proj/lenet_support_1.cpp:39) [102]  (2.574 ns)
	'and' operation ('and_ln39_8', lenet_proj/lenet_support_1.cpp:39) [103]  (0.256 ns)
	'select' operation ('select_ln39_4', lenet_proj/lenet_support_1.cpp:39) [104]  (0.412 ns)
	multiplexor before operation 'fcmp' with delay (0.591 ns)
'fcmp' operation ('tmp_18', lenet_proj/lenet_support_1.cpp:39) [129]  (1.983 ns)

 <State 8>: 5.816ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', lenet_proj/lenet_support_1.cpp:39) [129]  (2.574 ns)
	'and' operation ('and_ln39_10', lenet_proj/lenet_support_1.cpp:39) [130]  (0.256 ns)
	'select' operation ('select_ln39_5', lenet_proj/lenet_support_1.cpp:39) [131]  (0.412 ns)
	multiplexor before operation 'fcmp' with delay (0.591 ns)
'fcmp' operation ('tmp_21', lenet_proj/lenet_support_1.cpp:39) [149]  (1.983 ns)

 <State 9>: 4.341ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', lenet_proj/lenet_support_1.cpp:39) [149]  (2.574 ns)
	'and' operation ('and_ln39_12', lenet_proj/lenet_support_1.cpp:39) [150]  (0.256 ns)
	'select' operation ('select_ln39_6', lenet_proj/lenet_support_1.cpp:39) [151]  (0.412 ns)
	'store' operation ('store_ln44', lenet_proj/lenet_support_1.cpp:44) of variable 'select_ln39_6', lenet_proj/lenet_support_1.cpp:39 on array 'output_r' [157]  (1.099 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
