set ::env(PROJECT_NAME) 8b10_enc
set ::env(DESIGN_TOP) 8b10_enc
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/8b10b_encdec/trunk/Encoder
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/8b10b_encdec/trunk/Encoder/8b10_enc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller


