(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (not (bvult (bvxor #x8ca5b703  bv_1) (bvnand bv_4 #xf55025af ))))
(assert (bvsle (bvxnor (bvmul #xe7bc239a  bv_2) (bvmul bv_2 bv_0)) (bvxor (bvxor #xe8eaa75e  #x122cbe8b ) (bvsrem #xf20392f5  bv_0))))
(assert (bvule (bvand (bvxor #x7eec5b96  bv_2) (bvxor #xe9aee82b  #xe9171d83 )) (bvsdiv (bvxor bv_2 bv_1) (bvsdiv bv_4 bv_1))))
(assert (bvuge (bvshl (bvand bv_1 bv_2) (bvsrem bv_1 bv_4)) (bvsmod (bvlshr #x526dd916  bv_0) (bvlshr #x11157bb9  #xf3ed6415 ))))
(assert (=> (or (and true true) (bvuge #xc2cb0622  bv_3)) (or (bvsle bv_1 bv_3) (bvugt #xc205dc11  #xe4e7cce8 ))))
(check-sat)
(exit)
