
TPAutomobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000646c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080065fc  080065fc  000075fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006644  08006644  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006644  08006644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800664c  0800664c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800664c  0800664c  0000764c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006650  08006650  00007650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006654  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000988  2000005c  080066b0  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009e4  080066b0  000089e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e7dd  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042b6  00000000  00000000  00026869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b50  00000000  00000000  0002ab20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000155a  00000000  00000000  0002c670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004894  00000000  00000000  0002dbca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020ed9  00000000  00000000  0003245e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010437f  00000000  00000000  00053337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001576b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074f0  00000000  00000000  001576fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0015ebec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080065e4 	.word	0x080065e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080065e4 	.word	0x080065e4

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000502:	f107 0314 	add.w	r3, r7, #20
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
 800050e:	60da      	str	r2, [r3, #12]
 8000510:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000512:	4b38      	ldr	r3, [pc, #224]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000516:	4a37      	ldr	r2, [pc, #220]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000518:	f043 0304 	orr.w	r3, r3, #4
 800051c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800051e:	4b35      	ldr	r3, [pc, #212]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000522:	f003 0304 	and.w	r3, r3, #4
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800052a:	4b32      	ldr	r3, [pc, #200]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 800052c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052e:	4a31      	ldr	r2, [pc, #196]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000530:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000536:	4b2f      	ldr	r3, [pc, #188]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000542:	4b2c      	ldr	r3, [pc, #176]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000546:	4a2b      	ldr	r2, [pc, #172]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800054e:	4b29      	ldr	r3, [pc, #164]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055a:	4b26      	ldr	r3, [pc, #152]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055e:	4a25      	ldr	r2, [pc, #148]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000560:	f043 0302 	orr.w	r3, r3, #2
 8000564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000566:	4b23      	ldr	r3, [pc, #140]	@ (80005f4 <MX_GPIO_Init+0xf8>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056a:	f003 0302 	and.w	r3, r3, #2
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, GPIO_PIN_SET);
 8000572:	2201      	movs	r2, #1
 8000574:	2101      	movs	r1, #1
 8000576:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800057a:	f001 f8a7 	bl	80016cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	2120      	movs	r1, #32
 8000582:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000586:	f001 f8a1 	bl	80016cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 800058a:	2201      	movs	r2, #1
 800058c:	2180      	movs	r1, #128	@ 0x80
 800058e:	481a      	ldr	r0, [pc, #104]	@ (80005f8 <MX_GPIO_Init+0xfc>)
 8000590:	f001 f89c 	bl	80016cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000594:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800059a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800059e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	4619      	mov	r1, r3
 80005aa:	4814      	ldr	r0, [pc, #80]	@ (80005fc <MX_GPIO_Init+0x100>)
 80005ac:	f000 fee4 	bl	8001378 <HAL_GPIO_Init>

  /*Configure GPIO pins : vu_nRST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = vu_nRST_Pin|LD2_Pin;
 80005b0:	2321      	movs	r3, #33	@ 0x21
 80005b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b4:	2301      	movs	r3, #1
 80005b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005bc:	2300      	movs	r3, #0
 80005be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c0:	f107 0314 	add.w	r3, r7, #20
 80005c4:	4619      	mov	r1, r3
 80005c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ca:	f000 fed5 	bl	8001378 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 80005ce:	2380      	movs	r3, #128	@ 0x80
 80005d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d2:	2301      	movs	r3, #1
 80005d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005da:	2300      	movs	r3, #0
 80005dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80005de:	f107 0314 	add.w	r3, r7, #20
 80005e2:	4619      	mov	r1, r3
 80005e4:	4804      	ldr	r0, [pc, #16]	@ (80005f8 <MX_GPIO_Init+0xfc>)
 80005e6:	f000 fec7 	bl	8001378 <HAL_GPIO_Init>

}
 80005ea:	bf00      	nop
 80005ec:	3728      	adds	r7, #40	@ 0x28
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40021000 	.word	0x40021000
 80005f8:	48000400 	.word	0x48000400
 80005fc:	48000800 	.word	0x48000800

08000600 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000604:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000606:	4a1c      	ldr	r2, [pc, #112]	@ (8000678 <MX_I2C2_Init+0x78>)
 8000608:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B17DB5;
 800060a:	4b1a      	ldr	r3, [pc, #104]	@ (8000674 <MX_I2C2_Init+0x74>)
 800060c:	4a1b      	ldr	r2, [pc, #108]	@ (800067c <MX_I2C2_Init+0x7c>)
 800060e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000610:	4b18      	ldr	r3, [pc, #96]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000616:	4b17      	ldr	r3, [pc, #92]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000618:	2201      	movs	r2, #1
 800061a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MX_I2C2_Init+0x74>)
 800061e:	2200      	movs	r2, #0
 8000620:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000622:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000624:	2200      	movs	r2, #0
 8000626:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_I2C2_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000630:	2200      	movs	r2, #0
 8000632:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000636:	2200      	movs	r2, #0
 8000638:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800063a:	480e      	ldr	r0, [pc, #56]	@ (8000674 <MX_I2C2_Init+0x74>)
 800063c:	f001 f85e 	bl	80016fc <HAL_I2C_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000646:	f000 f9c5 	bl	80009d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800064a:	2100      	movs	r1, #0
 800064c:	4809      	ldr	r0, [pc, #36]	@ (8000674 <MX_I2C2_Init+0x74>)
 800064e:	f001 f8f0 	bl	8001832 <HAL_I2CEx_ConfigAnalogFilter>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000658:	f000 f9bc 	bl	80009d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800065c:	2100      	movs	r1, #0
 800065e:	4805      	ldr	r0, [pc, #20]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000660:	f001 f932 	bl	80018c8 <HAL_I2CEx_ConfigDigitalFilter>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800066a:	f000 f9b3 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000078 	.word	0x20000078
 8000678:	40005800 	.word	0x40005800
 800067c:	10b17db5 	.word	0x10b17db5

08000680 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b0ac      	sub	sp, #176	@ 0xb0
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	2288      	movs	r2, #136	@ 0x88
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f005 ff73 	bl	800658c <memset>
  if(i2cHandle->Instance==I2C2)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a21      	ldr	r2, [pc, #132]	@ (8000730 <HAL_I2C_MspInit+0xb0>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d13b      	bne.n	8000728 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80006b0:	2380      	movs	r3, #128	@ 0x80
 80006b2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b8:	f107 0314 	add.w	r3, r7, #20
 80006bc:	4618      	mov	r0, r3
 80006be:	f002 f929 	bl	8002914 <HAL_RCCEx_PeriphCLKConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80006c8:	f000 f984 	bl	80009d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006cc:	4b19      	ldr	r3, [pc, #100]	@ (8000734 <HAL_I2C_MspInit+0xb4>)
 80006ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d0:	4a18      	ldr	r2, [pc, #96]	@ (8000734 <HAL_I2C_MspInit+0xb4>)
 80006d2:	f043 0302 	orr.w	r3, r3, #2
 80006d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d8:	4b16      	ldr	r3, [pc, #88]	@ (8000734 <HAL_I2C_MspInit+0xb4>)
 80006da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006dc:	f003 0302 	and.w	r3, r3, #2
 80006e0:	613b      	str	r3, [r7, #16]
 80006e2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80006e4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80006e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006ec:	2312      	movs	r3, #18
 80006ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f8:	2303      	movs	r3, #3
 80006fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80006fe:	2304      	movs	r3, #4
 8000700:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000704:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000708:	4619      	mov	r1, r3
 800070a:	480b      	ldr	r0, [pc, #44]	@ (8000738 <HAL_I2C_MspInit+0xb8>)
 800070c:	f000 fe34 	bl	8001378 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000710:	4b08      	ldr	r3, [pc, #32]	@ (8000734 <HAL_I2C_MspInit+0xb4>)
 8000712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000714:	4a07      	ldr	r2, [pc, #28]	@ (8000734 <HAL_I2C_MspInit+0xb4>)
 8000716:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800071a:	6593      	str	r3, [r2, #88]	@ 0x58
 800071c:	4b05      	ldr	r3, [pc, #20]	@ (8000734 <HAL_I2C_MspInit+0xb4>)
 800071e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000720:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000728:	bf00      	nop
 800072a:	37b0      	adds	r7, #176	@ 0xb0
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40005800 	.word	0x40005800
 8000734:	40021000 	.word	0x40021000
 8000738:	48000400 	.word	0x48000400

0800073c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000742:	f000 fcd3 	bl	80010ec <HAL_Init>

	/* USER CODE END Ini//	  MCP23S17_Init();
//	  HAL_Delay(100);t */

	/* Configure the system clock */
	SystemClock_Config();
 8000746:	f000 f8b3 	bl	80008b0 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 800074a:	f000 f903 	bl	8000954 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800074e:	f7ff fed5 	bl	80004fc <MX_GPIO_Init>
	MX_I2C2_Init();
 8000752:	f7ff ff55 	bl	8000600 <MX_I2C2_Init>
	MX_SAI2_Init();
 8000756:	f000 f943 	bl	80009e0 <MX_SAI2_Init>
	MX_SPI3_Init();
 800075a:	f000 fa0b 	bl	8000b74 <MX_SPI3_Init>
	MX_USART2_UART_Init();
 800075e:	f000 fb83 	bl	8000e68 <MX_USART2_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000762:	f000 fc0d 	bl	8000f80 <MX_USB_OTG_FS_PCD_Init>
	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	2101      	movs	r1, #1
 800076a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800076e:	f000 ffad 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000772:	2001      	movs	r0, #1
 8000774:	f000 fcfa 	bl	800116c <HAL_Delay>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000778:	2201      	movs	r2, #1
 800077a:	2180      	movs	r1, #128	@ 0x80
 800077c:	484a      	ldr	r0, [pc, #296]	@ (80008a8 <main+0x16c>)
 800077e:	f000 ffa5 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000782:	2001      	movs	r0, #1
 8000784:	f000 fcf2 	bl	800116c <HAL_Delay>
	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, SET);
 8000788:	2201      	movs	r2, #1
 800078a:	2101      	movs	r1, #1
 800078c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000790:	f000 ff9c 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000794:	200a      	movs	r0, #10
 8000796:	f000 fce9 	bl	800116c <HAL_Delay>

	uint8_t data[3];

	data[0] = OPCODE;
 800079a:	2340      	movs	r3, #64	@ 0x40
 800079c:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOA_VALUE;
 800079e:	2312      	movs	r3, #18
 80007a0:	717b      	strb	r3, [r7, #5]
	data[2] = 0xFF;
 80007a2:	23ff      	movs	r3, #255	@ 0xff
 80007a4:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2180      	movs	r1, #128	@ 0x80
 80007aa:	483f      	ldr	r0, [pc, #252]	@ (80008a8 <main+0x16c>)
 80007ac:	f000 ff8e 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 80007b0:	1d39      	adds	r1, r7, #4
 80007b2:	2364      	movs	r3, #100	@ 0x64
 80007b4:	2203      	movs	r2, #3
 80007b6:	483d      	ldr	r0, [pc, #244]	@ (80008ac <main+0x170>)
 80007b8:	f003 ff7b 	bl	80046b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	2180      	movs	r1, #128	@ 0x80
 80007c0:	4839      	ldr	r0, [pc, #228]	@ (80008a8 <main+0x16c>)
 80007c2:	f000 ff83 	bl	80016cc <HAL_GPIO_WritePin>

	data[0] = OPCODE;
 80007c6:	2340      	movs	r3, #64	@ 0x40
 80007c8:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOB_VALUE;
 80007ca:	2313      	movs	r3, #19
 80007cc:	717b      	strb	r3, [r7, #5]
	data[2] = 0xFF;
 80007ce:	23ff      	movs	r3, #255	@ 0xff
 80007d0:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2180      	movs	r1, #128	@ 0x80
 80007d6:	4834      	ldr	r0, [pc, #208]	@ (80008a8 <main+0x16c>)
 80007d8:	f000 ff78 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 80007dc:	1d39      	adds	r1, r7, #4
 80007de:	2364      	movs	r3, #100	@ 0x64
 80007e0:	2203      	movs	r2, #3
 80007e2:	4832      	ldr	r0, [pc, #200]	@ (80008ac <main+0x170>)
 80007e4:	f003 ff65 	bl	80046b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2180      	movs	r1, #128	@ 0x80
 80007ec:	482e      	ldr	r0, [pc, #184]	@ (80008a8 <main+0x16c>)
 80007ee:	f000 ff6d 	bl	80016cc <HAL_GPIO_WritePin>
	data[0] = OPCODE;
 80007f2:	2340      	movs	r3, #64	@ 0x40
 80007f4:	713b      	strb	r3, [r7, #4]
	data[1] = IODIRA_Reg;
 80007f6:	2300      	movs	r3, #0
 80007f8:	717b      	strb	r3, [r7, #5]
	data[2] = MODE_OUTPUT_MCP;
 80007fa:	2300      	movs	r3, #0
 80007fc:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2180      	movs	r1, #128	@ 0x80
 8000802:	4829      	ldr	r0, [pc, #164]	@ (80008a8 <main+0x16c>)
 8000804:	f000 ff62 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000808:	1d39      	adds	r1, r7, #4
 800080a:	2364      	movs	r3, #100	@ 0x64
 800080c:	2203      	movs	r2, #3
 800080e:	4827      	ldr	r0, [pc, #156]	@ (80008ac <main+0x170>)
 8000810:	f003 ff4f 	bl	80046b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000814:	2201      	movs	r2, #1
 8000816:	2180      	movs	r1, #128	@ 0x80
 8000818:	4823      	ldr	r0, [pc, #140]	@ (80008a8 <main+0x16c>)
 800081a:	f000 ff57 	bl	80016cc <HAL_GPIO_WritePin>

	data[0] = OPCODE;
 800081e:	2340      	movs	r3, #64	@ 0x40
 8000820:	713b      	strb	r3, [r7, #4]
	data[1] = IODIRB_Reg;
 8000822:	2301      	movs	r3, #1
 8000824:	717b      	strb	r3, [r7, #5]
	data[2] = MODE_OUTPUT_MCP;
 8000826:	2300      	movs	r3, #0
 8000828:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	2180      	movs	r1, #128	@ 0x80
 800082e:	481e      	ldr	r0, [pc, #120]	@ (80008a8 <main+0x16c>)
 8000830:	f000 ff4c 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000834:	1d39      	adds	r1, r7, #4
 8000836:	2364      	movs	r3, #100	@ 0x64
 8000838:	2203      	movs	r2, #3
 800083a:	481c      	ldr	r0, [pc, #112]	@ (80008ac <main+0x170>)
 800083c:	f003 ff39 	bl	80046b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000840:	2201      	movs	r2, #1
 8000842:	2180      	movs	r1, #128	@ 0x80
 8000844:	4818      	ldr	r0, [pc, #96]	@ (80008a8 <main+0x16c>)
 8000846:	f000 ff41 	bl	80016cc <HAL_GPIO_WritePin>

//	HAL_Delay(100);

	data[0] = OPCODE;
 800084a:	2340      	movs	r3, #64	@ 0x40
 800084c:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOA_VALUE;
 800084e:	2312      	movs	r3, #18
 8000850:	717b      	strb	r3, [r7, #5]
	data[2] = 0x55;
 8000852:	2355      	movs	r3, #85	@ 0x55
 8000854:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	2180      	movs	r1, #128	@ 0x80
 800085a:	4813      	ldr	r0, [pc, #76]	@ (80008a8 <main+0x16c>)
 800085c:	f000 ff36 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000860:	1d39      	adds	r1, r7, #4
 8000862:	2364      	movs	r3, #100	@ 0x64
 8000864:	2203      	movs	r2, #3
 8000866:	4811      	ldr	r0, [pc, #68]	@ (80008ac <main+0x170>)
 8000868:	f003 ff23 	bl	80046b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 800086c:	2201      	movs	r2, #1
 800086e:	2180      	movs	r1, #128	@ 0x80
 8000870:	480d      	ldr	r0, [pc, #52]	@ (80008a8 <main+0x16c>)
 8000872:	f000 ff2b 	bl	80016cc <HAL_GPIO_WritePin>

	data[0] = OPCODE;
 8000876:	2340      	movs	r3, #64	@ 0x40
 8000878:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOB_VALUE;
 800087a:	2313      	movs	r3, #19
 800087c:	717b      	strb	r3, [r7, #5]
	data[2] = 0xAA;
 800087e:	23aa      	movs	r3, #170	@ 0xaa
 8000880:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	2180      	movs	r1, #128	@ 0x80
 8000886:	4808      	ldr	r0, [pc, #32]	@ (80008a8 <main+0x16c>)
 8000888:	f000 ff20 	bl	80016cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 800088c:	1d39      	adds	r1, r7, #4
 800088e:	2364      	movs	r3, #100	@ 0x64
 8000890:	2203      	movs	r2, #3
 8000892:	4806      	ldr	r0, [pc, #24]	@ (80008ac <main+0x170>)
 8000894:	f003 ff0d 	bl	80046b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000898:	2201      	movs	r2, #1
 800089a:	2180      	movs	r1, #128	@ 0x80
 800089c:	4802      	ldr	r0, [pc, #8]	@ (80008a8 <main+0x16c>)
 800089e:	f000 ff15 	bl	80016cc <HAL_GPIO_WritePin>

	while (1)
 80008a2:	bf00      	nop
 80008a4:	e7fd      	b.n	80008a2 <main+0x166>
 80008a6:	bf00      	nop
 80008a8:	48000400 	.word	0x48000400
 80008ac:	200001d8 	.word	0x200001d8

080008b0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b096      	sub	sp, #88	@ 0x58
 80008b4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 0314 	add.w	r3, r7, #20
 80008ba:	2244      	movs	r2, #68	@ 0x44
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f005 fe64 	bl	800658c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	463b      	mov	r3, r7
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]
 80008d0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008d2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008d6:	f001 f985 	bl	8001be4 <HAL_PWREx_ControlVoltageScaling>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80008e0:	f000 f878 	bl	80009d4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008e4:	2310      	movs	r3, #16
 80008e6:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008e8:	2301      	movs	r3, #1
 80008ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80008f0:	2370      	movs	r3, #112	@ 0x70
 80008f2:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f4:	2302      	movs	r3, #2
 80008f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008f8:	2301      	movs	r3, #1
 80008fa:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80008fc:	2301      	movs	r3, #1
 80008fe:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 16;
 8000900:	2310      	movs	r3, #16
 8000902:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000904:	2307      	movs	r3, #7
 8000906:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000908:	2302      	movs	r3, #2
 800090a:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800090c:	2302      	movs	r3, #2
 800090e:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4618      	mov	r0, r3
 8000916:	f001 f9cb 	bl	8001cb0 <HAL_RCC_OscConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000920:	f000 f858 	bl	80009d4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000924:	230f      	movs	r3, #15
 8000926:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000928:	2303      	movs	r3, #3
 800092a:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000938:	463b      	mov	r3, r7
 800093a:	2103      	movs	r1, #3
 800093c:	4618      	mov	r0, r3
 800093e:	f001 fd93 	bl	8002468 <HAL_RCC_ClockConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000948:	f000 f844 	bl	80009d4 <Error_Handler>
	}
}
 800094c:	bf00      	nop
 800094e:	3758      	adds	r7, #88	@ 0x58
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b0a2      	sub	sp, #136	@ 0x88
 8000958:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	2288      	movs	r2, #136	@ 0x88
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f005 fe13 	bl	800658c <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_USB;
 8000966:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800096a:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 800096c:	2300      	movs	r3, #0
 800096e:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000970:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000974:	66fb      	str	r3, [r7, #108]	@ 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000976:	2301      	movs	r3, #1
 8000978:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800097a:	2301      	movs	r3, #1
 800097c:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800097e:	2318      	movs	r3, #24
 8000980:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000982:	2307      	movs	r3, #7
 8000984:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000986:	2304      	movs	r3, #4
 8000988:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800098a:	2302      	movs	r3, #2
 800098c:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 800098e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000992:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000994:	463b      	mov	r3, r7
 8000996:	4618      	mov	r0, r3
 8000998:	f001 ffbc 	bl	8002914 <HAL_RCCEx_PeriphCLKConfig>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <PeriphCommonClock_Config+0x52>
	{
		Error_Handler();
 80009a2:	f000 f817 	bl	80009d4 <Error_Handler>
	}
}
 80009a6:	bf00      	nop
 80009a8:	3788      	adds	r7, #136	@ 0x88
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a04      	ldr	r2, [pc, #16]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d101      	bne.n	80009c6 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 80009c2:	f000 fbb3 	bl	800112c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40001000 	.word	0x40001000

080009d4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d8:	b672      	cpsid	i
}
 80009da:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009dc:	bf00      	nop
 80009de:	e7fd      	b.n	80009dc <Error_Handler+0x8>

080009e0 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA2;
SAI_HandleTypeDef hsai_BlockB2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 80009e4:	4b29      	ldr	r3, [pc, #164]	@ (8000a8c <MX_SAI2_Init+0xac>)
 80009e6:	4a2a      	ldr	r2, [pc, #168]	@ (8000a90 <MX_SAI2_Init+0xb0>)
 80009e8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80009ea:	4b28      	ldr	r3, [pc, #160]	@ (8000a8c <MX_SAI2_Init+0xac>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80009f0:	4b26      	ldr	r3, [pc, #152]	@ (8000a8c <MX_SAI2_Init+0xac>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80009f6:	4b25      	ldr	r3, [pc, #148]	@ (8000a8c <MX_SAI2_Init+0xac>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80009fc:	4b23      	ldr	r3, [pc, #140]	@ (8000a8c <MX_SAI2_Init+0xac>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a02:	4b22      	ldr	r3, [pc, #136]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000a08:	4b20      	ldr	r3, [pc, #128]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a0a:	4a22      	ldr	r2, [pc, #136]	@ (8000a94 <MX_SAI2_Init+0xb4>)
 8000a0c:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a14:	4b1d      	ldr	r3, [pc, #116]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a20:	4b1a      	ldr	r3, [pc, #104]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000a26:	2302      	movs	r3, #2
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4817      	ldr	r0, [pc, #92]	@ (8000a8c <MX_SAI2_Init+0xac>)
 8000a2e:	f003 fa8b 	bl	8003f48 <HAL_SAI_InitProtocol>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_SAI2_Init+0x5c>
  {
    Error_Handler();
 8000a38:	f7ff ffcc 	bl	80009d4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000a3c:	4b16      	ldr	r3, [pc, #88]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a3e:	4a17      	ldr	r2, [pc, #92]	@ (8000a9c <MX_SAI2_Init+0xbc>)
 8000a40:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000a42:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a44:	2203      	movs	r2, #3
 8000a46:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000a48:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a4e:	4b12      	ldr	r3, [pc, #72]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a54:	4b10      	ldr	r3, [pc, #64]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a60:	4b0d      	ldr	r3, [pc, #52]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a66:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000a72:	2302      	movs	r3, #2
 8000a74:	2200      	movs	r2, #0
 8000a76:	2100      	movs	r1, #0
 8000a78:	4807      	ldr	r0, [pc, #28]	@ (8000a98 <MX_SAI2_Init+0xb8>)
 8000a7a:	f003 fa65 	bl	8003f48 <HAL_SAI_InitProtocol>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_SAI2_Init+0xa8>
  {
    Error_Handler();
 8000a84:	f7ff ffa6 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	200000cc 	.word	0x200000cc
 8000a90:	40015804 	.word	0x40015804
 8000a94:	0002ee00 	.word	0x0002ee00
 8000a98:	20000150 	.word	0x20000150
 8000a9c:	40015824 	.word	0x40015824

08000aa0 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a2b      	ldr	r2, [pc, #172]	@ (8000b5c <HAL_SAI_MspInit+0xbc>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d125      	bne.n	8000afe <HAL_SAI_MspInit+0x5e>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8000b60 <HAL_SAI_MspInit+0xc0>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d10b      	bne.n	8000ad2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000aba:	4b2a      	ldr	r3, [pc, #168]	@ (8000b64 <HAL_SAI_MspInit+0xc4>)
 8000abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000abe:	4a29      	ldr	r2, [pc, #164]	@ (8000b64 <HAL_SAI_MspInit+0xc4>)
 8000ac0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ac4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ac6:	4b27      	ldr	r3, [pc, #156]	@ (8000b64 <HAL_SAI_MspInit+0xc4>)
 8000ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8000ad2:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <HAL_SAI_MspInit+0xc0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	4a21      	ldr	r2, [pc, #132]	@ (8000b60 <HAL_SAI_MspInit+0xc0>)
 8000ada:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000adc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2300      	movs	r3, #0
 8000aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000aee:	230d      	movs	r3, #13
 8000af0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	481b      	ldr	r0, [pc, #108]	@ (8000b68 <HAL_SAI_MspInit+0xc8>)
 8000afa:	f000 fc3d 	bl	8001378 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a1a      	ldr	r2, [pc, #104]	@ (8000b6c <HAL_SAI_MspInit+0xcc>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d125      	bne.n	8000b54 <HAL_SAI_MspInit+0xb4>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000b08:	4b15      	ldr	r3, [pc, #84]	@ (8000b60 <HAL_SAI_MspInit+0xc0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d10b      	bne.n	8000b28 <HAL_SAI_MspInit+0x88>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000b10:	4b14      	ldr	r3, [pc, #80]	@ (8000b64 <HAL_SAI_MspInit+0xc4>)
 8000b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b14:	4a13      	ldr	r2, [pc, #76]	@ (8000b64 <HAL_SAI_MspInit+0xc4>)
 8000b16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b1c:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <HAL_SAI_MspInit+0xc4>)
 8000b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8000b28:	4b0d      	ldr	r3, [pc, #52]	@ (8000b60 <HAL_SAI_MspInit+0xc0>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	4a0c      	ldr	r2, [pc, #48]	@ (8000b60 <HAL_SAI_MspInit+0xc0>)
 8000b30:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000b32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000b44:	230d      	movs	r3, #13
 8000b46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4808      	ldr	r0, [pc, #32]	@ (8000b70 <HAL_SAI_MspInit+0xd0>)
 8000b50:	f000 fc12 	bl	8001378 <HAL_GPIO_Init>

    }
}
 8000b54:	bf00      	nop
 8000b56:	3728      	adds	r7, #40	@ 0x28
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40015804 	.word	0x40015804
 8000b60:	200001d4 	.word	0x200001d4
 8000b64:	40021000 	.word	0x40021000
 8000b68:	48000400 	.word	0x48000400
 8000b6c:	40015824 	.word	0x40015824
 8000b70:	48000800 	.word	0x48000800

08000b74 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b78:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000b7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bec <MX_SPI3_Init+0x78>)
 8000b7c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000b80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b84:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b86:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b8c:	4b16      	ldr	r3, [pc, #88]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000b8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b92:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b94:	4b14      	ldr	r3, [pc, #80]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b9a:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000ba2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ba6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000baa:	2210      	movs	r2, #16
 8000bac:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bc2:	2207      	movs	r2, #7
 8000bc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bce:	2208      	movs	r2, #8
 8000bd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_SPI3_Init+0x74>)
 8000bd4:	f003 fcca 	bl	800456c <HAL_SPI_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000bde:	f7ff fef9 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200001d8 	.word	0x200001d8
 8000bec:	40003c00 	.word	0x40003c00

08000bf0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	@ 0x28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a25      	ldr	r2, [pc, #148]	@ (8000ca4 <HAL_SPI_MspInit+0xb4>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d144      	bne.n	8000c9c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c12:	4b25      	ldr	r3, [pc, #148]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c16:	4a24      	ldr	r2, [pc, #144]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c1e:	4b22      	ldr	r3, [pc, #136]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c30:	f043 0304 	orr.w	r3, r3, #4
 8000c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3a:	f003 0304 	and.w	r3, r3, #4
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c42:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c46:	4a18      	ldr	r2, [pc, #96]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c48:	f043 0302 	orr.w	r3, r3, #2
 8000c4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <HAL_SPI_MspInit+0xb8>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c52:	f003 0302 	and.w	r3, r3, #2
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c5a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c60:	2302      	movs	r3, #2
 8000c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c6c:	2306      	movs	r3, #6
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	4619      	mov	r1, r3
 8000c76:	480d      	ldr	r0, [pc, #52]	@ (8000cac <HAL_SPI_MspInit+0xbc>)
 8000c78:	f000 fb7e 	bl	8001378 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c7c:	2320      	movs	r3, #32
 8000c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	2302      	movs	r3, #2
 8000c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c8c:	2306      	movs	r3, #6
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c90:	f107 0314 	add.w	r3, r7, #20
 8000c94:	4619      	mov	r1, r3
 8000c96:	4806      	ldr	r0, [pc, #24]	@ (8000cb0 <HAL_SPI_MspInit+0xc0>)
 8000c98:	f000 fb6e 	bl	8001378 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000c9c:	bf00      	nop
 8000c9e:	3728      	adds	r7, #40	@ 0x28
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40003c00 	.word	0x40003c00
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	48000800 	.word	0x48000800
 8000cb0:	48000400 	.word	0x48000400

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <HAL_MspInit+0x4c>)
 8000cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cbe:	4a10      	ldr	r2, [pc, #64]	@ (8000d00 <HAL_MspInit+0x4c>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d00 <HAL_MspInit+0x4c>)
 8000cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d00 <HAL_MspInit+0x4c>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d00 <HAL_MspInit+0x4c>)
 8000cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cde:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_MspInit+0x4c>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	603b      	str	r3, [r7, #0]
 8000ce8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	210f      	movs	r1, #15
 8000cee:	f06f 0001 	mvn.w	r0, #1
 8000cf2:	f000 fb17 	bl	8001324 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40021000 	.word	0x40021000

08000d04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08e      	sub	sp, #56	@ 0x38
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d12:	4b34      	ldr	r3, [pc, #208]	@ (8000de4 <HAL_InitTick+0xe0>)
 8000d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d16:	4a33      	ldr	r2, [pc, #204]	@ (8000de4 <HAL_InitTick+0xe0>)
 8000d18:	f043 0310 	orr.w	r3, r3, #16
 8000d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d1e:	4b31      	ldr	r3, [pc, #196]	@ (8000de4 <HAL_InitTick+0xe0>)
 8000d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d22:	f003 0310 	and.w	r3, r3, #16
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d2a:	f107 0210 	add.w	r2, r7, #16
 8000d2e:	f107 0314 	add.w	r3, r7, #20
 8000d32:	4611      	mov	r1, r2
 8000d34:	4618      	mov	r0, r3
 8000d36:	f001 fd5b 	bl	80027f0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d103      	bne.n	8000d4c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d44:	f001 fd28 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8000d48:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d4a:	e004      	b.n	8000d56 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d4c:	f001 fd24 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8000d50:	4603      	mov	r3, r0
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d58:	4a23      	ldr	r2, [pc, #140]	@ (8000de8 <HAL_InitTick+0xe4>)
 8000d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d5e:	0c9b      	lsrs	r3, r3, #18
 8000d60:	3b01      	subs	r3, #1
 8000d62:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d64:	4b21      	ldr	r3, [pc, #132]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d66:	4a22      	ldr	r2, [pc, #136]	@ (8000df0 <HAL_InitTick+0xec>)
 8000d68:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d6a:	4b20      	ldr	r3, [pc, #128]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d70:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d72:	4a1e      	ldr	r2, [pc, #120]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d76:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d78:	4b1c      	ldr	r3, [pc, #112]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d84:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d8a:	4818      	ldr	r0, [pc, #96]	@ (8000dec <HAL_InitTick+0xe8>)
 8000d8c:	f003 ff6c 	bl	8004c68 <HAL_TIM_Base_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d96:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d11b      	bne.n	8000dd6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d9e:	4813      	ldr	r0, [pc, #76]	@ (8000dec <HAL_InitTick+0xe8>)
 8000da0:	f003 ffc4 	bl	8004d2c <HAL_TIM_Base_Start_IT>
 8000da4:	4603      	mov	r3, r0
 8000da6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000daa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d111      	bne.n	8000dd6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000db2:	2036      	movs	r0, #54	@ 0x36
 8000db4:	f000 fad2 	bl	800135c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2b0f      	cmp	r3, #15
 8000dbc:	d808      	bhi.n	8000dd0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	6879      	ldr	r1, [r7, #4]
 8000dc2:	2036      	movs	r0, #54	@ 0x36
 8000dc4:	f000 faae 	bl	8001324 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <HAL_InitTick+0xf0>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	e002      	b.n	8000dd6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000dd6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3738      	adds	r7, #56	@ 0x38
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40021000 	.word	0x40021000
 8000de8:	431bde83 	.word	0x431bde83
 8000dec:	2000023c 	.word	0x2000023c
 8000df0:	40001000 	.word	0x40001000
 8000df4:	20000004 	.word	0x20000004

08000df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <NMI_Handler+0x4>

08000e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <HardFault_Handler+0x4>

08000e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <MemManage_Handler+0x4>

08000e10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <BusFault_Handler+0x4>

08000e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <UsageFault_Handler+0x4>

08000e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e34:	4802      	ldr	r0, [pc, #8]	@ (8000e40 <TIM6_DAC_IRQHandler+0x10>)
 8000e36:	f003 ffe9 	bl	8004e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	2000023c 	.word	0x2000023c

08000e44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e48:	4b06      	ldr	r3, [pc, #24]	@ (8000e64 <SystemInit+0x20>)
 8000e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e4e:	4a05      	ldr	r2, [pc, #20]	@ (8000e64 <SystemInit+0x20>)
 8000e50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e6e:	4a15      	ldr	r2, [pc, #84]	@ (8000ec4 <MX_USART2_UART_Init+0x5c>)
 8000e70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e72:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e80:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e8e:	220c      	movs	r2, #12
 8000e90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e98:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eaa:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <MX_USART2_UART_Init+0x58>)
 8000eac:	f004 f9a2 	bl	80051f4 <HAL_UART_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000eb6:	f7ff fd8d 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000288 	.word	0x20000288
 8000ec4:	40004400 	.word	0x40004400

08000ec8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b0ac      	sub	sp, #176	@ 0xb0
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	2288      	movs	r2, #136	@ 0x88
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f005 fb4f 	bl	800658c <memset>
  if(uartHandle->Instance==USART2)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a21      	ldr	r2, [pc, #132]	@ (8000f78 <HAL_UART_MspInit+0xb0>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d13b      	bne.n	8000f70 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fd05 	bl	8002914 <HAL_RCCEx_PeriphCLKConfig>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f10:	f7ff fd60 	bl	80009d4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f14:	4b19      	ldr	r3, [pc, #100]	@ (8000f7c <HAL_UART_MspInit+0xb4>)
 8000f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f18:	4a18      	ldr	r2, [pc, #96]	@ (8000f7c <HAL_UART_MspInit+0xb4>)
 8000f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f20:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <HAL_UART_MspInit+0xb4>)
 8000f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2c:	4b13      	ldr	r3, [pc, #76]	@ (8000f7c <HAL_UART_MspInit+0xb4>)
 8000f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f30:	4a12      	ldr	r2, [pc, #72]	@ (8000f7c <HAL_UART_MspInit+0xb4>)
 8000f32:	f043 0301 	orr.w	r3, r3, #1
 8000f36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f38:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <HAL_UART_MspInit+0xb4>)
 8000f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3c:	f003 0301 	and.w	r3, r3, #1
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f44:	230c      	movs	r3, #12
 8000f46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f5c:	2307      	movs	r3, #7
 8000f5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f62:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f66:	4619      	mov	r1, r3
 8000f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6c:	f000 fa04 	bl	8001378 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f70:	bf00      	nop
 8000f72:	37b0      	adds	r7, #176	@ 0xb0
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40004400 	.word	0x40004400
 8000f7c:	40021000 	.word	0x40021000

08000f80 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f84:	4b14      	ldr	r3, [pc, #80]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f86:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f8a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000f8c:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f8e:	2206      	movs	r2, #6
 8000f90:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f92:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f94:	2202      	movs	r2, #2
 8000f96:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f98:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000faa:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000fb0:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000fb6:	4b08      	ldr	r3, [pc, #32]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000fc2:	4805      	ldr	r0, [pc, #20]	@ (8000fd8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000fc4:	f000 fccc 	bl	8001960 <HAL_PCD_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000fce:	f7ff fd01 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000310 	.word	0x20000310

08000fdc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08a      	sub	sp, #40	@ 0x28
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
 8000ff2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ffc:	d146      	bne.n	800108c <HAL_PCD_MspInit+0xb0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	4b25      	ldr	r3, [pc, #148]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001002:	4a24      	ldr	r2, [pc, #144]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100a:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	613b      	str	r3, [r7, #16]
 8001014:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001016:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800101a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101c:	2302      	movs	r3, #2
 800101e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001024:	2303      	movs	r3, #3
 8001026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001028:	230a      	movs	r3, #10
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001036:	f000 f99f 	bl	8001378 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800103a:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103e:	4a15      	ldr	r2, [pc, #84]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001040:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001044:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001046:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001052:	4b10      	ldr	r3, [pc, #64]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d114      	bne.n	8001088 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800105e:	4b0d      	ldr	r3, [pc, #52]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001062:	4a0c      	ldr	r2, [pc, #48]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001068:	6593      	str	r3, [r2, #88]	@ 0x58
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 800106c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001076:	f000 fe0b 	bl	8001c90 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	4a05      	ldr	r2, [pc, #20]	@ (8001094 <HAL_PCD_MspInit+0xb8>)
 8001080:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001084:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001086:	e001      	b.n	800108c <HAL_PCD_MspInit+0xb0>
      HAL_PWREx_EnableVddUSB();
 8001088:	f000 fe02 	bl	8001c90 <HAL_PWREx_EnableVddUSB>
}
 800108c:	bf00      	nop
 800108e:	3728      	adds	r7, #40	@ 0x28
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40021000 	.word	0x40021000

08001098 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001098:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800109c:	f7ff fed2 	bl	8000e44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010a0:	480c      	ldr	r0, [pc, #48]	@ (80010d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010a2:	490d      	ldr	r1, [pc, #52]	@ (80010d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010a4:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <LoopForever+0xe>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a8:	e002      	b.n	80010b0 <LoopCopyDataInit>

080010aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ae:	3304      	adds	r3, #4

080010b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b4:	d3f9      	bcc.n	80010aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010b6:	4a0a      	ldr	r2, [pc, #40]	@ (80010e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010b8:	4c0a      	ldr	r4, [pc, #40]	@ (80010e4 <LoopForever+0x16>)
  movs r3, #0
 80010ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010bc:	e001      	b.n	80010c2 <LoopFillZerobss>

080010be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c0:	3204      	adds	r2, #4

080010c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c4:	d3fb      	bcc.n	80010be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010c6:	f005 fa69 	bl	800659c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010ca:	f7ff fb37 	bl	800073c <main>

080010ce <LoopForever>:

LoopForever:
    b LoopForever
 80010ce:	e7fe      	b.n	80010ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80010d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80010dc:	08006654 	.word	0x08006654
  ldr r2, =_sbss
 80010e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80010e4:	200009e4 	.word	0x200009e4

080010e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010e8:	e7fe      	b.n	80010e8 <ADC1_2_IRQHandler>
	...

080010ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <HAL_Init+0x3c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001128 <HAL_Init+0x3c>)
 80010fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001100:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001102:	2003      	movs	r0, #3
 8001104:	f000 f903 	bl	800130e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001108:	200f      	movs	r0, #15
 800110a:	f7ff fdfb 	bl	8000d04 <HAL_InitTick>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d002      	beq.n	800111a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	e001      	b.n	800111e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800111a:	f7ff fdcb 	bl	8000cb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800111e:	79fb      	ldrb	r3, [r7, #7]
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40022000 	.word	0x40022000

0800112c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000008 	.word	0x20000008
 8001150:	200007f4 	.word	0x200007f4

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	200007f4 	.word	0x200007f4

0800116c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001174:	f7ff ffee 	bl	8001154 <HAL_GetTick>
 8001178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001184:	d005      	beq.n	8001192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_Delay+0x44>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001192:	bf00      	nop
 8001194:	f7ff ffde 	bl	8001154 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d8f7      	bhi.n	8001194 <HAL_Delay+0x28>
  {
  }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000008 	.word	0x20000008

080011b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011d0:	4013      	ands	r3, r2
 80011d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e6:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	60d3      	str	r3, [r2, #12]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001200:	4b04      	ldr	r3, [pc, #16]	@ (8001214 <__NVIC_GetPriorityGrouping+0x18>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	0a1b      	lsrs	r3, r3, #8
 8001206:	f003 0307 	and.w	r3, r3, #7
}
 800120a:	4618      	mov	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	2b00      	cmp	r3, #0
 8001228:	db0b      	blt.n	8001242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f003 021f 	and.w	r2, r3, #31
 8001230:	4907      	ldr	r1, [pc, #28]	@ (8001250 <__NVIC_EnableIRQ+0x38>)
 8001232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	2001      	movs	r0, #1
 800123a:	fa00 f202 	lsl.w	r2, r0, r2
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000e100 	.word	0xe000e100

08001254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001264:	2b00      	cmp	r3, #0
 8001266:	db0a      	blt.n	800127e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	b2da      	uxtb	r2, r3
 800126c:	490c      	ldr	r1, [pc, #48]	@ (80012a0 <__NVIC_SetPriority+0x4c>)
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	0112      	lsls	r2, r2, #4
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	440b      	add	r3, r1
 8001278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800127c:	e00a      	b.n	8001294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4908      	ldr	r1, [pc, #32]	@ (80012a4 <__NVIC_SetPriority+0x50>)
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	3b04      	subs	r3, #4
 800128c:	0112      	lsls	r2, r2, #4
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	440b      	add	r3, r1
 8001292:	761a      	strb	r2, [r3, #24]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	@ 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f1c3 0307 	rsb	r3, r3, #7
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	bf28      	it	cs
 80012c6:	2304      	movcs	r3, #4
 80012c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3304      	adds	r3, #4
 80012ce:	2b06      	cmp	r3, #6
 80012d0:	d902      	bls.n	80012d8 <NVIC_EncodePriority+0x30>
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3b03      	subs	r3, #3
 80012d6:	e000      	b.n	80012da <NVIC_EncodePriority+0x32>
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43da      	mvns	r2, r3
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	43d9      	mvns	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	4313      	orrs	r3, r2
         );
}
 8001302:	4618      	mov	r0, r3
 8001304:	3724      	adds	r7, #36	@ 0x24
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ff4c 	bl	80011b4 <__NVIC_SetPriorityGrouping>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001336:	f7ff ff61 	bl	80011fc <__NVIC_GetPriorityGrouping>
 800133a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	68b9      	ldr	r1, [r7, #8]
 8001340:	6978      	ldr	r0, [r7, #20]
 8001342:	f7ff ffb1 	bl	80012a8 <NVIC_EncodePriority>
 8001346:	4602      	mov	r2, r0
 8001348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff ff80 	bl	8001254 <__NVIC_SetPriority>
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff54 	bl	8001218 <__NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001378:	b480      	push	{r7}
 800137a:	b087      	sub	sp, #28
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001386:	e17f      	b.n	8001688 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	2101      	movs	r1, #1
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	fa01 f303 	lsl.w	r3, r1, r3
 8001394:	4013      	ands	r3, r2
 8001396:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2b00      	cmp	r3, #0
 800139c:	f000 8171 	beq.w	8001682 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 0303 	and.w	r3, r3, #3
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d005      	beq.n	80013b8 <HAL_GPIO_Init+0x40>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d130      	bne.n	800141a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	2203      	movs	r2, #3
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	68da      	ldr	r2, [r3, #12]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	4313      	orrs	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013ee:	2201      	movs	r2, #1
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43db      	mvns	r3, r3
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	4013      	ands	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	091b      	lsrs	r3, r3, #4
 8001404:	f003 0201 	and.w	r2, r3, #1
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	4313      	orrs	r3, r2
 8001412:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 0303 	and.w	r3, r3, #3
 8001422:	2b03      	cmp	r3, #3
 8001424:	d118      	bne.n	8001458 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800142a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800142c:	2201      	movs	r2, #1
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	43db      	mvns	r3, r3
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4013      	ands	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	08db      	lsrs	r3, r3, #3
 8001442:	f003 0201 	and.w	r2, r3, #1
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	2b03      	cmp	r3, #3
 8001462:	d017      	beq.n	8001494 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	2203      	movs	r2, #3
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	43db      	mvns	r3, r3
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	4013      	ands	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	689a      	ldr	r2, [r3, #8]
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	693a      	ldr	r2, [r7, #16]
 800148a:	4313      	orrs	r3, r2
 800148c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 0303 	and.w	r3, r3, #3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d123      	bne.n	80014e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	08da      	lsrs	r2, r3, #3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3208      	adds	r2, #8
 80014a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f003 0307 	and.w	r3, r3, #7
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	220f      	movs	r2, #15
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	691a      	ldr	r2, [r3, #16]
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	08da      	lsrs	r2, r3, #3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3208      	adds	r2, #8
 80014e2:	6939      	ldr	r1, [r7, #16]
 80014e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	2203      	movs	r2, #3
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	4013      	ands	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f003 0203 	and.w	r2, r3, #3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	4313      	orrs	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	693a      	ldr	r2, [r7, #16]
 800151a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001524:	2b00      	cmp	r3, #0
 8001526:	f000 80ac 	beq.w	8001682 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800152a:	4b5f      	ldr	r3, [pc, #380]	@ (80016a8 <HAL_GPIO_Init+0x330>)
 800152c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152e:	4a5e      	ldr	r2, [pc, #376]	@ (80016a8 <HAL_GPIO_Init+0x330>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6613      	str	r3, [r2, #96]	@ 0x60
 8001536:	4b5c      	ldr	r3, [pc, #368]	@ (80016a8 <HAL_GPIO_Init+0x330>)
 8001538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001542:	4a5a      	ldr	r2, [pc, #360]	@ (80016ac <HAL_GPIO_Init+0x334>)
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	089b      	lsrs	r3, r3, #2
 8001548:	3302      	adds	r3, #2
 800154a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	220f      	movs	r2, #15
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	4013      	ands	r3, r2
 8001564:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800156c:	d025      	beq.n	80015ba <HAL_GPIO_Init+0x242>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4f      	ldr	r2, [pc, #316]	@ (80016b0 <HAL_GPIO_Init+0x338>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d01f      	beq.n	80015b6 <HAL_GPIO_Init+0x23e>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4e      	ldr	r2, [pc, #312]	@ (80016b4 <HAL_GPIO_Init+0x33c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d019      	beq.n	80015b2 <HAL_GPIO_Init+0x23a>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a4d      	ldr	r2, [pc, #308]	@ (80016b8 <HAL_GPIO_Init+0x340>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d013      	beq.n	80015ae <HAL_GPIO_Init+0x236>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a4c      	ldr	r2, [pc, #304]	@ (80016bc <HAL_GPIO_Init+0x344>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d00d      	beq.n	80015aa <HAL_GPIO_Init+0x232>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a4b      	ldr	r2, [pc, #300]	@ (80016c0 <HAL_GPIO_Init+0x348>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d007      	beq.n	80015a6 <HAL_GPIO_Init+0x22e>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a4a      	ldr	r2, [pc, #296]	@ (80016c4 <HAL_GPIO_Init+0x34c>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d101      	bne.n	80015a2 <HAL_GPIO_Init+0x22a>
 800159e:	2306      	movs	r3, #6
 80015a0:	e00c      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015a2:	2307      	movs	r3, #7
 80015a4:	e00a      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015a6:	2305      	movs	r3, #5
 80015a8:	e008      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015aa:	2304      	movs	r3, #4
 80015ac:	e006      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015ae:	2303      	movs	r3, #3
 80015b0:	e004      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015b2:	2302      	movs	r3, #2
 80015b4:	e002      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <HAL_GPIO_Init+0x244>
 80015ba:	2300      	movs	r3, #0
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	f002 0203 	and.w	r2, r2, #3
 80015c2:	0092      	lsls	r2, r2, #2
 80015c4:	4093      	lsls	r3, r2
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015cc:	4937      	ldr	r1, [pc, #220]	@ (80016ac <HAL_GPIO_Init+0x334>)
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	089b      	lsrs	r3, r3, #2
 80015d2:	3302      	adds	r3, #2
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015da:	4b3b      	ldr	r3, [pc, #236]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	43db      	mvns	r3, r3
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	4013      	ands	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d003      	beq.n	80015fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015fe:	4a32      	ldr	r2, [pc, #200]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001604:	4b30      	ldr	r3, [pc, #192]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	43db      	mvns	r3, r3
 800160e:	693a      	ldr	r2, [r7, #16]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d003      	beq.n	8001628 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4313      	orrs	r3, r2
 8001626:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001628:	4a27      	ldr	r2, [pc, #156]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800162e:	4b26      	ldr	r3, [pc, #152]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	43db      	mvns	r3, r3
 8001638:	693a      	ldr	r2, [r7, #16]
 800163a:	4013      	ands	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d003      	beq.n	8001652 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4313      	orrs	r3, r2
 8001650:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001652:	4a1d      	ldr	r2, [pc, #116]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	43db      	mvns	r3, r3
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	4013      	ands	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800167c:	4a12      	ldr	r2, [pc, #72]	@ (80016c8 <HAL_GPIO_Init+0x350>)
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	3301      	adds	r3, #1
 8001686:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa22 f303 	lsr.w	r3, r2, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	f47f ae78 	bne.w	8001388 <HAL_GPIO_Init+0x10>
  }
}
 8001698:	bf00      	nop
 800169a:	bf00      	nop
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000
 80016ac:	40010000 	.word	0x40010000
 80016b0:	48000400 	.word	0x48000400
 80016b4:	48000800 	.word	0x48000800
 80016b8:	48000c00 	.word	0x48000c00
 80016bc:	48001000 	.word	0x48001000
 80016c0:	48001400 	.word	0x48001400
 80016c4:	48001800 	.word	0x48001800
 80016c8:	40010400 	.word	0x40010400

080016cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
 80016d8:	4613      	mov	r3, r2
 80016da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016dc:	787b      	ldrb	r3, [r7, #1]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d003      	beq.n	80016ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016e2:	887a      	ldrh	r2, [r7, #2]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016e8:	e002      	b.n	80016f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016ea:	887a      	ldrh	r2, [r7, #2]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e08d      	b.n	800182a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d106      	bne.n	8001728 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7fe ffac 	bl	8000680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2224      	movs	r2, #36	@ 0x24
 800172c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f022 0201 	bic.w	r2, r2, #1
 800173e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800174c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800175c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d107      	bne.n	8001776 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	e006      	b.n	8001784 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	689a      	ldr	r2, [r3, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001782:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	2b02      	cmp	r3, #2
 800178a:	d108      	bne.n	800179e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	e007      	b.n	80017ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	691a      	ldr	r2, [r3, #16]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	430a      	orrs	r2, r1
 80017ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69d9      	ldr	r1, [r3, #28]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a1a      	ldr	r2, [r3, #32]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	430a      	orrs	r2, r1
 80017fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 0201 	orr.w	r2, r2, #1
 800180a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2220      	movs	r2, #32
 8001816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b20      	cmp	r3, #32
 8001846:	d138      	bne.n	80018ba <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800184e:	2b01      	cmp	r3, #1
 8001850:	d101      	bne.n	8001856 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001852:	2302      	movs	r3, #2
 8001854:	e032      	b.n	80018bc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2201      	movs	r2, #1
 800185a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2224      	movs	r2, #36	@ 0x24
 8001862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 0201 	bic.w	r2, r2, #1
 8001874:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001884:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6819      	ldr	r1, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	430a      	orrs	r2, r1
 8001894:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f042 0201 	orr.w	r2, r2, #1
 80018a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2220      	movs	r2, #32
 80018aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e000      	b.n	80018bc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018ba:	2302      	movs	r3, #2
  }
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b20      	cmp	r3, #32
 80018dc:	d139      	bne.n	8001952 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d101      	bne.n	80018ec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018e8:	2302      	movs	r3, #2
 80018ea:	e033      	b.n	8001954 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2224      	movs	r2, #36	@ 0x24
 80018f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 0201 	bic.w	r2, r2, #1
 800190a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800191a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	68fa      	ldr	r2, [r7, #12]
 8001922:	4313      	orrs	r3, r2
 8001924:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f042 0201 	orr.w	r2, r2, #1
 800193c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2220      	movs	r2, #32
 8001942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001952:	2302      	movs	r3, #2
  }
}
 8001954:	4618      	mov	r0, r3
 8001956:	3714      	adds	r7, #20
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af02      	add	r7, sp, #8
 8001966:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e101      	b.n	8001b76 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d106      	bne.n	800198c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff fb28 	bl	8000fdc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2203      	movs	r2, #3
 8001990:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f004 f976 	bl	8005c90 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6818      	ldr	r0, [r3, #0]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	7c1a      	ldrb	r2, [r3, #16]
 80019ac:	f88d 2000 	strb.w	r2, [sp]
 80019b0:	3304      	adds	r3, #4
 80019b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b4:	f004 f93f 	bl	8005c36 <USB_CoreInit>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d005      	beq.n	80019ca <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2202      	movs	r2, #2
 80019c2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e0d5      	b.n	8001b76 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f004 f96e 	bl	8005cb2 <USB_SetCurrentMode>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2202      	movs	r2, #2
 80019e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e0c6      	b.n	8001b76 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019e8:	2300      	movs	r3, #0
 80019ea:	73fb      	strb	r3, [r7, #15]
 80019ec:	e04a      	b.n	8001a84 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019ee:	7bfa      	ldrb	r2, [r7, #15]
 80019f0:	6879      	ldr	r1, [r7, #4]
 80019f2:	4613      	mov	r3, r2
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	4413      	add	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	440b      	add	r3, r1
 80019fc:	3315      	adds	r3, #21
 80019fe:	2201      	movs	r2, #1
 8001a00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a02:	7bfa      	ldrb	r2, [r7, #15]
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	4613      	mov	r3, r2
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	4413      	add	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	3314      	adds	r3, #20
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a16:	7bfa      	ldrb	r2, [r7, #15]
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
 8001a1a:	b298      	uxth	r0, r3
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	4413      	add	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	440b      	add	r3, r1
 8001a28:	332e      	adds	r3, #46	@ 0x2e
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a2e:	7bfa      	ldrb	r2, [r7, #15]
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	4613      	mov	r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3318      	adds	r3, #24
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a42:	7bfa      	ldrb	r2, [r7, #15]
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	4613      	mov	r3, r2
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	331c      	adds	r3, #28
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a56:	7bfa      	ldrb	r2, [r7, #15]
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	4413      	add	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	3320      	adds	r3, #32
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a6a:	7bfa      	ldrb	r2, [r7, #15]
 8001a6c:	6879      	ldr	r1, [r7, #4]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	440b      	add	r3, r1
 8001a78:	3324      	adds	r3, #36	@ 0x24
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	3301      	adds	r3, #1
 8001a82:	73fb      	strb	r3, [r7, #15]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	791b      	ldrb	r3, [r3, #4]
 8001a88:	7bfa      	ldrb	r2, [r7, #15]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d3af      	bcc.n	80019ee <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	73fb      	strb	r3, [r7, #15]
 8001a92:	e044      	b.n	8001b1e <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a94:	7bfa      	ldrb	r2, [r7, #15]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4413      	add	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001aaa:	7bfa      	ldrb	r2, [r7, #15]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001abc:	7bfa      	ldrb	r2, [r7, #15]
 8001abe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ac0:	7bfa      	ldrb	r2, [r7, #15]
 8001ac2:	6879      	ldr	r1, [r7, #4]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	4413      	add	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ad6:	7bfa      	ldrb	r2, [r7, #15]
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	4413      	add	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	440b      	add	r3, r1
 8001ae4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001aec:	7bfa      	ldrb	r2, [r7, #15]
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	4613      	mov	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	4413      	add	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	440b      	add	r3, r1
 8001afa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b02:	7bfa      	ldrb	r2, [r7, #15]
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	4413      	add	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	440b      	add	r3, r1
 8001b10:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	73fb      	strb	r3, [r7, #15]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	791b      	ldrb	r3, [r3, #4]
 8001b22:	7bfa      	ldrb	r2, [r7, #15]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d3b5      	bcc.n	8001a94 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6818      	ldr	r0, [r3, #0]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	7c1a      	ldrb	r2, [r3, #16]
 8001b30:	f88d 2000 	strb.w	r2, [sp]
 8001b34:	3304      	adds	r3, #4
 8001b36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b38:	f004 f908 	bl	8005d4c <USB_DevInit>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d005      	beq.n	8001b4e <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2202      	movs	r2, #2
 8001b46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e013      	b.n	8001b76 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	7b1b      	ldrb	r3, [r3, #12]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d102      	bne.n	8001b6a <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 f80a 	bl	8001b7e <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f004 faad 	bl	80060ce <USB_DevDisconnect>

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b085      	sub	sp, #20
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb0:	f043 0303 	orr.w	r3, r3, #3
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
	...

08001bc8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001bcc:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40007000 	.word	0x40007000

08001be4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001bf2:	d130      	bne.n	8001c56 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bf4:	4b23      	ldr	r3, [pc, #140]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c00:	d038      	beq.n	8001c74 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c02:	4b20      	ldr	r3, [pc, #128]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c0c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c10:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c12:	4b1d      	ldr	r3, [pc, #116]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2232      	movs	r2, #50	@ 0x32
 8001c18:	fb02 f303 	mul.w	r3, r2, r3
 8001c1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001c8c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	0c9b      	lsrs	r3, r3, #18
 8001c24:	3301      	adds	r3, #1
 8001c26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c28:	e002      	b.n	8001c30 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3b01      	subs	r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c30:	4b14      	ldr	r3, [pc, #80]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c3c:	d102      	bne.n	8001c44 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f2      	bne.n	8001c2a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c44:	4b0f      	ldr	r3, [pc, #60]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c50:	d110      	bne.n	8001c74 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e00f      	b.n	8001c76 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c56:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c62:	d007      	beq.n	8001c74 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c64:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c6c:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c72:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40007000 	.word	0x40007000
 8001c88:	20000000 	.word	0x20000000
 8001c8c:	431bde83 	.word	0x431bde83

08001c90 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <HAL_PWREx_EnableVddUSB+0x1c>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4a04      	ldr	r2, [pc, #16]	@ (8001cac <HAL_PWREx_EnableVddUSB+0x1c>)
 8001c9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c9e:	6053      	str	r3, [r2, #4]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40007000 	.word	0x40007000

08001cb0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e3ca      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc2:	4b97      	ldr	r3, [pc, #604]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f003 030c 	and.w	r3, r3, #12
 8001cca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ccc:	4b94      	ldr	r3, [pc, #592]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0310 	and.w	r3, r3, #16
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f000 80e4 	beq.w	8001eac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d007      	beq.n	8001cfa <HAL_RCC_OscConfig+0x4a>
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	2b0c      	cmp	r3, #12
 8001cee:	f040 808b 	bne.w	8001e08 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	f040 8087 	bne.w	8001e08 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cfa:	4b89      	ldr	r3, [pc, #548]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d005      	beq.n	8001d12 <HAL_RCC_OscConfig+0x62>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e3a2      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1a      	ldr	r2, [r3, #32]
 8001d16:	4b82      	ldr	r3, [pc, #520]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d004      	beq.n	8001d2c <HAL_RCC_OscConfig+0x7c>
 8001d22:	4b7f      	ldr	r3, [pc, #508]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d2a:	e005      	b.n	8001d38 <HAL_RCC_OscConfig+0x88>
 8001d2c:	4b7c      	ldr	r3, [pc, #496]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d32:	091b      	lsrs	r3, r3, #4
 8001d34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d223      	bcs.n	8001d84 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fd87 	bl	8002854 <RCC_SetFlashLatencyFromMSIRange>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e383      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d50:	4b73      	ldr	r3, [pc, #460]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a72      	ldr	r2, [pc, #456]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d56:	f043 0308 	orr.w	r3, r3, #8
 8001d5a:	6013      	str	r3, [r2, #0]
 8001d5c:	4b70      	ldr	r3, [pc, #448]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	496d      	ldr	r1, [pc, #436]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	4968      	ldr	r1, [pc, #416]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	604b      	str	r3, [r1, #4]
 8001d82:	e025      	b.n	8001dd0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d84:	4b66      	ldr	r3, [pc, #408]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a65      	ldr	r2, [pc, #404]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d8a:	f043 0308 	orr.w	r3, r3, #8
 8001d8e:	6013      	str	r3, [r2, #0]
 8001d90:	4b63      	ldr	r3, [pc, #396]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	4960      	ldr	r1, [pc, #384]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001da2:	4b5f      	ldr	r3, [pc, #380]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	021b      	lsls	r3, r3, #8
 8001db0:	495b      	ldr	r1, [pc, #364]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d109      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 fd47 	bl	8002854 <RCC_SetFlashLatencyFromMSIRange>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e343      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001dd0:	f000 fc4a 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	4b52      	ldr	r3, [pc, #328]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	091b      	lsrs	r3, r3, #4
 8001ddc:	f003 030f 	and.w	r3, r3, #15
 8001de0:	4950      	ldr	r1, [pc, #320]	@ (8001f24 <HAL_RCC_OscConfig+0x274>)
 8001de2:	5ccb      	ldrb	r3, [r1, r3]
 8001de4:	f003 031f 	and.w	r3, r3, #31
 8001de8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dec:	4a4e      	ldr	r2, [pc, #312]	@ (8001f28 <HAL_RCC_OscConfig+0x278>)
 8001dee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001df0:	4b4e      	ldr	r3, [pc, #312]	@ (8001f2c <HAL_RCC_OscConfig+0x27c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe ff85 	bl	8000d04 <HAL_InitTick>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d052      	beq.n	8001eaa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	e327      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d032      	beq.n	8001e76 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e10:	4b43      	ldr	r3, [pc, #268]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a42      	ldr	r2, [pc, #264]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff f99a 	bl	8001154 <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e24:	f7ff f996 	bl	8001154 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e310      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e36:	4b3a      	ldr	r3, [pc, #232]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0f0      	beq.n	8001e24 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e42:	4b37      	ldr	r3, [pc, #220]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a36      	ldr	r2, [pc, #216]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e48:	f043 0308 	orr.w	r3, r3, #8
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	4b34      	ldr	r3, [pc, #208]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	4931      	ldr	r1, [pc, #196]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e60:	4b2f      	ldr	r3, [pc, #188]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	021b      	lsls	r3, r3, #8
 8001e6e:	492c      	ldr	r1, [pc, #176]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]
 8001e74:	e01a      	b.n	8001eac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e76:	4b2a      	ldr	r3, [pc, #168]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a29      	ldr	r2, [pc, #164]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e7c:	f023 0301 	bic.w	r3, r3, #1
 8001e80:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e82:	f7ff f967 	bl	8001154 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e8a:	f7ff f963 	bl	8001154 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e2dd      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e9c:	4b20      	ldr	r3, [pc, #128]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1f0      	bne.n	8001e8a <HAL_RCC_OscConfig+0x1da>
 8001ea8:	e000      	b.n	8001eac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001eaa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d074      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d005      	beq.n	8001eca <HAL_RCC_OscConfig+0x21a>
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	2b0c      	cmp	r3, #12
 8001ec2:	d10e      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d10b      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eca:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d064      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x2f0>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d160      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e2ba      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eea:	d106      	bne.n	8001efa <HAL_RCC_OscConfig+0x24a>
 8001eec:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef6:	6013      	str	r3, [r2, #0]
 8001ef8:	e026      	b.n	8001f48 <HAL_RCC_OscConfig+0x298>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f02:	d115      	bne.n	8001f30 <HAL_RCC_OscConfig+0x280>
 8001f04:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a05      	ldr	r2, [pc, #20]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001f0a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f0e:	6013      	str	r3, [r2, #0]
 8001f10:	4b03      	ldr	r3, [pc, #12]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a02      	ldr	r2, [pc, #8]	@ (8001f20 <HAL_RCC_OscConfig+0x270>)
 8001f16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	e014      	b.n	8001f48 <HAL_RCC_OscConfig+0x298>
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000
 8001f24:	080065fc 	.word	0x080065fc
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	20000004 	.word	0x20000004
 8001f30:	4ba0      	ldr	r3, [pc, #640]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a9f      	ldr	r2, [pc, #636]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	4b9d      	ldr	r3, [pc, #628]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a9c      	ldr	r2, [pc, #624]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001f42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d013      	beq.n	8001f78 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f50:	f7ff f900 	bl	8001154 <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f58:	f7ff f8fc 	bl	8001154 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b64      	cmp	r3, #100	@ 0x64
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e276      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f6a:	4b92      	ldr	r3, [pc, #584]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0f0      	beq.n	8001f58 <HAL_RCC_OscConfig+0x2a8>
 8001f76:	e014      	b.n	8001fa2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7ff f8ec 	bl	8001154 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f80:	f7ff f8e8 	bl	8001154 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b64      	cmp	r3, #100	@ 0x64
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e262      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f92:	4b88      	ldr	r3, [pc, #544]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x2d0>
 8001f9e:	e000      	b.n	8001fa2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d060      	beq.n	8002070 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d005      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x310>
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b0c      	cmp	r3, #12
 8001fb8:	d119      	bne.n	8001fee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d116      	bne.n	8001fee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fc0:	4b7c      	ldr	r3, [pc, #496]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d005      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x328>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e23f      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd8:	4b76      	ldr	r3, [pc, #472]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	061b      	lsls	r3, r3, #24
 8001fe6:	4973      	ldr	r1, [pc, #460]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fec:	e040      	b.n	8002070 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d023      	beq.n	800203e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ff6:	4b6f      	ldr	r3, [pc, #444]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a6e      	ldr	r2, [pc, #440]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8001ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002002:	f7ff f8a7 	bl	8001154 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002008:	e008      	b.n	800201c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800200a:	f7ff f8a3 	bl	8001154 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e21d      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800201c:	4b65      	ldr	r3, [pc, #404]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0f0      	beq.n	800200a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002028:	4b62      	ldr	r3, [pc, #392]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	061b      	lsls	r3, r3, #24
 8002036:	495f      	ldr	r1, [pc, #380]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002038:	4313      	orrs	r3, r2
 800203a:	604b      	str	r3, [r1, #4]
 800203c:	e018      	b.n	8002070 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800203e:	4b5d      	ldr	r3, [pc, #372]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a5c      	ldr	r2, [pc, #368]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002048:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204a:	f7ff f883 	bl	8001154 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002052:	f7ff f87f 	bl	8001154 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e1f9      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002064:	4b53      	ldr	r3, [pc, #332]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f0      	bne.n	8002052 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0308 	and.w	r3, r3, #8
 8002078:	2b00      	cmp	r3, #0
 800207a:	d03c      	beq.n	80020f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	695b      	ldr	r3, [r3, #20]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d01c      	beq.n	80020be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002084:	4b4b      	ldr	r3, [pc, #300]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002086:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800208a:	4a4a      	ldr	r2, [pc, #296]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002094:	f7ff f85e 	bl	8001154 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800209c:	f7ff f85a 	bl	8001154 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e1d4      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ae:	4b41      	ldr	r3, [pc, #260]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 80020b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0ef      	beq.n	800209c <HAL_RCC_OscConfig+0x3ec>
 80020bc:	e01b      	b.n	80020f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020be:	4b3d      	ldr	r3, [pc, #244]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 80020c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020c4:	4a3b      	ldr	r2, [pc, #236]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 80020c6:	f023 0301 	bic.w	r3, r3, #1
 80020ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ce:	f7ff f841 	bl	8001154 <HAL_GetTick>
 80020d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020d4:	e008      	b.n	80020e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d6:	f7ff f83d 	bl	8001154 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d901      	bls.n	80020e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e1b7      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020e8:	4b32      	ldr	r3, [pc, #200]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 80020ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1ef      	bne.n	80020d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 80a6 	beq.w	8002250 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002104:	2300      	movs	r3, #0
 8002106:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002108:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 800210a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10d      	bne.n	8002130 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002114:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002118:	4a26      	ldr	r2, [pc, #152]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 800211a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002120:	4b24      	ldr	r3, [pc, #144]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212c:	2301      	movs	r3, #1
 800212e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002130:	4b21      	ldr	r3, [pc, #132]	@ (80021b8 <HAL_RCC_OscConfig+0x508>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002138:	2b00      	cmp	r3, #0
 800213a:	d118      	bne.n	800216e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800213c:	4b1e      	ldr	r3, [pc, #120]	@ (80021b8 <HAL_RCC_OscConfig+0x508>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1d      	ldr	r2, [pc, #116]	@ (80021b8 <HAL_RCC_OscConfig+0x508>)
 8002142:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002146:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002148:	f7ff f804 	bl	8001154 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800214e:	e008      	b.n	8002162 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002150:	f7ff f800 	bl	8001154 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d901      	bls.n	8002162 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e17a      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002162:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <HAL_RCC_OscConfig+0x508>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800216a:	2b00      	cmp	r3, #0
 800216c:	d0f0      	beq.n	8002150 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d108      	bne.n	8002188 <HAL_RCC_OscConfig+0x4d8>
 8002176:	4b0f      	ldr	r3, [pc, #60]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800217c:	4a0d      	ldr	r2, [pc, #52]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002186:	e029      	b.n	80021dc <HAL_RCC_OscConfig+0x52c>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2b05      	cmp	r3, #5
 800218e:	d115      	bne.n	80021bc <HAL_RCC_OscConfig+0x50c>
 8002190:	4b08      	ldr	r3, [pc, #32]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002196:	4a07      	ldr	r2, [pc, #28]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021a0:	4b04      	ldr	r3, [pc, #16]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a6:	4a03      	ldr	r2, [pc, #12]	@ (80021b4 <HAL_RCC_OscConfig+0x504>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021b0:	e014      	b.n	80021dc <HAL_RCC_OscConfig+0x52c>
 80021b2:	bf00      	nop
 80021b4:	40021000 	.word	0x40021000
 80021b8:	40007000 	.word	0x40007000
 80021bc:	4b9c      	ldr	r3, [pc, #624]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80021be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021c2:	4a9b      	ldr	r2, [pc, #620]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80021c4:	f023 0301 	bic.w	r3, r3, #1
 80021c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021cc:	4b98      	ldr	r3, [pc, #608]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80021ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d2:	4a97      	ldr	r2, [pc, #604]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80021d4:	f023 0304 	bic.w	r3, r3, #4
 80021d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d016      	beq.n	8002212 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e4:	f7fe ffb6 	bl	8001154 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ea:	e00a      	b.n	8002202 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ec:	f7fe ffb2 	bl	8001154 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e12a      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002202:	4b8b      	ldr	r3, [pc, #556]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d0ed      	beq.n	80021ec <HAL_RCC_OscConfig+0x53c>
 8002210:	e015      	b.n	800223e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002212:	f7fe ff9f 	bl	8001154 <HAL_GetTick>
 8002216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002218:	e00a      	b.n	8002230 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221a:	f7fe ff9b 	bl	8001154 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002228:	4293      	cmp	r3, r2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e113      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002230:	4b7f      	ldr	r3, [pc, #508]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1ed      	bne.n	800221a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800223e:	7ffb      	ldrb	r3, [r7, #31]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d105      	bne.n	8002250 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002244:	4b7a      	ldr	r3, [pc, #488]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002248:	4a79      	ldr	r2, [pc, #484]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 800224a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800224e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002254:	2b00      	cmp	r3, #0
 8002256:	f000 80fe 	beq.w	8002456 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225e:	2b02      	cmp	r3, #2
 8002260:	f040 80d0 	bne.w	8002404 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002264:	4b72      	ldr	r3, [pc, #456]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	f003 0203 	and.w	r2, r3, #3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002274:	429a      	cmp	r2, r3
 8002276:	d130      	bne.n	80022da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	3b01      	subs	r3, #1
 8002284:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002286:	429a      	cmp	r2, r3
 8002288:	d127      	bne.n	80022da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002294:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002296:	429a      	cmp	r2, r3
 8002298:	d11f      	bne.n	80022da <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80022a4:	2a07      	cmp	r2, #7
 80022a6:	bf14      	ite	ne
 80022a8:	2201      	movne	r2, #1
 80022aa:	2200      	moveq	r2, #0
 80022ac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d113      	bne.n	80022da <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022bc:	085b      	lsrs	r3, r3, #1
 80022be:	3b01      	subs	r3, #1
 80022c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d109      	bne.n	80022da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d0:	085b      	lsrs	r3, r3, #1
 80022d2:	3b01      	subs	r3, #1
 80022d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d06e      	beq.n	80023b8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	2b0c      	cmp	r3, #12
 80022de:	d069      	beq.n	80023b4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80022e0:	4b53      	ldr	r3, [pc, #332]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d105      	bne.n	80022f8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80022ec:	4b50      	ldr	r3, [pc, #320]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0ad      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80022fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a4b      	ldr	r2, [pc, #300]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002302:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002306:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002308:	f7fe ff24 	bl	8001154 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002310:	f7fe ff20 	bl	8001154 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e09a      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002322:	4b43      	ldr	r3, [pc, #268]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f0      	bne.n	8002310 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800232e:	4b40      	ldr	r3, [pc, #256]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	4b40      	ldr	r3, [pc, #256]	@ (8002434 <HAL_RCC_OscConfig+0x784>)
 8002334:	4013      	ands	r3, r2
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800233e:	3a01      	subs	r2, #1
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	4311      	orrs	r1, r2
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002348:	0212      	lsls	r2, r2, #8
 800234a:	4311      	orrs	r1, r2
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002350:	0852      	lsrs	r2, r2, #1
 8002352:	3a01      	subs	r2, #1
 8002354:	0552      	lsls	r2, r2, #21
 8002356:	4311      	orrs	r1, r2
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800235c:	0852      	lsrs	r2, r2, #1
 800235e:	3a01      	subs	r2, #1
 8002360:	0652      	lsls	r2, r2, #25
 8002362:	4311      	orrs	r1, r2
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002368:	0912      	lsrs	r2, r2, #4
 800236a:	0452      	lsls	r2, r2, #17
 800236c:	430a      	orrs	r2, r1
 800236e:	4930      	ldr	r1, [pc, #192]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002370:	4313      	orrs	r3, r2
 8002372:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002374:	4b2e      	ldr	r3, [pc, #184]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a2d      	ldr	r2, [pc, #180]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 800237a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800237e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002380:	4b2b      	ldr	r3, [pc, #172]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	4a2a      	ldr	r2, [pc, #168]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002386:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800238a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800238c:	f7fe fee2 	bl	8001154 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002394:	f7fe fede 	bl	8001154 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e058      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023a6:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d0f0      	beq.n	8002394 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023b2:	e050      	b.n	8002456 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e04f      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d148      	bne.n	8002456 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80023c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a19      	ldr	r2, [pc, #100]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023d0:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	4a16      	ldr	r2, [pc, #88]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023dc:	f7fe feba 	bl	8001154 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e4:	f7fe feb6 	bl	8001154 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e030      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0f0      	beq.n	80023e4 <HAL_RCC_OscConfig+0x734>
 8002402:	e028      	b.n	8002456 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	2b0c      	cmp	r3, #12
 8002408:	d023      	beq.n	8002452 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a08      	ldr	r2, [pc, #32]	@ (8002430 <HAL_RCC_OscConfig+0x780>)
 8002410:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002414:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002416:	f7fe fe9d 	bl	8001154 <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800241c:	e00c      	b.n	8002438 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800241e:	f7fe fe99 	bl	8001154 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d905      	bls.n	8002438 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e013      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
 8002430:	40021000 	.word	0x40021000
 8002434:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002438:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <HAL_RCC_OscConfig+0x7b0>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1ec      	bne.n	800241e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002444:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_RCC_OscConfig+0x7b0>)
 8002446:	68da      	ldr	r2, [r3, #12]
 8002448:	4905      	ldr	r1, [pc, #20]	@ (8002460 <HAL_RCC_OscConfig+0x7b0>)
 800244a:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_RCC_OscConfig+0x7b4>)
 800244c:	4013      	ands	r3, r2
 800244e:	60cb      	str	r3, [r1, #12]
 8002450:	e001      	b.n	8002456 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3720      	adds	r7, #32
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40021000 	.word	0x40021000
 8002464:	feeefffc 	.word	0xfeeefffc

08002468 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d101      	bne.n	800247c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e0e7      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800247c:	4b75      	ldr	r3, [pc, #468]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d910      	bls.n	80024ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800248a:	4b72      	ldr	r3, [pc, #456]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 0207 	bic.w	r2, r3, #7
 8002492:	4970      	ldr	r1, [pc, #448]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	4313      	orrs	r3, r2
 8002498:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800249a:	4b6e      	ldr	r3, [pc, #440]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	683a      	ldr	r2, [r7, #0]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e0cf      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d010      	beq.n	80024da <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	4b66      	ldr	r3, [pc, #408]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d908      	bls.n	80024da <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024c8:	4b63      	ldr	r3, [pc, #396]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	4960      	ldr	r1, [pc, #384]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d04c      	beq.n	8002580 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	2b03      	cmp	r3, #3
 80024ec:	d107      	bne.n	80024fe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ee:	4b5a      	ldr	r3, [pc, #360]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d121      	bne.n	800253e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e0a6      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2b02      	cmp	r3, #2
 8002504:	d107      	bne.n	8002516 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002506:	4b54      	ldr	r3, [pc, #336]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d115      	bne.n	800253e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e09a      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d107      	bne.n	800252e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800251e:	4b4e      	ldr	r3, [pc, #312]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d109      	bne.n	800253e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e08e      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800252e:	4b4a      	ldr	r3, [pc, #296]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e086      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800253e:	4b46      	ldr	r3, [pc, #280]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f023 0203 	bic.w	r2, r3, #3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	4943      	ldr	r1, [pc, #268]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 800254c:	4313      	orrs	r3, r2
 800254e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002550:	f7fe fe00 	bl	8001154 <HAL_GetTick>
 8002554:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002556:	e00a      	b.n	800256e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002558:	f7fe fdfc 	bl	8001154 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002566:	4293      	cmp	r3, r2
 8002568:	d901      	bls.n	800256e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e06e      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800256e:	4b3a      	ldr	r3, [pc, #232]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 020c 	and.w	r2, r3, #12
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	429a      	cmp	r2, r3
 800257e:	d1eb      	bne.n	8002558 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d010      	beq.n	80025ae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	4b31      	ldr	r3, [pc, #196]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002598:	429a      	cmp	r2, r3
 800259a:	d208      	bcs.n	80025ae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800259c:	4b2e      	ldr	r3, [pc, #184]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	492b      	ldr	r1, [pc, #172]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025ae:	4b29      	ldr	r3, [pc, #164]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d210      	bcs.n	80025de <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025bc:	4b25      	ldr	r3, [pc, #148]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f023 0207 	bic.w	r2, r3, #7
 80025c4:	4923      	ldr	r1, [pc, #140]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025cc:	4b21      	ldr	r3, [pc, #132]	@ (8002654 <HAL_RCC_ClockConfig+0x1ec>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d001      	beq.n	80025de <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e036      	b.n	800264c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0304 	and.w	r3, r3, #4
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d008      	beq.n	80025fc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	4918      	ldr	r1, [pc, #96]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d009      	beq.n	800261c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002608:	4b13      	ldr	r3, [pc, #76]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	4910      	ldr	r1, [pc, #64]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002618:	4313      	orrs	r3, r2
 800261a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800261c:	f000 f824 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8002620:	4602      	mov	r2, r0
 8002622:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <HAL_RCC_ClockConfig+0x1f0>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	f003 030f 	and.w	r3, r3, #15
 800262c:	490b      	ldr	r1, [pc, #44]	@ (800265c <HAL_RCC_ClockConfig+0x1f4>)
 800262e:	5ccb      	ldrb	r3, [r1, r3]
 8002630:	f003 031f 	and.w	r3, r3, #31
 8002634:	fa22 f303 	lsr.w	r3, r2, r3
 8002638:	4a09      	ldr	r2, [pc, #36]	@ (8002660 <HAL_RCC_ClockConfig+0x1f8>)
 800263a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <HAL_RCC_ClockConfig+0x1fc>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fb5f 	bl	8000d04 <HAL_InitTick>
 8002646:	4603      	mov	r3, r0
 8002648:	72fb      	strb	r3, [r7, #11]

  return status;
 800264a:	7afb      	ldrb	r3, [r7, #11]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40022000 	.word	0x40022000
 8002658:	40021000 	.word	0x40021000
 800265c:	080065fc 	.word	0x080065fc
 8002660:	20000000 	.word	0x20000000
 8002664:	20000004 	.word	0x20000004

08002668 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002668:	b480      	push	{r7}
 800266a:	b089      	sub	sp, #36	@ 0x24
 800266c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
 8002672:	2300      	movs	r3, #0
 8002674:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002676:	4b3e      	ldr	r3, [pc, #248]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 030c 	and.w	r3, r3, #12
 800267e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002680:	4b3b      	ldr	r3, [pc, #236]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	f003 0303 	and.w	r3, r3, #3
 8002688:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0x34>
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	2b0c      	cmp	r3, #12
 8002694:	d121      	bne.n	80026da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d11e      	bne.n	80026da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800269c:	4b34      	ldr	r3, [pc, #208]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0308 	and.w	r3, r3, #8
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d107      	bne.n	80026b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026a8:	4b31      	ldr	r3, [pc, #196]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 80026aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026ae:	0a1b      	lsrs	r3, r3, #8
 80026b0:	f003 030f 	and.w	r3, r3, #15
 80026b4:	61fb      	str	r3, [r7, #28]
 80026b6:	e005      	b.n	80026c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80026b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80026c4:	4a2b      	ldr	r2, [pc, #172]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x10c>)
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10d      	bne.n	80026f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	2b04      	cmp	r3, #4
 80026de:	d102      	bne.n	80026e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026e0:	4b25      	ldr	r3, [pc, #148]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x110>)
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	e004      	b.n	80026f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d101      	bne.n	80026f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026ec:	4b23      	ldr	r3, [pc, #140]	@ (800277c <HAL_RCC_GetSysClockFreq+0x114>)
 80026ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b0c      	cmp	r3, #12
 80026f4:	d134      	bne.n	8002760 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80026f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d003      	beq.n	800270e <HAL_RCC_GetSysClockFreq+0xa6>
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d003      	beq.n	8002714 <HAL_RCC_GetSysClockFreq+0xac>
 800270c:	e005      	b.n	800271a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800270e:	4b1a      	ldr	r3, [pc, #104]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x110>)
 8002710:	617b      	str	r3, [r7, #20]
      break;
 8002712:	e005      	b.n	8002720 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002714:	4b19      	ldr	r3, [pc, #100]	@ (800277c <HAL_RCC_GetSysClockFreq+0x114>)
 8002716:	617b      	str	r3, [r7, #20]
      break;
 8002718:	e002      	b.n	8002720 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	617b      	str	r3, [r7, #20]
      break;
 800271e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002720:	4b13      	ldr	r3, [pc, #76]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	091b      	lsrs	r3, r3, #4
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	3301      	adds	r3, #1
 800272c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800272e:	4b10      	ldr	r3, [pc, #64]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	0a1b      	lsrs	r3, r3, #8
 8002734:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	fb03 f202 	mul.w	r2, r3, r2
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	fbb2 f3f3 	udiv	r3, r2, r3
 8002744:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002746:	4b0a      	ldr	r3, [pc, #40]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x108>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	0e5b      	lsrs	r3, r3, #25
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	3301      	adds	r3, #1
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	fbb2 f3f3 	udiv	r3, r2, r3
 800275e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002760:	69bb      	ldr	r3, [r7, #24]
}
 8002762:	4618      	mov	r0, r3
 8002764:	3724      	adds	r7, #36	@ 0x24
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	40021000 	.word	0x40021000
 8002774:	08006614 	.word	0x08006614
 8002778:	00f42400 	.word	0x00f42400
 800277c:	007a1200 	.word	0x007a1200

08002780 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <HAL_RCC_GetHCLKFreq+0x14>)
 8002786:	681b      	ldr	r3, [r3, #0]
}
 8002788:	4618      	mov	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	20000000 	.word	0x20000000

08002798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800279c:	f7ff fff0 	bl	8002780 <HAL_RCC_GetHCLKFreq>
 80027a0:	4602      	mov	r2, r0
 80027a2:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	0a1b      	lsrs	r3, r3, #8
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	4904      	ldr	r1, [pc, #16]	@ (80027c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027ae:	5ccb      	ldrb	r3, [r1, r3]
 80027b0:	f003 031f 	and.w	r3, r3, #31
 80027b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40021000 	.word	0x40021000
 80027c0:	0800660c 	.word	0x0800660c

080027c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027c8:	f7ff ffda 	bl	8002780 <HAL_RCC_GetHCLKFreq>
 80027cc:	4602      	mov	r2, r0
 80027ce:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	0adb      	lsrs	r3, r3, #11
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	4904      	ldr	r1, [pc, #16]	@ (80027ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80027da:	5ccb      	ldrb	r3, [r1, r3]
 80027dc:	f003 031f 	and.w	r3, r3, #31
 80027e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40021000 	.word	0x40021000
 80027ec:	0800660c 	.word	0x0800660c

080027f0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	220f      	movs	r2, #15
 80027fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002800:	4b12      	ldr	r3, [pc, #72]	@ (800284c <HAL_RCC_GetClockConfig+0x5c>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 0203 	and.w	r2, r3, #3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800280c:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <HAL_RCC_GetClockConfig+0x5c>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002818:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <HAL_RCC_GetClockConfig+0x5c>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002824:	4b09      	ldr	r3, [pc, #36]	@ (800284c <HAL_RCC_GetClockConfig+0x5c>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	08db      	lsrs	r3, r3, #3
 800282a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002832:	4b07      	ldr	r3, [pc, #28]	@ (8002850 <HAL_RCC_GetClockConfig+0x60>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0207 	and.w	r2, r3, #7
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	601a      	str	r2, [r3, #0]
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	40021000 	.word	0x40021000
 8002850:	40022000 	.word	0x40022000

08002854 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800285c:	2300      	movs	r3, #0
 800285e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002860:	4b2a      	ldr	r3, [pc, #168]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002864:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d003      	beq.n	8002874 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800286c:	f7ff f9ac 	bl	8001bc8 <HAL_PWREx_GetVoltageRange>
 8002870:	6178      	str	r0, [r7, #20]
 8002872:	e014      	b.n	800289e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002874:	4b25      	ldr	r3, [pc, #148]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002878:	4a24      	ldr	r2, [pc, #144]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800287a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800287e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002880:	4b22      	ldr	r3, [pc, #136]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800288c:	f7ff f99c 	bl	8001bc8 <HAL_PWREx_GetVoltageRange>
 8002890:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002892:	4b1e      	ldr	r3, [pc, #120]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002896:	4a1d      	ldr	r2, [pc, #116]	@ (800290c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028a4:	d10b      	bne.n	80028be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b80      	cmp	r3, #128	@ 0x80
 80028aa:	d919      	bls.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2ba0      	cmp	r3, #160	@ 0xa0
 80028b0:	d902      	bls.n	80028b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028b2:	2302      	movs	r3, #2
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	e013      	b.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028b8:	2301      	movs	r3, #1
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	e010      	b.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b80      	cmp	r3, #128	@ 0x80
 80028c2:	d902      	bls.n	80028ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028c4:	2303      	movs	r3, #3
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	e00a      	b.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b80      	cmp	r3, #128	@ 0x80
 80028ce:	d102      	bne.n	80028d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028d0:	2302      	movs	r3, #2
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	e004      	b.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b70      	cmp	r3, #112	@ 0x70
 80028da:	d101      	bne.n	80028e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028dc:	2301      	movs	r3, #1
 80028de:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f023 0207 	bic.w	r2, r3, #7
 80028e8:	4909      	ldr	r1, [pc, #36]	@ (8002910 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028f0:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d001      	beq.n	8002902 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40021000 	.word	0x40021000
 8002910:	40022000 	.word	0x40022000

08002914 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800291c:	2300      	movs	r3, #0
 800291e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002920:	2300      	movs	r3, #0
 8002922:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800292c:	2b00      	cmp	r3, #0
 800292e:	d041      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002934:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002938:	d02a      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800293a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800293e:	d824      	bhi.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002940:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002944:	d008      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002946:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800294a:	d81e      	bhi.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00a      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002950:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002954:	d010      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002956:	e018      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002958:	4b86      	ldr	r3, [pc, #536]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a85      	ldr	r2, [pc, #532]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800295e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002962:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002964:	e015      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3304      	adds	r3, #4
 800296a:	2100      	movs	r1, #0
 800296c:	4618      	mov	r0, r3
 800296e:	f001 f829 	bl	80039c4 <RCCEx_PLLSAI1_Config>
 8002972:	4603      	mov	r3, r0
 8002974:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002976:	e00c      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3320      	adds	r3, #32
 800297c:	2100      	movs	r1, #0
 800297e:	4618      	mov	r0, r3
 8002980:	f001 f914 	bl	8003bac <RCCEx_PLLSAI2_Config>
 8002984:	4603      	mov	r3, r0
 8002986:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002988:	e003      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	74fb      	strb	r3, [r7, #19]
      break;
 800298e:	e000      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002990:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002992:	7cfb      	ldrb	r3, [r7, #19]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10b      	bne.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002998:	4b76      	ldr	r3, [pc, #472]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800299e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029a6:	4973      	ldr	r1, [pc, #460]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029ae:	e001      	b.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029b0:	7cfb      	ldrb	r3, [r7, #19]
 80029b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d041      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029c8:	d02a      	beq.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029ce:	d824      	bhi.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029d4:	d008      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029da:	d81e      	bhi.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00a      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029e4:	d010      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029e6:	e018      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029e8:	4b62      	ldr	r3, [pc, #392]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4a61      	ldr	r2, [pc, #388]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029f4:	e015      	b.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3304      	adds	r3, #4
 80029fa:	2100      	movs	r1, #0
 80029fc:	4618      	mov	r0, r3
 80029fe:	f000 ffe1 	bl	80039c4 <RCCEx_PLLSAI1_Config>
 8002a02:	4603      	mov	r3, r0
 8002a04:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a06:	e00c      	b.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3320      	adds	r3, #32
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f001 f8cc 	bl	8003bac <RCCEx_PLLSAI2_Config>
 8002a14:	4603      	mov	r3, r0
 8002a16:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a18:	e003      	b.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	74fb      	strb	r3, [r7, #19]
      break;
 8002a1e:	e000      	b.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a22:	7cfb      	ldrb	r3, [r7, #19]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d10b      	bne.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a28:	4b52      	ldr	r3, [pc, #328]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a2e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a36:	494f      	ldr	r1, [pc, #316]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a3e:	e001      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a40:	7cfb      	ldrb	r3, [r7, #19]
 8002a42:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 80a0 	beq.w	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a52:	2300      	movs	r3, #0
 8002a54:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a56:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a66:	2300      	movs	r3, #0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00d      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a6c:	4b41      	ldr	r3, [pc, #260]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a70:	4a40      	ldr	r2, [pc, #256]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a76:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a78:	4b3e      	ldr	r3, [pc, #248]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a84:	2301      	movs	r3, #1
 8002a86:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a88:	4b3b      	ldr	r3, [pc, #236]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a94:	f7fe fb5e 	bl	8001154 <HAL_GetTick>
 8002a98:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a9a:	e009      	b.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9c:	f7fe fb5a 	bl	8001154 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d902      	bls.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	74fb      	strb	r3, [r7, #19]
        break;
 8002aae:	e005      	b.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ab0:	4b31      	ldr	r3, [pc, #196]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0ef      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002abc:	7cfb      	ldrb	r3, [r7, #19]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d15c      	bne.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ac8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002acc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01f      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d019      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ae0:	4b24      	ldr	r3, [pc, #144]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002aea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002aec:	4b21      	ldr	r3, [pc, #132]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af2:	4a20      	ldr	r2, [pc, #128]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002af8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002afc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b02:	4a1c      	ldr	r2, [pc, #112]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b0c:	4a19      	ldr	r2, [pc, #100]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d016      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1e:	f7fe fb19 	bl	8001154 <HAL_GetTick>
 8002b22:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b24:	e00b      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b26:	f7fe fb15 	bl	8001154 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d902      	bls.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	74fb      	strb	r3, [r7, #19]
            break;
 8002b3c:	e006      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0ec      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b4c:	7cfb      	ldrb	r3, [r7, #19]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b52:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b62:	4904      	ldr	r1, [pc, #16]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002b6a:	e009      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b6c:	7cfb      	ldrb	r3, [r7, #19]
 8002b6e:	74bb      	strb	r3, [r7, #18]
 8002b70:	e006      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b7c:	7cfb      	ldrb	r3, [r7, #19]
 8002b7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b80:	7c7b      	ldrb	r3, [r7, #17]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d105      	bne.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b86:	4b9e      	ldr	r3, [pc, #632]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8a:	4a9d      	ldr	r2, [pc, #628]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b90:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00a      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b9e:	4b98      	ldr	r3, [pc, #608]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ba4:	f023 0203 	bic.w	r2, r3, #3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bac:	4994      	ldr	r1, [pc, #592]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00a      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bc0:	4b8f      	ldr	r3, [pc, #572]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc6:	f023 020c 	bic.w	r2, r3, #12
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bce:	498c      	ldr	r1, [pc, #560]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00a      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002be2:	4b87      	ldr	r3, [pc, #540]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf0:	4983      	ldr	r1, [pc, #524]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00a      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c04:	4b7e      	ldr	r3, [pc, #504]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c0a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	497b      	ldr	r1, [pc, #492]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00a      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c26:	4b76      	ldr	r3, [pc, #472]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c34:	4972      	ldr	r1, [pc, #456]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0320 	and.w	r3, r3, #32
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00a      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c48:	4b6d      	ldr	r3, [pc, #436]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c4e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c56:	496a      	ldr	r1, [pc, #424]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00a      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c6a:	4b65      	ldr	r3, [pc, #404]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c70:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	4961      	ldr	r1, [pc, #388]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00a      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c8c:	4b5c      	ldr	r3, [pc, #368]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c9a:	4959      	ldr	r1, [pc, #356]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00a      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cae:	4b54      	ldr	r3, [pc, #336]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cbc:	4950      	ldr	r1, [pc, #320]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00a      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cd0:	4b4b      	ldr	r3, [pc, #300]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cde:	4948      	ldr	r1, [pc, #288]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00a      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cf2:	4b43      	ldr	r3, [pc, #268]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d00:	493f      	ldr	r1, [pc, #252]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d028      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d14:	4b3a      	ldr	r3, [pc, #232]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d22:	4937      	ldr	r1, [pc, #220]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d32:	d106      	bne.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d34:	4b32      	ldr	r3, [pc, #200]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4a31      	ldr	r2, [pc, #196]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d3e:	60d3      	str	r3, [r2, #12]
 8002d40:	e011      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d4a:	d10c      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3304      	adds	r3, #4
 8002d50:	2101      	movs	r1, #1
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 fe36 	bl	80039c4 <RCCEx_PLLSAI1_Config>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d5c:	7cfb      	ldrb	r3, [r7, #19]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d62:	7cfb      	ldrb	r3, [r7, #19]
 8002d64:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d028      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d72:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d78:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d80:	491f      	ldr	r1, [pc, #124]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d90:	d106      	bne.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d92:	4b1b      	ldr	r3, [pc, #108]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	4a1a      	ldr	r2, [pc, #104]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d9c:	60d3      	str	r3, [r2, #12]
 8002d9e:	e011      	b.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002da8:	d10c      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3304      	adds	r3, #4
 8002dae:	2101      	movs	r1, #1
 8002db0:	4618      	mov	r0, r3
 8002db2:	f000 fe07 	bl	80039c4 <RCCEx_PLLSAI1_Config>
 8002db6:	4603      	mov	r3, r0
 8002db8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dba:	7cfb      	ldrb	r3, [r7, #19]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002dc0:	7cfb      	ldrb	r3, [r7, #19]
 8002dc2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d02b      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dde:	4908      	ldr	r1, [pc, #32]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dee:	d109      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002df0:	4b03      	ldr	r3, [pc, #12]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	4a02      	ldr	r2, [pc, #8]	@ (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dfa:	60d3      	str	r3, [r2, #12]
 8002dfc:	e014      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002dfe:	bf00      	nop
 8002e00:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e0c:	d10c      	bne.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3304      	adds	r3, #4
 8002e12:	2101      	movs	r1, #1
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 fdd5 	bl	80039c4 <RCCEx_PLLSAI1_Config>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e1e:	7cfb      	ldrb	r3, [r7, #19]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e24:	7cfb      	ldrb	r3, [r7, #19]
 8002e26:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d02f      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e34:	4b2b      	ldr	r3, [pc, #172]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e3a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e42:	4928      	ldr	r1, [pc, #160]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e52:	d10d      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3304      	adds	r3, #4
 8002e58:	2102      	movs	r1, #2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 fdb2 	bl	80039c4 <RCCEx_PLLSAI1_Config>
 8002e60:	4603      	mov	r3, r0
 8002e62:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e64:	7cfb      	ldrb	r3, [r7, #19]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d014      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e6a:	7cfb      	ldrb	r3, [r7, #19]
 8002e6c:	74bb      	strb	r3, [r7, #18]
 8002e6e:	e011      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e78:	d10c      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3320      	adds	r3, #32
 8002e7e:	2102      	movs	r1, #2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 fe93 	bl	8003bac <RCCEx_PLLSAI2_Config>
 8002e86:	4603      	mov	r3, r0
 8002e88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e8a:	7cfb      	ldrb	r3, [r7, #19]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e90:	7cfb      	ldrb	r3, [r7, #19]
 8002e92:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00a      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002ea0:	4b10      	ldr	r3, [pc, #64]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002eae:	490d      	ldr	r1, [pc, #52]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00b      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ec2:	4b08      	ldr	r3, [pc, #32]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ed2:	4904      	ldr	r1, [pc, #16]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002eda:	7cbb      	ldrb	r3, [r7, #18]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40021000 	.word	0x40021000

08002ee8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002efa:	d13e      	bne.n	8002f7a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002efc:	4bb2      	ldr	r3, [pc, #712]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f06:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f0e:	d028      	beq.n	8002f62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f16:	f200 8542 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f20:	d005      	beq.n	8002f2e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f28:	d00e      	beq.n	8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002f2a:	f000 bd38 	b.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f2e:	4ba6      	ldr	r3, [pc, #664]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	f040 8532 	bne.w	80039a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8002f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f42:	61fb      	str	r3, [r7, #28]
      break;
 8002f44:	f000 bd2d 	b.w	80039a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002f48:	4b9f      	ldr	r3, [pc, #636]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	f040 8527 	bne.w	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8002f58:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8002f5c:	61fb      	str	r3, [r7, #28]
      break;
 8002f5e:	f000 bd22 	b.w	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002f62:	4b99      	ldr	r3, [pc, #612]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f6e:	f040 851c 	bne.w	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8002f72:	4b96      	ldr	r3, [pc, #600]	@ (80031cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8002f74:	61fb      	str	r3, [r7, #28]
      break;
 8002f76:	f000 bd18 	b.w	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f7a:	4b93      	ldr	r3, [pc, #588]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d036      	beq.n	8002ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	d840      	bhi.n	8003012 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d003      	beq.n	8002f9e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d020      	beq.n	8002fde <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002f9c:	e039      	b.n	8003012 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f9e:	4b8a      	ldr	r3, [pc, #552]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d116      	bne.n	8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002faa:	4b87      	ldr	r3, [pc, #540]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0308 	and.w	r3, r3, #8
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d005      	beq.n	8002fc2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8002fb6:	4b84      	ldr	r3, [pc, #528]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	091b      	lsrs	r3, r3, #4
 8002fbc:	f003 030f 	and.w	r3, r3, #15
 8002fc0:	e005      	b.n	8002fce <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8002fc2:	4b81      	ldr	r3, [pc, #516]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	4a80      	ldr	r2, [pc, #512]	@ (80031d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8002fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002fd6:	e01f      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61bb      	str	r3, [r7, #24]
      break;
 8002fdc:	e01c      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002fde:	4b7a      	ldr	r3, [pc, #488]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fea:	d102      	bne.n	8002ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8002fec:	4b79      	ldr	r3, [pc, #484]	@ (80031d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8002fee:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002ff0:	e012      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61bb      	str	r3, [r7, #24]
      break;
 8002ff6:	e00f      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002ff8:	4b73      	ldr	r3, [pc, #460]	@ (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003000:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003004:	d102      	bne.n	800300c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003006:	4b74      	ldr	r3, [pc, #464]	@ (80031d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003008:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800300a:	e005      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	61bb      	str	r3, [r7, #24]
      break;
 8003010:	e002      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003012:	2300      	movs	r3, #0
 8003014:	61bb      	str	r3, [r7, #24]
      break;
 8003016:	bf00      	nop
    }

    switch(PeriphClk)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800301e:	f000 80dd 	beq.w	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003028:	f200 84c1 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003032:	f000 80d3 	beq.w	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800303c:	f200 84b7 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003046:	f000 835f 	beq.w	8003708 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003050:	f200 84ad 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800305a:	f000 847e 	beq.w	800395a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003064:	f200 84a3 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800306e:	f000 82cd 	beq.w	800360c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003078:	f200 8499 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003082:	f000 80ab 	beq.w	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800308c:	f200 848f 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003096:	f000 8090 	beq.w	80031ba <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030a0:	f200 8485 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030aa:	d07f      	beq.n	80031ac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030b2:	f200 847c 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030bc:	f000 8403 	beq.w	80038c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030c6:	f200 8472 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030d0:	f000 83af 	beq.w	8003832 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030da:	f200 8468 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030e4:	f000 8379 	beq.w	80037da <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ee:	f200 845e 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b80      	cmp	r3, #128	@ 0x80
 80030f6:	f000 8344 	beq.w	8003782 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b80      	cmp	r3, #128	@ 0x80
 80030fe:	f200 8456 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b20      	cmp	r3, #32
 8003106:	d84b      	bhi.n	80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 844f 	beq.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	3b01      	subs	r3, #1
 8003114:	2b1f      	cmp	r3, #31
 8003116:	f200 844a 	bhi.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800311a:	a201      	add	r2, pc, #4	@ (adr r2, 8003120 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800311c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003120:	08003309 	.word	0x08003309
 8003124:	08003377 	.word	0x08003377
 8003128:	080039af 	.word	0x080039af
 800312c:	0800340b 	.word	0x0800340b
 8003130:	080039af 	.word	0x080039af
 8003134:	080039af 	.word	0x080039af
 8003138:	080039af 	.word	0x080039af
 800313c:	08003491 	.word	0x08003491
 8003140:	080039af 	.word	0x080039af
 8003144:	080039af 	.word	0x080039af
 8003148:	080039af 	.word	0x080039af
 800314c:	080039af 	.word	0x080039af
 8003150:	080039af 	.word	0x080039af
 8003154:	080039af 	.word	0x080039af
 8003158:	080039af 	.word	0x080039af
 800315c:	08003509 	.word	0x08003509
 8003160:	080039af 	.word	0x080039af
 8003164:	080039af 	.word	0x080039af
 8003168:	080039af 	.word	0x080039af
 800316c:	080039af 	.word	0x080039af
 8003170:	080039af 	.word	0x080039af
 8003174:	080039af 	.word	0x080039af
 8003178:	080039af 	.word	0x080039af
 800317c:	080039af 	.word	0x080039af
 8003180:	080039af 	.word	0x080039af
 8003184:	080039af 	.word	0x080039af
 8003188:	080039af 	.word	0x080039af
 800318c:	080039af 	.word	0x080039af
 8003190:	080039af 	.word	0x080039af
 8003194:	080039af 	.word	0x080039af
 8003198:	080039af 	.word	0x080039af
 800319c:	0800358b 	.word	0x0800358b
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b40      	cmp	r3, #64	@ 0x40
 80031a4:	f000 82c1 	beq.w	800372a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80031a8:	f000 bc01 	b.w	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80031ac:	69b9      	ldr	r1, [r7, #24]
 80031ae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80031b2:	f000 fdd9 	bl	8003d68 <RCCEx_GetSAIxPeriphCLKFreq>
 80031b6:	61f8      	str	r0, [r7, #28]
      break;
 80031b8:	e3fa      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80031ba:	69b9      	ldr	r1, [r7, #24]
 80031bc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80031c0:	f000 fdd2 	bl	8003d68 <RCCEx_GetSAIxPeriphCLKFreq>
 80031c4:	61f8      	str	r0, [r7, #28]
      break;
 80031c6:	e3f3      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80031c8:	40021000 	.word	0x40021000
 80031cc:	0003d090 	.word	0x0003d090
 80031d0:	08006614 	.word	0x08006614
 80031d4:	00f42400 	.word	0x00f42400
 80031d8:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80031dc:	4ba9      	ldr	r3, [pc, #676]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80031e6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80031ee:	d00c      	beq.n	800320a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80031f6:	d87f      	bhi.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031fe:	d04e      	beq.n	800329e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003206:	d01d      	beq.n	8003244 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003208:	e076      	b.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800320a:	4b9e      	ldr	r3, [pc, #632]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b02      	cmp	r3, #2
 8003214:	d172      	bne.n	80032fc <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003216:	4b9b      	ldr	r3, [pc, #620]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003222:	4b98      	ldr	r3, [pc, #608]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	f003 030f 	and.w	r3, r3, #15
 800322c:	e005      	b.n	800323a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800322e:	4b95      	ldr	r3, [pc, #596]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003230:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003234:	0a1b      	lsrs	r3, r3, #8
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	4a93      	ldr	r2, [pc, #588]	@ (8003488 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800323c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003240:	61fb      	str	r3, [r7, #28]
          break;
 8003242:	e05b      	b.n	80032fc <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003244:	4b8f      	ldr	r3, [pc, #572]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800324c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003250:	d156      	bne.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003252:	4b8c      	ldr	r3, [pc, #560]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800325a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800325e:	d14f      	bne.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003260:	4b88      	ldr	r3, [pc, #544]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800326a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	fb03 f202 	mul.w	r2, r3, r2
 8003274:	4b83      	ldr	r3, [pc, #524]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	091b      	lsrs	r3, r3, #4
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	3301      	adds	r3, #1
 8003280:	fbb2 f3f3 	udiv	r3, r2, r3
 8003284:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003286:	4b7f      	ldr	r3, [pc, #508]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	0d5b      	lsrs	r3, r3, #21
 800328c:	f003 0303 	and.w	r3, r3, #3
 8003290:	3301      	adds	r3, #1
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	61fb      	str	r3, [r7, #28]
          break;
 800329c:	e030      	b.n	8003300 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800329e:	4b79      	ldr	r3, [pc, #484]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032aa:	d12b      	bne.n	8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80032ac:	4b75      	ldr	r3, [pc, #468]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032b8:	d124      	bne.n	8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80032ba:	4b72      	ldr	r3, [pc, #456]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	0a1b      	lsrs	r3, r3, #8
 80032c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032c4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	fb03 f202 	mul.w	r2, r3, r2
 80032ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	3301      	adds	r3, #1
 80032da:	fbb2 f3f3 	udiv	r3, r2, r3
 80032de:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80032e0:	4b68      	ldr	r3, [pc, #416]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	0d5b      	lsrs	r3, r3, #21
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	3301      	adds	r3, #1
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f4:	61fb      	str	r3, [r7, #28]
          break;
 80032f6:	e005      	b.n	8003304 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80032f8:	bf00      	nop
 80032fa:	e359      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80032fc:	bf00      	nop
 80032fe:	e357      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003300:	bf00      	nop
 8003302:	e355      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003304:	bf00      	nop
        break;
 8003306:	e353      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003308:	4b5e      	ldr	r3, [pc, #376]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800330a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	2b03      	cmp	r3, #3
 8003318:	d827      	bhi.n	800336a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800331a:	a201      	add	r2, pc, #4	@ (adr r2, 8003320 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800331c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003320:	08003331 	.word	0x08003331
 8003324:	08003339 	.word	0x08003339
 8003328:	08003341 	.word	0x08003341
 800332c:	08003355 	.word	0x08003355
          frequency = HAL_RCC_GetPCLK2Freq();
 8003330:	f7ff fa48 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 8003334:	61f8      	str	r0, [r7, #28]
          break;
 8003336:	e01d      	b.n	8003374 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003338:	f7ff f996 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 800333c:	61f8      	str	r0, [r7, #28]
          break;
 800333e:	e019      	b.n	8003374 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003340:	4b50      	ldr	r3, [pc, #320]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003348:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800334c:	d10f      	bne.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800334e:	4b4f      	ldr	r3, [pc, #316]	@ (800348c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003350:	61fb      	str	r3, [r7, #28]
          break;
 8003352:	e00c      	b.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003354:	4b4b      	ldr	r3, [pc, #300]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b02      	cmp	r3, #2
 8003360:	d107      	bne.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003366:	61fb      	str	r3, [r7, #28]
          break;
 8003368:	e003      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800336a:	bf00      	nop
 800336c:	e320      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800336e:	bf00      	nop
 8003370:	e31e      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003372:	bf00      	nop
        break;
 8003374:	e31c      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003376:	4b43      	ldr	r3, [pc, #268]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337c:	f003 030c 	and.w	r3, r3, #12
 8003380:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	2b0c      	cmp	r3, #12
 8003386:	d83a      	bhi.n	80033fe <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8003388:	a201      	add	r2, pc, #4	@ (adr r2, 8003390 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800338a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338e:	bf00      	nop
 8003390:	080033c5 	.word	0x080033c5
 8003394:	080033ff 	.word	0x080033ff
 8003398:	080033ff 	.word	0x080033ff
 800339c:	080033ff 	.word	0x080033ff
 80033a0:	080033cd 	.word	0x080033cd
 80033a4:	080033ff 	.word	0x080033ff
 80033a8:	080033ff 	.word	0x080033ff
 80033ac:	080033ff 	.word	0x080033ff
 80033b0:	080033d5 	.word	0x080033d5
 80033b4:	080033ff 	.word	0x080033ff
 80033b8:	080033ff 	.word	0x080033ff
 80033bc:	080033ff 	.word	0x080033ff
 80033c0:	080033e9 	.word	0x080033e9
          frequency = HAL_RCC_GetPCLK1Freq();
 80033c4:	f7ff f9e8 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 80033c8:	61f8      	str	r0, [r7, #28]
          break;
 80033ca:	e01d      	b.n	8003408 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80033cc:	f7ff f94c 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 80033d0:	61f8      	str	r0, [r7, #28]
          break;
 80033d2:	e019      	b.n	8003408 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80033d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033e0:	d10f      	bne.n	8003402 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80033e2:	4b2a      	ldr	r3, [pc, #168]	@ (800348c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80033e4:	61fb      	str	r3, [r7, #28]
          break;
 80033e6:	e00c      	b.n	8003402 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80033e8:	4b26      	ldr	r3, [pc, #152]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d107      	bne.n	8003406 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80033f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033fa:	61fb      	str	r3, [r7, #28]
          break;
 80033fc:	e003      	b.n	8003406 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80033fe:	bf00      	nop
 8003400:	e2d6      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003402:	bf00      	nop
 8003404:	e2d4      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003406:	bf00      	nop
        break;
 8003408:	e2d2      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800340a:	4b1e      	ldr	r3, [pc, #120]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800340c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003410:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003414:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	2b30      	cmp	r3, #48	@ 0x30
 800341a:	d021      	beq.n	8003460 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	2b30      	cmp	r3, #48	@ 0x30
 8003420:	d829      	bhi.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b20      	cmp	r3, #32
 8003426:	d011      	beq.n	800344c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	2b20      	cmp	r3, #32
 800342c:	d823      	bhi.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	2b10      	cmp	r3, #16
 8003438:	d004      	beq.n	8003444 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800343a:	e01c      	b.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800343c:	f7ff f9ac 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8003440:	61f8      	str	r0, [r7, #28]
          break;
 8003442:	e01d      	b.n	8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003444:	f7ff f910 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003448:	61f8      	str	r0, [r7, #28]
          break;
 800344a:	e019      	b.n	8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800344c:	4b0d      	ldr	r3, [pc, #52]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003458:	d10f      	bne.n	800347a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800345a:	4b0c      	ldr	r3, [pc, #48]	@ (800348c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800345c:	61fb      	str	r3, [r7, #28]
          break;
 800345e:	e00c      	b.n	800347a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003460:	4b08      	ldr	r3, [pc, #32]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b02      	cmp	r3, #2
 800346c:	d107      	bne.n	800347e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800346e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003472:	61fb      	str	r3, [r7, #28]
          break;
 8003474:	e003      	b.n	800347e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8003476:	bf00      	nop
 8003478:	e29a      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800347a:	bf00      	nop
 800347c:	e298      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800347e:	bf00      	nop
        break;
 8003480:	e296      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003482:	bf00      	nop
 8003484:	40021000 	.word	0x40021000
 8003488:	08006614 	.word	0x08006614
 800348c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003490:	4b9b      	ldr	r3, [pc, #620]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003496:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800349a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	2bc0      	cmp	r3, #192	@ 0xc0
 80034a0:	d021      	beq.n	80034e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	2bc0      	cmp	r3, #192	@ 0xc0
 80034a6:	d829      	bhi.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b80      	cmp	r3, #128	@ 0x80
 80034ac:	d011      	beq.n	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	2b80      	cmp	r3, #128	@ 0x80
 80034b2:	d823      	bhi.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	2b40      	cmp	r3, #64	@ 0x40
 80034be:	d004      	beq.n	80034ca <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80034c0:	e01c      	b.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80034c2:	f7ff f969 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 80034c6:	61f8      	str	r0, [r7, #28]
          break;
 80034c8:	e01d      	b.n	8003506 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80034ca:	f7ff f8cd 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 80034ce:	61f8      	str	r0, [r7, #28]
          break;
 80034d0:	e019      	b.n	8003506 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034d2:	4b8b      	ldr	r3, [pc, #556]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034de:	d10f      	bne.n	8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80034e0:	4b88      	ldr	r3, [pc, #544]	@ (8003704 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80034e2:	61fb      	str	r3, [r7, #28]
          break;
 80034e4:	e00c      	b.n	8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80034e6:	4b86      	ldr	r3, [pc, #536]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80034e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d107      	bne.n	8003504 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80034f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034f8:	61fb      	str	r3, [r7, #28]
          break;
 80034fa:	e003      	b.n	8003504 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80034fc:	bf00      	nop
 80034fe:	e257      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003500:	bf00      	nop
 8003502:	e255      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003504:	bf00      	nop
        break;
 8003506:	e253      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003508:	4b7d      	ldr	r3, [pc, #500]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003512:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800351a:	d025      	beq.n	8003568 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003522:	d82c      	bhi.n	800357e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800352a:	d013      	beq.n	8003554 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003532:	d824      	bhi.n	800357e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d004      	beq.n	8003544 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003540:	d004      	beq.n	800354c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003542:	e01c      	b.n	800357e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003544:	f7ff f928 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8003548:	61f8      	str	r0, [r7, #28]
          break;
 800354a:	e01d      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800354c:	f7ff f88c 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003550:	61f8      	str	r0, [r7, #28]
          break;
 8003552:	e019      	b.n	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003554:	4b6a      	ldr	r3, [pc, #424]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003560:	d10f      	bne.n	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003562:	4b68      	ldr	r3, [pc, #416]	@ (8003704 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003564:	61fb      	str	r3, [r7, #28]
          break;
 8003566:	e00c      	b.n	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003568:	4b65      	ldr	r3, [pc, #404]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800356a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b02      	cmp	r3, #2
 8003574:	d107      	bne.n	8003586 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003576:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800357a:	61fb      	str	r3, [r7, #28]
          break;
 800357c:	e003      	b.n	8003586 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800357e:	bf00      	nop
 8003580:	e216      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003582:	bf00      	nop
 8003584:	e214      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003586:	bf00      	nop
        break;
 8003588:	e212      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800358a:	4b5d      	ldr	r3, [pc, #372]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800358c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003590:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003594:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800359c:	d025      	beq.n	80035ea <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035a4:	d82c      	bhi.n	8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ac:	d013      	beq.n	80035d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035b4:	d824      	bhi.n	8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d004      	beq.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c2:	d004      	beq.n	80035ce <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80035c4:	e01c      	b.n	8003600 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80035c6:	f7ff f8e7 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 80035ca:	61f8      	str	r0, [r7, #28]
          break;
 80035cc:	e01d      	b.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80035ce:	f7ff f84b 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 80035d2:	61f8      	str	r0, [r7, #28]
          break;
 80035d4:	e019      	b.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80035d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e2:	d10f      	bne.n	8003604 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80035e4:	4b47      	ldr	r3, [pc, #284]	@ (8003704 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80035e6:	61fb      	str	r3, [r7, #28]
          break;
 80035e8:	e00c      	b.n	8003604 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80035ea:	4b45      	ldr	r3, [pc, #276]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80035ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d107      	bne.n	8003608 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80035f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035fc:	61fb      	str	r3, [r7, #28]
          break;
 80035fe:	e003      	b.n	8003608 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003600:	bf00      	nop
 8003602:	e1d5      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003604:	bf00      	nop
 8003606:	e1d3      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003608:	bf00      	nop
        break;
 800360a:	e1d1      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800360c:	4b3c      	ldr	r3, [pc, #240]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800360e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003612:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003616:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800361e:	d00c      	beq.n	800363a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003626:	d864      	bhi.n	80036f2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800362e:	d008      	beq.n	8003642 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003636:	d030      	beq.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003638:	e05b      	b.n	80036f2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800363a:	f7ff f815 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 800363e:	61f8      	str	r0, [r7, #28]
          break;
 8003640:	e05c      	b.n	80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003642:	4b2f      	ldr	r3, [pc, #188]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800364a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800364e:	d152      	bne.n	80036f6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003650:	4b2b      	ldr	r3, [pc, #172]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d04c      	beq.n	80036f6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800365c:	4b28      	ldr	r3, [pc, #160]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	0a1b      	lsrs	r3, r3, #8
 8003662:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003666:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	fb03 f202 	mul.w	r2, r3, r2
 8003670:	4b23      	ldr	r3, [pc, #140]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	091b      	lsrs	r3, r3, #4
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	3301      	adds	r3, #1
 800367c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003680:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003682:	4b1f      	ldr	r3, [pc, #124]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	0e5b      	lsrs	r3, r3, #25
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	3301      	adds	r3, #1
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	fbb2 f3f3 	udiv	r3, r2, r3
 8003696:	61fb      	str	r3, [r7, #28]
          break;
 8003698:	e02d      	b.n	80036f6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800369a:	4b19      	ldr	r3, [pc, #100]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036a6:	d128      	bne.n	80036fa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80036a8:	4b15      	ldr	r3, [pc, #84]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d022      	beq.n	80036fa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80036b4:	4b12      	ldr	r3, [pc, #72]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	0a1b      	lsrs	r3, r3, #8
 80036ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036be:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	fb03 f202 	mul.w	r2, r3, r2
 80036c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	3301      	adds	r3, #1
 80036d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80036da:	4b09      	ldr	r3, [pc, #36]	@ (8003700 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	0e5b      	lsrs	r3, r3, #25
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	3301      	adds	r3, #1
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ee:	61fb      	str	r3, [r7, #28]
          break;
 80036f0:	e003      	b.n	80036fa <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80036f2:	bf00      	nop
 80036f4:	e15c      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80036f6:	bf00      	nop
 80036f8:	e15a      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80036fa:	bf00      	nop
        break;
 80036fc:	e158      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80036fe:	bf00      	nop
 8003700:	40021000 	.word	0x40021000
 8003704:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003708:	4b9d      	ldr	r3, [pc, #628]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800370a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003712:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d103      	bne.n	8003722 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800371a:	f7ff f853 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 800371e:	61f8      	str	r0, [r7, #28]
        break;
 8003720:	e146      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003722:	f7fe ffa1 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003726:	61f8      	str	r0, [r7, #28]
        break;
 8003728:	e142      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800372a:	4b95      	ldr	r3, [pc, #596]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800372c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003730:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003734:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800373c:	d013      	beq.n	8003766 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003744:	d819      	bhi.n	800377a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d004      	beq.n	8003756 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003752:	d004      	beq.n	800375e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003754:	e011      	b.n	800377a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003756:	f7ff f81f 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 800375a:	61f8      	str	r0, [r7, #28]
          break;
 800375c:	e010      	b.n	8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800375e:	f7fe ff83 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003762:	61f8      	str	r0, [r7, #28]
          break;
 8003764:	e00c      	b.n	8003780 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003766:	4b86      	ldr	r3, [pc, #536]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800376e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003772:	d104      	bne.n	800377e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003774:	4b83      	ldr	r3, [pc, #524]	@ (8003984 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003776:	61fb      	str	r3, [r7, #28]
          break;
 8003778:	e001      	b.n	800377e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800377a:	bf00      	nop
 800377c:	e118      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800377e:	bf00      	nop
        break;
 8003780:	e116      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003782:	4b7f      	ldr	r3, [pc, #508]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003788:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800378c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003794:	d013      	beq.n	80037be <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800379c:	d819      	bhi.n	80037d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d004      	beq.n	80037ae <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037aa:	d004      	beq.n	80037b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80037ac:	e011      	b.n	80037d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80037ae:	f7fe fff3 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 80037b2:	61f8      	str	r0, [r7, #28]
          break;
 80037b4:	e010      	b.n	80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80037b6:	f7fe ff57 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 80037ba:	61f8      	str	r0, [r7, #28]
          break;
 80037bc:	e00c      	b.n	80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037be:	4b70      	ldr	r3, [pc, #448]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ca:	d104      	bne.n	80037d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80037cc:	4b6d      	ldr	r3, [pc, #436]	@ (8003984 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80037ce:	61fb      	str	r3, [r7, #28]
          break;
 80037d0:	e001      	b.n	80037d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80037d2:	bf00      	nop
 80037d4:	e0ec      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80037d6:	bf00      	nop
        break;
 80037d8:	e0ea      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80037da:	4b69      	ldr	r3, [pc, #420]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037e4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80037ec:	d013      	beq.n	8003816 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80037f4:	d819      	bhi.n	800382a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003802:	d004      	beq.n	800380e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003804:	e011      	b.n	800382a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003806:	f7fe ffc7 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 800380a:	61f8      	str	r0, [r7, #28]
          break;
 800380c:	e010      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 800380e:	f7fe ff2b 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 8003812:	61f8      	str	r0, [r7, #28]
          break;
 8003814:	e00c      	b.n	8003830 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003816:	4b5a      	ldr	r3, [pc, #360]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003822:	d104      	bne.n	800382e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003824:	4b57      	ldr	r3, [pc, #348]	@ (8003984 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003826:	61fb      	str	r3, [r7, #28]
          break;
 8003828:	e001      	b.n	800382e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800382a:	bf00      	nop
 800382c:	e0c0      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800382e:	bf00      	nop
        break;
 8003830:	e0be      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003832:	4b53      	ldr	r3, [pc, #332]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003838:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800383c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003844:	d02c      	beq.n	80038a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800384c:	d833      	bhi.n	80038b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003854:	d01a      	beq.n	800388c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800385c:	d82b      	bhi.n	80038b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d004      	beq.n	800386e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800386a:	d004      	beq.n	8003876 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 800386c:	e023      	b.n	80038b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800386e:	f7fe ff93 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8003872:	61f8      	str	r0, [r7, #28]
          break;
 8003874:	e026      	b.n	80038c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003876:	4b42      	ldr	r3, [pc, #264]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003878:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b02      	cmp	r3, #2
 8003882:	d11a      	bne.n	80038ba <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003884:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003888:	61fb      	str	r3, [r7, #28]
          break;
 800388a:	e016      	b.n	80038ba <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800388c:	4b3c      	ldr	r3, [pc, #240]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003898:	d111      	bne.n	80038be <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800389a:	4b3a      	ldr	r3, [pc, #232]	@ (8003984 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800389c:	61fb      	str	r3, [r7, #28]
          break;
 800389e:	e00e      	b.n	80038be <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038a0:	4b37      	ldr	r3, [pc, #220]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d109      	bne.n	80038c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 80038ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038b2:	61fb      	str	r3, [r7, #28]
          break;
 80038b4:	e005      	b.n	80038c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80038b6:	bf00      	nop
 80038b8:	e07a      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038ba:	bf00      	nop
 80038bc:	e078      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038be:	bf00      	nop
 80038c0:	e076      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038c2:	bf00      	nop
        break;
 80038c4:	e074      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80038c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80038c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038cc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80038d0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80038d8:	d02c      	beq.n	8003934 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80038e0:	d833      	bhi.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038e8:	d01a      	beq.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038f0:	d82b      	bhi.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d004      	beq.n	8003902 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038fe:	d004      	beq.n	800390a <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003900:	e023      	b.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003902:	f7fe ff49 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8003906:	61f8      	str	r0, [r7, #28]
          break;
 8003908:	e026      	b.n	8003958 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800390a:	4b1d      	ldr	r3, [pc, #116]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800390c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b02      	cmp	r3, #2
 8003916:	d11a      	bne.n	800394e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003918:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800391c:	61fb      	str	r3, [r7, #28]
          break;
 800391e:	e016      	b.n	800394e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003920:	4b17      	ldr	r3, [pc, #92]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003928:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800392c:	d111      	bne.n	8003952 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800392e:	4b15      	ldr	r3, [pc, #84]	@ (8003984 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003930:	61fb      	str	r3, [r7, #28]
          break;
 8003932:	e00e      	b.n	8003952 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003934:	4b12      	ldr	r3, [pc, #72]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b02      	cmp	r3, #2
 8003940:	d109      	bne.n	8003956 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003946:	61fb      	str	r3, [r7, #28]
          break;
 8003948:	e005      	b.n	8003956 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800394a:	bf00      	nop
 800394c:	e030      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800394e:	bf00      	nop
 8003950:	e02e      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003952:	bf00      	nop
 8003954:	e02c      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003956:	bf00      	nop
        break;
 8003958:	e02a      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800395a:	4b09      	ldr	r3, [pc, #36]	@ (8003980 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800395c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003960:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003964:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d004      	beq.n	8003976 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003972:	d009      	beq.n	8003988 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003974:	e012      	b.n	800399c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003976:	f7fe ff0f 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 800397a:	61f8      	str	r0, [r7, #28]
          break;
 800397c:	e00e      	b.n	800399c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000
 8003984:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003988:	4b0c      	ldr	r3, [pc, #48]	@ (80039bc <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003990:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003994:	d101      	bne.n	800399a <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003996:	4b0a      	ldr	r3, [pc, #40]	@ (80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003998:	61fb      	str	r3, [r7, #28]
          break;
 800399a:	bf00      	nop
        break;
 800399c:	e008      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800399e:	bf00      	nop
 80039a0:	e006      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80039a2:	bf00      	nop
 80039a4:	e004      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80039a6:	bf00      	nop
 80039a8:	e002      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80039aa:	bf00      	nop
 80039ac:	e000      	b.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80039ae:	bf00      	nop
    }
  }

  return(frequency);
 80039b0:	69fb      	ldr	r3, [r7, #28]
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3720      	adds	r7, #32
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
 80039c0:	00f42400 	.word	0x00f42400

080039c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039d2:	4b75      	ldr	r3, [pc, #468]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d018      	beq.n	8003a10 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039de:	4b72      	ldr	r3, [pc, #456]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f003 0203 	and.w	r2, r3, #3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d10d      	bne.n	8003a0a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
       ||
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d009      	beq.n	8003a0a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039f6:	4b6c      	ldr	r3, [pc, #432]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	091b      	lsrs	r3, r3, #4
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
       ||
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d047      	beq.n	8003a9a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	73fb      	strb	r3, [r7, #15]
 8003a0e:	e044      	b.n	8003a9a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d018      	beq.n	8003a4a <RCCEx_PLLSAI1_Config+0x86>
 8003a18:	2b03      	cmp	r3, #3
 8003a1a:	d825      	bhi.n	8003a68 <RCCEx_PLLSAI1_Config+0xa4>
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d002      	beq.n	8003a26 <RCCEx_PLLSAI1_Config+0x62>
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d009      	beq.n	8003a38 <RCCEx_PLLSAI1_Config+0x74>
 8003a24:	e020      	b.n	8003a68 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a26:	4b60      	ldr	r3, [pc, #384]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d11d      	bne.n	8003a6e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a36:	e01a      	b.n	8003a6e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a38:	4b5b      	ldr	r3, [pc, #364]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d116      	bne.n	8003a72 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a48:	e013      	b.n	8003a72 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a4a:	4b57      	ldr	r3, [pc, #348]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10f      	bne.n	8003a76 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a56:	4b54      	ldr	r3, [pc, #336]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d109      	bne.n	8003a76 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a66:	e006      	b.n	8003a76 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a6c:	e004      	b.n	8003a78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a6e:	bf00      	nop
 8003a70:	e002      	b.n	8003a78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a72:	bf00      	nop
 8003a74:	e000      	b.n	8003a78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a76:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10d      	bne.n	8003a9a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6819      	ldr	r1, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	430b      	orrs	r3, r1
 8003a94:	4944      	ldr	r1, [pc, #272]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a9a:	7bfb      	ldrb	r3, [r7, #15]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d17d      	bne.n	8003b9c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003aa0:	4b41      	ldr	r3, [pc, #260]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a40      	ldr	r2, [pc, #256]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aac:	f7fd fb52 	bl	8001154 <HAL_GetTick>
 8003ab0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ab2:	e009      	b.n	8003ac8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ab4:	f7fd fb4e 	bl	8001154 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d902      	bls.n	8003ac8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	73fb      	strb	r3, [r7, #15]
        break;
 8003ac6:	e005      	b.n	8003ad4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ac8:	4b37      	ldr	r3, [pc, #220]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1ef      	bne.n	8003ab4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d160      	bne.n	8003b9c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d111      	bne.n	8003b04 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ae0:	4b31      	ldr	r3, [pc, #196]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6892      	ldr	r2, [r2, #8]
 8003af0:	0211      	lsls	r1, r2, #8
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	68d2      	ldr	r2, [r2, #12]
 8003af6:	0912      	lsrs	r2, r2, #4
 8003af8:	0452      	lsls	r2, r2, #17
 8003afa:	430a      	orrs	r2, r1
 8003afc:	492a      	ldr	r1, [pc, #168]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	610b      	str	r3, [r1, #16]
 8003b02:	e027      	b.n	8003b54 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d112      	bne.n	8003b30 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b0a:	4b27      	ldr	r3, [pc, #156]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003b12:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6892      	ldr	r2, [r2, #8]
 8003b1a:	0211      	lsls	r1, r2, #8
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6912      	ldr	r2, [r2, #16]
 8003b20:	0852      	lsrs	r2, r2, #1
 8003b22:	3a01      	subs	r2, #1
 8003b24:	0552      	lsls	r2, r2, #21
 8003b26:	430a      	orrs	r2, r1
 8003b28:	491f      	ldr	r1, [pc, #124]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	610b      	str	r3, [r1, #16]
 8003b2e:	e011      	b.n	8003b54 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b38:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6892      	ldr	r2, [r2, #8]
 8003b40:	0211      	lsls	r1, r2, #8
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6952      	ldr	r2, [r2, #20]
 8003b46:	0852      	lsrs	r2, r2, #1
 8003b48:	3a01      	subs	r2, #1
 8003b4a:	0652      	lsls	r2, r2, #25
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	4916      	ldr	r1, [pc, #88]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b54:	4b14      	ldr	r3, [pc, #80]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a13      	ldr	r2, [pc, #76]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b60:	f7fd faf8 	bl	8001154 <HAL_GetTick>
 8003b64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b66:	e009      	b.n	8003b7c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b68:	f7fd faf4 	bl	8001154 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d902      	bls.n	8003b7c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	73fb      	strb	r3, [r7, #15]
          break;
 8003b7a:	e005      	b.n	8003b88 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0ef      	beq.n	8003b68 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b88:	7bfb      	ldrb	r3, [r7, #15]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d106      	bne.n	8003b9c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b8e:	4b06      	ldr	r3, [pc, #24]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	699b      	ldr	r3, [r3, #24]
 8003b96:	4904      	ldr	r1, [pc, #16]	@ (8003ba8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	40021000 	.word	0x40021000

08003bac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bba:	4b6a      	ldr	r3, [pc, #424]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d018      	beq.n	8003bf8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003bc6:	4b67      	ldr	r3, [pc, #412]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	f003 0203 	and.w	r2, r3, #3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d10d      	bne.n	8003bf2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
       ||
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d009      	beq.n	8003bf2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003bde:	4b61      	ldr	r3, [pc, #388]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
       ||
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d047      	beq.n	8003c82 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
 8003bf6:	e044      	b.n	8003c82 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b03      	cmp	r3, #3
 8003bfe:	d018      	beq.n	8003c32 <RCCEx_PLLSAI2_Config+0x86>
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d825      	bhi.n	8003c50 <RCCEx_PLLSAI2_Config+0xa4>
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d002      	beq.n	8003c0e <RCCEx_PLLSAI2_Config+0x62>
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d009      	beq.n	8003c20 <RCCEx_PLLSAI2_Config+0x74>
 8003c0c:	e020      	b.n	8003c50 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c0e:	4b55      	ldr	r3, [pc, #340]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d11d      	bne.n	8003c56 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c1e:	e01a      	b.n	8003c56 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c20:	4b50      	ldr	r3, [pc, #320]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d116      	bne.n	8003c5a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c30:	e013      	b.n	8003c5a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c32:	4b4c      	ldr	r3, [pc, #304]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10f      	bne.n	8003c5e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c3e:	4b49      	ldr	r3, [pc, #292]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d109      	bne.n	8003c5e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c4e:	e006      	b.n	8003c5e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
      break;
 8003c54:	e004      	b.n	8003c60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c56:	bf00      	nop
 8003c58:	e002      	b.n	8003c60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c5a:	bf00      	nop
 8003c5c:	e000      	b.n	8003c60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10d      	bne.n	8003c82 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c66:	4b3f      	ldr	r3, [pc, #252]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6819      	ldr	r1, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	3b01      	subs	r3, #1
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	4939      	ldr	r1, [pc, #228]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d167      	bne.n	8003d58 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c88:	4b36      	ldr	r3, [pc, #216]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a35      	ldr	r2, [pc, #212]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c94:	f7fd fa5e 	bl	8001154 <HAL_GetTick>
 8003c98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c9a:	e009      	b.n	8003cb0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c9c:	f7fd fa5a 	bl	8001154 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d902      	bls.n	8003cb0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	73fb      	strb	r3, [r7, #15]
        break;
 8003cae:	e005      	b.n	8003cbc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1ef      	bne.n	8003c9c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d14a      	bne.n	8003d58 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d111      	bne.n	8003cec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cc8:	4b26      	ldr	r3, [pc, #152]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003cd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6892      	ldr	r2, [r2, #8]
 8003cd8:	0211      	lsls	r1, r2, #8
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	68d2      	ldr	r2, [r2, #12]
 8003cde:	0912      	lsrs	r2, r2, #4
 8003ce0:	0452      	lsls	r2, r2, #17
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	491f      	ldr	r1, [pc, #124]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	614b      	str	r3, [r1, #20]
 8003cea:	e011      	b.n	8003d10 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cec:	4b1d      	ldr	r3, [pc, #116]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003cf4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6892      	ldr	r2, [r2, #8]
 8003cfc:	0211      	lsls	r1, r2, #8
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6912      	ldr	r2, [r2, #16]
 8003d02:	0852      	lsrs	r2, r2, #1
 8003d04:	3a01      	subs	r2, #1
 8003d06:	0652      	lsls	r2, r2, #25
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	4916      	ldr	r1, [pc, #88]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d10:	4b14      	ldr	r3, [pc, #80]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a13      	ldr	r2, [pc, #76]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d1c:	f7fd fa1a 	bl	8001154 <HAL_GetTick>
 8003d20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d22:	e009      	b.n	8003d38 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d24:	f7fd fa16 	bl	8001154 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d902      	bls.n	8003d38 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	73fb      	strb	r3, [r7, #15]
          break;
 8003d36:	e005      	b.n	8003d44 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d38:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0ef      	beq.n	8003d24 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d4a:	4b06      	ldr	r3, [pc, #24]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d4c:	695a      	ldr	r2, [r3, #20]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	4904      	ldr	r1, [pc, #16]	@ (8003d64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40021000 	.word	0x40021000

08003d68 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b089      	sub	sp, #36	@ 0x24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003d72:	2300      	movs	r3, #0
 8003d74:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003d76:	2300      	movs	r3, #0
 8003d78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d84:	d10c      	bne.n	8003da0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003d86:	4b6e      	ldr	r3, [pc, #440]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d8c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003d90:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d98:	d112      	bne.n	8003dc0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003d9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003f44 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003d9c:	61fb      	str	r3, [r7, #28]
 8003d9e:	e00f      	b.n	8003dc0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003da6:	d10b      	bne.n	8003dc0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003da8:	4b65      	ldr	r3, [pc, #404]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dae:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8003db2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dba:	d101      	bne.n	8003dc0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003dbc:	4b61      	ldr	r3, [pc, #388]	@ (8003f44 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003dbe:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f040 80b4 	bne.w	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003dd2:	d003      	beq.n	8003ddc <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dda:	d135      	bne.n	8003e48 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003ddc:	4b58      	ldr	r3, [pc, #352]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003de8:	f040 80a1 	bne.w	8003f2e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8003dec:	4b54      	ldr	r3, [pc, #336]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 809a 	beq.w	8003f2e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003dfa:	4b51      	ldr	r3, [pc, #324]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	091b      	lsrs	r3, r3, #4
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	3301      	adds	r3, #1
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e0e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	0a1b      	lsrs	r3, r3, #8
 8003e14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e18:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10a      	bne.n	8003e36 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003e20:	4b47      	ldr	r3, [pc, #284]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d002      	beq.n	8003e32 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8003e2c:	2311      	movs	r3, #17
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	e001      	b.n	8003e36 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8003e32:	2307      	movs	r3, #7
 8003e34:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	fb03 f202 	mul.w	r2, r3, r2
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e44:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003e46:	e072      	b.n	8003f2e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d133      	bne.n	8003eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003e4e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e5a:	d169      	bne.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003e5c:	4b38      	ldr	r3, [pc, #224]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d063      	beq.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003e68:	4b35      	ldr	r3, [pc, #212]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	091b      	lsrs	r3, r3, #4
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	3301      	adds	r3, #1
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e7a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003e7c:	4b30      	ldr	r3, [pc, #192]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	0a1b      	lsrs	r3, r3, #8
 8003e82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e86:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10a      	bne.n	8003ea4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003e8e:	4b2c      	ldr	r3, [pc, #176]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8003e9a:	2311      	movs	r3, #17
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	e001      	b.n	8003ea4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8003ea0:	2307      	movs	r3, #7
 8003ea2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	fb03 f202 	mul.w	r2, r3, r2
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb2:	61fb      	str	r3, [r7, #28]
 8003eb4:	e03c      	b.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ebc:	d003      	beq.n	8003ec6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ec4:	d134      	bne.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8003ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ece:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ed2:	d12d      	bne.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d027      	beq.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003ee0:	4b17      	ldr	r3, [pc, #92]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	091b      	lsrs	r3, r3, #4
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	3301      	adds	r3, #1
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003ef4:	4b12      	ldr	r3, [pc, #72]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	0a1b      	lsrs	r3, r3, #8
 8003efa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003efe:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10a      	bne.n	8003f1c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003f06:	4b0e      	ldr	r3, [pc, #56]	@ (8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8003f12:	2311      	movs	r3, #17
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	e001      	b.n	8003f1c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8003f18:	2307      	movs	r3, #7
 8003f1a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	fb03 f202 	mul.w	r2, r3, r2
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2a:	61fb      	str	r3, [r7, #28]
 8003f2c:	e000      	b.n	8003f30 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003f2e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003f30:	69fb      	ldr	r3, [r7, #28]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3724      	adds	r7, #36	@ 0x24
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40021000 	.word	0x40021000
 8003f44:	001fff68 	.word	0x001fff68

08003f48 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
 8003f54:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d904      	bls.n	8003f66 <HAL_SAI_InitProtocol+0x1e>
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	3b03      	subs	r3, #3
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d812      	bhi.n	8003f8a <HAL_SAI_InitProtocol+0x42>
 8003f64:	e008      	b.n	8003f78 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f98f 	bl	8004290 <SAI_InitI2S>
 8003f72:	4603      	mov	r3, r0
 8003f74:	75fb      	strb	r3, [r7, #23]
      break;
 8003f76:	e00b      	b.n	8003f90 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	68b9      	ldr	r1, [r7, #8]
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 fa38 	bl	80043f4 <SAI_InitPCM>
 8003f84:	4603      	mov	r3, r0
 8003f86:	75fb      	strb	r3, [r7, #23]
      break;
 8003f88:	e002      	b.n	8003f90 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f8e:	bf00      	nop
  }

  if (status == HAL_OK)
 8003f90:	7dfb      	ldrb	r3, [r7, #23]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d104      	bne.n	8003fa0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 f808 	bl	8003fac <HAL_SAI_Init>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3718      	adds	r7, #24
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
	...

08003fac <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e155      	b.n	800426a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d106      	bne.n	8003fd8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7fc fd64 	bl	8000aa0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fa8d 	bl	80044f8 <SAI_Disable>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e140      	b.n	800426a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d00c      	beq.n	8004012 <HAL_SAI_Init+0x66>
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d80d      	bhi.n	8004018 <HAL_SAI_Init+0x6c>
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <HAL_SAI_Init+0x5a>
 8004000:	2b01      	cmp	r3, #1
 8004002:	d003      	beq.n	800400c <HAL_SAI_Init+0x60>
 8004004:	e008      	b.n	8004018 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
      break;
 800400a:	e008      	b.n	800401e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800400c:	2310      	movs	r3, #16
 800400e:	61fb      	str	r3, [r7, #28]
      break;
 8004010:	e005      	b.n	800401e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004012:	2320      	movs	r3, #32
 8004014:	61fb      	str	r3, [r7, #28]
      break;
 8004016:	e002      	b.n	800401e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	61fb      	str	r3, [r7, #28]
      break;
 800401c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	2b03      	cmp	r3, #3
 8004024:	d81d      	bhi.n	8004062 <HAL_SAI_Init+0xb6>
 8004026:	a201      	add	r2, pc, #4	@ (adr r2, 800402c <HAL_SAI_Init+0x80>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	0800403d 	.word	0x0800403d
 8004030:	08004043 	.word	0x08004043
 8004034:	0800404b 	.word	0x0800404b
 8004038:	08004053 	.word	0x08004053
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800403c:	2300      	movs	r3, #0
 800403e:	617b      	str	r3, [r7, #20]
      break;
 8004040:	e012      	b.n	8004068 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004046:	617b      	str	r3, [r7, #20]
      break;
 8004048:	e00e      	b.n	8004068 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800404a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800404e:	617b      	str	r3, [r7, #20]
      break;
 8004050:	e00a      	b.n	8004068 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004052:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004056:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f043 0301 	orr.w	r3, r3, #1
 800405e:	61fb      	str	r3, [r7, #28]
      break;
 8004060:	e002      	b.n	8004068 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
      break;
 8004066:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a81      	ldr	r2, [pc, #516]	@ (8004274 <HAL_SAI_Init+0x2c8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d004      	beq.n	800407c <HAL_SAI_Init+0xd0>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a80      	ldr	r2, [pc, #512]	@ (8004278 <HAL_SAI_Init+0x2cc>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d103      	bne.n	8004084 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800407c:	4a7f      	ldr	r2, [pc, #508]	@ (800427c <HAL_SAI_Init+0x2d0>)
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	e002      	b.n	800408a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004084:	4a7e      	ldr	r2, [pc, #504]	@ (8004280 <HAL_SAI_Init+0x2d4>)
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d041      	beq.n	8004116 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a77      	ldr	r2, [pc, #476]	@ (8004274 <HAL_SAI_Init+0x2c8>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d004      	beq.n	80040a6 <HAL_SAI_Init+0xfa>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a75      	ldr	r2, [pc, #468]	@ (8004278 <HAL_SAI_Init+0x2cc>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d105      	bne.n	80040b2 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80040a6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80040aa:	f7fe ff1d 	bl	8002ee8 <HAL_RCCEx_GetPeriphCLKFreq>
 80040ae:	6138      	str	r0, [r7, #16]
 80040b0:	e004      	b.n	80040bc <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80040b2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80040b6:	f7fe ff17 	bl	8002ee8 <HAL_RCCEx_GetPeriphCLKFreq>
 80040ba:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	4613      	mov	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	4413      	add	r3, r2
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	461a      	mov	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	69db      	ldr	r3, [r3, #28]
 80040cc:	025b      	lsls	r3, r3, #9
 80040ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4a6b      	ldr	r2, [pc, #428]	@ (8004284 <HAL_SAI_Init+0x2d8>)
 80040d8:	fba2 2303 	umull	r2, r3, r2, r3
 80040dc:	08da      	lsrs	r2, r3, #3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80040e2:	68f9      	ldr	r1, [r7, #12]
 80040e4:	4b67      	ldr	r3, [pc, #412]	@ (8004284 <HAL_SAI_Init+0x2d8>)
 80040e6:	fba3 2301 	umull	r2, r3, r3, r1
 80040ea:	08da      	lsrs	r2, r3, #3
 80040ec:	4613      	mov	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4413      	add	r3, r2
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	1aca      	subs	r2, r1, r3
 80040f6:	2a08      	cmp	r2, #8
 80040f8:	d904      	bls.n	8004104 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004108:	2b04      	cmp	r3, #4
 800410a:	d104      	bne.n	8004116 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	085a      	lsrs	r2, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_SAI_Init+0x17a>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d109      	bne.n	800413a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412a:	2b01      	cmp	r3, #1
 800412c:	d101      	bne.n	8004132 <HAL_SAI_Init+0x186>
 800412e:	2300      	movs	r3, #0
 8004130:	e001      	b.n	8004136 <HAL_SAI_Init+0x18a>
 8004132:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004136:	61bb      	str	r3, [r7, #24]
 8004138:	e008      	b.n	800414c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800413e:	2b01      	cmp	r3, #1
 8004140:	d102      	bne.n	8004148 <HAL_SAI_Init+0x19c>
 8004142:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004146:	e000      	b.n	800414a <HAL_SAI_Init+0x19e>
 8004148:	2300      	movs	r3, #0
 800414a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6819      	ldr	r1, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	4b4c      	ldr	r3, [pc, #304]	@ (8004288 <HAL_SAI_Init+0x2dc>)
 8004158:	400b      	ands	r3, r1
 800415a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6819      	ldr	r1, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004170:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004176:	431a      	orrs	r2, r3
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004184:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004190:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	051b      	lsls	r3, r3, #20
 8004198:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	6812      	ldr	r2, [r2, #0]
 80041ac:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80041b0:	f023 030f 	bic.w	r3, r3, #15
 80041b4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6859      	ldr	r1, [r3, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699a      	ldr	r2, [r3, #24]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	431a      	orrs	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ca:	431a      	orrs	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	6899      	ldr	r1, [r3, #8]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	4b2b      	ldr	r3, [pc, #172]	@ (800428c <HAL_SAI_Init+0x2e0>)
 80041e0:	400b      	ands	r3, r1
 80041e2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6899      	ldr	r1, [r3, #8]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80041f4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80041fa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004200:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	3b01      	subs	r3, #1
 8004208:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800420a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68d9      	ldr	r1, [r3, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004222:	400b      	ands	r3, r1
 8004224:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68d9      	ldr	r1, [r3, #12]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004234:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800423c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	3b01      	subs	r3, #1
 8004244:	021b      	lsls	r3, r3, #8
 8004246:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	430a      	orrs	r2, r1
 800424e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3720      	adds	r7, #32
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40015404 	.word	0x40015404
 8004278:	40015424 	.word	0x40015424
 800427c:	40015400 	.word	0x40015400
 8004280:	40015800 	.word	0x40015800
 8004284:	cccccccd 	.word	0xcccccccd
 8004288:	ff05c010 	.word	0xff05c010
 800428c:	fff88000 	.word	0xfff88000

08004290 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004290:	b480      	push	{r7}
 8004292:	b087      	sub	sp, #28
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
 800429c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <SAI_InitI2S+0x2e>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d103      	bne.n	80042c6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80042c4:	e002      	b.n	80042cc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2201      	movs	r2, #1
 80042ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80042d2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80042da:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e077      	b.n	80043e6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d107      	bne.n	800430c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004308:	651a      	str	r2, [r3, #80]	@ 0x50
 800430a:	e006      	b.n	800431a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004312:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b03      	cmp	r3, #3
 800431e:	d84f      	bhi.n	80043c0 <SAI_InitI2S+0x130>
 8004320:	a201      	add	r2, pc, #4	@ (adr r2, 8004328 <SAI_InitI2S+0x98>)
 8004322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004326:	bf00      	nop
 8004328:	08004339 	.word	0x08004339
 800432c:	0800435b 	.word	0x0800435b
 8004330:	0800437d 	.word	0x0800437d
 8004334:	0800439f 	.word	0x0800439f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2280      	movs	r2, #128	@ 0x80
 800433c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	085b      	lsrs	r3, r3, #1
 8004342:	015a      	lsls	r2, r3, #5
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	011a      	lsls	r2, r3, #4
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2240      	movs	r2, #64	@ 0x40
 8004356:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8004358:	e035      	b.n	80043c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2280      	movs	r2, #128	@ 0x80
 800435e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	085b      	lsrs	r3, r3, #1
 8004364:	019a      	lsls	r2, r3, #6
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	085b      	lsrs	r3, r3, #1
 800436e:	015a      	lsls	r2, r3, #5
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2280      	movs	r2, #128	@ 0x80
 8004378:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800437a:	e024      	b.n	80043c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	22c0      	movs	r2, #192	@ 0xc0
 8004380:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	085b      	lsrs	r3, r3, #1
 8004386:	019a      	lsls	r2, r3, #6
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	085b      	lsrs	r3, r3, #1
 8004390:	015a      	lsls	r2, r3, #5
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2280      	movs	r2, #128	@ 0x80
 800439a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800439c:	e013      	b.n	80043c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	22e0      	movs	r2, #224	@ 0xe0
 80043a2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	019a      	lsls	r2, r3, #6
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	085b      	lsrs	r3, r3, #1
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2280      	movs	r2, #128	@ 0x80
 80043bc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80043be:	e002      	b.n	80043c6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	75fb      	strb	r3, [r7, #23]
      break;
 80043c4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d10b      	bne.n	80043e4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d102      	bne.n	80043d8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2210      	movs	r2, #16
 80043d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d102      	bne.n	80043e4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2208      	movs	r2, #8
 80043e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80043e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	371c      	adds	r7, #28
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop

080043f4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <SAI_InitPCM+0x2e>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d103      	bne.n	800442a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2201      	movs	r2, #1
 8004426:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004428:	e002      	b.n	8004430 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800443c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004444:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004458:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b04      	cmp	r3, #4
 800445e:	d103      	bne.n	8004468 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2201      	movs	r2, #1
 8004464:	645a      	str	r2, [r3, #68]	@ 0x44
 8004466:	e002      	b.n	800446e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	220d      	movs	r2, #13
 800446c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b03      	cmp	r3, #3
 8004472:	d837      	bhi.n	80044e4 <SAI_InitPCM+0xf0>
 8004474:	a201      	add	r2, pc, #4	@ (adr r2, 800447c <SAI_InitPCM+0x88>)
 8004476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447a:	bf00      	nop
 800447c:	0800448d 	.word	0x0800448d
 8004480:	080044a3 	.word	0x080044a3
 8004484:	080044b9 	.word	0x080044b9
 8004488:	080044cf 	.word	0x080044cf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2280      	movs	r2, #128	@ 0x80
 8004490:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	011a      	lsls	r2, r3, #4
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2240      	movs	r2, #64	@ 0x40
 800449e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80044a0:	e023      	b.n	80044ea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2280      	movs	r2, #128	@ 0x80
 80044a6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	015a      	lsls	r2, r3, #5
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2280      	movs	r2, #128	@ 0x80
 80044b4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80044b6:	e018      	b.n	80044ea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	22c0      	movs	r2, #192	@ 0xc0
 80044bc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	015a      	lsls	r2, r3, #5
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2280      	movs	r2, #128	@ 0x80
 80044ca:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80044cc:	e00d      	b.n	80044ea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	22e0      	movs	r2, #224	@ 0xe0
 80044d2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	015a      	lsls	r2, r3, #5
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2280      	movs	r2, #128	@ 0x80
 80044e0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80044e2:	e002      	b.n	80044ea <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	75fb      	strb	r3, [r7, #23]
      break;
 80044e8:	bf00      	nop
  }

  return status;
 80044ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	371c      	adds	r7, #28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004500:	4b18      	ldr	r3, [pc, #96]	@ (8004564 <SAI_Disable+0x6c>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a18      	ldr	r2, [pc, #96]	@ (8004568 <SAI_Disable+0x70>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	0b1b      	lsrs	r3, r3, #12
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004510:	2300      	movs	r3, #0
 8004512:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004522:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10a      	bne.n	8004540 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004530:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	72fb      	strb	r3, [r7, #11]
      break;
 800453e:	e009      	b.n	8004554 <SAI_Disable+0x5c>
    }
    count--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	3b01      	subs	r3, #1
 8004544:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e7      	bne.n	8004524 <SAI_Disable+0x2c>

  return status;
 8004554:	7afb      	ldrb	r3, [r7, #11]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	20000000 	.word	0x20000000
 8004568:	95cbec1b 	.word	0x95cbec1b

0800456c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e095      	b.n	80046aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004582:	2b00      	cmp	r3, #0
 8004584:	d108      	bne.n	8004598 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800458e:	d009      	beq.n	80045a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	61da      	str	r2, [r3, #28]
 8004596:	e005      	b.n	80045a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fc fb16 	bl	8000bf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045e4:	d902      	bls.n	80045ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	e002      	b.n	80045f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80045ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80045fa:	d007      	beq.n	800460c <HAL_SPI_Init+0xa0>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004604:	d002      	beq.n	800460c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	431a      	orrs	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800463a:	431a      	orrs	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	69db      	ldr	r3, [r3, #28]
 8004640:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004644:	431a      	orrs	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464e:	ea42 0103 	orr.w	r1, r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004656:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	430a      	orrs	r2, r1
 8004660:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	0c1b      	lsrs	r3, r3, #16
 8004668:	f003 0204 	and.w	r2, r3, #4
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004670:	f003 0310 	and.w	r3, r3, #16
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467a:	f003 0308 	and.w	r3, r3, #8
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004688:	ea42 0103 	orr.w	r1, r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b088      	sub	sp, #32
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	60b9      	str	r1, [r7, #8]
 80046bc:	603b      	str	r3, [r7, #0]
 80046be:	4613      	mov	r3, r2
 80046c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046c2:	f7fc fd47 	bl	8001154 <HAL_GetTick>
 80046c6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80046c8:	88fb      	ldrh	r3, [r7, #6]
 80046ca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d001      	beq.n	80046dc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80046d8:	2302      	movs	r3, #2
 80046da:	e15c      	b.n	8004996 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d002      	beq.n	80046e8 <HAL_SPI_Transmit+0x36>
 80046e2:	88fb      	ldrh	r3, [r7, #6]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d101      	bne.n	80046ec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e154      	b.n	8004996 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_SPI_Transmit+0x48>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e14d      	b.n	8004996 <HAL_SPI_Transmit+0x2e4>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2203      	movs	r2, #3
 8004706:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	88fa      	ldrh	r2, [r7, #6]
 800471a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	88fa      	ldrh	r2, [r7, #6]
 8004720:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800474c:	d10f      	bne.n	800476e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800475c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800476c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004778:	2b40      	cmp	r3, #64	@ 0x40
 800477a:	d007      	beq.n	800478c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800478a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004794:	d952      	bls.n	800483c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_SPI_Transmit+0xf2>
 800479e:	8b7b      	ldrh	r3, [r7, #26]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d145      	bne.n	8004830 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a8:	881a      	ldrh	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b4:	1c9a      	adds	r2, r3, #2
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047be:	b29b      	uxth	r3, r3
 80047c0:	3b01      	subs	r3, #1
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047c8:	e032      	b.n	8004830 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d112      	bne.n	80047fe <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047dc:	881a      	ldrh	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e8:	1c9a      	adds	r2, r3, #2
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047fc:	e018      	b.n	8004830 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047fe:	f7fc fca9 	bl	8001154 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d803      	bhi.n	8004816 <HAL_SPI_Transmit+0x164>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004814:	d102      	bne.n	800481c <HAL_SPI_Transmit+0x16a>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d109      	bne.n	8004830 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e0b2      	b.n	8004996 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004834:	b29b      	uxth	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1c7      	bne.n	80047ca <HAL_SPI_Transmit+0x118>
 800483a:	e083      	b.n	8004944 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <HAL_SPI_Transmit+0x198>
 8004844:	8b7b      	ldrh	r3, [r7, #26]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d177      	bne.n	800493a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b01      	cmp	r3, #1
 8004852:	d912      	bls.n	800487a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004858:	881a      	ldrh	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004864:	1c9a      	adds	r2, r3, #2
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800486e:	b29b      	uxth	r3, r3
 8004870:	3b02      	subs	r3, #2
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004878:	e05f      	b.n	800493a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	330c      	adds	r3, #12
 8004884:	7812      	ldrb	r2, [r2, #0]
 8004886:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800488c:	1c5a      	adds	r2, r3, #1
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004896:	b29b      	uxth	r3, r3
 8004898:	3b01      	subs	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80048a0:	e04b      	b.n	800493a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d12b      	bne.n	8004908 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d912      	bls.n	80048e0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048be:	881a      	ldrh	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ca:	1c9a      	adds	r2, r3, #2
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b02      	subs	r3, #2
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048de:	e02c      	b.n	800493a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	330c      	adds	r3, #12
 80048ea:	7812      	ldrb	r2, [r2, #0]
 80048ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004906:	e018      	b.n	800493a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004908:	f7fc fc24 	bl	8001154 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	429a      	cmp	r2, r3
 8004916:	d803      	bhi.n	8004920 <HAL_SPI_Transmit+0x26e>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800491e:	d102      	bne.n	8004926 <HAL_SPI_Transmit+0x274>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d109      	bne.n	800493a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e02d      	b.n	8004996 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493e:	b29b      	uxth	r3, r3
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1ae      	bne.n	80048a2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004944:	69fa      	ldr	r2, [r7, #28]
 8004946:	6839      	ldr	r1, [r7, #0]
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 f947 	bl	8004bdc <SPI_EndRxTxTransaction>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2220      	movs	r2, #32
 8004958:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10a      	bne.n	8004978 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004962:	2300      	movs	r3, #0
 8004964:	617b      	str	r3, [r7, #20]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e000      	b.n	8004996 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004994:	2300      	movs	r3, #0
  }
}
 8004996:	4618      	mov	r0, r3
 8004998:	3720      	adds	r7, #32
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
	...

080049a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b088      	sub	sp, #32
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	603b      	str	r3, [r7, #0]
 80049ac:	4613      	mov	r3, r2
 80049ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049b0:	f7fc fbd0 	bl	8001154 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049b8:	1a9b      	subs	r3, r3, r2
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	4413      	add	r3, r2
 80049be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049c0:	f7fc fbc8 	bl	8001154 <HAL_GetTick>
 80049c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049c6:	4b39      	ldr	r3, [pc, #228]	@ (8004aac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	015b      	lsls	r3, r3, #5
 80049cc:	0d1b      	lsrs	r3, r3, #20
 80049ce:	69fa      	ldr	r2, [r7, #28]
 80049d0:	fb02 f303 	mul.w	r3, r2, r3
 80049d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049d6:	e054      	b.n	8004a82 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049de:	d050      	beq.n	8004a82 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049e0:	f7fc fbb8 	bl	8001154 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d902      	bls.n	80049f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d13d      	bne.n	8004a72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a0e:	d111      	bne.n	8004a34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a18:	d004      	beq.n	8004a24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a22:	d107      	bne.n	8004a34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a3c:	d10f      	bne.n	8004a5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a4c:	601a      	str	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e017      	b.n	8004aa2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d101      	bne.n	8004a7c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689a      	ldr	r2, [r3, #8]
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	bf0c      	ite	eq
 8004a92:	2301      	moveq	r3, #1
 8004a94:	2300      	movne	r3, #0
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	461a      	mov	r2, r3
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d19b      	bne.n	80049d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3720      	adds	r7, #32
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	20000000 	.word	0x20000000

08004ab0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b08a      	sub	sp, #40	@ 0x28
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	607a      	str	r2, [r7, #4]
 8004abc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004ac2:	f7fc fb47 	bl	8001154 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aca:	1a9b      	subs	r3, r3, r2
 8004acc:	683a      	ldr	r2, [r7, #0]
 8004ace:	4413      	add	r3, r2
 8004ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004ad2:	f7fc fb3f 	bl	8001154 <HAL_GetTick>
 8004ad6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	330c      	adds	r3, #12
 8004ade:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	00da      	lsls	r2, r3, #3
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	0d1b      	lsrs	r3, r3, #20
 8004af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af2:	fb02 f303 	mul.w	r3, r2, r3
 8004af6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004af8:	e060      	b.n	8004bbc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b00:	d107      	bne.n	8004b12 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d104      	bne.n	8004b12 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b10:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b18:	d050      	beq.n	8004bbc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b1a:	f7fc fb1b 	bl	8001154 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d902      	bls.n	8004b30 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d13d      	bne.n	8004bac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b48:	d111      	bne.n	8004b6e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b52:	d004      	beq.n	8004b5e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b5c:	d107      	bne.n	8004b6e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b6c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b76:	d10f      	bne.n	8004b98 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b96:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e010      	b.n	8004bce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d196      	bne.n	8004afa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3728      	adds	r7, #40	@ 0x28
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000000 	.word	0x20000000

08004bdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f7ff ff5b 	bl	8004ab0 <SPI_WaitFifoStateUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e027      	b.n	8004c60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2200      	movs	r2, #0
 8004c18:	2180      	movs	r1, #128	@ 0x80
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f7ff fec0 	bl	80049a0 <SPI_WaitFlagStateUntilTimeout>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d007      	beq.n	8004c36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c2a:	f043 0220 	orr.w	r2, r3, #32
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e014      	b.n	8004c60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f7ff ff34 	bl	8004ab0 <SPI_WaitFifoStateUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d007      	beq.n	8004c5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c52:	f043 0220 	orr.w	r2, r3, #32
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e000      	b.n	8004c60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e049      	b.n	8004d0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d106      	bne.n	8004c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f841 	bl	8004d16 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	f000 f9e0 	bl	800506c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b083      	sub	sp, #12
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d1e:	bf00      	nop
 8004d20:	370c      	adds	r7, #12
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
	...

08004d2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d001      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e04f      	b.n	8004de4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68da      	ldr	r2, [r3, #12]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f042 0201 	orr.w	r2, r2, #1
 8004d5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a23      	ldr	r2, [pc, #140]	@ (8004df0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d01d      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x76>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d6e:	d018      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x76>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a1f      	ldr	r2, [pc, #124]	@ (8004df4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d013      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x76>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004df8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d00e      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x76>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a1c      	ldr	r2, [pc, #112]	@ (8004dfc <HAL_TIM_Base_Start_IT+0xd0>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d009      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x76>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a1b      	ldr	r2, [pc, #108]	@ (8004e00 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_TIM_Base_Start_IT+0x76>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a19      	ldr	r2, [pc, #100]	@ (8004e04 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d115      	bne.n	8004dce <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689a      	ldr	r2, [r3, #8]
 8004da8:	4b17      	ldr	r3, [pc, #92]	@ (8004e08 <HAL_TIM_Base_Start_IT+0xdc>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2b06      	cmp	r3, #6
 8004db2:	d015      	beq.n	8004de0 <HAL_TIM_Base_Start_IT+0xb4>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dba:	d011      	beq.n	8004de0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0201 	orr.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dcc:	e008      	b.n	8004de0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f042 0201 	orr.w	r2, r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	e000      	b.n	8004de2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr
 8004df0:	40012c00 	.word	0x40012c00
 8004df4:	40000400 	.word	0x40000400
 8004df8:	40000800 	.word	0x40000800
 8004dfc:	40000c00 	.word	0x40000c00
 8004e00:	40013400 	.word	0x40013400
 8004e04:	40014000 	.word	0x40014000
 8004e08:	00010007 	.word	0x00010007

08004e0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d020      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d01b      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f06f 0202 	mvn.w	r2, #2
 8004e40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f8e9 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004e5c:	e005      	b.n	8004e6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f8db 	bl	800501a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f8ec 	bl	8005042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f003 0304 	and.w	r3, r3, #4
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d020      	beq.n	8004ebc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f003 0304 	and.w	r3, r3, #4
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d01b      	beq.n	8004ebc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f06f 0204 	mvn.w	r2, #4
 8004e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2202      	movs	r2, #2
 8004e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f8c3 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004ea8:	e005      	b.n	8004eb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f8b5 	bl	800501a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 f8c6 	bl	8005042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	f003 0308 	and.w	r3, r3, #8
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d020      	beq.n	8004f08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01b      	beq.n	8004f08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0208 	mvn.w	r2, #8
 8004ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2204      	movs	r2, #4
 8004ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f89d 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f88f 	bl	800501a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f8a0 	bl	8005042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d020      	beq.n	8004f54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f003 0310 	and.w	r3, r3, #16
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01b      	beq.n	8004f54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f06f 0210 	mvn.w	r2, #16
 8004f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2208      	movs	r2, #8
 8004f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f877 	bl	800502e <HAL_TIM_IC_CaptureCallback>
 8004f40:	e005      	b.n	8004f4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f869 	bl	800501a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f87a 	bl	8005042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d007      	beq.n	8004f78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f06f 0201 	mvn.w	r2, #1
 8004f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7fb fd1c 	bl	80009b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d104      	bne.n	8004f8c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00c      	beq.n	8004fa6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d007      	beq.n	8004fa6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004f9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 f913 	bl	80051cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00c      	beq.n	8004fca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d007      	beq.n	8004fca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004fc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f90b 	bl	80051e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00c      	beq.n	8004fee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d007      	beq.n	8004fee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004fe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f834 	bl	8005056 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f003 0320 	and.w	r3, r3, #32
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00c      	beq.n	8005012 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f003 0320 	and.w	r3, r3, #32
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d007      	beq.n	8005012 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f06f 0220 	mvn.w	r2, #32
 800500a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f8d3 	bl	80051b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005012:	bf00      	nop
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800501a:	b480      	push	{r7}
 800501c:	b083      	sub	sp, #12
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005022:	bf00      	nop
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800502e:	b480      	push	{r7}
 8005030:	b083      	sub	sp, #12
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005036:	bf00      	nop
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005042:	b480      	push	{r7}
 8005044:	b083      	sub	sp, #12
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a46      	ldr	r2, [pc, #280]	@ (8005198 <TIM_Base_SetConfig+0x12c>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d013      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800508a:	d00f      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a43      	ldr	r2, [pc, #268]	@ (800519c <TIM_Base_SetConfig+0x130>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d00b      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a42      	ldr	r2, [pc, #264]	@ (80051a0 <TIM_Base_SetConfig+0x134>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d007      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a41      	ldr	r2, [pc, #260]	@ (80051a4 <TIM_Base_SetConfig+0x138>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d003      	beq.n	80050ac <TIM_Base_SetConfig+0x40>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a40      	ldr	r2, [pc, #256]	@ (80051a8 <TIM_Base_SetConfig+0x13c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d108      	bne.n	80050be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a35      	ldr	r2, [pc, #212]	@ (8005198 <TIM_Base_SetConfig+0x12c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d01f      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050cc:	d01b      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a32      	ldr	r2, [pc, #200]	@ (800519c <TIM_Base_SetConfig+0x130>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d017      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a31      	ldr	r2, [pc, #196]	@ (80051a0 <TIM_Base_SetConfig+0x134>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d013      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a30      	ldr	r2, [pc, #192]	@ (80051a4 <TIM_Base_SetConfig+0x138>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d00f      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a2f      	ldr	r2, [pc, #188]	@ (80051a8 <TIM_Base_SetConfig+0x13c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d00b      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a2e      	ldr	r2, [pc, #184]	@ (80051ac <TIM_Base_SetConfig+0x140>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d007      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a2d      	ldr	r2, [pc, #180]	@ (80051b0 <TIM_Base_SetConfig+0x144>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d003      	beq.n	8005106 <TIM_Base_SetConfig+0x9a>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a2c      	ldr	r2, [pc, #176]	@ (80051b4 <TIM_Base_SetConfig+0x148>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d108      	bne.n	8005118 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800510c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	4313      	orrs	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	4313      	orrs	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	689a      	ldr	r2, [r3, #8]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a16      	ldr	r2, [pc, #88]	@ (8005198 <TIM_Base_SetConfig+0x12c>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d00f      	beq.n	8005164 <TIM_Base_SetConfig+0xf8>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a18      	ldr	r2, [pc, #96]	@ (80051a8 <TIM_Base_SetConfig+0x13c>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d00b      	beq.n	8005164 <TIM_Base_SetConfig+0xf8>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a17      	ldr	r2, [pc, #92]	@ (80051ac <TIM_Base_SetConfig+0x140>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d007      	beq.n	8005164 <TIM_Base_SetConfig+0xf8>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a16      	ldr	r2, [pc, #88]	@ (80051b0 <TIM_Base_SetConfig+0x144>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d003      	beq.n	8005164 <TIM_Base_SetConfig+0xf8>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a15      	ldr	r2, [pc, #84]	@ (80051b4 <TIM_Base_SetConfig+0x148>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d103      	bne.n	800516c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b01      	cmp	r3, #1
 800517c:	d105      	bne.n	800518a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f023 0201 	bic.w	r2, r3, #1
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	611a      	str	r2, [r3, #16]
  }
}
 800518a:	bf00      	nop
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	40012c00 	.word	0x40012c00
 800519c:	40000400 	.word	0x40000400
 80051a0:	40000800 	.word	0x40000800
 80051a4:	40000c00 	.word	0x40000c00
 80051a8:	40013400 	.word	0x40013400
 80051ac:	40014000 	.word	0x40014000
 80051b0:	40014400 	.word	0x40014400
 80051b4:	40014800 	.word	0x40014800

080051b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e040      	b.n	8005288 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800520a:	2b00      	cmp	r3, #0
 800520c:	d106      	bne.n	800521c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7fb fe56 	bl	8000ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2224      	movs	r2, #36	@ 0x24
 8005220:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f022 0201 	bic.w	r2, r2, #1
 8005230:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005236:	2b00      	cmp	r3, #0
 8005238:	d002      	beq.n	8005240 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 fae0 	bl	8005800 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 f825 	bl	8005290 <UART_SetConfig>
 8005246:	4603      	mov	r3, r0
 8005248:	2b01      	cmp	r3, #1
 800524a:	d101      	bne.n	8005250 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e01b      	b.n	8005288 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685a      	ldr	r2, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800525e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	689a      	ldr	r2, [r3, #8]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800526e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fb5f 	bl	8005944 <UART_CheckIdleState>
 8005286:	4603      	mov	r3, r0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3708      	adds	r7, #8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005294:	b08a      	sub	sp, #40	@ 0x28
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800529a:	2300      	movs	r3, #0
 800529c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	689a      	ldr	r2, [r3, #8]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	431a      	orrs	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	431a      	orrs	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	69db      	ldr	r3, [r3, #28]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	4ba4      	ldr	r3, [pc, #656]	@ (8005550 <UART_SetConfig+0x2c0>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	6812      	ldr	r2, [r2, #0]
 80052c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80052c8:	430b      	orrs	r3, r1
 80052ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	68da      	ldr	r2, [r3, #12]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a99      	ldr	r2, [pc, #612]	@ (8005554 <UART_SetConfig+0x2c4>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d004      	beq.n	80052fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052f8:	4313      	orrs	r3, r2
 80052fa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800530c:	430a      	orrs	r2, r1
 800530e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a90      	ldr	r2, [pc, #576]	@ (8005558 <UART_SetConfig+0x2c8>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d126      	bne.n	8005368 <UART_SetConfig+0xd8>
 800531a:	4b90      	ldr	r3, [pc, #576]	@ (800555c <UART_SetConfig+0x2cc>)
 800531c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005320:	f003 0303 	and.w	r3, r3, #3
 8005324:	2b03      	cmp	r3, #3
 8005326:	d81b      	bhi.n	8005360 <UART_SetConfig+0xd0>
 8005328:	a201      	add	r2, pc, #4	@ (adr r2, 8005330 <UART_SetConfig+0xa0>)
 800532a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800532e:	bf00      	nop
 8005330:	08005341 	.word	0x08005341
 8005334:	08005351 	.word	0x08005351
 8005338:	08005349 	.word	0x08005349
 800533c:	08005359 	.word	0x08005359
 8005340:	2301      	movs	r3, #1
 8005342:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005346:	e116      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005348:	2302      	movs	r3, #2
 800534a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800534e:	e112      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005350:	2304      	movs	r3, #4
 8005352:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005356:	e10e      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005358:	2308      	movs	r3, #8
 800535a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800535e:	e10a      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005360:	2310      	movs	r3, #16
 8005362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005366:	e106      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a7c      	ldr	r2, [pc, #496]	@ (8005560 <UART_SetConfig+0x2d0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d138      	bne.n	80053e4 <UART_SetConfig+0x154>
 8005372:	4b7a      	ldr	r3, [pc, #488]	@ (800555c <UART_SetConfig+0x2cc>)
 8005374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005378:	f003 030c 	and.w	r3, r3, #12
 800537c:	2b0c      	cmp	r3, #12
 800537e:	d82d      	bhi.n	80053dc <UART_SetConfig+0x14c>
 8005380:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <UART_SetConfig+0xf8>)
 8005382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005386:	bf00      	nop
 8005388:	080053bd 	.word	0x080053bd
 800538c:	080053dd 	.word	0x080053dd
 8005390:	080053dd 	.word	0x080053dd
 8005394:	080053dd 	.word	0x080053dd
 8005398:	080053cd 	.word	0x080053cd
 800539c:	080053dd 	.word	0x080053dd
 80053a0:	080053dd 	.word	0x080053dd
 80053a4:	080053dd 	.word	0x080053dd
 80053a8:	080053c5 	.word	0x080053c5
 80053ac:	080053dd 	.word	0x080053dd
 80053b0:	080053dd 	.word	0x080053dd
 80053b4:	080053dd 	.word	0x080053dd
 80053b8:	080053d5 	.word	0x080053d5
 80053bc:	2300      	movs	r3, #0
 80053be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053c2:	e0d8      	b.n	8005576 <UART_SetConfig+0x2e6>
 80053c4:	2302      	movs	r3, #2
 80053c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ca:	e0d4      	b.n	8005576 <UART_SetConfig+0x2e6>
 80053cc:	2304      	movs	r3, #4
 80053ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053d2:	e0d0      	b.n	8005576 <UART_SetConfig+0x2e6>
 80053d4:	2308      	movs	r3, #8
 80053d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053da:	e0cc      	b.n	8005576 <UART_SetConfig+0x2e6>
 80053dc:	2310      	movs	r3, #16
 80053de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053e2:	e0c8      	b.n	8005576 <UART_SetConfig+0x2e6>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a5e      	ldr	r2, [pc, #376]	@ (8005564 <UART_SetConfig+0x2d4>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d125      	bne.n	800543a <UART_SetConfig+0x1aa>
 80053ee:	4b5b      	ldr	r3, [pc, #364]	@ (800555c <UART_SetConfig+0x2cc>)
 80053f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80053f8:	2b30      	cmp	r3, #48	@ 0x30
 80053fa:	d016      	beq.n	800542a <UART_SetConfig+0x19a>
 80053fc:	2b30      	cmp	r3, #48	@ 0x30
 80053fe:	d818      	bhi.n	8005432 <UART_SetConfig+0x1a2>
 8005400:	2b20      	cmp	r3, #32
 8005402:	d00a      	beq.n	800541a <UART_SetConfig+0x18a>
 8005404:	2b20      	cmp	r3, #32
 8005406:	d814      	bhi.n	8005432 <UART_SetConfig+0x1a2>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <UART_SetConfig+0x182>
 800540c:	2b10      	cmp	r3, #16
 800540e:	d008      	beq.n	8005422 <UART_SetConfig+0x192>
 8005410:	e00f      	b.n	8005432 <UART_SetConfig+0x1a2>
 8005412:	2300      	movs	r3, #0
 8005414:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005418:	e0ad      	b.n	8005576 <UART_SetConfig+0x2e6>
 800541a:	2302      	movs	r3, #2
 800541c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005420:	e0a9      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005422:	2304      	movs	r3, #4
 8005424:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005428:	e0a5      	b.n	8005576 <UART_SetConfig+0x2e6>
 800542a:	2308      	movs	r3, #8
 800542c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005430:	e0a1      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005432:	2310      	movs	r3, #16
 8005434:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005438:	e09d      	b.n	8005576 <UART_SetConfig+0x2e6>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a4a      	ldr	r2, [pc, #296]	@ (8005568 <UART_SetConfig+0x2d8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d125      	bne.n	8005490 <UART_SetConfig+0x200>
 8005444:	4b45      	ldr	r3, [pc, #276]	@ (800555c <UART_SetConfig+0x2cc>)
 8005446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800544e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005450:	d016      	beq.n	8005480 <UART_SetConfig+0x1f0>
 8005452:	2bc0      	cmp	r3, #192	@ 0xc0
 8005454:	d818      	bhi.n	8005488 <UART_SetConfig+0x1f8>
 8005456:	2b80      	cmp	r3, #128	@ 0x80
 8005458:	d00a      	beq.n	8005470 <UART_SetConfig+0x1e0>
 800545a:	2b80      	cmp	r3, #128	@ 0x80
 800545c:	d814      	bhi.n	8005488 <UART_SetConfig+0x1f8>
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <UART_SetConfig+0x1d8>
 8005462:	2b40      	cmp	r3, #64	@ 0x40
 8005464:	d008      	beq.n	8005478 <UART_SetConfig+0x1e8>
 8005466:	e00f      	b.n	8005488 <UART_SetConfig+0x1f8>
 8005468:	2300      	movs	r3, #0
 800546a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800546e:	e082      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005470:	2302      	movs	r3, #2
 8005472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005476:	e07e      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005478:	2304      	movs	r3, #4
 800547a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800547e:	e07a      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005480:	2308      	movs	r3, #8
 8005482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005486:	e076      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005488:	2310      	movs	r3, #16
 800548a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800548e:	e072      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a35      	ldr	r2, [pc, #212]	@ (800556c <UART_SetConfig+0x2dc>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d12a      	bne.n	80054f0 <UART_SetConfig+0x260>
 800549a:	4b30      	ldr	r3, [pc, #192]	@ (800555c <UART_SetConfig+0x2cc>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a8:	d01a      	beq.n	80054e0 <UART_SetConfig+0x250>
 80054aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054ae:	d81b      	bhi.n	80054e8 <UART_SetConfig+0x258>
 80054b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054b4:	d00c      	beq.n	80054d0 <UART_SetConfig+0x240>
 80054b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ba:	d815      	bhi.n	80054e8 <UART_SetConfig+0x258>
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <UART_SetConfig+0x238>
 80054c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054c4:	d008      	beq.n	80054d8 <UART_SetConfig+0x248>
 80054c6:	e00f      	b.n	80054e8 <UART_SetConfig+0x258>
 80054c8:	2300      	movs	r3, #0
 80054ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054ce:	e052      	b.n	8005576 <UART_SetConfig+0x2e6>
 80054d0:	2302      	movs	r3, #2
 80054d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054d6:	e04e      	b.n	8005576 <UART_SetConfig+0x2e6>
 80054d8:	2304      	movs	r3, #4
 80054da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054de:	e04a      	b.n	8005576 <UART_SetConfig+0x2e6>
 80054e0:	2308      	movs	r3, #8
 80054e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054e6:	e046      	b.n	8005576 <UART_SetConfig+0x2e6>
 80054e8:	2310      	movs	r3, #16
 80054ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80054ee:	e042      	b.n	8005576 <UART_SetConfig+0x2e6>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a17      	ldr	r2, [pc, #92]	@ (8005554 <UART_SetConfig+0x2c4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d13a      	bne.n	8005570 <UART_SetConfig+0x2e0>
 80054fa:	4b18      	ldr	r3, [pc, #96]	@ (800555c <UART_SetConfig+0x2cc>)
 80054fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005500:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005504:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005508:	d01a      	beq.n	8005540 <UART_SetConfig+0x2b0>
 800550a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800550e:	d81b      	bhi.n	8005548 <UART_SetConfig+0x2b8>
 8005510:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005514:	d00c      	beq.n	8005530 <UART_SetConfig+0x2a0>
 8005516:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800551a:	d815      	bhi.n	8005548 <UART_SetConfig+0x2b8>
 800551c:	2b00      	cmp	r3, #0
 800551e:	d003      	beq.n	8005528 <UART_SetConfig+0x298>
 8005520:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005524:	d008      	beq.n	8005538 <UART_SetConfig+0x2a8>
 8005526:	e00f      	b.n	8005548 <UART_SetConfig+0x2b8>
 8005528:	2300      	movs	r3, #0
 800552a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800552e:	e022      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005530:	2302      	movs	r3, #2
 8005532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005536:	e01e      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005538:	2304      	movs	r3, #4
 800553a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800553e:	e01a      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005540:	2308      	movs	r3, #8
 8005542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005546:	e016      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005548:	2310      	movs	r3, #16
 800554a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800554e:	e012      	b.n	8005576 <UART_SetConfig+0x2e6>
 8005550:	efff69f3 	.word	0xefff69f3
 8005554:	40008000 	.word	0x40008000
 8005558:	40013800 	.word	0x40013800
 800555c:	40021000 	.word	0x40021000
 8005560:	40004400 	.word	0x40004400
 8005564:	40004800 	.word	0x40004800
 8005568:	40004c00 	.word	0x40004c00
 800556c:	40005000 	.word	0x40005000
 8005570:	2310      	movs	r3, #16
 8005572:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a9f      	ldr	r2, [pc, #636]	@ (80057f8 <UART_SetConfig+0x568>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d17a      	bne.n	8005676 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005580:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005584:	2b08      	cmp	r3, #8
 8005586:	d824      	bhi.n	80055d2 <UART_SetConfig+0x342>
 8005588:	a201      	add	r2, pc, #4	@ (adr r2, 8005590 <UART_SetConfig+0x300>)
 800558a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558e:	bf00      	nop
 8005590:	080055b5 	.word	0x080055b5
 8005594:	080055d3 	.word	0x080055d3
 8005598:	080055bd 	.word	0x080055bd
 800559c:	080055d3 	.word	0x080055d3
 80055a0:	080055c3 	.word	0x080055c3
 80055a4:	080055d3 	.word	0x080055d3
 80055a8:	080055d3 	.word	0x080055d3
 80055ac:	080055d3 	.word	0x080055d3
 80055b0:	080055cb 	.word	0x080055cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055b4:	f7fd f8f0 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 80055b8:	61f8      	str	r0, [r7, #28]
        break;
 80055ba:	e010      	b.n	80055de <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055bc:	4b8f      	ldr	r3, [pc, #572]	@ (80057fc <UART_SetConfig+0x56c>)
 80055be:	61fb      	str	r3, [r7, #28]
        break;
 80055c0:	e00d      	b.n	80055de <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055c2:	f7fd f851 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 80055c6:	61f8      	str	r0, [r7, #28]
        break;
 80055c8:	e009      	b.n	80055de <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ce:	61fb      	str	r3, [r7, #28]
        break;
 80055d0:	e005      	b.n	80055de <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 80fb 	beq.w	80057dc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	4613      	mov	r3, r2
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	4413      	add	r3, r2
 80055f0:	69fa      	ldr	r2, [r7, #28]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d305      	bcc.n	8005602 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d903      	bls.n	800560a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005608:	e0e8      	b.n	80057dc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	2200      	movs	r2, #0
 800560e:	461c      	mov	r4, r3
 8005610:	4615      	mov	r5, r2
 8005612:	f04f 0200 	mov.w	r2, #0
 8005616:	f04f 0300 	mov.w	r3, #0
 800561a:	022b      	lsls	r3, r5, #8
 800561c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005620:	0222      	lsls	r2, r4, #8
 8005622:	68f9      	ldr	r1, [r7, #12]
 8005624:	6849      	ldr	r1, [r1, #4]
 8005626:	0849      	lsrs	r1, r1, #1
 8005628:	2000      	movs	r0, #0
 800562a:	4688      	mov	r8, r1
 800562c:	4681      	mov	r9, r0
 800562e:	eb12 0a08 	adds.w	sl, r2, r8
 8005632:	eb43 0b09 	adc.w	fp, r3, r9
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	603b      	str	r3, [r7, #0]
 800563e:	607a      	str	r2, [r7, #4]
 8005640:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005644:	4650      	mov	r0, sl
 8005646:	4659      	mov	r1, fp
 8005648:	f7fa fdc2 	bl	80001d0 <__aeabi_uldivmod>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4613      	mov	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800565a:	d308      	bcc.n	800566e <UART_SetConfig+0x3de>
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005662:	d204      	bcs.n	800566e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	60da      	str	r2, [r3, #12]
 800566c:	e0b6      	b.n	80057dc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005674:	e0b2      	b.n	80057dc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	69db      	ldr	r3, [r3, #28]
 800567a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800567e:	d15e      	bne.n	800573e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005680:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005684:	2b08      	cmp	r3, #8
 8005686:	d828      	bhi.n	80056da <UART_SetConfig+0x44a>
 8005688:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <UART_SetConfig+0x400>)
 800568a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568e:	bf00      	nop
 8005690:	080056b5 	.word	0x080056b5
 8005694:	080056bd 	.word	0x080056bd
 8005698:	080056c5 	.word	0x080056c5
 800569c:	080056db 	.word	0x080056db
 80056a0:	080056cb 	.word	0x080056cb
 80056a4:	080056db 	.word	0x080056db
 80056a8:	080056db 	.word	0x080056db
 80056ac:	080056db 	.word	0x080056db
 80056b0:	080056d3 	.word	0x080056d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056b4:	f7fd f870 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 80056b8:	61f8      	str	r0, [r7, #28]
        break;
 80056ba:	e014      	b.n	80056e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056bc:	f7fd f882 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 80056c0:	61f8      	str	r0, [r7, #28]
        break;
 80056c2:	e010      	b.n	80056e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056c4:	4b4d      	ldr	r3, [pc, #308]	@ (80057fc <UART_SetConfig+0x56c>)
 80056c6:	61fb      	str	r3, [r7, #28]
        break;
 80056c8:	e00d      	b.n	80056e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056ca:	f7fc ffcd 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 80056ce:	61f8      	str	r0, [r7, #28]
        break;
 80056d0:	e009      	b.n	80056e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056d6:	61fb      	str	r3, [r7, #28]
        break;
 80056d8:	e005      	b.n	80056e6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80056da:	2300      	movs	r3, #0
 80056dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d077      	beq.n	80057dc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	005a      	lsls	r2, r3, #1
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	085b      	lsrs	r3, r3, #1
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005700:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	2b0f      	cmp	r3, #15
 8005706:	d916      	bls.n	8005736 <UART_SetConfig+0x4a6>
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800570e:	d212      	bcs.n	8005736 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	b29b      	uxth	r3, r3
 8005714:	f023 030f 	bic.w	r3, r3, #15
 8005718:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	085b      	lsrs	r3, r3, #1
 800571e:	b29b      	uxth	r3, r3
 8005720:	f003 0307 	and.w	r3, r3, #7
 8005724:	b29a      	uxth	r2, r3
 8005726:	8afb      	ldrh	r3, [r7, #22]
 8005728:	4313      	orrs	r3, r2
 800572a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	8afa      	ldrh	r2, [r7, #22]
 8005732:	60da      	str	r2, [r3, #12]
 8005734:	e052      	b.n	80057dc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800573c:	e04e      	b.n	80057dc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800573e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005742:	2b08      	cmp	r3, #8
 8005744:	d827      	bhi.n	8005796 <UART_SetConfig+0x506>
 8005746:	a201      	add	r2, pc, #4	@ (adr r2, 800574c <UART_SetConfig+0x4bc>)
 8005748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574c:	08005771 	.word	0x08005771
 8005750:	08005779 	.word	0x08005779
 8005754:	08005781 	.word	0x08005781
 8005758:	08005797 	.word	0x08005797
 800575c:	08005787 	.word	0x08005787
 8005760:	08005797 	.word	0x08005797
 8005764:	08005797 	.word	0x08005797
 8005768:	08005797 	.word	0x08005797
 800576c:	0800578f 	.word	0x0800578f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005770:	f7fd f812 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8005774:	61f8      	str	r0, [r7, #28]
        break;
 8005776:	e014      	b.n	80057a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005778:	f7fd f824 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 800577c:	61f8      	str	r0, [r7, #28]
        break;
 800577e:	e010      	b.n	80057a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005780:	4b1e      	ldr	r3, [pc, #120]	@ (80057fc <UART_SetConfig+0x56c>)
 8005782:	61fb      	str	r3, [r7, #28]
        break;
 8005784:	e00d      	b.n	80057a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005786:	f7fc ff6f 	bl	8002668 <HAL_RCC_GetSysClockFreq>
 800578a:	61f8      	str	r0, [r7, #28]
        break;
 800578c:	e009      	b.n	80057a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800578e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005792:	61fb      	str	r3, [r7, #28]
        break;
 8005794:	e005      	b.n	80057a2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005796:	2300      	movs	r3, #0
 8005798:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80057a0:	bf00      	nop
    }

    if (pclk != 0U)
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d019      	beq.n	80057dc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	085a      	lsrs	r2, r3, #1
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	441a      	add	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	2b0f      	cmp	r3, #15
 80057c0:	d909      	bls.n	80057d6 <UART_SetConfig+0x546>
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057c8:	d205      	bcs.n	80057d6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	60da      	str	r2, [r3, #12]
 80057d4:	e002      	b.n	80057dc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80057e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3728      	adds	r7, #40	@ 0x28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057f6:	bf00      	nop
 80057f8:	40008000 	.word	0x40008000
 80057fc:	00f42400 	.word	0x00f42400

08005800 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580c:	f003 0308 	and.w	r3, r3, #8
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00a      	beq.n	800586e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	f003 0304 	and.w	r3, r3, #4
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005894:	f003 0310 	and.w	r3, r3, #16
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00a      	beq.n	80058b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00a      	beq.n	80058d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d01a      	beq.n	8005916 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058fe:	d10a      	bne.n	8005916 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00a      	beq.n	8005938 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	430a      	orrs	r2, r1
 8005936:	605a      	str	r2, [r3, #4]
  }
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b098      	sub	sp, #96	@ 0x60
 8005948:	af02      	add	r7, sp, #8
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005954:	f7fb fbfe 	bl	8001154 <HAL_GetTick>
 8005958:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0308 	and.w	r3, r3, #8
 8005964:	2b08      	cmp	r3, #8
 8005966:	d12e      	bne.n	80059c6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005968:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005970:	2200      	movs	r2, #0
 8005972:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f88c 	bl	8005a94 <UART_WaitOnFlagUntilTimeout>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d021      	beq.n	80059c6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800598a:	e853 3f00 	ldrex	r3, [r3]
 800598e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005996:	653b      	str	r3, [r7, #80]	@ 0x50
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	461a      	mov	r2, r3
 800599e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80059a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059a8:	e841 2300 	strex	r3, r2, [r1]
 80059ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1e6      	bne.n	8005982 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e062      	b.n	8005a8c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b04      	cmp	r3, #4
 80059d2:	d149      	bne.n	8005a68 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059dc:	2200      	movs	r2, #0
 80059de:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f856 	bl	8005a94 <UART_WaitOnFlagUntilTimeout>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d03c      	beq.n	8005a68 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f6:	e853 3f00 	ldrex	r3, [r3]
 80059fa:	623b      	str	r3, [r7, #32]
   return(result);
 80059fc:	6a3b      	ldr	r3, [r7, #32]
 80059fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	461a      	mov	r2, r3
 8005a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a14:	e841 2300 	strex	r3, r2, [r1]
 8005a18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1e6      	bne.n	80059ee <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3308      	adds	r3, #8
 8005a26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	e853 3f00 	ldrex	r3, [r3]
 8005a2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0301 	bic.w	r3, r3, #1
 8005a36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3308      	adds	r3, #8
 8005a3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a40:	61fa      	str	r2, [r7, #28]
 8005a42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a44:	69b9      	ldr	r1, [r7, #24]
 8005a46:	69fa      	ldr	r2, [r7, #28]
 8005a48:	e841 2300 	strex	r3, r2, [r1]
 8005a4c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e5      	bne.n	8005a20 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2220      	movs	r2, #32
 8005a58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e011      	b.n	8005a8c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3758      	adds	r7, #88	@ 0x58
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	603b      	str	r3, [r7, #0]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aa4:	e04f      	b.n	8005b46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005aac:	d04b      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aae:	f7fb fb51 	bl	8001154 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	69ba      	ldr	r2, [r7, #24]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d302      	bcc.n	8005ac4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d101      	bne.n	8005ac8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e04e      	b.n	8005b66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0304 	and.w	r3, r3, #4
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d037      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	2b80      	cmp	r3, #128	@ 0x80
 8005ada:	d034      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	2b40      	cmp	r3, #64	@ 0x40
 8005ae0:	d031      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	69db      	ldr	r3, [r3, #28]
 8005ae8:	f003 0308 	and.w	r3, r3, #8
 8005aec:	2b08      	cmp	r3, #8
 8005aee:	d110      	bne.n	8005b12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2208      	movs	r2, #8
 8005af6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 f838 	bl	8005b6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2208      	movs	r2, #8
 8005b02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e029      	b.n	8005b66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69db      	ldr	r3, [r3, #28]
 8005b18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b20:	d111      	bne.n	8005b46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 f81e 	bl	8005b6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2220      	movs	r2, #32
 8005b36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e00f      	b.n	8005b66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69da      	ldr	r2, [r3, #28]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	4013      	ands	r3, r2
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	bf0c      	ite	eq
 8005b56:	2301      	moveq	r3, #1
 8005b58:	2300      	movne	r3, #0
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d0a0      	beq.n	8005aa6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}

08005b6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b095      	sub	sp, #84	@ 0x54
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7e:	e853 3f00 	ldrex	r3, [r3]
 8005b82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	461a      	mov	r2, r3
 8005b92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b94:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b9c:	e841 2300 	strex	r3, r2, [r1]
 8005ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e6      	bne.n	8005b76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	3308      	adds	r3, #8
 8005bae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	e853 3f00 	ldrex	r3, [r3]
 8005bb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	f023 0301 	bic.w	r3, r3, #1
 8005bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bd0:	e841 2300 	strex	r3, r2, [r1]
 8005bd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d1e5      	bne.n	8005ba8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d118      	bne.n	8005c16 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	e853 3f00 	ldrex	r3, [r3]
 8005bf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f023 0310 	bic.w	r3, r3, #16
 8005bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c02:	61bb      	str	r3, [r7, #24]
 8005c04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c06:	6979      	ldr	r1, [r7, #20]
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	e841 2300 	strex	r3, r2, [r1]
 8005c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1e6      	bne.n	8005be4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2220      	movs	r2, #32
 8005c1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c2a:	bf00      	nop
 8005c2c:	3754      	adds	r7, #84	@ 0x54
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr

08005c36 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c36:	b084      	sub	sp, #16
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	f107 001c 	add.w	r0, r7, #28
 8005c44:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fa69 	bl	800612c <USB_CoreReset>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005c5e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d106      	bne.n	8005c74 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c72:	e005      	b.n	8005c80 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c8c:	b004      	add	sp, #16
 8005c8e:	4770      	bx	lr

08005c90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f023 0201 	bic.w	r2, r3, #1
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005cb2:	b580      	push	{r7, lr}
 8005cb4:	b084      	sub	sp, #16
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
 8005cba:	460b      	mov	r3, r1
 8005cbc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d115      	bne.n	8005d00 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ce0:	200a      	movs	r0, #10
 8005ce2:	f7fb fa43 	bl	800116c <HAL_Delay>
      ms += 10U;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	330a      	adds	r3, #10
 8005cea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 fa0f 	bl	8006110 <USB_GetMode>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d01e      	beq.n	8005d36 <USB_SetCurrentMode+0x84>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2bc7      	cmp	r3, #199	@ 0xc7
 8005cfc:	d9f0      	bls.n	8005ce0 <USB_SetCurrentMode+0x2e>
 8005cfe:	e01a      	b.n	8005d36 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d00:	78fb      	ldrb	r3, [r7, #3]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d115      	bne.n	8005d32 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d12:	200a      	movs	r0, #10
 8005d14:	f7fb fa2a 	bl	800116c <HAL_Delay>
      ms += 10U;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	330a      	adds	r3, #10
 8005d1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f9f6 	bl	8006110 <USB_GetMode>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d005      	beq.n	8005d36 <USB_SetCurrentMode+0x84>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2bc7      	cmp	r3, #199	@ 0xc7
 8005d2e:	d9f0      	bls.n	8005d12 <USB_SetCurrentMode+0x60>
 8005d30:	e001      	b.n	8005d36 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e005      	b.n	8005d42 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2bc8      	cmp	r3, #200	@ 0xc8
 8005d3a:	d101      	bne.n	8005d40 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
	...

08005d4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d4c:	b084      	sub	sp, #16
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b086      	sub	sp, #24
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
 8005d56:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005d5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
 8005d6a:	e009      	b.n	8005d80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	3340      	adds	r3, #64	@ 0x40
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	2200      	movs	r2, #0
 8005d78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	613b      	str	r3, [r7, #16]
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	2b0e      	cmp	r3, #14
 8005d84:	d9f2      	bls.n	8005d6c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005d86:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d11c      	bne.n	8005dc8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d9c:	f043 0302 	orr.w	r3, r3, #2
 8005da0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	601a      	str	r2, [r3, #0]
 8005dc6:	e005      	b.n	8005dd4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dcc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005dda:	461a      	mov	r2, r3
 8005ddc:	2300      	movs	r3, #0
 8005dde:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005de0:	2103      	movs	r1, #3
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f95a 	bl	800609c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005de8:	2110      	movs	r1, #16
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f8f6 	bl	8005fdc <USB_FlushTxFifo>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 f920 	bl	8006040 <USB_FlushRxFifo>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d001      	beq.n	8005e0a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e10:	461a      	mov	r2, r3
 8005e12:	2300      	movs	r3, #0
 8005e14:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	2300      	movs	r3, #0
 8005e20:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e28:	461a      	mov	r2, r3
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e2e:	2300      	movs	r3, #0
 8005e30:	613b      	str	r3, [r7, #16]
 8005e32:	e043      	b.n	8005ebc <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	015a      	lsls	r2, r3, #5
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4413      	add	r3, r2
 8005e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e4a:	d118      	bne.n	8005e7e <USB_DevInit+0x132>
    {
      if (i == 0U)
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10a      	bne.n	8005e68 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	015a      	lsls	r2, r3, #5
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4413      	add	r3, r2
 8005e5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e5e:	461a      	mov	r2, r3
 8005e60:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	e013      	b.n	8005e90 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	015a      	lsls	r2, r3, #5
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e74:	461a      	mov	r2, r3
 8005e76:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e7a:	6013      	str	r3, [r2, #0]
 8005e7c:	e008      	b.n	8005e90 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	015a      	lsls	r2, r3, #5
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4413      	add	r3, r2
 8005e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	015a      	lsls	r2, r3, #5
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4413      	add	r3, r2
 8005e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	015a      	lsls	r2, r3, #5
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005eb4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	613b      	str	r3, [r7, #16]
 8005ebc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d3b5      	bcc.n	8005e34 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ec8:	2300      	movs	r3, #0
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	e043      	b.n	8005f56 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	015a      	lsls	r2, r3, #5
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ee0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ee4:	d118      	bne.n	8005f18 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10a      	bne.n	8005f02 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef8:	461a      	mov	r2, r3
 8005efa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	e013      	b.n	8005f2a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f0e:	461a      	mov	r2, r3
 8005f10:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005f14:	6013      	str	r3, [r2, #0]
 8005f16:	e008      	b.n	8005f2a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	015a      	lsls	r2, r3, #5
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f24:	461a      	mov	r2, r3
 8005f26:	2300      	movs	r3, #0
 8005f28:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	015a      	lsls	r2, r3, #5
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4413      	add	r3, r2
 8005f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f36:	461a      	mov	r2, r3
 8005f38:	2300      	movs	r3, #0
 8005f3a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	015a      	lsls	r2, r3, #5
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	4413      	add	r3, r2
 8005f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f48:	461a      	mov	r2, r3
 8005f4a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f4e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	3301      	adds	r3, #1
 8005f54:	613b      	str	r3, [r7, #16]
 8005f56:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d3b5      	bcc.n	8005ece <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f74:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005f82:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	f043 0210 	orr.w	r2, r3, #16
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699a      	ldr	r2, [r3, #24]
 8005f94:	4b10      	ldr	r3, [pc, #64]	@ (8005fd8 <USB_DevInit+0x28c>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005f9c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d005      	beq.n	8005fb0 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	f043 0208 	orr.w	r2, r3, #8
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005fb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d107      	bne.n	8005fc8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fc0:	f043 0304 	orr.w	r3, r3, #4
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3718      	adds	r7, #24
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fd4:	b004      	add	sp, #16
 8005fd6:	4770      	bx	lr
 8005fd8:	803c3800 	.word	0x803c3800

08005fdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	3301      	adds	r3, #1
 8005fee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ff6:	d901      	bls.n	8005ffc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e01b      	b.n	8006034 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	2b00      	cmp	r3, #0
 8006002:	daf2      	bge.n	8005fea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	019b      	lsls	r3, r3, #6
 800600c:	f043 0220 	orr.w	r2, r3, #32
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	3301      	adds	r3, #1
 8006018:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006020:	d901      	bls.n	8006026 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e006      	b.n	8006034 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b20      	cmp	r3, #32
 8006030:	d0f0      	beq.n	8006014 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3714      	adds	r7, #20
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006048:	2300      	movs	r3, #0
 800604a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	3301      	adds	r3, #1
 8006050:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006058:	d901      	bls.n	800605e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800605a:	2303      	movs	r3, #3
 800605c:	e018      	b.n	8006090 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	2b00      	cmp	r3, #0
 8006064:	daf2      	bge.n	800604c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006066:	2300      	movs	r3, #0
 8006068:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2210      	movs	r2, #16
 800606e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	3301      	adds	r3, #1
 8006074:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800607c:	d901      	bls.n	8006082 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e006      	b.n	8006090 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0310 	and.w	r3, r3, #16
 800608a:	2b10      	cmp	r3, #16
 800608c:	d0f0      	beq.n	8006070 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	460b      	mov	r3, r1
 80060a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	68f9      	ldr	r1, [r7, #12]
 80060b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060bc:	4313      	orrs	r3, r2
 80060be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3714      	adds	r7, #20
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80060e8:	f023 0303 	bic.w	r3, r3, #3
 80060ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060fc:	f043 0302 	orr.w	r3, r3, #2
 8006100:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	f003 0301 	and.w	r3, r3, #1
}
 8006120:	4618      	mov	r0, r3
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	3301      	adds	r3, #1
 800613c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006144:	d901      	bls.n	800614a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e01b      	b.n	8006182 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	daf2      	bge.n	8006138 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f043 0201 	orr.w	r2, r3, #1
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	3301      	adds	r3, #1
 8006166:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800616e:	d901      	bls.n	8006174 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e006      	b.n	8006182 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b01      	cmp	r3, #1
 800617e:	d0f0      	beq.n	8006162 <USB_CoreReset+0x36>

  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800618e:	b480      	push	{r7}
 8006190:	b085      	sub	sp, #20
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
 8006196:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	1c5a      	adds	r2, r3, #1
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	601a      	str	r2, [r3, #0]
}
 80061ca:	bf00      	nop
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80061d6:	b480      	push	{r7}
 80061d8:	b085      	sub	sp, #20
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6892      	ldr	r2, [r2, #8]
 80061ec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6852      	ldr	r2, [r2, #4]
 80061f6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d103      	bne.n	800620a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689a      	ldr	r2, [r3, #8]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	1e5a      	subs	r2, r3, #1
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3714      	adds	r7, #20
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
	...

0800622c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006232:	2300      	movs	r3, #0
 8006234:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006236:	4b4f      	ldr	r3, [pc, #316]	@ (8006374 <xTaskIncrementTick+0x148>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	f040 808f 	bne.w	800635e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006240:	4b4d      	ldr	r3, [pc, #308]	@ (8006378 <xTaskIncrementTick+0x14c>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3301      	adds	r3, #1
 8006246:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006248:	4a4b      	ldr	r2, [pc, #300]	@ (8006378 <xTaskIncrementTick+0x14c>)
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d121      	bne.n	8006298 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006254:	4b49      	ldr	r3, [pc, #292]	@ (800637c <xTaskIncrementTick+0x150>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00b      	beq.n	8006276 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800625e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006262:	f383 8811 	msr	BASEPRI, r3
 8006266:	f3bf 8f6f 	isb	sy
 800626a:	f3bf 8f4f 	dsb	sy
 800626e:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006270:	bf00      	nop
 8006272:	bf00      	nop
 8006274:	e7fd      	b.n	8006272 <xTaskIncrementTick+0x46>
 8006276:	4b41      	ldr	r3, [pc, #260]	@ (800637c <xTaskIncrementTick+0x150>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	60fb      	str	r3, [r7, #12]
 800627c:	4b40      	ldr	r3, [pc, #256]	@ (8006380 <xTaskIncrementTick+0x154>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a3e      	ldr	r2, [pc, #248]	@ (800637c <xTaskIncrementTick+0x150>)
 8006282:	6013      	str	r3, [r2, #0]
 8006284:	4a3e      	ldr	r2, [pc, #248]	@ (8006380 <xTaskIncrementTick+0x154>)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6013      	str	r3, [r2, #0]
 800628a:	4b3e      	ldr	r3, [pc, #248]	@ (8006384 <xTaskIncrementTick+0x158>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3301      	adds	r3, #1
 8006290:	4a3c      	ldr	r2, [pc, #240]	@ (8006384 <xTaskIncrementTick+0x158>)
 8006292:	6013      	str	r3, [r2, #0]
 8006294:	f000 f8e8 	bl	8006468 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006298:	4b3b      	ldr	r3, [pc, #236]	@ (8006388 <xTaskIncrementTick+0x15c>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d348      	bcc.n	8006334 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062a2:	4b36      	ldr	r3, [pc, #216]	@ (800637c <xTaskIncrementTick+0x150>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d104      	bne.n	80062b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062ac:	4b36      	ldr	r3, [pc, #216]	@ (8006388 <xTaskIncrementTick+0x15c>)
 80062ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062b2:	601a      	str	r2, [r3, #0]
					break;
 80062b4:	e03e      	b.n	8006334 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062b6:	4b31      	ldr	r3, [pc, #196]	@ (800637c <xTaskIncrementTick+0x150>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d203      	bcs.n	80062d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80062ce:	4a2e      	ldr	r2, [pc, #184]	@ (8006388 <xTaskIncrementTick+0x15c>)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80062d4:	e02e      	b.n	8006334 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	3304      	adds	r3, #4
 80062da:	4618      	mov	r0, r3
 80062dc:	f7ff ff7b 	bl	80061d6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	3318      	adds	r3, #24
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7ff ff72 	bl	80061d6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f6:	2201      	movs	r2, #1
 80062f8:	409a      	lsls	r2, r3
 80062fa:	4b24      	ldr	r3, [pc, #144]	@ (800638c <xTaskIncrementTick+0x160>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4313      	orrs	r3, r2
 8006300:	4a22      	ldr	r2, [pc, #136]	@ (800638c <xTaskIncrementTick+0x160>)
 8006302:	6013      	str	r3, [r2, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006308:	4613      	mov	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4a1f      	ldr	r2, [pc, #124]	@ (8006390 <xTaskIncrementTick+0x164>)
 8006312:	441a      	add	r2, r3
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	3304      	adds	r3, #4
 8006318:	4619      	mov	r1, r3
 800631a:	4610      	mov	r0, r2
 800631c:	f7ff ff37 	bl	800618e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006324:	4b1b      	ldr	r3, [pc, #108]	@ (8006394 <xTaskIncrementTick+0x168>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	429a      	cmp	r2, r3
 800632c:	d3b9      	bcc.n	80062a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800632e:	2301      	movs	r3, #1
 8006330:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006332:	e7b6      	b.n	80062a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006334:	4b17      	ldr	r3, [pc, #92]	@ (8006394 <xTaskIncrementTick+0x168>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800633a:	4915      	ldr	r1, [pc, #84]	@ (8006390 <xTaskIncrementTick+0x164>)
 800633c:	4613      	mov	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d901      	bls.n	8006350 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800634c:	2301      	movs	r3, #1
 800634e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006350:	4b11      	ldr	r3, [pc, #68]	@ (8006398 <xTaskIncrementTick+0x16c>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006358:	2301      	movs	r3, #1
 800635a:	617b      	str	r3, [r7, #20]
 800635c:	e004      	b.n	8006368 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800635e:	4b0f      	ldr	r3, [pc, #60]	@ (800639c <xTaskIncrementTick+0x170>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	3301      	adds	r3, #1
 8006364:	4a0d      	ldr	r2, [pc, #52]	@ (800639c <xTaskIncrementTick+0x170>)
 8006366:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006368:	697b      	ldr	r3, [r7, #20]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	200008a8 	.word	0x200008a8
 8006378:	20000890 	.word	0x20000890
 800637c:	20000888 	.word	0x20000888
 8006380:	2000088c 	.word	0x2000088c
 8006384:	200008a0 	.word	0x200008a0
 8006388:	200008a4 	.word	0x200008a4
 800638c:	20000894 	.word	0x20000894
 8006390:	200007fc 	.word	0x200007fc
 8006394:	200007f8 	.word	0x200007f8
 8006398:	2000089c 	.word	0x2000089c
 800639c:	20000898 	.word	0x20000898

080063a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80063a0:	b480      	push	{r7}
 80063a2:	b087      	sub	sp, #28
 80063a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80063a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006450 <vTaskSwitchContext+0xb0>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80063ae:	4b29      	ldr	r3, [pc, #164]	@ (8006454 <vTaskSwitchContext+0xb4>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80063b4:	e045      	b.n	8006442 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80063b6:	4b27      	ldr	r3, [pc, #156]	@ (8006454 <vTaskSwitchContext+0xb4>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063bc:	4b26      	ldr	r3, [pc, #152]	@ (8006458 <vTaskSwitchContext+0xb8>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	fab3 f383 	clz	r3, r3
 80063c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80063ca:	7afb      	ldrb	r3, [r7, #11]
 80063cc:	f1c3 031f 	rsb	r3, r3, #31
 80063d0:	617b      	str	r3, [r7, #20]
 80063d2:	4922      	ldr	r1, [pc, #136]	@ (800645c <vTaskSwitchContext+0xbc>)
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	4613      	mov	r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4413      	add	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	440b      	add	r3, r1
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10b      	bne.n	80063fe <vTaskSwitchContext+0x5e>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	607b      	str	r3, [r7, #4]
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	e7fd      	b.n	80063fa <vTaskSwitchContext+0x5a>
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	4613      	mov	r3, r2
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	4a14      	ldr	r2, [pc, #80]	@ (800645c <vTaskSwitchContext+0xbc>)
 800640a:	4413      	add	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	685a      	ldr	r2, [r3, #4]
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	605a      	str	r2, [r3, #4]
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	3308      	adds	r3, #8
 8006420:	429a      	cmp	r2, r3
 8006422:	d104      	bne.n	800642e <vTaskSwitchContext+0x8e>
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	685a      	ldr	r2, [r3, #4]
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	605a      	str	r2, [r3, #4]
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	4a0a      	ldr	r2, [pc, #40]	@ (8006460 <vTaskSwitchContext+0xc0>)
 8006436:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006438:	4b09      	ldr	r3, [pc, #36]	@ (8006460 <vTaskSwitchContext+0xc0>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	334c      	adds	r3, #76	@ 0x4c
 800643e:	4a09      	ldr	r2, [pc, #36]	@ (8006464 <vTaskSwitchContext+0xc4>)
 8006440:	6013      	str	r3, [r2, #0]
}
 8006442:	bf00      	nop
 8006444:	371c      	adds	r7, #28
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	200008a8 	.word	0x200008a8
 8006454:	2000089c 	.word	0x2000089c
 8006458:	20000894 	.word	0x20000894
 800645c:	200007fc 	.word	0x200007fc
 8006460:	200007f8 	.word	0x200007f8
 8006464:	2000000c 	.word	0x2000000c

08006468 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800646e:	4b0c      	ldr	r3, [pc, #48]	@ (80064a0 <prvResetNextTaskUnblockTime+0x38>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d104      	bne.n	8006482 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006478:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <prvResetNextTaskUnblockTime+0x3c>)
 800647a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800647e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006480:	e008      	b.n	8006494 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006482:	4b07      	ldr	r3, [pc, #28]	@ (80064a0 <prvResetNextTaskUnblockTime+0x38>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	4a04      	ldr	r2, [pc, #16]	@ (80064a4 <prvResetNextTaskUnblockTime+0x3c>)
 8006492:	6013      	str	r3, [r2, #0]
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	20000888 	.word	0x20000888
 80064a4:	200008a4 	.word	0x200008a4
	...

080064b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80064b0:	4b07      	ldr	r3, [pc, #28]	@ (80064d0 <pxCurrentTCBConst2>)
 80064b2:	6819      	ldr	r1, [r3, #0]
 80064b4:	6808      	ldr	r0, [r1, #0]
 80064b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ba:	f380 8809 	msr	PSP, r0
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f04f 0000 	mov.w	r0, #0
 80064c6:	f380 8811 	msr	BASEPRI, r0
 80064ca:	4770      	bx	lr
 80064cc:	f3af 8000 	nop.w

080064d0 <pxCurrentTCBConst2>:
 80064d0:	200007f8 	.word	0x200007f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
	...

080064e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064e0:	f3ef 8009 	mrs	r0, PSP
 80064e4:	f3bf 8f6f 	isb	sy
 80064e8:	4b15      	ldr	r3, [pc, #84]	@ (8006540 <pxCurrentTCBConst>)
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	f01e 0f10 	tst.w	lr, #16
 80064f0:	bf08      	it	eq
 80064f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064fa:	6010      	str	r0, [r2, #0]
 80064fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006500:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006504:	f380 8811 	msr	BASEPRI, r0
 8006508:	f3bf 8f4f 	dsb	sy
 800650c:	f3bf 8f6f 	isb	sy
 8006510:	f7ff ff46 	bl	80063a0 <vTaskSwitchContext>
 8006514:	f04f 0000 	mov.w	r0, #0
 8006518:	f380 8811 	msr	BASEPRI, r0
 800651c:	bc09      	pop	{r0, r3}
 800651e:	6819      	ldr	r1, [r3, #0]
 8006520:	6808      	ldr	r0, [r1, #0]
 8006522:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006526:	f01e 0f10 	tst.w	lr, #16
 800652a:	bf08      	it	eq
 800652c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006530:	f380 8809 	msr	PSP, r0
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	f3af 8000 	nop.w

08006540 <pxCurrentTCBConst>:
 8006540:	200007f8 	.word	0x200007f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006544:	bf00      	nop
 8006546:	bf00      	nop

08006548 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b082      	sub	sp, #8
 800654c:	af00      	add	r7, sp, #0
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	607b      	str	r3, [r7, #4]
}
 8006560:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006562:	f7ff fe63 	bl	800622c <xTaskIncrementTick>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d003      	beq.n	8006574 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800656c:	4b06      	ldr	r3, [pc, #24]	@ (8006588 <SysTick_Handler+0x40>)
 800656e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006572:	601a      	str	r2, [r3, #0]
 8006574:	2300      	movs	r3, #0
 8006576:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800657e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006580:	bf00      	nop
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	e000ed04 	.word	0xe000ed04

0800658c <memset>:
 800658c:	4402      	add	r2, r0
 800658e:	4603      	mov	r3, r0
 8006590:	4293      	cmp	r3, r2
 8006592:	d100      	bne.n	8006596 <memset+0xa>
 8006594:	4770      	bx	lr
 8006596:	f803 1b01 	strb.w	r1, [r3], #1
 800659a:	e7f9      	b.n	8006590 <memset+0x4>

0800659c <__libc_init_array>:
 800659c:	b570      	push	{r4, r5, r6, lr}
 800659e:	4d0d      	ldr	r5, [pc, #52]	@ (80065d4 <__libc_init_array+0x38>)
 80065a0:	4c0d      	ldr	r4, [pc, #52]	@ (80065d8 <__libc_init_array+0x3c>)
 80065a2:	1b64      	subs	r4, r4, r5
 80065a4:	10a4      	asrs	r4, r4, #2
 80065a6:	2600      	movs	r6, #0
 80065a8:	42a6      	cmp	r6, r4
 80065aa:	d109      	bne.n	80065c0 <__libc_init_array+0x24>
 80065ac:	4d0b      	ldr	r5, [pc, #44]	@ (80065dc <__libc_init_array+0x40>)
 80065ae:	4c0c      	ldr	r4, [pc, #48]	@ (80065e0 <__libc_init_array+0x44>)
 80065b0:	f000 f818 	bl	80065e4 <_init>
 80065b4:	1b64      	subs	r4, r4, r5
 80065b6:	10a4      	asrs	r4, r4, #2
 80065b8:	2600      	movs	r6, #0
 80065ba:	42a6      	cmp	r6, r4
 80065bc:	d105      	bne.n	80065ca <__libc_init_array+0x2e>
 80065be:	bd70      	pop	{r4, r5, r6, pc}
 80065c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80065c4:	4798      	blx	r3
 80065c6:	3601      	adds	r6, #1
 80065c8:	e7ee      	b.n	80065a8 <__libc_init_array+0xc>
 80065ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ce:	4798      	blx	r3
 80065d0:	3601      	adds	r6, #1
 80065d2:	e7f2      	b.n	80065ba <__libc_init_array+0x1e>
 80065d4:	0800664c 	.word	0x0800664c
 80065d8:	0800664c 	.word	0x0800664c
 80065dc:	0800664c 	.word	0x0800664c
 80065e0:	08006650 	.word	0x08006650

080065e4 <_init>:
 80065e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e6:	bf00      	nop
 80065e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ea:	bc08      	pop	{r3}
 80065ec:	469e      	mov	lr, r3
 80065ee:	4770      	bx	lr

080065f0 <_fini>:
 80065f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f2:	bf00      	nop
 80065f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065f6:	bc08      	pop	{r3}
 80065f8:	469e      	mov	lr, r3
 80065fa:	4770      	bx	lr
