// Seed: 2725799366
module module_0 #(
    parameter id_3 = 32'd0
) (
    id_1
);
  inout wire id_1;
  id_2(
      1, id_1.id_2, -1, -1
  );
  wire [1 : ~  -1] _id_3, id_4, id_5[id_3 : -1], id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    input supply0 id_0,
    input supply0 _id_1,
    logic id_14,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    output wand id_7
    , id_15,
    output supply0 id_8,
    output wire id_9,
    output tri id_10,
    input wire id_11,
    output uwire id_12
);
  assign id_15 = -1;
  assign id_12 = id_3;
  real id_16[id_1 : 1  ==  -1];
  module_0 modCall_1 (id_15);
endmodule
