#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 10 03:19:08 2022
# Process ID: 57136
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent56876 E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\IP_Core_Based\TN_32bit\STN_32bit\vivado\sysgen_STN\sysgen_STN.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sysgen_STN [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
file mkdir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/constrs_1
file mkdir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/constrs_1/new
close [ open E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/constrs_1/new/config.xdc w ]
add_files -fileset constrs_1 E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/constrs_1/new/config.xdc
set_property target_constrs_file E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/constrs_1/new/config.xdc [current_fileset -constrset]
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
current_design synth_1
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
current_design synth_1
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
current_design synth_1
save_constraints -force
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
