$date
	Mon Jan 12 08:52:39 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module risc_processor_testbench $end
$var reg 1 ! clk $end
$scope module proc $end
$var wire 1 ! clk $end
$var wire 1 " stallForMemoryAccess $end
$var wire 1 # writeCache $end
$var wire 5 $ shift_idex [4:0] $end
$var wire 5 % shift [4:0] $end
$var wire 1 & regWrite_memwb $end
$var wire 1 ' regWrite_idex $end
$var wire 1 ( regWrite_exmem $end
$var wire 1 ) regWrite $end
$var wire 1 * readCache $end
$var wire 8 + r2_reg [7:0] $end
$var wire 8 , r2_exmem [7:0] $end
$var wire 8 - r1_reg [7:0] $end
$var wire 1 . predictionResult_ifid $end
$var wire 1 / predictionResult_idex $end
$var wire 1 0 predictionResult_fromBht $end
$var wire 6 1 pc_ifid [5:0] $end
$var wire 6 2 pc_idex [5:0] $end
$var wire 16 3 operand_2_idex [15:0] $end
$var wire 16 4 operand_2 [15:0] $end
$var wire 5 5 operand_1_idex [4:0] $end
$var wire 5 6 operand_1 [4:0] $end
$var wire 8 7 mem_data_memwb [7:0] $end
$var wire 1 8 memWrite_idex $end
$var wire 1 9 memWrite_fromCache $end
$var wire 1 : memWrite $end
$var wire 1 ; memToReg_memwb $end
$var wire 1 < memToReg_idex $end
$var wire 1 = memToReg_exmem $end
$var wire 1 > memToReg $end
$var wire 1 ? memRead_idex $end
$var wire 1 @ memRead_fromCache $end
$var wire 1 A memRead $end
$var wire 1 B memDataCorrect $end
$var wire 1 C jumpFlag_exmem $end
$var wire 1 D jumpFlag $end
$var wire 16 E jumpAddress_ifid [15:0] $end
$var wire 16 F jumpAddress_idex [15:0] $end
$var wire 16 G jumpAddress_bht [15:0] $end
$var wire 32 H instruction [31:0] $end
$var wire 32 I instr_ifid [31:0] $end
$var wire 1 J hitOrMiss $end
$var wire 5 K dest_addr_memwb [4:0] $end
$var wire 5 L dest_addr_exmem [4:0] $end
$var wire 5 M destAddrReg_idex [4:0] $end
$var wire 5 N destAddrReg [4:0] $end
$var wire 8 O destAddVal_reg [7:0] $end
$var wire 8 P destAddVal_exmem [7:0] $end
$var wire 8 Q data_toProcessor [7:0] $end
$var wire 32 R data_toMemory [31:0] $end
$var wire 32 S data_fromMemory [31:0] $end
$var wire 8 T dataToWrite [7:0] $end
$var wire 8 U alu_result_memwb [7:0] $end
$var wire 8 V alu_result_exmem [7:0] $end
$var wire 8 W alu_result [7:0] $end
$var wire 4 X aluTask_idex [3:0] $end
$var wire 4 Y aluTask [3:0] $end
$var wire 1 Z aluSrc_idex $end
$var wire 1 [ aluSrc $end
$var wire 16 \ aluInput2 [15:0] $end
$var wire 8 ] addr_fromCache [7:0] $end
$var reg 1 ^ clear $end
$var reg 6 _ pc [5:0] $end
$scope module BHT $end
$var wire 1 ! clk $end
$var wire 6 ` programCounter [5:0] $end
$var wire 1 D takenOrNot $end
$var wire 1 / predictionResult_idex $end
$var wire 6 a pc_idex [5:0] $end
$var wire 32 b instruction [31:0] $end
$var wire 4 c aluTask_idex [3:0] $end
$var reg 4 d index [3:0] $end
$var reg 16 e jumpAddress [15:0] $end
$var reg 7 f opcode [6:0] $end
$var reg 1 0 predictionResult $end
$upscope $end
$scope module cacheBlock $end
$var wire 1 ! clk $end
$var wire 1 # writeCache $end
$var wire 1 * readCache $end
$var wire 1 B memDataCorrect $end
$var wire 8 g data_toCache [7:0] $end
$var wire 32 h data_fromMemory [31:0] $end
$var wire 8 i address [7:0] $end
$var reg 8 j addr_fromCache [7:0] $end
$var reg 32 k data_toMemory [31:0] $end
$var reg 8 l data_toProcessor [7:0] $end
$var reg 1 J hitOrMiss $end
$var reg 2 m index [1:0] $end
$var reg 1 @ memRead $end
$var reg 1 9 memWrite $end
$var reg 2 n offset [1:0] $end
$var reg 4 o tag [3:0] $end
$var reg 5 p whatsInCache [4:0] $end
$var integer 32 q i [31:0] $end
$upscope $end
$scope module dec $end
$var wire 1 ! clk $end
$var wire 32 r instruction [31:0] $end
$var reg 1 [ aluSrc $end
$var reg 4 s aluTask [3:0] $end
$var reg 5 t destAddrReg [4:0] $end
$var reg 6 u funct [5:0] $end
$var reg 1 A memRead $end
$var reg 1 > memToReg $end
$var reg 1 : memWrite $end
$var reg 6 v opcode [5:0] $end
$var reg 5 w operand_1 [4:0] $end
$var reg 16 x operand_2 [15:0] $end
$var reg 1 ) regWrite $end
$var reg 5 y shift [4:0] $end
$upscope $end
$scope module emReg $end
$var wire 1 ! clk $end
$var wire 1 " stallForMemoryAccess $end
$var wire 1 ' regWrite $end
$var wire 8 z r2 [7:0] $end
$var wire 1 8 memWrite $end
$var wire 1 < memToReg $end
$var wire 1 ? memRead $end
$var wire 1 D jumpFlag $end
$var wire 5 { dest_addr [4:0] $end
$var wire 8 | destAddVal [7:0] $end
$var wire 8 } alu_result [7:0] $end
$var reg 8 ~ alu_result_exmem [7:0] $end
$var reg 8 !" destAddVal_exmem [7:0] $end
$var reg 5 "" dest_addr_exmem [4:0] $end
$var reg 1 C jumpFlag_exmem $end
$var reg 1 * memRead_exmem $end
$var reg 1 = memToReg_exmem $end
$var reg 1 # memWrite_exmem $end
$var reg 8 #" r2_exmem [7:0] $end
$var reg 1 ( regWrite_exmem $end
$upscope $end
$scope module exec $end
$var wire 1 ! clk $end
$var wire 5 $" shamt [4:0] $end
$var wire 16 %" operand2 [15:0] $end
$var wire 8 &" operand1 [7:0] $end
$var wire 4 '" aluTask [3:0] $end
$var reg 1 D jumpFlag $end
$var reg 8 (" result [7:0] $end
$upscope $end
$scope module ieReg $end
$var wire 1 [ aluSrc $end
$var wire 4 )" aluTask [3:0] $end
$var wire 1 ^ clear $end
$var wire 1 ! clk $end
$var wire 5 *" destAddrReg [4:0] $end
$var wire 1 A memRead $end
$var wire 1 > memToReg $end
$var wire 1 : memWrite $end
$var wire 5 +" operand_1 [4:0] $end
$var wire 16 ," operand_2 [15:0] $end
$var wire 1 ) regWrite $end
$var wire 5 -" shift [4:0] $end
$var wire 1 " stallForMemoryAccess $end
$var wire 1 . predictionResult_ifid $end
$var wire 6 ." pc_ifid [5:0] $end
$var wire 16 /" jumpAddress [15:0] $end
$var reg 1 Z aluSrc_idex $end
$var reg 4 0" aluTask_idex [3:0] $end
$var reg 5 1" destAddrReg_idex [4:0] $end
$var reg 16 2" jumpAddress_idex [15:0] $end
$var reg 1 ? memRead_idex $end
$var reg 1 < memToReg_idex $end
$var reg 1 8 memWrite_idex $end
$var reg 5 3" operand_1_idex [4:0] $end
$var reg 16 4" operand_2_idex [15:0] $end
$var reg 6 5" pc_idex [5:0] $end
$var reg 1 / predictionResult_idex $end
$var reg 1 ' regWrite_idex $end
$var reg 5 6" shift_idex [4:0] $end
$upscope $end
$scope module iiReg $end
$var wire 1 ^ clear $end
$var wire 1 ! clk $end
$var wire 16 7" jumpAddress [15:0] $end
$var wire 1 0 predictionResult $end
$var wire 6 8" programCounter [5:0] $end
$var wire 1 " stallForMemoryAccess $end
$var wire 32 9" instruction [31:0] $end
$var reg 32 :" instr_ifid [31:0] $end
$var reg 16 ;" jumpAddress_ifid [15:0] $end
$var reg 6 <" pc_ifid [5:0] $end
$var reg 1 . predictionResult_ifid $end
$upscope $end
$scope module im $end
$var wire 6 =" address [5:0] $end
$var wire 1 ! clk $end
$var wire 1 >" stallForMemoryAccess $end
$var reg 32 ?" instruction [31:0] $end
$upscope $end
$scope module memBlock $end
$var wire 8 @" addr [7:0] $end
$var wire 8 A" addr_fromCache [7:0] $end
$var wire 1 ! clk $end
$var wire 32 B" data_toMemory [31:0] $end
$var wire 1 J hitOrMiss $end
$var wire 1 @ memRead $end
$var wire 1 9 memWrite $end
$var reg 1 C" clkDiv $end
$var reg 32 D" data_fromMemory [31:0] $end
$var reg 1 B memDataCorrect $end
$var reg 1 E" readDone $end
$var reg 32 F" temp_data [31:0] $end
$var reg 2 G" writeCounter [1:0] $end
$var reg 1 H" writeInProgress $end
$var integer 32 I" i [31:0] $end
$upscope $end
$scope module muxe $end
$var wire 1 Z aluSrc $end
$var wire 16 J" intermediate [15:0] $end
$var wire 8 K" r2_register [7:0] $end
$var reg 16 L" aluInput2 [15:0] $end
$upscope $end
$scope module mwReg $end
$var wire 8 M" alu_result [7:0] $end
$var wire 1 ! clk $end
$var wire 5 N" dest_addr [4:0] $end
$var wire 1 = memToReg $end
$var wire 8 O" mem_data [7:0] $end
$var wire 1 ( regWrite $end
$var wire 1 " stallForMemoryAccess $end
$var reg 8 P" alu_result_memwb [7:0] $end
$var reg 5 Q" dest_addr_memwb [4:0] $end
$var reg 1 ; memToReg_memwb $end
$var reg 8 R" mem_data_memwb [7:0] $end
$var reg 1 & regWrite_memwb $end
$upscope $end
$scope module regis $end
$var wire 1 ! clk $end
$var wire 8 S" destAddVal [7:0] $end
$var wire 5 T" destAdd_dataFetch [4:0] $end
$var wire 5 U" destAdd_wb [4:0] $end
$var wire 8 V" r1 [7:0] $end
$var wire 5 W" r1_add [4:0] $end
$var wire 8 X" r2 [7:0] $end
$var wire 16 Y" r2_add [15:0] $end
$var wire 1 " stallForMemoryAccess $end
$var wire 1 & writeEnable $end
$var wire 8 Z" writeData [7:0] $end
$upscope $end
$scope module wbDataSelector $end
$var wire 8 [" alu_result_memwb [7:0] $end
$var wire 1 ; memToReg_memwb $end
$var wire 8 \" mem_data_memwb [7:0] $end
$var reg 8 ]" dataToWrite [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ]"
b0 \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
b0 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
0H"
b0 G"
bx F"
0E"
bx D"
0C"
b0 B"
bx A"
bx @"
b101000010000010000000000000010 ?"
z>"
b0 ="
bx <"
bx ;"
bx :"
b101000010000010000000000000010 9"
b0 8"
b10 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
b0 q
bx p
bx o
bx n
bx m
b0 l
b0 k
bx j
bx i
bx h
bx g
b1010 f
b10 e
b0 d
bx c
b101000010000010000000000000010 b
bx a
b0 `
b0 _
x^
bx ]
bx \
x[
xZ
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
b0 R
b0 Q
bx P
bx O
bx N
bx M
bx L
bx K
1J
bx I
b101000010000010000000000000010 H
b10 G
bx F
bx E
xD
xC
xB
xA
0@
x?
x>
x=
x<
x;
x:
09
x8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
00
x/
x.
bx -
bx ,
bx +
x*
x)
x(
x'
x&
bx %
bx $
x#
0"
0!
$end
#5
b10 4
b10 x
b10 ,"
b10 6
b10 w
b10 +"
b1 N
b1 t
b1 *"
b1 Y
b1 s
b1 )"
1[
0>
0)
1:
0A
b1010 v
b11 G
b11 e
b11 7"
b1 d
b101000010000010000000000000011 H
b101000010000010000000000000011 b
b101000010000010000000000000011 9"
b101000010000010000000000000011 ?"
0.
b10 E
b10 /"
b10 ;"
b0 1
b0 ."
b0 <"
b101000010000010000000000000010 I
b101000010000010000000000000010 r
b101000010000010000000000000010 :"
b0 7
b0 R"
b1 _
b1 `
b1 8"
b1 ="
1B
1!
#10
0!
#15
b10 W
b10 }
b10 ("
b10 \
b10 %"
b10 L"
b1111 G
b1111 e
b1111 7"
b10 d
b1 f
b100010000100000000000001111 H
b100010000100000000000001111 b
b100010000100000000000001111 9"
b100010000100000000000001111 ?"
b0 +
b0 z
b0 K"
b0 X"
0D
b11 4
b11 x
b11 ,"
b10 _
b10 `
b10 8"
b10 ="
0/
b0 2
b0 a
b0 5"
0<
1Z
18
0?
0'
b10 F
b10 2"
b10 3
b10 4"
b10 J"
b10 Y"
b1100 O
b1100 |
b1100 S"
b1 M
b1 {
b1 1"
b1 T"
b0 -
b0 &"
b0 V"
b10 5
b10 3"
b10 W"
b1 X
b1 c
b1 '"
b1 0"
b11 E
b11 /"
b11 ;"
b1 1
b1 ."
b1 <"
b101000010000010000000000000011 I
b101000010000010000000000000011 r
b101000010000010000000000000011 :"
1!
#20
0!
#25
b11 W
b11 }
b11 ("
b11 \
b11 %"
b11 L"
1"
b1111 4
b1111 x
b1111 ,"
b10 N
b10 t
b10 *"
0:
1)
b1 v
0J
b0 p
b10 n
b0 o
b0 m
b0 G
b0 e
b0 7"
b11 d
b0 f
b0 H
b0 b
b0 9"
b0 ?"
b1111 E
b1111 /"
b1111 ;"
b10 1
b10 ."
b10 <"
b100010000100000000000001111 I
b100010000100000000000001111 r
b100010000100000000000001111 :"
b1 2
b1 a
b1 5"
b11 F
b11 2"
b11 3
b11 4"
b11 J"
b11 Y"
0C
0=
1#
0*
0(
b1 L
b1 ""
b1 N"
b1100 P
b1100 g
b1100 !"
b0 ,
b0 #"
b10 V
b10 i
b10 ~
b10 @"
b10 M"
b11 _
b11 `
b11 8"
b11 ="
1!
#30
0!
#35
1@
0"
1J
b10000 p
0B
1!
#40
0!
#45
b1111 W
b1111 }
b1111 ("
b1111 \
b1111 %"
b1111 L"
b0 %
b0 y
b0 -"
b0 N
b0 t
b0 *"
b0 4
b0 x
b0 ,"
b0 6
b0 w
b0 +"
b0 Y
b0 s
b0 )"
b0 u
0[
b0 v
b11 n
b10 T
b10 Z"
b10 ]"
b100 d
b0 E
b0 /"
b0 ;"
b11 1
b11 ."
b11 <"
b0 I
b0 r
b0 :"
b10 2
b10 a
b10 5"
08
1'
b1111 F
b1111 2"
b1111 3
b1111 4"
b1111 J"
b1111 Y"
b0 O
b0 |
b0 S"
b10 M
b10 {
b10 1"
b10 T"
b11 V
b11 i
b11 ~
b11 @"
b11 M"
0@
1C"
0;
0&
b1 K
b1 Q"
b1 U"
b10 U
b10 P"
b10 ["
b100 _
b100 `
b100 8"
b100 ="
0B
1!
#50
0!
#55
b0 \
b0 %"
b0 L"
b0 W
b0 }
b0 ("
b101 d
b11 T
b11 Z"
b11 ]"
b11 o
b101 _
b101 `
b101 8"
b101 ="
b11 U
b11 P"
b11 ["
0#
1(
b10 L
b10 ""
b10 N"
b0 P
b0 g
b0 !"
b1111 V
b1111 i
b1111 ~
b1111 @"
b1111 M"
b11 2
b11 a
b11 5"
0Z
b0 F
b0 2"
b0 3
b0 4"
b0 J"
b0 Y"
b0 $
b0 $"
b0 6"
b0 M
b0 {
b0 1"
b0 T"
b0 5
b0 3"
b0 W"
b0 X
b0 c
b0 '"
b0 0"
b100 1
b100 ."
b100 <"
1B
1!
#60
0!
#65
b0 n
b0 o
b1111 T
b1111 Z"
b1111 ]"
b1111 G
b1111 e
b1111 7"
b110 d
b1 f
b100010000010000000000001111 H
b100010000010000000000001111 b
b100010000010000000000001111 9"
b100010000010000000000001111 ?"
b101 1
b101 ."
b101 <"
b100 2
b100 a
b100 5"
b0 L
b0 ""
b0 N"
b0 V
b0 i
b0 ~
b0 @"
b0 M"
1&
b10 K
b10 Q"
b10 U"
b1111 U
b1111 P"
b1111 ["
b110 _
b110 `
b110 8"
b110 ="
1!
#70
0!
#75
b111 d
b100010000110000000000001111 H
b100010000110000000000001111 b
b100010000110000000000001111 9"
b100010000110000000000001111 ?"
b0 T
b0 Z"
b0 ]"
b1111 4
b1111 x
b1111 ,"
b10 6
b10 w
b10 +"
b1 N
b1 t
b1 *"
b1 Y
b1 s
b1 )"
1[
b1 v
b111 _
b111 `
b111 8"
b111 ="
b0 K
b0 Q"
b0 U"
b0 U
b0 P"
b0 ["
b101 2
b101 a
b101 5"
b1111 E
b1111 /"
b1111 ;"
b110 1
b110 ."
b110 <"
b100010000010000000000001111 I
b100010000010000000000001111 r
b100010000010000000000001111 :"
1!
#80
0!
#85
b1111 \
b1111 %"
b1111 L"
b11 N
b11 t
b11 *"
b11110 W
b11110 }
b11110 ("
10
b111 G
b111 e
b111 7"
b1000 d
b1011 f
b101100010001000000000000000111 H
b101100010001000000000000000111 b
b101100010001000000000000000111 9"
b101100010001000000000000000111 ?"
b111 1
b111 ."
b111 <"
b100010000110000000000001111 I
b100010000110000000000001111 r
b100010000110000000000001111 :"
b110 2
b110 a
b110 5"
1Z
b1111 F
b1111 2"
b1111 3
b1111 4"
b1111 J"
b1111 Y"
b1100 O
b1100 |
b1100 S"
b1 M
b1 {
b1 1"
b1 T"
b1111 -
b1111 &"
b1111 V"
b10 5
b10 3"
b10 W"
b1 X
b1 c
b1 '"
b1 0"
b1000 _
b1000 `
b1000 8"
b1000 ="
1!
#90
0!
#95
00
b10 G
b10 e
b10 7"
b0 d
b1010 f
b101000010000010000000000000010 H
b101000010000010000000000000010 b
b101000010000010000000000000010 9"
b101000010000010000000000000010 ?"
b10 n
b111 o
b100 4
b100 x
b100 ,"
0[
b1011 Y
b1011 s
b1011 )"
b1011 v
b10000 _
b10000 `
b10000 8"
b10000 ="
b1 L
b1 ""
b1 N"
b1100 P
b1100 g
b1100 !"
b11110 V
b11110 i
b11110 ~
b11110 @"
b11110 M"
b111 2
b111 a
b111 5"
b0 O
b0 |
b0 S"
b11 M
b11 {
b11 1"
b11 T"
1.
b111 E
b111 /"
b111 ;"
b1000 1
b1000 ."
b1000 <"
b101100010001000000000000000111 I
b101100010001000000000000000111 r
b101100010001000000000000000111 :"
1!
#100
0!
#105
0^
b0 \
b0 %"
b0 L"
b10 4
b10 x
b10 ,"
b1 N
b1 t
b1 *"
b1 Y
b1 s
b1 )"
1[
0)
1:
b1010 v
0D
b0 W
b0 }
b0 ("
b11110 T
b11110 Z"
b11110 ]"
b11 G
b11 e
b11 7"
b1 d
b101000010000010000000000000011 H
b101000010000010000000000000011 b
b101000010000010000000000000011 9"
b101000010000010000000000000011 ?"
0.
b10 E
b10 /"
b10 ;"
b10000 1
b10000 ."
b10000 <"
b101000010000010000000000000010 I
b101000010000010000000000000010 r
b101000010000010000000000000010 :"
1/
b1000 2
b1000 a
b1000 5"
0Z
b111 F
b111 2"
b100 3
b100 4"
b100 J"
b100 Y"
b1011 X
b1011 c
b1011 '"
b1011 0"
b11 L
b11 ""
b11 N"
b0 P
b0 g
b0 !"
b1 K
b1 Q"
b1 U"
b11110 U
b11110 P"
b11110 ["
b10001 _
b10001 `
b10001 8"
b10001 ="
1!
#110
0!
#115
b10 \
b10 %"
b10 L"
b1111 G
b1111 e
b1111 7"
b1 f
b100010010000000000000001111 H
b100010010000000000000001111 b
b100010010000000000000001111 9"
b100010010000000000000001111 ?"
b0 n
b0 o
b1111 +
b1111 z
b1111 K"
b1111 X"
b10001 W
b10001 }
b10001 ("
b11 4
b11 x
b11 ,"
b1001 d
b1001 _
b1001 `
b1001 8"
b1001 ="
b11 K
b11 Q"
b11 U"
b0 V
b0 i
b0 ~
b0 @"
b0 M"
0/
b10000 2
b10000 a
b10000 5"
1Z
18
0'
b10 F
b10 2"
b10 3
b10 4"
b10 J"
b10 Y"
b11110 O
b11110 |
b11110 S"
b1 M
b1 {
b1 1"
b1 T"
b1 X
b1 c
b1 '"
b1 0"
b11 E
b11 /"
b11 ;"
b10001 1
b10001 ."
b10001 <"
b101000010000010000000000000011 I
b101000010000010000000000000011 r
b101000010000010000000000000011 :"
1!
#120
0!
#125
b10010 W
b10010 }
b10010 ("
b11 \
b11 %"
b11 L"
1"
b1111 4
b1111 x
b1111 ,"
b1000 N
b1000 t
b1000 *"
0:
1)
b1 v
b11110 +
b11110 z
b11110 K"
b11110 X"
0J
b1 n
b100 o
b0 T
b0 Z"
b0 ]"
b1010 d
b100010010010000000000001111 H
b100010010010000000000001111 b
b100010010010000000000001111 9"
b100010010010000000000001111 ?"
b1111 E
b1111 /"
b1111 ;"
b1001 1
b1001 ."
b1001 <"
b100010010000000000000001111 I
b100010010000000000000001111 r
b100010010000000000000001111 :"
b10001 2
b10001 a
b10001 5"
b11 F
b11 2"
b11 3
b11 4"
b11 J"
b11 Y"
1#
0(
b1 L
b1 ""
b1 N"
b11110 P
b11110 g
b11110 !"
b1111 ,
b1111 #"
b10001 V
b10001 i
b10001 ~
b10001 @"
b10001 M"
b0 U
b0 P"
b0 ["
b1010 _
b1010 `
b1010 8"
b1010 ="
1!
#130
0!
#135
0"
1J
b10100 p
1@
19
b0 ]
b0 j
b0 A"
bx0000110000001100 R
bx0000110000001100 k
bx0000110000001100 B"
0B
1!
#140
0!
#145
b11110 W
b11110 }
b11110 ("
b1111 \
b1111 %"
b1111 L"
b1001 N
b1001 t
b1001 *"
b10 n
b10001 T
b10001 Z"
b10001 ]"
b0 G
b0 e
b0 7"
b1011 d
b1001 f
b100100010010000000000000000000 H
b100100010010000000000000000000 b
b100100010010000000000000000000 9"
b100100010010000000000000000000 ?"
b1010 1
b1010 ."
b1010 <"
b100010010010000000000001111 I
b100010010010000000000001111 r
b100010010010000000000001111 :"
b1001 2
b1001 a
b1001 5"
08
1'
b1111 F
b1111 2"
b1111 3
b1111 4"
b1111 J"
b1111 Y"
b0 O
b0 |
b0 S"
b1000 M
b1000 {
b1000 1"
b1000 T"
b0 +
b0 z
b0 K"
b0 X"
b11110 ,
b11110 #"
b10010 V
b10010 i
b10010 ~
b10010 @"
b10010 M"
0@
09
b1 G"
1E"
0C"
0&
b1 K
b1 Q"
b1 U"
b10001 U
b10001 P"
b10001 ["
b1011 _
b1011 `
b1011 8"
b1011 ="
1H"
b100 I"
bx F"
0B
1!
#150
0!
#155
b1100 d
b0 f
b0 H
b0 b
b0 9"
b0 ?"
b10010 T
b10010 Z"
b10010 ]"
b111 o
b0 4
b0 x
b0 ,"
b1000 N
b1000 t
b1000 *"
1>
1A
b1001 v
b1100 _
b1100 `
b1100 8"
b1100 ="
b10010 U
b10010 P"
b10010 ["
0#
1(
b1000 L
b1000 ""
b1000 N"
b0 P
b0 g
b0 !"
b0 ,
b0 #"
b11110 V
b11110 i
b11110 ~
b11110 @"
b11110 M"
b1010 2
b1010 a
b1010 5"
b1001 M
b1001 {
b1001 1"
b1001 T"
b0 E
b0 /"
b0 ;"
b1011 1
b1011 ."
b1011 <"
b100100010010000000000000000000 I
b100100010010000000000000000000 r
b100100010010000000000000000000 :"
1B
1!
#160
0!
#165
b1111 W
b1111 }
b1111 ("
b0 \
b0 %"
b0 L"
b0 N
b0 t
b0 *"
b0 6
b0 w
b0 +"
b0 Y
b0 s
b0 )"
0[
0>
0A
b0 v
b11110 T
b11110 Z"
b11110 ]"
b1101 d
b1100 1
b1100 ."
b1100 <"
b0 I
b0 r
b0 :"
b1011 2
b1011 a
b1011 5"
1<
1?
b0 F
b0 2"
b0 3
b0 4"
b0 J"
b0 Y"
b1000 M
b1000 {
b1000 1"
b1000 T"
b1001 L
b1001 ""
b1001 N"
1&
b1000 K
b1000 Q"
b1000 U"
b11110 U
b11110 P"
b11110 ["
b1101 _
b1101 `
b1101 8"
b1101 ="
1!
#170
0!
#175
b0 W
b0 }
b0 ("
1"
b1110 d
0J
b11 n
b11 o
b1110 _
b1110 `
b1110 8"
b1110 ="
b1001 K
b1001 Q"
b1001 U"
1=
1*
b1000 L
b1000 ""
b1000 N"
b1111 V
b1111 i
b1111 ~
b1111 @"
b1111 M"
b1100 2
b1100 a
b1100 5"
0<
0Z
0?
b0 M
b0 {
b0 1"
b0 T"
b0 -
b0 &"
b0 V"
b0 5
b0 3"
b0 W"
b0 X
b0 c
b0 '"
b0 0"
b1101 1
b1101 ."
b1101 <"
1!
#180
0!
#185
1@
19
b10000 ]
b10000 j
b10000 A"
bx0001111000011110xxxxxxxx R
bx0001111000011110xxxxxxxx k
bx0001111000011110xxxxxxxx B"
0B
1!
#190
0!
#195
b10 G"
1C"
1!
#200
0!
#205
b11 G"
0C"
b100 I"
bx F"
1!
#210
0!
#215
0H"
1B
b0 G"
1C"
1!
#220
0!
#225
b1 G"
0C"
1H"
b100 I"
bx F"
0B
1!
#230
0!
#235
b10 G"
1C"
1!
#240
0!
#245
b11 G"
0C"
b100 I"
bx F"
1!
#250
0!
#255
0H"
1B
b0 G"
1C"
1!
#260
0!
#265
b1 G"
0C"
1H"
b100 I"
bx F"
0B
1!
#270
0!
#275
b10 G"
1C"
1!
#280
0!
#285
b11 G"
0C"
b100 I"
bx F"
1!
#290
0!
#295
0H"
1B
b0 G"
1C"
1!
#300
0!
#305
b1 G"
0C"
1H"
b100 I"
bx F"
0B
1!
#310
0!
#315
b10 G"
1C"
1!
#320
0!
#325
b11 G"
0C"
b100 I"
bx F"
1!
#330
0!
#335
0H"
1B
b0 G"
1C"
1!
#340
0!
#345
b1 G"
0C"
1H"
b100 I"
bx F"
0B
1!
#350
0!
#355
b10 G"
1C"
1!
#360
0!
#365
b11 G"
0C"
b100 I"
bx F"
1!
#370
0!
#375
0H"
1B
b0 G"
1C"
1!
#380
0!
#385
b1 G"
0C"
1H"
b100 I"
bx F"
0B
1!
#390
0!
#395
b10 G"
1C"
1!
