<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim_logic_func_3bit" simType="QuestaSim">
    <Source worklib="work" path="decod24.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="logic_func_3bits.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="logic_func_3bit_tf.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="logic_func_3bit_tf"/>
</BaliSimProject>
