// Seed: 582076949
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output uwire id_5
);
  generate
    reg  id_6;
    tri1 id_7;
  endgenerate
  assign id_5[1] = 1'b0;
  logic id_8;
  assign id_7 = id_7;
  always @(1) begin
    SystemTFIdentifier(1, id_7[1]);
    id_6 <= 1;
  end
  assign id_8 = id_2;
  type_17 id_9 (
      .id_0 (id_4),
      .id_1 (1),
      .id_2 (1),
      .id_3 (id_5),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1'h0),
      .id_7 (1'b0),
      .id_8 (1),
      .id_9 ((id_7)),
      .id_10(id_2),
      .id_11(id_2),
      .id_12(1),
      .id_13(""),
      .id_14(1),
      .id_15(id_0),
      .id_16(id_5[1]),
      .id_17(1'h0),
      .id_18(1),
      .id_19((id_1)),
      .id_20(1'b0),
      .id_21(1),
      .id_22(id_0),
      .id_23(1 * 1 - 1),
      .id_24(1),
      .id_25(id_4)
  );
endmodule
