MODEL
MODEL_VERSION "v1998.8";
DESIGN "U602";

/* port names and type */
INPUT S:PIN134 = nRESET;
INPUT S:PIN71 = A<23>;
INPUT S:PIN70 = A<22>;
INPUT S:PIN68 = A<20>;
INPUT S:PIN66 = A<19>;
INPUT S:PIN61 = A<17>;
INPUT S:PIN59 = A<15>;
INPUT S:PIN21 = RnW;
INPUT S:PIN69 = A<21>;
INPUT S:PIN64 = A<18>;
INPUT S:PIN60 = A<16>;
INPUT S:PIN19 = nDS;
INPUT S:PIN133 = nIDEDIS;
INPUT S:PIN20 = nAS;
INPUT S:PIN56 = A<12>;
INPUT S:PIN30 = CPUCLK;
INPUT S:PIN53 = A<10>;
INPUT S:PIN44 = A<2>;
INPUT S:PIN54 = A<11>;
INPUT S:PIN45 = A<3>;
INPUT S:PIN39 = A<25>;
INPUT S:PIN46 = A<4>;
INPUT S:PIN57 = A<13>;
INPUT S:PIN48 = A<5>;
INPUT S:PIN58 = A<14>;
INPUT S:PIN49 = A<6>;
INPUT S:PIN50 = A<7>;
INPUT S:PIN51 = A<8>;
INPUT S:PIN52 = A<9>;
INPUT S:PIN40 = A<24>;
INPUT S:PIN35 = A<26>;
INPUT S:PIN38 = A7M;
INPUT S:PIN129 = RAMSIZE<2>;
INPUT S:PIN130 = RAMSIZE<1>;
INPUT S:PIN131 = RAMSIZE<0>;
INPUT S:PIN34 = A<27>;
INPUT S:PIN119 = INTRQ;
INPUT S:PIN139 = SIZ<0>;
INPUT S:PIN138 = SIZ<1>;
INPUT S:PIN41 = A<0>;
INPUT S:PIN15 = FC<2>;
INPUT S:PIN14 = FC<1>;
INPUT S:PIN13 = FC<0>;
INPUT S:PIN43 = A<1>;
INPUT S:PIN27 = A<31>;
INPUT S:PIN28 = A<30>;
INPUT S:PIN31 = A<29>;
INPUT S:PIN33 = A<28>;
TRIOUT S:PIN26 = D;
OUTPUT S:PIN94 = BANK0;
OUTPUT S:PIN96 = BANK1;
OUTPUT S:PIN92 = nEMCS0;
OUTPUT S:PIN81 = nEMCS1;
OUTPUT S:PIN86 = nEMCAS;
OUTPUT S:PIN88 = nEMRAS;
OUTPUT S:PIN85 = nEMWE;
OUTPUT S:PIN101 = EMA<0>;
OUTPUT S:PIN103 = EMA<1>;
OUTPUT S:PIN98 = EMA<10>;
OUTPUT S:PIN93 = EMA<11>;
OUTPUT S:PIN91 = EMA<12>;
OUTPUT S:PIN105 = EMA<2>;
OUTPUT S:PIN107 = EMA<3>;
OUTPUT S:PIN106 = EMA<4>;
OUTPUT S:PIN104 = EMA<5>;
OUTPUT S:PIN102 = EMA<6>;
OUTPUT S:PIN100 = EMA<7>;
OUTPUT S:PIN97 = EMA<8>;
OUTPUT S:PIN95 = EMA<9>;
TRIOUT S:PIN16 = nDSACK<1>;
TRIOUT S:PIN17 = nDSACK<0>;
OUTPUT S:PIN87 = EMCLKE;
OUTPUT S:PIN82 = nLLBE;
OUTPUT S:PIN83 = nLMBE;
OUTPUT S:PIN79 = nUMBE;
OUTPUT S:PIN80 = nUUBE;
OUTPUT S:PIN126 = DA<0>;
OUTPUT S:PIN125 = DA<1>;
OUTPUT S:PIN128 = DA<2>;
TRIOUT S:PIN135 = nINT2;
OUTPUT S:PIN110 = IDEDIR;
OUTPUT S:PIN121 = nCS0;
OUTPUT S:PIN124 = nCS1;
OUTPUT S:PIN116 = nDIOR;
OUTPUT S:PIN115 = nDIOW;
OUTPUT S:PIN32 = nIDEACCESS;
OUTPUT S:PIN111 = nIDEEN;
OUTPUT S:PIN112 = nIDERST;
OUTPUT S:PIN10 = nMEMZ3;

/* timing arc definitions */
A<23>_D_delay: DELAY (ENABLE_HIGH) A<23> D;
A<22>_D_delay: DELAY (ENABLE_HIGH) A<22> D;
A<20>_D_delay: DELAY (ENABLE_HIGH) A<20> D;
A<19>_D_delay: DELAY (ENABLE_HIGH) A<19> D;
A<17>_D_delay: DELAY (ENABLE_HIGH) A<17> D;
A<15>_D_delay: DELAY (ENABLE_HIGH) A<15> D;
RnW_D_delay: DELAY (ENABLE_HIGH) RnW D;
A<21>_D_delay: DELAY (ENABLE_HIGH) A<21> D;
A<18>_D_delay: DELAY (ENABLE_HIGH) A<18> D;
A<16>_D_delay: DELAY (ENABLE_HIGH) A<16> D;
nIDEDIS_D_delay: DELAY (ENABLE_HIGH) nIDEDIS D;
FC<2>_D_delay: DELAY (ENABLE_HIGH) FC<2> D;
FC<1>_D_delay: DELAY (ENABLE_HIGH) FC<1> D;
FC<0>_D_delay: DELAY (ENABLE_HIGH) FC<0> D;
A<31>_D_delay: DELAY (ENABLE_HIGH) A<31> D;
A<30>_D_delay: DELAY (ENABLE_HIGH) A<30> D;
A<29>_D_delay: DELAY (ENABLE_HIGH) A<29> D;
A<28>_D_delay: DELAY (ENABLE_HIGH) A<28> D;
A<23>_DA<0>_delay: DELAY A<23> DA<0>;
A<28>_DA<0>_delay: DELAY A<28> DA<0>;
A<22>_DA<0>_delay: DELAY A<22> DA<0>;
A<20>_DA<0>_delay: DELAY A<20> DA<0>;
A<19>_DA<0>_delay: DELAY A<19> DA<0>;
A<17>_DA<0>_delay: DELAY A<17> DA<0>;
A<15>_DA<0>_delay: DELAY A<15> DA<0>;
A<21>_DA<0>_delay: DELAY A<21> DA<0>;
A<18>_DA<0>_delay: DELAY A<18> DA<0>;
A<16>_DA<0>_delay: DELAY A<16> DA<0>;
nAS_DA<0>_delay: DELAY nAS DA<0>;
A<2>_DA<0>_delay: DELAY A<2> DA<0>;
FC<2>_DA<0>_delay: DELAY FC<2> DA<0>;
FC<1>_DA<0>_delay: DELAY FC<1> DA<0>;
FC<0>_DA<0>_delay: DELAY FC<0> DA<0>;
A<31>_DA<0>_delay: DELAY A<31> DA<0>;
A<30>_DA<0>_delay: DELAY A<30> DA<0>;
A<29>_DA<0>_delay: DELAY A<29> DA<0>;
A<23>_DA<1>_delay: DELAY A<23> DA<1>;
A<22>_DA<1>_delay: DELAY A<22> DA<1>;
A<30>_DA<1>_delay: DELAY A<30> DA<1>;
A<20>_DA<1>_delay: DELAY A<20> DA<1>;
A<19>_DA<1>_delay: DELAY A<19> DA<1>;
A<17>_DA<1>_delay: DELAY A<17> DA<1>;
A<15>_DA<1>_delay: DELAY A<15> DA<1>;
A<21>_DA<1>_delay: DELAY A<21> DA<1>;
A<18>_DA<1>_delay: DELAY A<18> DA<1>;
A<28>_DA<1>_delay: DELAY A<28> DA<1>;
nAS_DA<1>_delay: DELAY nAS DA<1>;
A<3>_DA<1>_delay: DELAY A<3> DA<1>;
FC<2>_DA<1>_delay: DELAY FC<2> DA<1>;
FC<1>_DA<1>_delay: DELAY FC<1> DA<1>;
FC<0>_DA<1>_delay: DELAY FC<0> DA<1>;
A<31>_DA<1>_delay: DELAY A<31> DA<1>;
A<29>_DA<1>_delay: DELAY A<29> DA<1>;
A<16>_DA<1>_delay: DELAY A<16> DA<1>;
A<19>_DA<2>_delay: DELAY A<19> DA<2>;
A<23>_DA<2>_delay: DELAY A<23> DA<2>;
A<4>_DA<2>_delay: DELAY A<4> DA<2>;
A<28>_DA<2>_delay: DELAY A<28> DA<2>;
A<29>_DA<2>_delay: DELAY A<29> DA<2>;
A<30>_DA<2>_delay: DELAY A<30> DA<2>;
A<31>_DA<2>_delay: DELAY A<31> DA<2>;
FC<0>_DA<2>_delay: DELAY FC<0> DA<2>;
FC<1>_DA<2>_delay: DELAY FC<1> DA<2>;
FC<2>_DA<2>_delay: DELAY FC<2> DA<2>;
nAS_DA<2>_delay: DELAY nAS DA<2>;
A<15>_DA<2>_delay: DELAY A<15> DA<2>;
A<16>_DA<2>_delay: DELAY A<16> DA<2>;
A<18>_DA<2>_delay: DELAY A<18> DA<2>;
A<21>_DA<2>_delay: DELAY A<21> DA<2>;
A<17>_DA<2>_delay: DELAY A<17> DA<2>;
A<20>_DA<2>_delay: DELAY A<20> DA<2>;
A<22>_DA<2>_delay: DELAY A<22> DA<2>;
RnW_IDEDIR_delay: DELAY RnW IDEDIR;
FC<1>_nCS0_delay: DELAY FC<1> nCS0;
A<29>_nCS0_delay: DELAY A<29> nCS0;
A<30>_nCS0_delay: DELAY A<30> nCS0;
A<31>_nCS0_delay: DELAY A<31> nCS0;
A<23>_nCS0_delay: DELAY A<23> nCS0;
A<22>_nCS0_delay: DELAY A<22> nCS0;
A<20>_nCS0_delay: DELAY A<20> nCS0;
A<19>_nCS0_delay: DELAY A<19> nCS0;
A<17>_nCS0_delay: DELAY A<17> nCS0;
A<15>_nCS0_delay: DELAY A<15> nCS0;
A<21>_nCS0_delay: DELAY A<21> nCS0;
A<18>_nCS0_delay: DELAY A<18> nCS0;
A<16>_nCS0_delay: DELAY A<16> nCS0;
nAS_nCS0_delay: DELAY nAS nCS0;
A<12>_nCS0_delay: DELAY A<12> nCS0;
FC<2>_nCS0_delay: DELAY FC<2> nCS0;
A<28>_nCS0_delay: DELAY A<28> nCS0;
FC<0>_nCS0_delay: DELAY FC<0> nCS0;
A<30>_nCS1_delay: DELAY A<30> nCS1;
A<28>_nCS1_delay: DELAY A<28> nCS1;
A<23>_nCS1_delay: DELAY A<23> nCS1;
A<31>_nCS1_delay: DELAY A<31> nCS1;
A<22>_nCS1_delay: DELAY A<22> nCS1;
A<20>_nCS1_delay: DELAY A<20> nCS1;
A<19>_nCS1_delay: DELAY A<19> nCS1;
A<17>_nCS1_delay: DELAY A<17> nCS1;
A<15>_nCS1_delay: DELAY A<15> nCS1;
A<21>_nCS1_delay: DELAY A<21> nCS1;
A<18>_nCS1_delay: DELAY A<18> nCS1;
A<16>_nCS1_delay: DELAY A<16> nCS1;
nAS_nCS1_delay: DELAY nAS nCS1;
A<12>_nCS1_delay: DELAY A<12> nCS1;
FC<2>_nCS1_delay: DELAY FC<2> nCS1;
FC<1>_nCS1_delay: DELAY FC<1> nCS1;
FC<0>_nCS1_delay: DELAY FC<0> nCS1;
A<29>_nCS1_delay: DELAY A<29> nCS1;
A<29>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<29> nDSACK<0>;
A<30>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<30> nDSACK<0>;
A<31>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<31> nDSACK<0>;
FC<0>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) FC<0> nDSACK<0>;
FC<1>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) FC<1> nDSACK<0>;
FC<2>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) FC<2> nDSACK<0>;
nAS_nDSACK<0>_delay: DELAY (ENABLE_HIGH) nAS nDSACK<0>;
nIDEDIS_nDSACK<0>_delay: DELAY (ENABLE_HIGH) nIDEDIS nDSACK<0>;
A<18>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<18> nDSACK<0>;
A<21>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<21> nDSACK<0>;
A<15>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<15> nDSACK<0>;
A<17>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<17> nDSACK<0>;
A<19>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<19> nDSACK<0>;
A<20>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<20> nDSACK<0>;
A<22>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<22> nDSACK<0>;
A<23>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<23> nDSACK<0>;
A<16>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<16> nDSACK<0>;
A<28>_nDSACK<0>_delay: DELAY (ENABLE_HIGH) A<28> nDSACK<0>;
A<23>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<23> nDSACK<1>;
A<22>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<22> nDSACK<1>;
A<20>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<20> nDSACK<1>;
A<19>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<19> nDSACK<1>;
A<17>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<17> nDSACK<1>;
A<15>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<15> nDSACK<1>;
A<21>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<21> nDSACK<1>;
A<18>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<18> nDSACK<1>;
A<16>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<16> nDSACK<1>;
nIDEDIS_nDSACK<1>_delay: DELAY (ENABLE_HIGH) nIDEDIS nDSACK<1>;
nAS_nDSACK<1>_delay: DELAY (ENABLE_HIGH) nAS nDSACK<1>;
FC<2>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) FC<2> nDSACK<1>;
FC<1>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) FC<1> nDSACK<1>;
FC<0>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) FC<0> nDSACK<1>;
A<31>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<31> nDSACK<1>;
A<30>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<30> nDSACK<1>;
A<29>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<29> nDSACK<1>;
A<28>_nDSACK<1>_delay: DELAY (ENABLE_HIGH) A<28> nDSACK<1>;
A<23>_nIDEACCESS_delay: DELAY A<23> nIDEACCESS;
A<22>_nIDEACCESS_delay: DELAY A<22> nIDEACCESS;
A<20>_nIDEACCESS_delay: DELAY A<20> nIDEACCESS;
A<19>_nIDEACCESS_delay: DELAY A<19> nIDEACCESS;
A<17>_nIDEACCESS_delay: DELAY A<17> nIDEACCESS;
A<15>_nIDEACCESS_delay: DELAY A<15> nIDEACCESS;
A<21>_nIDEACCESS_delay: DELAY A<21> nIDEACCESS;
A<18>_nIDEACCESS_delay: DELAY A<18> nIDEACCESS;
A<16>_nIDEACCESS_delay: DELAY A<16> nIDEACCESS;
nIDEDIS_nIDEACCESS_delay: DELAY nIDEDIS nIDEACCESS;
FC<2>_nIDEACCESS_delay: DELAY FC<2> nIDEACCESS;
FC<1>_nIDEACCESS_delay: DELAY FC<1> nIDEACCESS;
FC<0>_nIDEACCESS_delay: DELAY FC<0> nIDEACCESS;
A<31>_nIDEACCESS_delay: DELAY A<31> nIDEACCESS;
A<30>_nIDEACCESS_delay: DELAY A<30> nIDEACCESS;
A<29>_nIDEACCESS_delay: DELAY A<29> nIDEACCESS;
A<28>_nIDEACCESS_delay: DELAY A<28> nIDEACCESS;
A<23>_nIDEEN_delay: DELAY A<23> nIDEEN;
A<22>_nIDEEN_delay: DELAY A<22> nIDEEN;
A<20>_nIDEEN_delay: DELAY A<20> nIDEEN;
A<19>_nIDEEN_delay: DELAY A<19> nIDEEN;
A<17>_nIDEEN_delay: DELAY A<17> nIDEEN;
A<15>_nIDEEN_delay: DELAY A<15> nIDEEN;
A<21>_nIDEEN_delay: DELAY A<21> nIDEEN;
A<18>_nIDEEN_delay: DELAY A<18> nIDEEN;
A<16>_nIDEEN_delay: DELAY A<16> nIDEEN;
nAS_nIDEEN_delay: DELAY nAS nIDEEN;
FC<2>_nIDEEN_delay: DELAY FC<2> nIDEEN;
FC<1>_nIDEEN_delay: DELAY FC<1> nIDEEN;
FC<0>_nIDEEN_delay: DELAY FC<0> nIDEEN;
A<31>_nIDEEN_delay: DELAY A<31> nIDEEN;
A<30>_nIDEEN_delay: DELAY A<30> nIDEEN;
A<29>_nIDEEN_delay: DELAY A<29> nIDEEN;
A<28>_nIDEEN_delay: DELAY A<28> nIDEEN;
nRESET_nIDERST_delay: DELAY nRESET nIDERST;
FC<2>_nMEMZ3_delay: DELAY FC<2> nMEMZ3;
FC<1>_nMEMZ3_delay: DELAY FC<1> nMEMZ3;
FC<0>_nMEMZ3_delay: DELAY FC<0> nMEMZ3;
A<31>_nMEMZ3_delay: DELAY A<31> nMEMZ3;
A<30>_nMEMZ3_delay: DELAY A<30> nMEMZ3;
A<29>_nMEMZ3_delay: DELAY A<29> nMEMZ3;
A<28>_nMEMZ3_delay: DELAY A<28> nMEMZ3;
CPUCLK_BANK0_delay: DELAY CPUCLK BANK0;
CPUCLK_BANK1_delay: DELAY CPUCLK BANK1;
CPUCLK_nEMCS0_delay: DELAY CPUCLK nEMCS0;
CPUCLK_nEMCS1_delay: DELAY CPUCLK nEMCS1;
CPUCLK_nEMCAS_delay: DELAY CPUCLK nEMCAS;
CPUCLK_nEMRAS_delay: DELAY CPUCLK nEMRAS;
CPUCLK_nEMWE_delay: DELAY CPUCLK nEMWE;
CPUCLK_EMA<0>_delay: DELAY CPUCLK EMA<0>;
CPUCLK_EMA<1>_delay: DELAY CPUCLK EMA<1>;
CPUCLK_EMA<10>_delay: DELAY CPUCLK EMA<10>;
CPUCLK_EMA<11>_delay: DELAY CPUCLK EMA<11>;
CPUCLK_EMA<12>_delay: DELAY CPUCLK EMA<12>;
CPUCLK_EMA<2>_delay: DELAY CPUCLK EMA<2>;
CPUCLK_EMA<3>_delay: DELAY CPUCLK EMA<3>;
CPUCLK_EMA<4>_delay: DELAY CPUCLK EMA<4>;
CPUCLK_EMA<5>_delay: DELAY CPUCLK EMA<5>;
CPUCLK_EMA<6>_delay: DELAY CPUCLK EMA<6>;
CPUCLK_EMA<7>_delay: DELAY CPUCLK EMA<7>;
CPUCLK_EMA<8>_delay: DELAY CPUCLK EMA<8>;
CPUCLK_EMA<9>_delay: DELAY CPUCLK EMA<9>;
CPUCLK_nDSACK<1>_delay: DELAY (ENABLE_HIGH) CPUCLK nDSACK<1>;
CPUCLK_nDSACK<0>_delay: DELAY (ENABLE_HIGH) CPUCLK nDSACK<0>;
CPUCLK_EMCLKE_delay: DELAY CPUCLK EMCLKE;
CPUCLK_nLLBE_delay: DELAY CPUCLK nLLBE;
CPUCLK_nLMBE_delay: DELAY CPUCLK nLMBE;
CPUCLK_nUMBE_delay: DELAY CPUCLK nUMBE;
CPUCLK_nUUBE_delay: DELAY CPUCLK nUUBE;
CPUCLK_nINT2_delay: DELAY (ENABLE_HIGH) CPUCLK nINT2;
CPUCLK_nDIOR_delay: DELAY CPUCLK nDIOR;
CPUCLK_nDIOW_delay: DELAY CPUCLK nDIOW;
nDS_D_delay: DELAY (ENABLE_HIGH) nDS D;
nDS_nINT2_delay: DELAY (ENABLE_HIGH) nDS nINT2;

/* timing check arc definitions */
A<0>_CPUCLK_setup: SETUP(POSEDGE) A<0> CPUCLK;
A<10>_CPUCLK_setup: SETUP(POSEDGE) A<10> CPUCLK;
A<11>_CPUCLK_setup: SETUP(POSEDGE) A<11> CPUCLK;
A<12>_CPUCLK_setup: SETUP(POSEDGE) A<12> CPUCLK;
A<13>_CPUCLK_setup: SETUP(POSEDGE) A<13> CPUCLK;
A<14>_CPUCLK_setup: SETUP(POSEDGE) A<14> CPUCLK;
A<15>_CPUCLK_setup: SETUP(POSEDGE) A<15> CPUCLK;
A<16>_CPUCLK_setup: SETUP(POSEDGE) A<16> CPUCLK;
A<17>_CPUCLK_setup: SETUP(POSEDGE) A<17> CPUCLK;
A<18>_CPUCLK_setup: SETUP(POSEDGE) A<18> CPUCLK;
A<19>_CPUCLK_setup: SETUP(POSEDGE) A<19> CPUCLK;
A<1>_CPUCLK_setup: SETUP(POSEDGE) A<1> CPUCLK;
A<20>_CPUCLK_setup: SETUP(POSEDGE) A<20> CPUCLK;
A<21>_CPUCLK_setup: SETUP(POSEDGE) A<21> CPUCLK;
A<22>_CPUCLK_setup: SETUP(POSEDGE) A<22> CPUCLK;
A<23>_CPUCLK_setup: SETUP(POSEDGE) A<23> CPUCLK;
A<24>_CPUCLK_setup: SETUP(POSEDGE) A<24> CPUCLK;
A<25>_CPUCLK_setup: SETUP(POSEDGE) A<25> CPUCLK;
A<26>_CPUCLK_setup: SETUP(POSEDGE) A<26> CPUCLK;
A<27>_CPUCLK_setup: SETUP(POSEDGE) A<27> CPUCLK;
A<28>_CPUCLK_setup: SETUP(POSEDGE) A<28> CPUCLK;
A<29>_CPUCLK_setup: SETUP(POSEDGE) A<29> CPUCLK;
A<2>_CPUCLK_setup: SETUP(POSEDGE) A<2> CPUCLK;
A<30>_CPUCLK_setup: SETUP(POSEDGE) A<30> CPUCLK;
A<31>_CPUCLK_setup: SETUP(POSEDGE) A<31> CPUCLK;
A<3>_CPUCLK_setup: SETUP(POSEDGE) A<3> CPUCLK;
A<4>_CPUCLK_setup: SETUP(POSEDGE) A<4> CPUCLK;
A<5>_CPUCLK_setup: SETUP(POSEDGE) A<5> CPUCLK;
A<6>_CPUCLK_setup: SETUP(POSEDGE) A<6> CPUCLK;
A<7>_CPUCLK_setup: SETUP(POSEDGE) A<7> CPUCLK;
A<8>_CPUCLK_setup: SETUP(POSEDGE) A<8> CPUCLK;
A<9>_CPUCLK_setup: SETUP(POSEDGE) A<9> CPUCLK;
FC<0>_CPUCLK_setup: SETUP(POSEDGE) FC<0> CPUCLK;
FC<1>_CPUCLK_setup: SETUP(POSEDGE) FC<1> CPUCLK;
FC<2>_CPUCLK_setup: SETUP(POSEDGE) FC<2> CPUCLK;
INTRQ_CPUCLK_setup: SETUP(POSEDGE) INTRQ CPUCLK;
RAMSIZE<0>_CPUCLK_setup: SETUP(POSEDGE) RAMSIZE<0> CPUCLK;
RAMSIZE<1>_CPUCLK_setup: SETUP(POSEDGE) RAMSIZE<1> CPUCLK;
RAMSIZE<2>_CPUCLK_setup: SETUP(POSEDGE) RAMSIZE<2> CPUCLK;
RnW_CPUCLK_setup: SETUP(POSEDGE) RnW CPUCLK;
SIZ<0>_CPUCLK_setup: SETUP(POSEDGE) SIZ<0> CPUCLK;
SIZ<1>_CPUCLK_setup: SETUP(POSEDGE) SIZ<1> CPUCLK;
nAS_CPUCLK_setup: SETUP(POSEDGE) nAS CPUCLK;
A<0>_CPUCLK_hold: HOLD(POSEDGE) A<0> CPUCLK;
A<10>_CPUCLK_hold: HOLD(POSEDGE) A<10> CPUCLK;
A<11>_CPUCLK_hold: HOLD(POSEDGE) A<11> CPUCLK;
A<12>_CPUCLK_hold: HOLD(POSEDGE) A<12> CPUCLK;
A<13>_CPUCLK_hold: HOLD(POSEDGE) A<13> CPUCLK;
A<14>_CPUCLK_hold: HOLD(POSEDGE) A<14> CPUCLK;
A<15>_CPUCLK_hold: HOLD(POSEDGE) A<15> CPUCLK;
A<16>_CPUCLK_hold: HOLD(POSEDGE) A<16> CPUCLK;
A<17>_CPUCLK_hold: HOLD(POSEDGE) A<17> CPUCLK;
A<18>_CPUCLK_hold: HOLD(POSEDGE) A<18> CPUCLK;
A<19>_CPUCLK_hold: HOLD(POSEDGE) A<19> CPUCLK;
A<1>_CPUCLK_hold: HOLD(POSEDGE) A<1> CPUCLK;
A<20>_CPUCLK_hold: HOLD(POSEDGE) A<20> CPUCLK;
A<21>_CPUCLK_hold: HOLD(POSEDGE) A<21> CPUCLK;
A<22>_CPUCLK_hold: HOLD(POSEDGE) A<22> CPUCLK;
A<23>_CPUCLK_hold: HOLD(POSEDGE) A<23> CPUCLK;
A<24>_CPUCLK_hold: HOLD(POSEDGE) A<24> CPUCLK;
A<25>_CPUCLK_hold: HOLD(POSEDGE) A<25> CPUCLK;
A<26>_CPUCLK_hold: HOLD(POSEDGE) A<26> CPUCLK;
A<27>_CPUCLK_hold: HOLD(POSEDGE) A<27> CPUCLK;
A<28>_CPUCLK_hold: HOLD(POSEDGE) A<28> CPUCLK;
A<29>_CPUCLK_hold: HOLD(POSEDGE) A<29> CPUCLK;
A<2>_CPUCLK_hold: HOLD(POSEDGE) A<2> CPUCLK;
A<30>_CPUCLK_hold: HOLD(POSEDGE) A<30> CPUCLK;
A<31>_CPUCLK_hold: HOLD(POSEDGE) A<31> CPUCLK;
A<3>_CPUCLK_hold: HOLD(POSEDGE) A<3> CPUCLK;
A<4>_CPUCLK_hold: HOLD(POSEDGE) A<4> CPUCLK;
A<5>_CPUCLK_hold: HOLD(POSEDGE) A<5> CPUCLK;
A<6>_CPUCLK_hold: HOLD(POSEDGE) A<6> CPUCLK;
A<7>_CPUCLK_hold: HOLD(POSEDGE) A<7> CPUCLK;
A<8>_CPUCLK_hold: HOLD(POSEDGE) A<8> CPUCLK;
A<9>_CPUCLK_hold: HOLD(POSEDGE) A<9> CPUCLK;
FC<0>_CPUCLK_hold: HOLD(POSEDGE) FC<0> CPUCLK;
FC<1>_CPUCLK_hold: HOLD(POSEDGE) FC<1> CPUCLK;
FC<2>_CPUCLK_hold: HOLD(POSEDGE) FC<2> CPUCLK;
INTRQ_CPUCLK_hold: HOLD(POSEDGE) INTRQ CPUCLK;
RAMSIZE<0>_CPUCLK_hold: HOLD(POSEDGE) RAMSIZE<0> CPUCLK;
RAMSIZE<1>_CPUCLK_hold: HOLD(POSEDGE) RAMSIZE<1> CPUCLK;
RAMSIZE<2>_CPUCLK_hold: HOLD(POSEDGE) RAMSIZE<2> CPUCLK;
RnW_CPUCLK_hold: HOLD(POSEDGE) RnW CPUCLK;
SIZ<0>_CPUCLK_hold: HOLD(POSEDGE) SIZ<0> CPUCLK;
SIZ<1>_CPUCLK_hold: HOLD(POSEDGE) SIZ<1> CPUCLK;
nAS_CPUCLK_hold: HOLD(POSEDGE) nAS CPUCLK;
A<12>_nDS_setup: SETUP(POSEDGE) A<12> nDS;
A<13>_nDS_setup: SETUP(POSEDGE) A<13> nDS;
A<14>_nDS_setup: SETUP(POSEDGE) A<14> nDS;
A<15>_nDS_setup: SETUP(POSEDGE) A<15> nDS;
A<16>_nDS_setup: SETUP(POSEDGE) A<16> nDS;
A<17>_nDS_setup: SETUP(POSEDGE) A<17> nDS;
A<18>_nDS_setup: SETUP(POSEDGE) A<18> nDS;
A<19>_nDS_setup: SETUP(POSEDGE) A<19> nDS;
A<20>_nDS_setup: SETUP(POSEDGE) A<20> nDS;
A<21>_nDS_setup: SETUP(POSEDGE) A<21> nDS;
A<22>_nDS_setup: SETUP(POSEDGE) A<22> nDS;
A<23>_nDS_setup: SETUP(POSEDGE) A<23> nDS;
A<28>_nDS_setup: SETUP(POSEDGE) A<28> nDS;
A<29>_nDS_setup: SETUP(POSEDGE) A<29> nDS;
A<30>_nDS_setup: SETUP(POSEDGE) A<30> nDS;
A<31>_nDS_setup: SETUP(POSEDGE) A<31> nDS;
D_nDS_setup: SETUP(POSEDGE) D nDS;
FC<0>_nDS_setup: SETUP(POSEDGE) FC<0> nDS;
FC<1>_nDS_setup: SETUP(POSEDGE) FC<1> nDS;
FC<2>_nDS_setup: SETUP(POSEDGE) FC<2> nDS;
INTRQ_nDS_setup: SETUP(POSEDGE) INTRQ nDS;
RnW_nDS_setup: SETUP(POSEDGE) RnW nDS;
nIDEDIS_nDS_setup: SETUP(POSEDGE) nIDEDIS nDS;
nRESET_nDS_setup: SETUP(POSEDGE) nRESET nDS;
A<12>_nDS_hold: HOLD(POSEDGE) A<12> nDS;
A<13>_nDS_hold: HOLD(POSEDGE) A<13> nDS;
A<14>_nDS_hold: HOLD(POSEDGE) A<14> nDS;
A<15>_nDS_hold: HOLD(POSEDGE) A<15> nDS;
A<16>_nDS_hold: HOLD(POSEDGE) A<16> nDS;
A<17>_nDS_hold: HOLD(POSEDGE) A<17> nDS;
A<18>_nDS_hold: HOLD(POSEDGE) A<18> nDS;
A<19>_nDS_hold: HOLD(POSEDGE) A<19> nDS;
A<20>_nDS_hold: HOLD(POSEDGE) A<20> nDS;
A<21>_nDS_hold: HOLD(POSEDGE) A<21> nDS;
A<22>_nDS_hold: HOLD(POSEDGE) A<22> nDS;
A<23>_nDS_hold: HOLD(POSEDGE) A<23> nDS;
A<28>_nDS_hold: HOLD(POSEDGE) A<28> nDS;
A<29>_nDS_hold: HOLD(POSEDGE) A<29> nDS;
A<30>_nDS_hold: HOLD(POSEDGE) A<30> nDS;
A<31>_nDS_hold: HOLD(POSEDGE) A<31> nDS;
D_nDS_hold: HOLD(POSEDGE) D nDS;
FC<0>_nDS_hold: HOLD(POSEDGE) FC<0> nDS;
FC<1>_nDS_hold: HOLD(POSEDGE) FC<1> nDS;
FC<2>_nDS_hold: HOLD(POSEDGE) FC<2> nDS;
INTRQ_nDS_hold: HOLD(POSEDGE) INTRQ nDS;
RnW_nDS_hold: HOLD(POSEDGE) RnW nDS;
nIDEDIS_nDS_hold: HOLD(POSEDGE) nIDEDIS nDS;
nRESET_nDS_hold: HOLD(POSEDGE) nRESET nDS;

ENDMODEL
