OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/csa/runs/myrun/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/jagadeesh97/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/csa/runs/myrun/tmp/17-csa.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   csa
Die area:                 ( 0 0 ) ( 62705 73425 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     386
Number of terminals:      82
Number of snets:          2
Number of nets:           192

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 42.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4504.
[INFO DRT-0033] mcon shape region query size = 1440.
[INFO DRT-0033] met1 shape region query size = 895.
[INFO DRT-0033] via shape region query size = 520.
[INFO DRT-0033] met2 shape region query size = 352.
[INFO DRT-0033] via2 shape region query size = 416.
[INFO DRT-0033] met3 shape region query size = 352.
[INFO DRT-0033] via3 shape region query size = 416.
[INFO DRT-0033] met4 shape region query size = 181.
[INFO DRT-0033] via4 shape region query size = 55.
[INFO DRT-0033] met5 shape region query size = 75.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 68 pins.
[INFO DRT-0081]   Complete 24 unique inst patterns.
[INFO DRT-0084]   Complete 87 groups.
#scanned instances     = 386
#unique  instances     = 42
#stdCellGenAp          = 520
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 392
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 384
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 112.13 (MB), peak = 112.13 (MB)

Number of guides:     1069

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 9 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 315.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 276.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 183.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 40.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 498 vertical wires in 1 frboxes and 316 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 93 vertical wires in 1 frboxes and 66 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 114.05 (MB), peak = 115.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 114.05 (MB), peak = 115.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 128.67 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 128.67 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:00, memory = 136.66 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:01, memory = 136.89 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2   met3
Metal Spacing        9      4      6
Recheck              6      4      1
Short               20      9      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 472.81 (MB), peak = 484.65 (MB)
Total wire length = 3628 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1538 um.
Total wire length on LAYER met2 = 1869 um.
Total wire length on LAYER met3 = 220 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 812.
Up-via summary (total 812):.

----------------------
 FR_MASTERSLICE      0
            li1    384
           met1    388
           met2     40
           met3      0
           met4      0
----------------------
                   812


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 475.64 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 477.59 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:00, memory = 475.54 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:00, memory = 475.73 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short               16      2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 475.86 (MB), peak = 487.65 (MB)
Total wire length = 3586 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1510 um.
Total wire length on LAYER met2 = 1863 um.
Total wire length on LAYER met3 = 212 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 806.
Up-via summary (total 806):.

----------------------
 FR_MASTERSLICE      0
            li1    384
           met1    380
           met2     42
           met3      0
           met4      0
----------------------
                   806


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:01, memory = 475.86 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short               12      4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 475.86 (MB), peak = 487.77 (MB)
Total wire length = 3524 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1470 um.
Total wire length on LAYER met2 = 1838 um.
Total wire length on LAYER met3 = 215 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 780.
Up-via summary (total 780):.

----------------------
 FR_MASTERSLICE      0
            li1    384
           met1    356
           met2     40
           met3      0
           met4      0
----------------------
                   780


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 475.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 475.86 (MB), peak = 487.77 (MB)
Total wire length = 3516 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1455 um.
Total wire length on LAYER met2 = 1835 um.
Total wire length on LAYER met3 = 224 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 789.
Up-via summary (total 789):.

----------------------
 FR_MASTERSLICE      0
            li1    384
           met1    365
           met2     40
           met3      0
           met4      0
----------------------
                   789


[INFO DRT-0198] Complete detail routing.
Total wire length = 3516 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1455 um.
Total wire length on LAYER met2 = 1835 um.
Total wire length on LAYER met3 = 224 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 789.
Up-via summary (total 789):.

----------------------
 FR_MASTERSLICE      0
            li1    384
           met1    365
           met2     40
           met3      0
           met4      0
----------------------
                   789


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 475.86 (MB), peak = 487.77 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/csa/runs/myrun/results/routing/csa.odb'…
Writing netlist to '/openlane/designs/csa/runs/myrun/results/routing/csa.nl.v'…
Writing powered netlist to '/openlane/designs/csa/runs/myrun/results/routing/csa.pnl.v'…
Writing layout to '/openlane/designs/csa/runs/myrun/results/routing/csa.def'…
