/// Auto-generated bit field definitions for IWDG
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::iwdg {

using namespace alloy::hal::bitfields;

// ============================================================================
// IWDG Bit Field Definitions
// ============================================================================

/// IWDG_KR - Key register
namespace iwdg_kr {
    /// Key value (write only, read 0x0000)
    /// Position: 0, Width: 16
    using KEY = BitField<0, 16>;
    constexpr uint32_t KEY_Pos = 0;
    constexpr uint32_t KEY_Msk = KEY::mask;

}  // namespace iwdg_kr

/// IWDG_PR - Prescaler register
namespace iwdg_pr {
    /// Prescaler divider These bits are write access protected see . They are written by software to select the prescaler divider feeding the counter clock. PVU bit of the must be reset in order to be able to change the prescaler divider. Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the status register (IWDG_SR) is reset.
    /// Position: 0, Width: 3
    /// Access: read-write
    using PR = BitField<0, 3>;
    constexpr uint32_t PR_Pos = 0;
    constexpr uint32_t PR_Msk = PR::mask;
    /// Enumerated values for PR
    namespace pr {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

}  // namespace iwdg_pr

/// IWDG_RLR - Reload register
namespace iwdg_rlr {
    /// Watchdog counter reload value
    /// Position: 0, Width: 12
    using RL = BitField<0, 12>;
    constexpr uint32_t RL_Pos = 0;
    constexpr uint32_t RL_Msk = RL::mask;

}  // namespace iwdg_rlr

/// IWDG_SR - Status register
namespace iwdg_sr {
    /// Watchdog prescaler value update This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to five LSI cycles). Prescaler value can be updated only when PVU bit is reset.
    /// Position: 0, Width: 1
    /// Access: read-only
    using PVU = BitField<0, 1>;
    constexpr uint32_t PVU_Pos = 0;
    constexpr uint32_t PVU_Msk = PVU::mask;

    /// Watchdog counter reload value update This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to five LSI cycles). Reload value can be updated only when RVU bit is reset.
    /// Position: 1, Width: 1
    /// Access: read-only
    using RVU = BitField<1, 1>;
    constexpr uint32_t RVU_Pos = 1;
    constexpr uint32_t RVU_Msk = RVU::mask;

    /// Watchdog counter window value update This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to five LSI cycles). Window value can be updated only when WVU bit is reset.
    /// Position: 2, Width: 1
    /// Access: read-only
    using WVU = BitField<2, 1>;
    constexpr uint32_t WVU_Pos = 2;
    constexpr uint32_t WVU_Msk = WVU::mask;

}  // namespace iwdg_sr

/// IWDG_WINR - Window register
namespace iwdg_winr {
    /// Watchdog counter window value
    /// Position: 0, Width: 12
    using WIN = BitField<0, 12>;
    constexpr uint32_t WIN_Pos = 0;
    constexpr uint32_t WIN_Msk = WIN::mask;

}  // namespace iwdg_winr

}  // namespace alloy::hal::st::stm32g0::iwdg
