{"sha": "382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzgyZTdmYWEzZjBkNGRmZThmYzc2NWVjMDhhMjU2YzYwZTIxODY0Zg==", "commit": {"author": {"name": "DJ Delorie", "email": "dj@redhat.com", "date": "2016-06-17T22:24:17Z"}, "committer": {"name": "DJ Delorie", "email": "dj@gcc.gnu.org", "date": "2016-06-17T22:24:17Z"}, "message": "re PR target/71338 ([RL78] mulu instruction not used on G10)\n\nPR target/71338\n* config/rl78/rl78-expand.c (umulqihi3): Enable for G10.\n* config/rl78/rl78-virtual.c (umulhi3_shift_virt): Likewise.\n(umulqihi3_virt): Likewise.\n* config/rl78/rl78-real.c (umulhi3_shift_real): Likewise.\n(umulqihi3_real): Likewise.\n\nFrom-SVN: r237566", "tree": {"sha": "a04e182b825f5e737204205981327cf7546dc7e7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a04e182b825f5e737204205981327cf7546dc7e7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/comments", "author": null, "committer": null, "parents": [{"sha": "8559b90fc164ff07436971c520db20cb475c9944", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8559b90fc164ff07436971c520db20cb475c9944", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8559b90fc164ff07436971c520db20cb475c9944"}], "stats": {"total": 19, "additions": 14, "deletions": 5}, "files": [{"sha": "d493884eb5d01df07df9576ab06abc4f2a7e4b4c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "patch": "@@ -1,3 +1,12 @@\n+2016-06-17  DJ Delorie  <dj@redhat.com>\n+\n+\tPR target/71338\n+\t* config/rl78/rl78-expand.c (umulqihi3): Enable for G10.\n+\t* config/rl78/rl78-virtual.c (umulhi3_shift_virt): Likewise.\n+\t(umulqihi3_virt): Likewise.\n+\t* config/rl78/rl78-real.c (umulhi3_shift_real): Likewise.\n+\t(umulqihi3_real): Likewise.\n+\n 2016-06-17  Martin Liska  <mliska@suse.cz>\n \n \t* tree-ssa-reassoc.c (transform_add_to_multiply): Use auto_vec."}, {"sha": "4fd195865a4b642775fef852da6349ae762b0f4a", "filename": "gcc/config/rl78/rl78-expand.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2Fconfig%2Frl78%2Frl78-expand.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2Fconfig%2Frl78%2Frl78-expand.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frl78%2Frl78-expand.md?ref=382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "patch": "@@ -159,7 +159,7 @@\n   [(set (match_operand:HI 0 \"register_operand\")\n         (mult:HI (zero_extend:HI (match_operand:QI 1 \"register_operand\"))\n                  (zero_extend:HI (match_operand:QI 2 \"register_operand\"))))]\n-  \"!TARGET_G10\"\n+  \"\"\n   \"\"\n )\n "}, {"sha": "530b2fe90f9fd852b42e988e9a296c85473d8dc5", "filename": "gcc/config/rl78/rl78-real.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2Fconfig%2Frl78%2Frl78-real.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2Fconfig%2Frl78%2Frl78-real.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frl78%2Frl78-real.md?ref=382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "patch": "@@ -179,7 +179,7 @@\n   [(set (match_operand:HI 0 \"register_operand\" \"=A,A\")\n         (mult:HI (match_operand:HI 1 \"rl78_nonfar_operand\" \"0,0\")\n                  (match_operand:HI 2 \"rl78_24_operand\" \"N,i\")))]\n-  \"rl78_real_insns_ok () && !TARGET_G10\"\n+  \"rl78_real_insns_ok ()\"\n   \"@\n    shlw\\t%0, 1\n    shlw\\t%0, 2\"\n@@ -189,7 +189,7 @@\n   [(set (match_operand:HI 0 \"nonimmediate_operand\" \"=A\")\n         (mult:HI (zero_extend:HI (match_operand:QI 1 \"general_operand\" \"%a\"))\n                  (zero_extend:HI (match_operand:QI 2 \"general_operand\" \"x\"))))]\n-  \"rl78_real_insns_ok () && !TARGET_G10\"\n+  \"rl78_real_insns_ok ()\"\n   \"mulu\\t%2\"\n )\n "}, {"sha": "8d1b2a8731cbebbf8a1d655ade64c16dbd13a06d", "filename": "gcc/config/rl78/rl78-virt.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2Fconfig%2Frl78%2Frl78-virt.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/382e7faa3f0d4dfe8fc765ec08a256c60e21864f/gcc%2Fconfig%2Frl78%2Frl78-virt.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frl78%2Frl78-virt.md?ref=382e7faa3f0d4dfe8fc765ec08a256c60e21864f", "patch": "@@ -116,7 +116,7 @@\n   [(set (match_operand:HI          0 \"register_operand\" \"=v\")\n         (mult:HI (match_operand:HI 1 \"rl78_nonfar_operand\" \"%vim\")\n                  (match_operand:HI 2 \"rl78_24_operand\" \"Ni\")))]\n-  \"rl78_virt_insns_ok () && !TARGET_G10\"\n+  \"rl78_virt_insns_ok ()\"\n   \"v.mulu\\t%0, %1, %2\"\n   [(set_attr \"valloc\" \"umul\")]\n )\n@@ -125,7 +125,7 @@\n   [(set (match_operand:HI                          0 \"register_operand\" \"=v\")\n         (mult:HI (zero_extend:HI (match_operand:QI 1 \"rl78_nonfar_operand\" \"%vim\"))\n                  (zero_extend:HI (match_operand:QI 2 \"general_operand\" \"vim\"))))]\n-  \"rl78_virt_insns_ok () && !TARGET_G10\"\n+  \"rl78_virt_insns_ok ()\"\n   \"v.mulu\\t%0, %2\"\n   [(set_attr \"valloc\" \"umul\")]\n )"}]}