# FPGA-Based Sobel Filter for Edge Detection
This project implements a Sobel filter for edge detection using VHDL on an FPGA. The design focuses on real-time image processing to detect vertical and horizontal edges with high accuracy and efficiency.

