/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire [10:0] _02_;
  reg [2:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [18:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~_00_;
  assign celloutsig_1_13z = celloutsig_1_3z | celloutsig_1_1z;
  assign celloutsig_1_6z = in_data[142:140] + celloutsig_1_0z[14:12];
  assign celloutsig_0_2z = in_data[47:45] + in_data[2:0];
  reg [13:0] _08_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 14'h0000;
    else _08_ <= { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign { _01_[13:3], _00_, _01_[1:0] } = _08_;
  reg [10:0] _09_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 11'h000;
    else _09_ <= celloutsig_0_1z[10:0];
  assign { celloutsig_0_11z[7], _02_[9:8], celloutsig_0_11z[4:0], _02_[2:0] } = _09_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_2z;
  reg [10:0] _11_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_8z[12:3], celloutsig_0_13z };
  assign out_data[10:0] = _11_;
  assign celloutsig_1_9z = in_data[123:117] === { _01_[6:3], _00_, _01_[1], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z } <= { _01_[10:5], celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_1z[13:8], celloutsig_0_11z[7], _02_[9:8], celloutsig_0_11z[4:0], _02_[2:0] } && { celloutsig_0_2z, celloutsig_0_11z[7], _02_[9:8], celloutsig_0_11z[4:0], _02_[2:0], celloutsig_0_2z };
  assign celloutsig_1_7z = ! { celloutsig_1_0z[14:2], celloutsig_1_1z };
  assign celloutsig_0_13z = ! { _03_[1:0], celloutsig_0_11z };
  assign celloutsig_1_19z = { celloutsig_1_0z[12:2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_17z } < { celloutsig_1_16z[14:1], celloutsig_1_12z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] < in_data[139:136];
  assign celloutsig_0_8z = { in_data[40:39], 6'h01, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } * { in_data[27:23], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[184:183], celloutsig_1_1z, celloutsig_1_2z } * celloutsig_1_0z[7:4];
  assign celloutsig_1_0z = - in_data[123:107];
  assign celloutsig_0_1z = ~ in_data[92:76];
  assign celloutsig_1_11z = & { celloutsig_1_5z, celloutsig_1_0z[10:2] };
  assign celloutsig_1_18z = | { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_2z = | in_data[117:107];
  assign celloutsig_1_17z = ~^ { celloutsig_1_4z[2:0], celloutsig_1_7z, celloutsig_1_9z, _01_[13:3], _00_, _01_[1:0], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_7z = ~^ in_data[89:84];
  assign celloutsig_1_3z = ~^ in_data[153:151];
  assign celloutsig_0_0z = in_data[63:57] >> in_data[82:76];
  assign celloutsig_1_5z = ~((in_data[183] & celloutsig_1_4z[1]) | celloutsig_1_2z);
  assign { celloutsig_1_16z[8], celloutsig_1_16z[10], celloutsig_1_16z[11], celloutsig_1_16z[12], celloutsig_1_16z[7:5], celloutsig_1_16z[9], celloutsig_1_16z[4:1], celloutsig_1_16z[18:13] } = ~ { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z[14:9] };
  assign celloutsig_0_11z[6:5] = ~ _02_[9:8];
  assign _01_[2] = _00_;
  assign { _02_[10], _02_[7:3] } = { celloutsig_0_11z[7], celloutsig_0_11z[4:0] };
  assign celloutsig_1_16z[0] = celloutsig_1_16z[10];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0 };
endmodule
