 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:44:39 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_7 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_61 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_7/CK (DFFR_X1)                       0.0000     0.0000 r
  R_7/Q (DFFR_X1)                        0.7168     0.7168 r
  U767/ZN (XNOR2_X1)                     0.4292     1.1460 r
  U782/ZN (XNOR2_X1)                     0.3731     1.5191 r
  U783/ZN (XNOR2_X1)                     0.3854     1.9044 r
  U600/ZN (INV_X1)                       0.0794     1.9839 f
  U1214/ZN (NAND4_X1)                    0.2160     2.1999 r
  U1215/ZN (NAND3_X1)                    0.1181     2.3179 f
  R_61/D (DFF_X1)                        0.0000     2.3179 f
  data arrival time                                 2.3179

  clock clk (rise edge)                  2.7000     2.7000
  clock network delay (ideal)            0.0000     2.7000
  clock uncertainty                     -0.0500     2.6500
  R_61/CK (DFF_X1)                       0.0000     2.6500 r
  library setup time                    -0.3297     2.3203
  data required time                                2.3203
  -----------------------------------------------------------
  data required time                                2.3203
  data arrival time                                -2.3179
  -----------------------------------------------------------
  slack (MET)                                       0.0024


1
