
---------- Begin Simulation Statistics ----------
final_tick                                 2672207000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139107                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868012                       # Number of bytes of host memory used
host_op_rate                                   237161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.37                       # Real time elapsed on the host
host_tick_rate                              235007944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1581726                       # Number of instructions simulated
sim_ops                                       2696683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002672                       # Number of seconds simulated
sim_ticks                                  2672207000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               121                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              33                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               33                       # Number of indirect misses.
system.cpu.branchPred.lookups                     121                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1581726                       # Number of instructions committed
system.cpu.committedOps                       2696683                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.378849                       # CPI: cycles per instruction
system.cpu.discardedOps                        540063                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      449122                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2123                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      154858                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            72                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1361238                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295959                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      613692                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           270                       # TLB misses on write requests
system.cpu.numCycles                          5344414                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17151      0.64%      0.64% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2103574     78.01%     78.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4186      0.16%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    174      0.01%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4165      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352141     13.06%     94.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132380      4.91%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16636      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2696683                       # Class of committed instruction
system.cpu.tickCycles                         3983176                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7924                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1303                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7924                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       590528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       590528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  590528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9227                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11412500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49334500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1359                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 36499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       206720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       838272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1044992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000394                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12674     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15560500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16210500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2806500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3252                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 200                       # number of overall hits
system.l2.overall_hits::.cpu.data                3252                       # number of overall hits
system.l2.overall_hits::total                    3452                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7555                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9227                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1672                       # number of overall misses
system.l2.overall_misses::.cpu.data              7555                       # number of overall misses
system.l2.overall_misses::total                  9227                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    601105500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        728265500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    601105500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       728265500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.893162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.699084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.727739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.893162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.699084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.727739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76052.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79563.931171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78927.657960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76052.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79563.931171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78927.657960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9227                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9227                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    525555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    635995500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    525555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    635995500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.893162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.699084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.727739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.893162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.699084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.727739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66052.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69563.931171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68927.657960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66052.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69563.931171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68927.657960                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2291                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2291                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1358                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1358                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1358                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   253                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1303                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     98379000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      98379000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.837404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.837404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75501.918649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75501.918649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     85349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     85349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.837404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.837404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65501.918649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65501.918649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.893162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76052.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76052.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.893162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.893162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66052.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66052.631579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    502726500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    502726500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.675819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80410.508637                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80410.508637                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    440206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    440206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.675819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.675819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70410.508637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70410.508637                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5422.749867                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       887.855780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4534.894087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.027095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.138394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.165489                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6088                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281586                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    199755                       # Number of tag accesses
system.l2.tags.data_accesses                   199755                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         483520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             590528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9227                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          40044802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         180944066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220988868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     40044802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40044802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         40044802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        180944066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            220988868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9227                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83823500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               256829750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9084.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27834.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6264                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9227                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.300709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.960937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.422743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1424     48.06%     48.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          851     28.72%     76.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          269      9.08%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          116      3.91%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      2.63%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      1.42%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      0.74%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.67%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          141      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2963                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 590528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  590528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       220.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2668885000                       # Total gap between requests
system.mem_ctrls.avgGap                     289247.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       483520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 40044801.918414257467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 180944066.084700793028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41964000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    214865750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25098.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28440.21                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11381160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6049230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33900720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     210821520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1079197530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        117329760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1458679920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.870855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    295100500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2287926500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9774660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5195355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31980060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210821520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        979835700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        201002880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1438610175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.360305                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    513454750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2069572250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       611741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           611741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       611741                       # number of overall hits
system.cpu.icache.overall_hits::total          611741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1872                       # number of overall misses
system.cpu.icache.overall_misses::total          1872                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133945500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133945500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133945500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133945500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       613613                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       613613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       613613                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       613613                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71552.083333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71552.083333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71552.083333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71552.083333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1359                       # number of writebacks
system.cpu.icache.writebacks::total              1359                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1872                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1872                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132074500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132074500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70552.617521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70552.617521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70552.617521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70552.617521                       # average overall mshr miss latency
system.cpu.icache.replacements                   1359                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       611741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          611741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1872                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133945500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133945500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       613613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       613613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71552.083333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71552.083333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132074500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132074500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70552.617521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70552.617521                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.481788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              214633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            157.934511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.481788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.926722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.926722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1229097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1229097                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       570465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           570465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       570465                       # number of overall hits
system.cpu.dcache.overall_hits::total          570465                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11711                       # number of overall misses
system.cpu.dcache.overall_misses::total         11711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    720317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    720317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    720317500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    720317500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       582176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       582176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       582176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       582176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020116                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020116                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61507.770472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61507.770472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61507.770472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61507.770472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2291                       # number of writebacks
system.cpu.dcache.writebacks::total              2291                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          904                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10807                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    651523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    651523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    651523500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    651523500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018563                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60287.174979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60287.174979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60287.174979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60287.174979                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       427924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          427924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    568294000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    568294000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       437350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       437350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60290.048801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60290.048801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    548149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    548149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59252.999676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59252.999676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    152023500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    152023500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66531.072210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66531.072210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          729                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          729                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66435.732648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66435.732648                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           969.814820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              475420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.596545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   969.814820                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.947085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.947085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          936                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1175159                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1175159                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2672207000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2672207000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2686232000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               22598984                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868540                       # Number of bytes of host memory used
host_op_rate                                 38484570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              199139988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1588734                       # Number of instructions simulated
sim_ops                                       2709698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000014                       # Number of seconds simulated
sim_ticks                                    14025000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13015                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.002568                       # CPI: cycles per instruction
system.cpu.discardedOps                          4001                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2003                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  3                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              17                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.249840                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4003                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            28050                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.87%     53.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13015                       # Class of committed instruction
system.cpu.tickCycles                           28033                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9227                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.051025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.281586                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6113                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281586                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           112290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            6017970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        429.088770                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     13765000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           112290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            6017970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        429.088770                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     13765000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4002                       # number of overall hits
system.cpu.icache.overall_hits::total            4002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   3                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3004                       # number of overall hits
system.cpu.dcache.overall_hits::total            3004                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3004                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          952                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6008                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     14025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14025000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2772733500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                6258135                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879636                       # Number of bytes of host memory used
host_op_rate                                 10690261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              334929280                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1615371                       # Number of instructions simulated
sim_ops                                       2760744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000087                       # Number of seconds simulated
sim_ticks                                    86501500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                13                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              12                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               12                       # Number of indirect misses.
system.cpu.branchPred.lookups                      13                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       26637                       # Number of instructions committed
system.cpu.committedOps                         51046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.494838                       # CPI: cycles per instruction
system.cpu.discardedOps                         11922                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        9321                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           176                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3964                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  0                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           87733                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.153968                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       11776                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           173003                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 242      0.47%      0.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   37290     73.05%     73.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     299      0.59%     74.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.25%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.47%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.14%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.96%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6349     12.44%     89.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3289      6.44%     95.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1563      3.06%     99.02% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      0.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    51046                       # Class of committed instruction
system.cpu.tickCycles                           85270                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           582                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                556                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           556                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        37248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        37248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 582                       # Request fanout histogram
system.membus.reqLayer2.occupancy              672500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3093500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          703                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              43                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           704                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 123712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004621                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067853                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1077     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1933500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            567000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1054500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  308                       # number of demand (read+write) hits
system.l2.demand_hits::total                      499                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 191                       # number of overall hits
system.l2.overall_hits::.cpu.data                 308                       # number of overall hits
system.l2.overall_hits::total                     499                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 70                       # number of demand (read+write) misses
system.l2.demand_misses::total                    583                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data                70                       # number of overall misses
system.l2.overall_misses::total                   583                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44505000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38725500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5779500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44505000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1082                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.728693                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.538817                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.728693                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.538817                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75488.304094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82564.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76337.907376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75488.304094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82564.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76337.907376                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              583                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      5079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      5079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.728693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.538817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.728693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.538817                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65507.797271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72564.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66355.060034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65507.797271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72564.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66355.060034                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          149                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              149                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          149                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          149                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          703                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              703                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          703                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          703                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1925000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.728693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75488.304094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75488.304094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.728693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.728693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65507.797271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65507.797271                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81693.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81693.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3154500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3154500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71693.181818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71693.181818                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9489.213676                       # Cycle average of tags in use
system.l2.tags.total_refs                       25981                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.648690                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1894.969524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7594.244152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.057830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.289588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.299347                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17886                       # Number of tag accesses
system.l2.tags.data_accesses                    17886                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 582                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         378814240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          51791009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             430605250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    378814240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        378814240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        378814240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         51791009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            430605250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000557000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1188                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3921750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14834250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6738.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25488.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.290323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.837193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.839729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     33.06%     33.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26     20.97%     54.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     15.32%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13     10.48%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      6.45%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.23%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.61%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.42%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          124                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       430.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    430.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     103770000                       # Total gap between requests
system.mem_ctrls.avgGap                     178298.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 378814240.215487599373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 51791009.404461197555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12641250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2193000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24689.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31328.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1785000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         27420420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         10125600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           47460765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.669850                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     26077000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     57304500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2370480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         32835990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5565120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           48770565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.811784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14131750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     69249750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        11040                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11040                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11040                       # number of overall hits
system.cpu.icache.overall_hits::total           11040                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          704                       # number of overall misses
system.cpu.icache.overall_misses::total           704                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42509500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42509500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42509500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42509500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60382.812500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60382.812500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60382.812500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60382.812500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          703                       # number of writebacks
system.cpu.icache.writebacks::total               703                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          704                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          704                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          704                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          704                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41806500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41806500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41806500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41806500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.059946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.059946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059946                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59384.232955                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59384.232955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59384.232955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59384.232955                       # average overall mshr miss latency
system.cpu.icache.replacements                    703                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11040                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11040                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           704                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42509500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42509500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60382.812500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60382.812500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41806500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41806500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.059946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59384.232955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59384.232955                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              414723                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1215                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            341.335802                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             24191                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            24191                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12579                       # number of overall hits
system.cpu.dcache.overall_hits::total           12579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          402                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          402                       # number of overall misses
system.cpu.dcache.overall_misses::total           402                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11322000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11322000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12981                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12981                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030968                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28164.179104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28164.179104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28164.179104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28164.179104                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          149                       # number of writebacks
system.cpu.dcache.writebacks::total               149                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          378                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          378                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          378                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9588000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9588000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25365.079365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25365.079365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25365.079365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25365.079365                       # average overall mshr miss latency
system.cpu.dcache.replacements                    378                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7494500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7494500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22371.641791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22371.641791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21371.641791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21371.641791                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3827500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3827500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57126.865672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57126.865672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56476.744186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56476.744186                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.885164                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             26340                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            26340                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     86501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86501500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
