#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 20 11:07:58 2022
# Process ID: 3600
# Current directory: E:/xintu_work/ram/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11444 E:\xintu_work\ram\ram\ram.xpr
# Log file: E:/xintu_work/ram/ram/vivado.log
# Journal file: E:/xintu_work/ram/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/xintu_work/ram/ram/ram.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/xintu_work/ram/ram/ram.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/ram_top.v]
set_property is_enabled false [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:15:34 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:15:34 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1325.133 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1325.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1583.773 ; gain = 685.758
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:19:26 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:19:26 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3057.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3057.707 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
file mkdir E:/xintu_work/ram/ram/ram.srcs/constrs_1/new
close [ open E:/xintu_work/ram/ram/ram.srcs/constrs_1/new/port_constraints.xdc w ]
add_files -fileset constrs_1 E:/xintu_work/ram/ram/ram.srcs/constrs_1/new/port_constraints.xdc
set_property target_constrs_file E:/xintu_work/ram/ram/ram.srcs/constrs_1/new/port_constraints.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.707 ; gain = 0.000
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:21:52 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:21:52 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3057.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3057.707 ; gain = 0.000
set_property is_enabled true [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/tdp_ram.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/xintu_work/ram/ram/ram.srcs/sources_1/new/sp_ram.v]
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:39:42 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:39:42 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:43:01 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:43:01 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:43:44 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:43:44 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:45:29 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:45:29 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Oct 20 11:45:45 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Thu Oct 20 11:45:45 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3057.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3057.707 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 13:34:00 2022...
