#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed May 15 16:32:49 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.029s wall, 0.000s user + 0.016s system = 0.016s CPU (54.2%)

Start mod-gen.
I: Removed bmsPMUX inst U1/N40 that is redundant to U1/N19
Executing : mod-gen successfully. Time elapsed: 0.023s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
I: Constant propagation done on U1/N20[0] (bmsWIDEMUX).
I: Constant propagation done on U1/N20[1] (bmsWIDEMUX).
I: Constant propagation done on U1/N20[2] (bmsWIDEMUX).
I: Constant propagation done on U1/N20[3] (bmsWIDEMUX).
I: Constant propagation done on U1/N41[0] (bmsWIDEMUX).
I: Constant propagation done on U1/N41[1] (bmsWIDEMUX).
I: Constant propagation done on U1/N41[2] (bmsWIDEMUX).
I: Constant propagation done on U1/N41[3] (bmsWIDEMUX).
Executing : logic-optimization successfully. Time elapsed: 0.032s wall, 0.016s user + 0.000s system = 0.016s CPU (49.5%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: prevent name conflict by renaming net U3/N2 to U3/N2_rnmt
W: prevent name conflict by renaming net U3/N6 to U3/N6_rnmt

Cell Usage:
GTP_GRS                       1 use
GTP_LUT3                      2 uses

I/O ports: 5
GTP_INBUF                   3 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 2 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test2_1' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test2_1_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Fev' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Fodd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'A' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'B' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'C' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Wed May 15 16:32:57 2024
Action synthesize: Peak memory pool usage is 273 MB
