<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vitis/solution/code/LinearContrastStretching.cpp:24:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="image_in" VarName="image_in" LoopLoc="vitis/solution/code/LinearContrastStretching.cpp:24:19" LoopName="VITIS_LOOP_24_1" ParentFunc="LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)" Length="variable" Direction="read" AccessID="image_inseq" OrigID="for.body.load.5" OrigAccess-DebugLoc="vitis/solution/code/LinearContrastStretching.cpp:26:13" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="vitis/solution/code/LinearContrastStretching.cpp:24:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="image_out" VarName="image_out" LoopLoc="vitis/solution/code/LinearContrastStretching.cpp:24:19" LoopName="VITIS_LOOP_24_1" ParentFunc="LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="if.end.store.1" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="vitis/solution/code/LinearContrastStretching.cpp:24:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="image_out" VarName="image_out" LoopLoc="vitis/solution/code/LinearContrastStretching.cpp:24:19" LoopName="VITIS_LOOP_24_1" ParentFunc="LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="if.then.store.2" OrigAccess-DebugLoc="vitis/solution/code/LinearContrastStretching.cpp:28:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vitis/solution/code/LinearContrastStretching.cpp:24:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="image_in" VarName="image_in" LoopLoc="vitis/solution/code/LinearContrastStretching.cpp:24:19" LoopName="VITIS_LOOP_24_1" ParentFunc="LinearContrastStretching(unsigned int*, unsigned int const*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="image_inseq" OrigAccess-DebugLoc="vitis/solution/code/LinearContrastStretching.cpp:24:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vitis/solution/code/LinearContrastStretching.cpp:24:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_1' has been inferred on bundle 'image_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="image_in" LoopLoc="vitis/solution/code/LinearContrastStretching.cpp:24:19" LoopName="VITIS_LOOP_24_1" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

