library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Principal is
	port(
		clk : in std_logic;
		s : in std_logic_vector(1 downto 0);
		sw : in std_logic;
		
		pl : out std_logic;
		m_en : out std_logic_vector(1 downto 0);
		m_c : std_logic_vector(1 downto 0));
end Principal;

architecture func of Principal

	component D
		port(
			D : in std_logic;
			clk : in std_logic;
			
			Q : out std_logic);
	end component;
begin
	
	


end func;