package Jeriscv.ISA

import Jeriscv._
import chisel3._
import chisel3.experimental._
import chisel3.util._

/* RISC-V 32-Bit Short Vectors(SIMD) Instructions */
/* This is a set of Custom Instructions designed by Jzjerry */
/* Not included in Standard RISC-V Specification */

object VecFunct3 extends ChiselEnum{

}

object RV32SV {

}

class VectorUnit(Config : JeriscvConfig) extends Module{

}