;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB 0, 2
	ADD 10, 31
	ADD 10, 31
	ADD 30, 9
	JMN 300, 50
	SPL <-628, 100
	ADD 0, 2
	CMP -0, 0
	CMP -0, 0
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	CMP 0, <740
	SPL 300, 50
	SPL 10, #10
	JMZ @800, 11
	DAT #800, <7
	JMN -1, @-20
	SLT #0, 474
	SUB @121, 303
	JMP 50, 9
	JMP @12, #201
	SUB #10, @200
	SUB #0, -0
	JMP 0, <402
	ADD <-800, -61
	SUB 10, @10
	DAT #0, <402
	SUB @121, 303
	DJN @0, 116
	MOV <120, -51
	SPL 0, <400
	SPL @300, -90
	SPL 0, 2
	SPL 300, 50
	SPL <0
	SUB 0, 0
	ADD 210, 30
	SPL 30, 9
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
