# Diff Details

Date : 2025-04-08 22:28:30

Directory d:\\StudyDocuments\\OOOCoreDesign\\ysyx-workbench\\ysyx-workbench\\npc

Total : 107 files,  -71862 codes, 1142 comments, 1024 blanks, all -69696 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\ALU.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CALU.v) | Verilog | -349 | -1 | -1 | -351 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Arch\_RegFile.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CArch_RegFile.v) | Verilog | -4,259 | 0 | -1 | -4,260 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\BPU.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CBPU.v) | Verilog | -56,061 | -1 | -1 | -56,063 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\BRU.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CBRU.v) | Verilog | -315 | -1 | -1 | -317 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Back\_End\_With\_Decode.anno.json](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CBack_End_With_Decode.anno.json) | JSON | -17,589 | 0 | 0 | -17,589 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Back\_End\_With\_Decode.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CBack_End_With_Decode.v) | Verilog | -2,594 | 0 | -1 | -2,595 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Branch\_Presolve.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CBranch_Presolve.v) | Verilog | -61 | 0 | -1 | -62 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Busy\_Table.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CBusy_Table.v) | Verilog | -565 | -1 | -1 | -567 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\CSR.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CCSR.v) | Verilog | -239 | -1 | -1 | -241 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\CSR\_BF.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CCSR_BF.v) | Verilog | -197 | -1 | -1 | -199 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\DIV.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CDIV.v) | Verilog | -255 | -1 | -1 | -257 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Decoder.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CDecoder.v) | Verilog | -1,744 | -1 | -1 | -1,746 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Dispatch.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CDispatch.v) | Verilog | -635 | -1 | -1 | -637 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Divider.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CDivider.v) | Verilog | -173 | -1 | -1 | -175 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Execute.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CExecute.v) | Verilog | -1,263 | 0 | -1 | -1,264 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Fetch\_Queue.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CFetch_Queue.v) | Verilog | -102 | 0 | -1 | -103 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Fetch\_Res.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CFetch_Res.v) | Verilog | -30 | 0 | -1 | -31 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Front\_End.anno.json](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CFront_End.anno.json) | JSON | -32 | 0 | 0 | -32 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Front\_End.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CFront_End.v) | Verilog | -374 | 0 | -1 | -375 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Full\_Adder.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CFull_Adder.v) | Verilog | -10 | 0 | -1 | -11 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\IF1\_IF2.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CIF1_IF2.v) | Verilog | -120 | -1 | -1 | -122 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\IF2\_IF3.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CIF2_IF3.v) | Verilog | -121 | -1 | -1 | -123 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Interrupt\_Mask.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CInterrupt_Mask.v) | Verilog | -79 | -1 | -1 | -81 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\LSU.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CLSU.v) | Verilog | -302 | -1 | -1 | -304 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Ladder.anno.json](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CLadder.anno.json) | JSON | -17,707 | 0 | 0 | -17,707 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Ladder.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CLadder.v) | Verilog | -200 | 0 | -1 | -201 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\MUL.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CMUL.v) | Verilog | -268 | -1 | -1 | -270 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Multiplier.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CMultiplier.v) | Verilog | -238 | -1 | -1 | -240 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\PC\_Gen.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CPC_Gen.v) | Verilog | -85 | -1 | -1 | -87 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Partial\_Products\_Gen.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CPartial_Products_Gen.v) | Verilog | -958 | 0 | -1 | -959 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Queue.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CQueue.v) | Verilog | -353 | -1 | -1 | -355 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\RegFile.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CRegFile.v) | Verilog | -3,149 | -1 | -1 | -3,151 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Rename.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CRename.v) | Verilog | -1,017 | -1 | -1 | -1,019 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Rename\_Table.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CRename_Table.v) | Verilog | -1,676 | -1 | -1 | -1,678 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Reorder\_Buffer.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CReorder_Buffer.v) | Verilog | -25,665 | -1 | -1 | -25,667 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Reservation\_Station.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CReservation_Station.v) | Verilog | -21,036 | -1 | -1 | -21,038 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Reservation\_Station\_Slot.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CReservation_Station_Slot.v) | Verilog | -564 | -1 | -1 | -566 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Wallace\_Tree.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CWallace_Tree.v) | Verilog | -6,091 | 0 | -1 | -6,092 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\Wallace\_Tree\_Cell.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5CWallace_Tree_Cell.v) | Verilog | -334 | 0 | -1 | -335 |
| [d:\\StudyDocuments\\OOOCoreDesign\\sbttest\\chisel-template - ladder\_be\\genrtl\\front\_end\_control.v](/d:%5CStudyDocuments%5COOOCoreDesign%5Csbttest%5Cchisel-template%20-%20ladder_be%5Cgenrtl%5Cfront_end_control.v) | Verilog | -25 | 0 | -1 | -26 |
| [.github/workflows/template-cleanup.yml](/.github/workflows/template-cleanup.yml) | YAML | 38 | 7 | 11 | 56 |
| [.github/workflows/test.yml](/.github/workflows/test.yml) | YAML | 25 | 0 | 3 | 28 |
| [Makefile](/Makefile) | Makefile | 40 | 8 | 14 | 62 |
| [README.md](/README.md) | Markdown | 15 | 0 | 9 | 24 |
| [build.sbt](/build.sbt) | Scala | 20 | 1 | 5 | 26 |
| [build.sc](/build.sc) | Scala | 28 | 2 | 2 | 32 |
| [csrc/LadderMain.cpp](/csrc/LadderMain.cpp) | C++ | 536 | 49 | 45 | 630 |
| [csrc/devices.cpp](/csrc/devices.cpp) | C++ | 93 | 17 | 19 | 129 |
| [csrc/devices.h](/csrc/devices.h) | C++ | 5 | 0 | 1 | 6 |
| [csrc/disasm.cc](/csrc/disasm.cc) | C++ | 82 | 41 | 14 | 137 |
| [csrc/log.cpp](/csrc/log.cpp) | C++ | 9 | 0 | 3 | 12 |
| [csrc/log.h](/csrc/log.h) | C++ | 11 | 0 | 1 | 12 |
| [csrc/memory.cpp](/csrc/memory.cpp) | C++ | 89 | 21 | 18 | 128 |
| [csrc/memory.h](/csrc/memory.h) | C++ | 9 | 0 | 1 | 10 |
| [genrtl/Ladder.anno.json](/genrtl/Ladder.anno.json) | JSON | 17,516 | 0 | 0 | 17,516 |
| [genrtl/ysyx\_22041413.v](/genrtl/ysyx_22041413.v) | Verilog | 72,226 | 29 | 1 | 72,256 |
| [project/build.properties](/project/build.properties) | Properties | 1 | 0 | 1 | 2 |
| [project/plugins.sbt](/project/plugins.sbt) | Scala | 1 | 0 | 1 | 2 |
| [src/test/scala/ladder/CPU\_top.scala](/src/test/scala/ladder/CPU_top.scala) | Scala | 41 | 5 | 8 | 54 |
| [src/test/scala/ladder/back\_end/arch\_regfile.scala](/src/test/scala/ladder/back_end/arch_regfile.scala) | Scala | 23 | 0 | 4 | 27 |
| [src/test/scala/ladder/back\_end/commit/rob.scala](/src/test/scala/ladder/back_end/commit/rob.scala) | Scala | 180 | 54 | 33 | 267 |
| [src/test/scala/ladder/back\_end/csr.scala](/src/test/scala/ladder/back_end/csr.scala) | Scala | 95 | 9 | 11 | 115 |
| [src/test/scala/ladder/back\_end/decoder.scala](/src/test/scala/ladder/back_end/decoder.scala) | Scala | 116 | 17 | 11 | 144 |
| [src/test/scala/ladder/back\_end/dispatch/dispatch.scala](/src/test/scala/ladder/back_end/dispatch/dispatch.scala) | Scala | 41 | 18 | 8 | 67 |
| [src/test/scala/ladder/back\_end/execute/execute.scala](/src/test/scala/ladder/back_end/execute/execute.scala) | Scala | 133 | 31 | 35 | 199 |
| [src/test/scala/ladder/back\_end/execute/execute\_unit.scala](/src/test/scala/ladder/back_end/execute/execute_unit.scala) | Scala | 467 | 177 | 84 | 728 |
| [src/test/scala/ladder/back\_end/execute/mul\_div/booth.scala](/src/test/scala/ladder/back_end/execute/mul_div/booth.scala) | Scala | 58 | 1 | 6 | 65 |
| [src/test/scala/ladder/back\_end/execute/mul\_div/div.scala](/src/test/scala/ladder/back_end/execute/mul_div/div.scala) | Scala | 105 | 2 | 18 | 125 |
| [src/test/scala/ladder/back\_end/execute/mul\_div/mul.scala](/src/test/scala/ladder/back_end/execute/mul_div/mul.scala) | Scala | 73 | 9 | 13 | 95 |
| [src/test/scala/ladder/back\_end/execute/mul\_div/wallace\_tree.scala](/src/test/scala/ladder/back_end/execute/mul_div/wallace_tree.scala) | Scala | 129 | 11 | 23 | 163 |
| [src/test/scala/ladder/back\_end/interrupt\_mask.scala](/src/test/scala/ladder/back_end/interrupt_mask.scala) | Scala | 31 | 4 | 4 | 39 |
| [src/test/scala/ladder/back\_end/issue/reservation\_station.scala](/src/test/scala/ladder/back_end/issue/reservation_station.scala) | Scala | 100 | 72 | 26 | 198 |
| [src/test/scala/ladder/back\_end/issue/reservation\_station\_slot.scala](/src/test/scala/ladder/back_end/issue/reservation_station_slot.scala) | Scala | 121 | 7 | 27 | 155 |
| [src/test/scala/ladder/back\_end/regfile.scala](/src/test/scala/ladder/back_end/regfile.scala) | Scala | 54 | 2 | 12 | 68 |
| [src/test/scala/ladder/back\_end/rename/busy\_table.scala](/src/test/scala/ladder/back_end/rename/busy_table.scala) | Scala | 71 | 44 | 20 | 135 |
| [src/test/scala/ladder/back\_end/rename/free\_list.scala](/src/test/scala/ladder/back_end/rename/free_list.scala) | Scala | 92 | 27 | 159 | 278 |
| [src/test/scala/ladder/back\_end/rename/rename.scala](/src/test/scala/ladder/back_end/rename/rename.scala) | Scala | 62 | 19 | 100 | 181 |
| [src/test/scala/ladder/back\_end/rename/rename\_table.scala](/src/test/scala/ladder/back_end/rename/rename_table.scala) | Scala | 62 | 9 | 12 | 83 |
| [src/test/scala/ladder/backend\_with\_decode.scala](/src/test/scala/ladder/backend_with_decode.scala) | Scala | 131 | 26 | 25 | 182 |
| [src/test/scala/ladder/cache/AxiLite.scala](/src/test/scala/ladder/cache/AxiLite.scala) | Scala | 46 | 2 | 14 | 62 |
| [src/test/scala/ladder/cache/S011HD1P\_dpi.scala](/src/test/scala/ladder/cache/S011HD1P_dpi.scala) | Scala | 18 | 0 | 3 | 21 |
| [src/test/scala/ladder/cache/axi\_arbiter.scala](/src/test/scala/ladder/cache/axi_arbiter.scala) | Scala | 79 | 42 | 5 | 126 |
| [src/test/scala/ladder/cache/data\_array.scala](/src/test/scala/ladder/cache/data_array.scala) | Scala | 58 | 1 | 6 | 65 |
| [src/test/scala/ladder/cache/dcache.scala](/src/test/scala/ladder/cache/dcache.scala) | Scala | 239 | 36 | 17 | 292 |
| [src/test/scala/ladder/cache/icache.scala](/src/test/scala/ladder/cache/icache.scala) | Scala | 104 | 25 | 7 | 136 |
| [src/test/scala/ladder/consts.scala](/src/test/scala/ladder/consts.scala) | Scala | 94 | 25 | 11 | 130 |
| [src/test/scala/ladder/defs.scala](/src/test/scala/ladder/defs.scala) | Scala | 125 | 86 | 26 | 237 |
| [src/test/scala/ladder/dpic-axi-ver.scala](/src/test/scala/ladder/dpic-axi-ver.scala) | Scala | 65 | 1 | 6 | 72 |
| [src/test/scala/ladder/dpic.scala](/src/test/scala/ladder/dpic.scala) | Scala | 56 | 1 | 5 | 62 |
| [src/test/scala/ladder/front\_end/branch\_predictor.scala](/src/test/scala/ladder/front_end/branch_predictor.scala) | Scala | 91 | 28 | 10 | 129 |
| [src/test/scala/ladder/front\_end/branch\_presolve.scala](/src/test/scala/ladder/front_end/branch_presolve.scala) | Scala | 47 | 8 | 3 | 58 |
| [src/test/scala/ladder/front\_end/fetch\_queue.scala](/src/test/scala/ladder/front_end/fetch_queue.scala) | Scala | 27 | 0 | 4 | 31 |
| [src/test/scala/ladder/front\_end/fetchres.scala](/src/test/scala/ladder/front_end/fetchres.scala) | Scala | 39 | 12 | 6 | 57 |
| [src/test/scala/ladder/front\_end/front\_end.scala](/src/test/scala/ladder/front_end/front_end.scala) | Scala | 66 | 12 | 19 | 97 |
| [src/test/scala/ladder/front\_end/front\_end\_control.scala](/src/test/scala/ladder/front_end/front_end_control.scala) | Scala | 29 | 3 | 6 | 38 |
| [src/test/scala/ladder/front\_end/if1\_if2.scala](/src/test/scala/ladder/front_end/if1_if2.scala) | Scala | 31 | 1 | 7 | 39 |
| [src/test/scala/ladder/front\_end/if2\_if3.scala](/src/test/scala/ladder/front_end/if2_if3.scala) | Scala | 31 | 0 | 6 | 37 |
| [src/test/scala/ladder/front\_end/pc\_gen.scala](/src/test/scala/ladder/front_end/pc_gen.scala) | Scala | 37 | 8 | 8 | 53 |
| [src/test/scala/ladder/insts.scala](/src/test/scala/ladder/insts.scala) | Scala | 156 | 9 | 9 | 174 |
| [src/test/scala/ladder/ladder.scala](/src/test/scala/ladder/ladder.scala) | Scala | 17 | 53 | 4 | 74 |
| [src/test/scala/ladder/muldiv\_test.scala](/src/test/scala/ladder/muldiv_test.scala) | Scala | 36 | 7 | 11 | 54 |
| [src/test/scala/ladder/soc\_top.scala](/src/test/scala/ladder/soc_top.scala) | Scala | 91 | 40 | 17 | 148 |
| [verilogtestbench/front\_end\_tb.v](/verilogtestbench/front_end_tb.v) | Verilog | 100 | 4 | 14 | 118 |
| [verilogtestbench/tb.v](/verilogtestbench/tb.v) | Verilog | 92 | 25 | 18 | 135 |
| [verilogtestbench/top\_tb.v](/verilogtestbench/top_tb.v) | Verilog | 70 | 2 | 13 | 85 |
| [vsrc/S011HD1P\_X32Y2D128\_BW.v](/vsrc/S011HD1P_X32Y2D128_BW.v) | Verilog | 25 | 0 | 4 | 29 |
| [vsrc/dpi-funcs\_axi\_ver.v](/vsrc/dpi-funcs_axi_ver.v) | Verilog | 175 | 16 | 14 | 205 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details