# ECE552-MIPS-5-stage-pipeline

This is for my ECE 552 Introduction to Computer Architecture class

It is for a 5 stage MIPS pipeline with a 16 bit architecture
