// Seed: 3564246373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : 1] id_8;
  assign id_2 = id_1;
  always @*;
  wire id_9;
  wire id_10;
  assign id_2 = id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    output uwire id_5,
    input supply1 id_6,
    output wand id_7,
    output tri1 id_8
    , id_17, id_18,
    input wand id_9,
    output wire id_10,
    output uwire id_11,
    input wand id_12,
    input wand id_13,
    output tri1 id_14,
    input tri id_15
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18
  );
endmodule
