// Copyright 2018 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#pragma once

#define S905D2_GPIOZ_COUNT 16
#define S905D2_GPIOA_COUNT 16
#define S905D2_GPIOBOOT_COUNT 16
#define S905D2_GPIOC_COUNT 8
#define S905D2_GPIOX_COUNT 20
#define S905D2_GPIOH_COUNT 9
#define S905D2_GPIOAO_COUNT 12
#define S905D2_GPIOE_COUNT 3

#define S905D2_GPIOZ_START 0
#define S905D2_GPIOA_START S905D2_GPIOZ_COUNT
#define S905D2_GPIOBOOT_START (S905D2_GPIOA_START + S905D2_GPIOA_COUNT)
#define S905D2_GPIOC_START (S905D2_GPIOBOOT_START + S905D2_GPIOBOOT_COUNT)
#define S905D2_GPIOX_START (S905D2_GPIOC_START + S905D2_GPIOC_COUNT)
#define S905D2_GPIOH_START (S905D2_GPIOX_START + S905D2_GPIOX_COUNT)
#define S905D2_GPIOAO_START (S905D2_GPIOH_START + S905D2_GPIOH_COUNT)

#define S905D2_GPIOZ(n) (S905D2_GPIOZ_START + n)
#define S905D2_GPIOA(n) (S905D2_GPIOA_START + n)
#define S905D2_GPIOBOOT(n) (S905D2_GPIOBOOT_START + n)
#define S905D2_GPIOC(n) (S905D2_GPIOC_START + n)
#define S905D2_GPIOX(n) (S905D2_GPIOX_START + n)
#define S905D2_GPIOH(n) (S905D2_GPIOH_START + n)
#define S905D2_GPIOAO(n) (S905D2_GPIOAO_START + n)
// GPIOE is contained in GPIO AO bank
#define S905D2_GPIOE(n) (S905D2_GPIOE_START + S905D2_GPIOAO_COUNT + n)

#define S905D2_PREG_PAD_GPIO0_EN_N  0x10
#define S905D2_PREG_PAD_GPIO0_O     0x11
#define S905D2_PREG_PAD_GPIO0_I     0x12
#define S905D2_PREG_PAD_GPIO1_EN_N  0x13
#define S905D2_PREG_PAD_GPIO1_O     0x14
#define S905D2_PREG_PAD_GPIO1_I     0x15
#define S905D2_PREG_PAD_GPIO2_EN_N  0x16
#define S905D2_PREG_PAD_GPIO2_O     0x17
#define S905D2_PREG_PAD_GPIO2_I     0x18
#define S905D2_PREG_PAD_GPIO3_EN_N  0x19
#define S905D2_PREG_PAD_GPIO3_O     0x1a
#define S905D2_PREG_PAD_GPIO3_I     0x1b
#define S905D2_PREG_PAD_GPIO4_EN_N  0x1c
#define S905D2_PREG_PAD_GPIO4_O     0x1d
#define S905D2_PREG_PAD_GPIO4_I     0x1e
#define S905D2_PREG_PAD_GPIO5_EN_N  0x20
#define S905D2_PREG_PAD_GPIO5_O     0x21
#define S905D2_PREG_PAD_GPIO5_I     0x22

#define S905D2_PERIPHS_PIN_MUX_0    0xb0
#define S905D2_PERIPHS_PIN_MUX_1    0xb1
#define S905D2_PERIPHS_PIN_MUX_3    0xb3
#define S905D2_PERIPHS_PIN_MUX_4    0xb4
#define S905D2_PERIPHS_PIN_MUX_5    0xb5
#define S905D2_PERIPHS_PIN_MUX_6    0xb6
#define S905D2_PERIPHS_PIN_MUX_7    0xb7
#define S905D2_PERIPHS_PIN_MUX_9    0xb9
#define S905D2_PERIPHS_PIN_MUX_B    0xbb
#define S905D2_PERIPHS_PIN_MUX_C    0xbc
#define S905D2_PERIPHS_PIN_MUX_D    0xbd
#define S905D2_PERIPHS_PIN_MUX_E    0xbe

#define S905D2_AO_GPIO_O_EN_N       0x09
#define S905D2_AO_GPIO_I            0x0a
#define S905D2_AO_GPIO_O            0x0d

#define S905D2_AO_RTI_PINMUX_REG0   0x05
#define S905D2_AO_RTI_PINMUX_REG1   0x06
