{"Source Block": ["oh/elink/hdl/erx_io.v@71:81@HdlIdDef", "   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n   \n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@70:80", "   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n   //#####################\n"], ["oh/elink/hdl/erx_io.v@69:79", "   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n    //#####################\n   //#CREATE 112 BIT PACKET \n"]], "Diff Content": {"Delete": [], "Add": [[76, "   reg \t\t rx_frame;\n"], [76, "   reg [15:0] \t rx_word;\n"], [76, "   always @ (posedge rx_lclk)\n"], [76, "     begin\n"], [76, "\trx_frame      <= rx_frame_iddr;\n"], [76, "\trx_word[15:0] <= rx_word_iddr[15:0];\t\n"], [76, "     end\n"]]}}