# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mic_eq.gen/sources_1/ip/cic_compiler_0/sim/cic_compiler_0.vhd" \

# Do not sort compile order
nosort
