// -------------------------------------------------------------
// 
// File Name: F:\Git_Repository\FPGA_myself\DDS\dds_matlab\hdlsrc\NCO_32\NCO.v
// Created: 2023-10-15 20:23:16
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: NCO
// Source Path: NCO_32/Subsystem/NCO
// Hierarchy Level: 1
// Model version: 1.7
// 
// NCO
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module NCO
          (clk,
           reset,
           enb,
           validIn,
           sine,
           validOut);


  input   clk;
  input   reset;
  input   enb;
  input   validIn;
  output  signed [15:0] sine;  // sfix16_En14
  output  validOut;


  reg  [4:0] outsel_reg_reg;  // ufix1 [5]
  wire outsel;
  wire signed [15:0] outzero;  // sfix16_En14
  wire signed [15:0] const0;  // sfix16
  wire signed [15:0] pInc;  // sfix16
  wire signed [15:0] validPInc;  // sfix16
  reg signed [15:0] accphase_reg;  // sfix16
  wire signed [15:0] addpInc;  // sfix16
  wire signed [15:0] pOffset;  // sfix16
  wire signed [15:0] accoffset;  // sfix16
  reg signed [15:0] accoffsete_reg;  // sfix16
  wire [3:0] dither;  // ufix4
  wire signed [15:0] casteddither;  // sfix16
  reg signed [15:0] dither_reg;  // sfix16
  wire signed [15:0] accumulator;  // sfix16
  wire [11:0] accQuantized;  // ufix12_E4
  wire signed [15:0] outs;  // sfix16_En14
  wire signed [15:0] validouts;  // sfix16_En14
  reg signed [15:0] sine_1;  // sfix16_En14
  reg  validOut_1;


  always @(posedge clk or posedge reset)
    begin : outsel_reg_process
      if (reset == 1'b1) begin
        outsel_reg_reg <= {5{1'b0}};
      end
      else begin
        if (enb) begin
          outsel_reg_reg[0] <= validIn;
          outsel_reg_reg[32'sd4:32'sd1] <= outsel_reg_reg[32'sd3:32'sd0];
        end
      end
    end

  assign outsel = outsel_reg_reg[4];



  assign outzero = 16'sb0000000000000000;



  // Constant Zero
  assign const0 = 16'sb0000000000000000;



  assign pInc = 16'sb1111111111111111;



  assign validPInc = (validIn == 1'b0 ? const0 :
              pInc);



  // Add phase increment
  assign addpInc = accphase_reg + validPInc;



  // Phase increment accumulator register
  always @(posedge clk or posedge reset)
    begin : AccPhaseRegister_process
      if (reset == 1'b1) begin
        accphase_reg <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          accphase_reg <= addpInc;
        end
      end
    end



  assign pOffset = 16'sb0000000000000000;



  // Add phase offset
  assign accoffset = accphase_reg + pOffset;



  // Phase offset accumulator register
  always @(posedge clk or posedge reset)
    begin : AccOffsetRegister_process
      if (reset == 1'b1) begin
        accoffsete_reg <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          accoffsete_reg <= accoffset;
        end
      end
    end



  DitherGen u_dither_inst (.clk(clk),
                           .reset(reset),
                           .enb(enb),
                           .validIn(validIn),
                           .dither(dither)  // ufix4
                           );

  assign casteddither = {12'b0, dither};



  // Dither input register
  always @(posedge clk or posedge reset)
    begin : DitherRegister_process
      if (reset == 1'b1) begin
        dither_reg <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          dither_reg <= casteddither;
        end
      end
    end



  // Add dither
  assign accumulator = accoffsete_reg + dither_reg;



  // Phase quantization
  assign accQuantized = accumulator[15:4];



  WaveformGen u_Wave_inst (.clk(clk),
                           .reset(reset),
                           .enb(enb),
                           .phaseIdx(accQuantized),  // ufix12_E4
                           .sine(outs)  // sfix16_En14
                           );

  assign validouts = (outsel == 1'b0 ? outzero :
              outs);



  // Output register
  always @(posedge clk or posedge reset)
    begin : OutputRegister_process
      if (reset == 1'b1) begin
        sine_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          sine_1 <= validouts;
        end
      end
    end



  // validOut register
  always @(posedge clk or posedge reset)
    begin : validOut_reg_process
      if (reset == 1'b1) begin
        validOut_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          validOut_1 <= outsel;
        end
      end
    end



  assign sine = sine_1;

  assign validOut = validOut_1;

endmodule  // NCO

