--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml vga_sprite_top.twx vga_sprite_top.ncd -o vga_sprite_top.twr
vga_sprite_top.pcf

Design file:              vga_sprite_top.ncd
Physical constraint file: vga_sprite_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    1.509|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |blue<0>        |   15.590|
sw<0>          |blue<1>        |   15.852|
sw<0>          |green<0>       |   15.632|
sw<0>          |green<1>       |   15.019|
sw<0>          |green<2>       |   16.051|
sw<0>          |red<0>         |   14.986|
sw<0>          |red<1>         |   15.535|
sw<0>          |red<2>         |   15.170|
sw<1>          |blue<0>        |   15.566|
sw<1>          |blue<1>        |   15.828|
sw<1>          |green<0>       |   15.608|
sw<1>          |green<1>       |   14.995|
sw<1>          |green<2>       |   16.027|
sw<1>          |red<0>         |   14.962|
sw<1>          |red<1>         |   15.511|
sw<1>          |red<2>         |   15.146|
sw<2>          |blue<0>        |   15.489|
sw<2>          |blue<1>        |   15.751|
sw<2>          |green<0>       |   15.531|
sw<2>          |green<1>       |   14.918|
sw<2>          |green<2>       |   15.950|
sw<2>          |red<0>         |   14.885|
sw<2>          |red<1>         |   15.434|
sw<2>          |red<2>         |   15.069|
sw<3>          |blue<0>        |   15.075|
sw<3>          |blue<1>        |   15.337|
sw<3>          |green<0>       |   15.117|
sw<3>          |green<1>       |   14.504|
sw<3>          |green<2>       |   15.536|
sw<3>          |red<0>         |   14.471|
sw<3>          |red<1>         |   15.020|
sw<3>          |red<2>         |   14.655|
sw<4>          |blue<0>        |   13.021|
sw<4>          |blue<1>        |   13.283|
sw<4>          |green<0>       |   13.063|
sw<4>          |green<1>       |   12.450|
sw<4>          |green<2>       |   13.482|
sw<4>          |red<0>         |   12.417|
sw<4>          |red<1>         |   12.966|
sw<4>          |red<2>         |   12.601|
sw<5>          |blue<0>        |   14.257|
sw<5>          |blue<1>        |   14.519|
sw<5>          |green<0>       |   14.299|
sw<5>          |green<1>       |   13.686|
sw<5>          |green<2>       |   14.718|
sw<5>          |red<0>         |   13.653|
sw<5>          |red<1>         |   14.202|
sw<5>          |red<2>         |   13.837|
sw<6>          |blue<0>        |   14.190|
sw<6>          |blue<1>        |   14.452|
sw<6>          |green<0>       |   14.232|
sw<6>          |green<1>       |   13.619|
sw<6>          |green<2>       |   14.651|
sw<6>          |red<0>         |   13.586|
sw<6>          |red<1>         |   14.135|
sw<6>          |red<2>         |   13.770|
sw<7>          |blue<0>        |   11.166|
sw<7>          |blue<1>        |   11.428|
sw<7>          |green<0>       |   11.208|
sw<7>          |green<1>       |   10.595|
sw<7>          |green<2>       |   11.627|
sw<7>          |red<0>         |   10.562|
sw<7>          |red<1>         |   11.111|
sw<7>          |red<2>         |   10.746|
---------------+---------------+---------+


Analysis completed Fri Mar 24 22:50:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 103 MB



