// Seed: 751070382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_6;
  string  id_7;
  assign id_3 = 1;
  always @(posedge id_4) begin : LABEL_0
    if (id_6) if ({1 == id_4, 1}) id_7 = "";
  end
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.type_9 = "";
endmodule
