library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ex1a is
	Port(
		i_A	:	in	std_logic;
		i_B	:	in	std_logic;
		i_C	:	in	std_logic;
		i_D	:	in	std_logic;
		o_S	:	out std_logic
		);
end ex1a;

architecture behavioral of ex1a is
	begin
		