
Traffic_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cf8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08003e88  08003e88  00013e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08003e8c  08003e8c  00013e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000018  20000000  08003e90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
  6 .bss          00001e40  20000018  20000018  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20001e58  20001e58  00020018  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e9d6  00000000  00000000  00020046  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000250a  00000000  00000000  0002ea1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d60  00000000  00000000  00030f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c28  00000000  00000000  00031c88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005b73  00000000  00000000  000328b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000480b  00000000  00000000  00038423  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003cc2e  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000037f8  00000000  00000000  0003ccac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003e70 	.word	0x08003e70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08003e70 	.word	0x08003e70

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	f103 0208 	add.w	r2, r3, #8
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f04f 32ff 	mov.w	r2, #4294967295
 8000558:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	f103 0208 	add.w	r2, r3, #8
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	f103 0208 	add.w	r2, r3, #8
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000574:	bf00      	nop
 8000576:	370c      	adds	r7, #12
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr

08000580 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800058e:	bf00      	nop
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr

0800059a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800059a:	b480      	push	{r7}
 800059c:	b085      	sub	sp, #20
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
 80005a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	68fa      	ldr	r2, [r7, #12]
 80005ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	689a      	ldr	r2, [r3, #8]
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	689b      	ldr	r3, [r3, #8]
 80005bc:	683a      	ldr	r2, [r7, #0]
 80005be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	683a      	ldr	r2, [r7, #0]
 80005c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	1c5a      	adds	r2, r3, #1
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	601a      	str	r2, [r3, #0]
}
 80005d6:	bf00      	nop
 80005d8:	3714      	adds	r7, #20
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr

080005e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80005e2:	b480      	push	{r7}
 80005e4:	b085      	sub	sp, #20
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
 80005ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005f8:	d103      	bne.n	8000602 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	691b      	ldr	r3, [r3, #16]
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	e00c      	b.n	800061c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	3308      	adds	r3, #8
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	e002      	b.n	8000610 <vListInsert+0x2e>
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	429a      	cmp	r2, r3
 800061a:	d9f6      	bls.n	800060a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	685a      	ldr	r2, [r3, #4]
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	685b      	ldr	r3, [r3, #4]
 8000628:	683a      	ldr	r2, [r7, #0]
 800062a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	68fa      	ldr	r2, [r7, #12]
 8000630:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	683a      	ldr	r2, [r7, #0]
 8000636:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	601a      	str	r2, [r3, #0]
}
 8000648:	bf00      	nop
 800064a:	3714      	adds	r7, #20
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr

08000654 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000654:	b480      	push	{r7}
 8000656:	b085      	sub	sp, #20
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	691b      	ldr	r3, [r3, #16]
 8000660:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	6892      	ldr	r2, [r2, #8]
 800066a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	689b      	ldr	r3, [r3, #8]
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	6852      	ldr	r2, [r2, #4]
 8000674:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	685a      	ldr	r2, [r3, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	429a      	cmp	r2, r3
 800067e:	d103      	bne.n	8000688 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	689a      	ldr	r2, [r3, #8]
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	1e5a      	subs	r2, r3, #1
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	681b      	ldr	r3, [r3, #0]
}
 800069c:	4618      	mov	r0, r3
 800069e:	3714      	adds	r7, #20
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr

080006a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3b04      	subs	r3, #4
 80006b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80006c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	3b04      	subs	r3, #4
 80006c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	f023 0201 	bic.w	r2, r3, #1
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	3b04      	subs	r3, #4
 80006d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80006d8:	4a0c      	ldr	r2, [pc, #48]	; (800070c <pxPortInitialiseStack+0x64>)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	3b14      	subs	r3, #20
 80006e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	3b04      	subs	r3, #4
 80006ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f06f 0202 	mvn.w	r2, #2
 80006f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	3b20      	subs	r3, #32
 80006fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80006fe:	68fb      	ldr	r3, [r7, #12]
}
 8000700:	4618      	mov	r0, r3
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	08000711 	.word	0x08000711

08000710 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <prvTaskExitError+0x38>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800071e:	d009      	beq.n	8000734 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000724:	f383 8811 	msr	BASEPRI, r3
 8000728:	f3bf 8f6f 	isb	sy
 800072c:	f3bf 8f4f 	dsb	sy
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	e7fe      	b.n	8000732 <prvTaskExitError+0x22>
 8000734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000738:	f383 8811 	msr	BASEPRI, r3
 800073c:	f3bf 8f6f 	isb	sy
 8000740:	f3bf 8f4f 	dsb	sy
 8000744:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000746:	e7fe      	b.n	8000746 <prvTaskExitError+0x36>
 8000748:	20000000 	.word	0x20000000
 800074c:	00000000 	.word	0x00000000

08000750 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000750:	4b07      	ldr	r3, [pc, #28]	; (8000770 <pxCurrentTCBConst2>)
 8000752:	6819      	ldr	r1, [r3, #0]
 8000754:	6808      	ldr	r0, [r1, #0]
 8000756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800075a:	f380 8809 	msr	PSP, r0
 800075e:	f3bf 8f6f 	isb	sy
 8000762:	f04f 0000 	mov.w	r0, #0
 8000766:	f380 8811 	msr	BASEPRI, r0
 800076a:	4770      	bx	lr
 800076c:	f3af 8000 	nop.w

08000770 <pxCurrentTCBConst2>:
 8000770:	20001c44 	.word	0x20001c44
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000774:	bf00      	nop
 8000776:	bf00      	nop

08000778 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000778:	4806      	ldr	r0, [pc, #24]	; (8000794 <prvPortStartFirstTask+0x1c>)
 800077a:	6800      	ldr	r0, [r0, #0]
 800077c:	6800      	ldr	r0, [r0, #0]
 800077e:	f380 8808 	msr	MSP, r0
 8000782:	b662      	cpsie	i
 8000784:	b661      	cpsie	f
 8000786:	f3bf 8f4f 	dsb	sy
 800078a:	f3bf 8f6f 	isb	sy
 800078e:	df00      	svc	0
 8000790:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000792:	bf00      	nop
 8000794:	e000ed08 	.word	0xe000ed08

08000798 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b086      	sub	sp, #24
 800079c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800079e:	4b3b      	ldr	r3, [pc, #236]	; (800088c <xPortStartScheduler+0xf4>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a3b      	ldr	r2, [pc, #236]	; (8000890 <xPortStartScheduler+0xf8>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d109      	bne.n	80007bc <xPortStartScheduler+0x24>
 80007a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007ac:	f383 8811 	msr	BASEPRI, r3
 80007b0:	f3bf 8f6f 	isb	sy
 80007b4:	f3bf 8f4f 	dsb	sy
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	e7fe      	b.n	80007ba <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80007bc:	4b33      	ldr	r3, [pc, #204]	; (800088c <xPortStartScheduler+0xf4>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a34      	ldr	r2, [pc, #208]	; (8000894 <xPortStartScheduler+0xfc>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d109      	bne.n	80007da <xPortStartScheduler+0x42>
 80007c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007ca:	f383 8811 	msr	BASEPRI, r3
 80007ce:	f3bf 8f6f 	isb	sy
 80007d2:	f3bf 8f4f 	dsb	sy
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	e7fe      	b.n	80007d8 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80007da:	4b2f      	ldr	r3, [pc, #188]	; (8000898 <xPortStartScheduler+0x100>)
 80007dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	22ff      	movs	r2, #255	; 0xff
 80007ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	4b27      	ldr	r3, [pc, #156]	; (800089c <xPortStartScheduler+0x104>)
 8000800:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000802:	4b27      	ldr	r3, [pc, #156]	; (80008a0 <xPortStartScheduler+0x108>)
 8000804:	2207      	movs	r2, #7
 8000806:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000808:	e009      	b.n	800081e <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800080a:	4b25      	ldr	r3, [pc, #148]	; (80008a0 <xPortStartScheduler+0x108>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	3b01      	subs	r3, #1
 8000810:	4a23      	ldr	r2, [pc, #140]	; (80008a0 <xPortStartScheduler+0x108>)
 8000812:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	b2db      	uxtb	r3, r3
 800081c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	b2db      	uxtb	r3, r3
 8000822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000826:	2b80      	cmp	r3, #128	; 0x80
 8000828:	d0ef      	beq.n	800080a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800082a:	4b1d      	ldr	r3, [pc, #116]	; (80008a0 <xPortStartScheduler+0x108>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	021b      	lsls	r3, r3, #8
 8000830:	4a1b      	ldr	r2, [pc, #108]	; (80008a0 <xPortStartScheduler+0x108>)
 8000832:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000834:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <xPortStartScheduler+0x108>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800083c:	4a18      	ldr	r2, [pc, #96]	; (80008a0 <xPortStartScheduler+0x108>)
 800083e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	b2da      	uxtb	r2, r3
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000848:	4a16      	ldr	r2, [pc, #88]	; (80008a4 <xPortStartScheduler+0x10c>)
 800084a:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <xPortStartScheduler+0x10c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000852:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000854:	4a13      	ldr	r2, [pc, #76]	; (80008a4 <xPortStartScheduler+0x10c>)
 8000856:	4b13      	ldr	r3, [pc, #76]	; (80008a4 <xPortStartScheduler+0x10c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800085e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000860:	f000 f8d2 	bl	8000a08 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000864:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <xPortStartScheduler+0x110>)
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800086a:	f000 f8e9 	bl	8000a40 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800086e:	4a0f      	ldr	r2, [pc, #60]	; (80008ac <xPortStartScheduler+0x114>)
 8000870:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <xPortStartScheduler+0x114>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000878:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800087a:	f7ff ff7d 	bl	8000778 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800087e:	f7ff ff47 	bl	8000710 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000882:	2300      	movs	r3, #0
}
 8000884:	4618      	mov	r0, r3
 8000886:	3718      	adds	r7, #24
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	e000ed00 	.word	0xe000ed00
 8000890:	410fc271 	.word	0x410fc271
 8000894:	410fc270 	.word	0x410fc270
 8000898:	e000e400 	.word	0xe000e400
 800089c:	20000034 	.word	0x20000034
 80008a0:	20000038 	.word	0x20000038
 80008a4:	e000ed20 	.word	0xe000ed20
 80008a8:	20000000 	.word	0x20000000
 80008ac:	e000ef34 	.word	0xe000ef34

080008b0 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008ba:	f383 8811 	msr	BASEPRI, r3
 80008be:	f3bf 8f6f 	isb	sy
 80008c2:	f3bf 8f4f 	dsb	sy
 80008c6:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80008c8:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <vPortEnterCritical+0x54>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	3301      	adds	r3, #1
 80008ce:	4a0d      	ldr	r2, [pc, #52]	; (8000904 <vPortEnterCritical+0x54>)
 80008d0:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80008d2:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <vPortEnterCritical+0x54>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d10e      	bne.n	80008f8 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80008da:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <vPortEnterCritical+0x58>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d009      	beq.n	80008f8 <vPortEnterCritical+0x48>
 80008e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008e8:	f383 8811 	msr	BASEPRI, r3
 80008ec:	f3bf 8f6f 	isb	sy
 80008f0:	f3bf 8f4f 	dsb	sy
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	e7fe      	b.n	80008f6 <vPortEnterCritical+0x46>
	}
}
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	20000000 	.word	0x20000000
 8000908:	e000ed04 	.word	0xe000ed04

0800090c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <vPortExitCritical+0x4c>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d109      	bne.n	800092e <vPortExitCritical+0x22>
 800091a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800091e:	f383 8811 	msr	BASEPRI, r3
 8000922:	f3bf 8f6f 	isb	sy
 8000926:	f3bf 8f4f 	dsb	sy
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	e7fe      	b.n	800092c <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800092e:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <vPortExitCritical+0x4c>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3b01      	subs	r3, #1
 8000934:	4a08      	ldr	r2, [pc, #32]	; (8000958 <vPortExitCritical+0x4c>)
 8000936:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000938:	4b07      	ldr	r3, [pc, #28]	; (8000958 <vPortExitCritical+0x4c>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d104      	bne.n	800094a <vPortExitCritical+0x3e>
 8000940:	2300      	movs	r3, #0
 8000942:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	20000000 	.word	0x20000000
 800095c:	00000000 	.word	0x00000000

08000960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000960:	f3ef 8009 	mrs	r0, PSP
 8000964:	f3bf 8f6f 	isb	sy
 8000968:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <pxCurrentTCBConst>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	f01e 0f10 	tst.w	lr, #16
 8000970:	bf08      	it	eq
 8000972:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000976:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800097a:	6010      	str	r0, [r2, #0]
 800097c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000980:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000984:	f380 8811 	msr	BASEPRI, r0
 8000988:	f3bf 8f4f 	dsb	sy
 800098c:	f3bf 8f6f 	isb	sy
 8000990:	f001 f9da 	bl	8001d48 <vTaskSwitchContext>
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	f380 8811 	msr	BASEPRI, r0
 800099c:	bc08      	pop	{r3}
 800099e:	6819      	ldr	r1, [r3, #0]
 80009a0:	6808      	ldr	r0, [r1, #0]
 80009a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009a6:	f01e 0f10 	tst.w	lr, #16
 80009aa:	bf08      	it	eq
 80009ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80009b0:	f380 8809 	msr	PSP, r0
 80009b4:	f3bf 8f6f 	isb	sy
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	f3af 8000 	nop.w

080009c0 <pxCurrentTCBConst>:
 80009c0:	20001c44 	.word	0x20001c44
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80009c4:	bf00      	nop
 80009c6:	bf00      	nop

080009c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
	__asm volatile
 80009ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009d2:	f383 8811 	msr	BASEPRI, r3
 80009d6:	f3bf 8f6f 	isb	sy
 80009da:	f3bf 8f4f 	dsb	sy
 80009de:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80009e0:	f001 f8ee 	bl	8001bc0 <xTaskIncrementTick>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d003      	beq.n	80009f2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80009ea:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <SysTick_Handler+0x3c>)
 80009ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	2300      	movs	r3, #0
 80009f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80009fc:	bf00      	nop
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	e000ed04 	.word	0xe000ed04

08000a08 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000a0c:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <vPortSetupTimerInterrupt+0x28>)
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <vPortSetupTimerInterrupt+0x2c>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4909      	ldr	r1, [pc, #36]	; (8000a38 <vPortSetupTimerInterrupt+0x30>)
 8000a14:	fba1 1303 	umull	r1, r3, r1, r3
 8000a18:	099b      	lsrs	r3, r3, #6
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000a1e:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <vPortSetupTimerInterrupt+0x34>)
 8000a20:	2207      	movs	r2, #7
 8000a22:	601a      	str	r2, [r3, #0]
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	e000e014 	.word	0xe000e014
 8000a34:	20000014 	.word	0x20000014
 8000a38:	10624dd3 	.word	0x10624dd3
 8000a3c:	e000e010 	.word	0xe000e010

08000a40 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000a40:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000a50 <vPortEnableVFP+0x10>
 8000a44:	6801      	ldr	r1, [r0, #0]
 8000a46:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000a4a:	6001      	str	r1, [r0, #0]
 8000a4c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8000a4e:	bf00      	nop
 8000a50:	e000ed88 	.word	0xe000ed88

08000a54 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8000a5a:	f3ef 8305 	mrs	r3, IPSR
 8000a5e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	2b0f      	cmp	r3, #15
 8000a64:	d913      	bls.n	8000a8e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000a66:	4a16      	ldr	r2, [pc, #88]	; (8000ac0 <vPortValidateInterruptPriority+0x6c>)
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000a70:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <vPortValidateInterruptPriority+0x70>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	7afa      	ldrb	r2, [r7, #11]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d209      	bcs.n	8000a8e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8000a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a7e:	f383 8811 	msr	BASEPRI, r3
 8000a82:	f3bf 8f6f 	isb	sy
 8000a86:	f3bf 8f4f 	dsb	sy
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	e7fe      	b.n	8000a8c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	; (8000ac8 <vPortValidateInterruptPriority+0x74>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000a96:	4b0d      	ldr	r3, [pc, #52]	; (8000acc <vPortValidateInterruptPriority+0x78>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d909      	bls.n	8000ab2 <vPortValidateInterruptPriority+0x5e>
 8000a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aa2:	f383 8811 	msr	BASEPRI, r3
 8000aa6:	f3bf 8f6f 	isb	sy
 8000aaa:	f3bf 8f4f 	dsb	sy
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	e7fe      	b.n	8000ab0 <vPortValidateInterruptPriority+0x5c>
	}
 8000ab2:	bf00      	nop
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000e3f0 	.word	0xe000e3f0
 8000ac4:	20000034 	.word	0x20000034
 8000ac8:	e000ed0c 	.word	0xe000ed0c
 8000acc:	20000038 	.word	0x20000038

08000ad0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f003 0307 	and.w	r3, r3, #7
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d004      	beq.n	8000af0 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f023 0307 	bic.w	r3, r3, #7
 8000aec:	3308      	adds	r3, #8
 8000aee:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8000af0:	f000 ffac 	bl	8001a4c <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8000af4:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <pvPortMalloc+0x88>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d105      	bne.n	8000b08 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000afc:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <pvPortMalloc+0x8c>)
 8000afe:	f023 0307 	bic.w	r3, r3, #7
 8000b02:	461a      	mov	r2, r3
 8000b04:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <pvPortMalloc+0x88>)
 8000b06:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000b08:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <pvPortMalloc+0x90>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4413      	add	r3, r2
 8000b10:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d813      	bhi.n	8000b40 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8000b18:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <pvPortMalloc+0x90>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	441a      	add	r2, r3
 8000b20:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <pvPortMalloc+0x90>)
 8000b22:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d90b      	bls.n	8000b40 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8000b28:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <pvPortMalloc+0x88>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <pvPortMalloc+0x90>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4413      	add	r3, r2
 8000b32:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 8000b34:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <pvPortMalloc+0x90>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	4a08      	ldr	r2, [pc, #32]	; (8000b60 <pvPortMalloc+0x90>)
 8000b3e:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000b40:	f000 ff92 	bl	8001a68 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d101      	bne.n	8000b4e <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8000b4a:	f002 fe17 	bl	800377c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20001c40 	.word	0x20001c40
 8000b5c:	20000044 	.word	0x20000044
 8000b60:	20001c3c 	.word	0x20001c3c

08000b64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d009      	beq.n	8000b86 <vPortFree+0x22>
 8000b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b76:	f383 8811 	msr	BASEPRI, r3
 8000b7a:	f3bf 8f6f 	isb	sy
 8000b7e:	f3bf 8f4f 	dsb	sy
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	e7fe      	b.n	8000b84 <vPortFree+0x20>
}
 8000b86:	bf00      	nop
 8000b88:	3714      	adds	r7, #20
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
	...

08000b94 <xPortGetFreeHeapSize>:
	xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
	return ( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <xPortGetFreeHeapSize+0x18>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f5c3 53df 	rsb	r3, r3, #7136	; 0x1be0
 8000ba0:	3318      	adds	r3, #24
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	20001c3c 	.word	0x20001c3c

08000bb0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d109      	bne.n	8000bd8 <xQueueGenericReset+0x28>
 8000bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bc8:	f383 8811 	msr	BASEPRI, r3
 8000bcc:	f3bf 8f6f 	isb	sy
 8000bd0:	f3bf 8f4f 	dsb	sy
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	e7fe      	b.n	8000bd6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000bd8:	f7ff fe6a 	bl	80008b0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000be4:	68f9      	ldr	r1, [r7, #12]
 8000be6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000be8:	fb01 f303 	mul.w	r3, r1, r3
 8000bec:	441a      	add	r2, r3
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	68f9      	ldr	r1, [r7, #12]
 8000c0c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000c0e:	fb01 f303 	mul.w	r3, r1, r3
 8000c12:	441a      	add	r2, r3
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	22ff      	movs	r2, #255	; 0xff
 8000c1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	22ff      	movs	r2, #255	; 0xff
 8000c24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d114      	bne.n	8000c58 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	691b      	ldr	r3, [r3, #16]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d01a      	beq.n	8000c6c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	3310      	adds	r3, #16
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 f952 	bl	8001ee4 <xTaskRemoveFromEventList>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d012      	beq.n	8000c6c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <xQueueGenericReset+0xcc>)
 8000c48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	f3bf 8f4f 	dsb	sy
 8000c52:	f3bf 8f6f 	isb	sy
 8000c56:	e009      	b.n	8000c6c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	3310      	adds	r3, #16
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fc6f 	bl	8000540 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	3324      	adds	r3, #36	; 0x24
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff fc6a 	bl	8000540 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000c6c:	f7ff fe4e 	bl	800090c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	e000ed04 	.word	0xe000ed04

08000c80 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08a      	sub	sp, #40	; 0x28
 8000c84:	af02      	add	r7, sp, #8
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d109      	bne.n	8000ca8 <xQueueGenericCreate+0x28>
 8000c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c98:	f383 8811 	msr	BASEPRI, r3
 8000c9c:	f3bf 8f6f 	isb	sy
 8000ca0:	f3bf 8f4f 	dsb	sy
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	e7fe      	b.n	8000ca6 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d102      	bne.n	8000cb4 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61fb      	str	r3, [r7, #28]
 8000cb2:	e004      	b.n	8000cbe <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	fb02 f303 	mul.w	r3, r2, r3
 8000cbc:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3348      	adds	r3, #72	; 0x48
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff ff04 	bl	8000ad0 <pvPortMalloc>
 8000cc8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d00b      	beq.n	8000ce8 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	3348      	adds	r3, #72	; 0x48
 8000cd4:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000cd6:	79fa      	ldrb	r2, [r7, #7]
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	68b9      	ldr	r1, [r7, #8]
 8000ce2:	68f8      	ldr	r0, [r7, #12]
 8000ce4:	f000 f805 	bl	8000cf2 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8000ce8:	69bb      	ldr	r3, [r7, #24]
	}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3720      	adds	r7, #32
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b084      	sub	sp, #16
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	60f8      	str	r0, [r7, #12]
 8000cfa:	60b9      	str	r1, [r7, #8]
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d103      	bne.n	8000d0e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	69ba      	ldr	r2, [r7, #24]
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	e002      	b.n	8000d14 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	687a      	ldr	r2, [r7, #4]
 8000d12:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	68ba      	ldr	r2, [r7, #8]
 8000d1e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000d20:	2101      	movs	r1, #1
 8000d22:	69b8      	ldr	r0, [r7, #24]
 8000d24:	f7ff ff44 	bl	8000bb0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08e      	sub	sp, #56	; 0x38
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d109      	bne.n	8000d60 <xQueueGenericSend+0x30>
 8000d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d50:	f383 8811 	msr	BASEPRI, r3
 8000d54:	f3bf 8f6f 	isb	sy
 8000d58:	f3bf 8f4f 	dsb	sy
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d5e:	e7fe      	b.n	8000d5e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d103      	bne.n	8000d6e <xQueueGenericSend+0x3e>
 8000d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <xQueueGenericSend+0x42>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e000      	b.n	8000d74 <xQueueGenericSend+0x44>
 8000d72:	2300      	movs	r3, #0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d109      	bne.n	8000d8c <xQueueGenericSend+0x5c>
 8000d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d7c:	f383 8811 	msr	BASEPRI, r3
 8000d80:	f3bf 8f6f 	isb	sy
 8000d84:	f3bf 8f4f 	dsb	sy
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24
 8000d8a:	e7fe      	b.n	8000d8a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d103      	bne.n	8000d9a <xQueueGenericSend+0x6a>
 8000d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d101      	bne.n	8000d9e <xQueueGenericSend+0x6e>
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e000      	b.n	8000da0 <xQueueGenericSend+0x70>
 8000d9e:	2300      	movs	r3, #0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d109      	bne.n	8000db8 <xQueueGenericSend+0x88>
 8000da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000da8:	f383 8811 	msr	BASEPRI, r3
 8000dac:	f3bf 8f6f 	isb	sy
 8000db0:	f3bf 8f4f 	dsb	sy
 8000db4:	623b      	str	r3, [r7, #32]
 8000db6:	e7fe      	b.n	8000db6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000db8:	f001 fa50 	bl	800225c <xTaskGetSchedulerState>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d102      	bne.n	8000dc8 <xQueueGenericSend+0x98>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <xQueueGenericSend+0x9c>
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e000      	b.n	8000dce <xQueueGenericSend+0x9e>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d109      	bne.n	8000de6 <xQueueGenericSend+0xb6>
 8000dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dd6:	f383 8811 	msr	BASEPRI, r3
 8000dda:	f3bf 8f6f 	isb	sy
 8000dde:	f3bf 8f4f 	dsb	sy
 8000de2:	61fb      	str	r3, [r7, #28]
 8000de4:	e7fe      	b.n	8000de4 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000de6:	f7ff fd63 	bl	80008b0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d302      	bcc.n	8000dfc <xQueueGenericSend+0xcc>
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d129      	bne.n	8000e50 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000dfc:	683a      	ldr	r2, [r7, #0]
 8000dfe:	68b9      	ldr	r1, [r7, #8]
 8000e00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e02:	f000 fabf 	bl	8001384 <prvCopyDataToQueue>
 8000e06:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d010      	beq.n	8000e32 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e12:	3324      	adds	r3, #36	; 0x24
 8000e14:	4618      	mov	r0, r3
 8000e16:	f001 f865 	bl	8001ee4 <xTaskRemoveFromEventList>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d013      	beq.n	8000e48 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000e20:	4b3f      	ldr	r3, [pc, #252]	; (8000f20 <xQueueGenericSend+0x1f0>)
 8000e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	f3bf 8f4f 	dsb	sy
 8000e2c:	f3bf 8f6f 	isb	sy
 8000e30:	e00a      	b.n	8000e48 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d007      	beq.n	8000e48 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000e38:	4b39      	ldr	r3, [pc, #228]	; (8000f20 <xQueueGenericSend+0x1f0>)
 8000e3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	f3bf 8f4f 	dsb	sy
 8000e44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000e48:	f7ff fd60 	bl	800090c <vPortExitCritical>
				return pdPASS;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e063      	b.n	8000f18 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d103      	bne.n	8000e5e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000e56:	f7ff fd59 	bl	800090c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e05c      	b.n	8000f18 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d106      	bne.n	8000e72 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 f89d 	bl	8001fa8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000e72:	f7ff fd4b 	bl	800090c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000e76:	f000 fde9 	bl	8001a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000e7a:	f7ff fd19 	bl	80008b0 <vPortEnterCritical>
 8000e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000e84:	b25b      	sxtb	r3, r3
 8000e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e8a:	d103      	bne.n	8000e94 <xQueueGenericSend+0x164>
 8000e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ea0:	d103      	bne.n	8000eaa <xQueueGenericSend+0x17a>
 8000ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000eaa:	f7ff fd2f 	bl	800090c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000eae:	1d3a      	adds	r2, r7, #4
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4611      	mov	r1, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f001 f89a 	bl	8001ff0 <xTaskCheckForTimeOut>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d124      	bne.n	8000f0c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000ec2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ec4:	f000 fb56 	bl	8001574 <prvIsQueueFull>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d018      	beq.n	8000f00 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ed0:	3310      	adds	r3, #16
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 ffb6 	bl	8001e48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8000edc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ede:	f000 fae1 	bl	80014a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8000ee2:	f000 fdc1 	bl	8001a68 <xTaskResumeAll>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	f47f af7c 	bne.w	8000de6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8000eee:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <xQueueGenericSend+0x1f0>)
 8000ef0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	f3bf 8f4f 	dsb	sy
 8000efa:	f3bf 8f6f 	isb	sy
 8000efe:	e772      	b.n	8000de6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000f00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f02:	f000 facf 	bl	80014a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000f06:	f000 fdaf 	bl	8001a68 <xTaskResumeAll>
 8000f0a:	e76c      	b.n	8000de6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000f0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f0e:	f000 fac9 	bl	80014a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000f12:	f000 fda9 	bl	8001a68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000f16:	2300      	movs	r3, #0
		}
	}
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3738      	adds	r7, #56	; 0x38
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	e000ed04 	.word	0xe000ed04

08000f24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08e      	sub	sp, #56	; 0x38
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
 8000f30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d109      	bne.n	8000f50 <xQueueGenericSendFromISR+0x2c>
 8000f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f40:	f383 8811 	msr	BASEPRI, r3
 8000f44:	f3bf 8f6f 	isb	sy
 8000f48:	f3bf 8f4f 	dsb	sy
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f4e:	e7fe      	b.n	8000f4e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d103      	bne.n	8000f5e <xQueueGenericSendFromISR+0x3a>
 8000f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <xQueueGenericSendFromISR+0x3e>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e000      	b.n	8000f64 <xQueueGenericSendFromISR+0x40>
 8000f62:	2300      	movs	r3, #0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d109      	bne.n	8000f7c <xQueueGenericSendFromISR+0x58>
 8000f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f6c:	f383 8811 	msr	BASEPRI, r3
 8000f70:	f3bf 8f6f 	isb	sy
 8000f74:	f3bf 8f4f 	dsb	sy
 8000f78:	623b      	str	r3, [r7, #32]
 8000f7a:	e7fe      	b.n	8000f7a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d103      	bne.n	8000f8a <xQueueGenericSendFromISR+0x66>
 8000f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d101      	bne.n	8000f8e <xQueueGenericSendFromISR+0x6a>
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <xQueueGenericSendFromISR+0x6c>
 8000f8e:	2300      	movs	r3, #0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d109      	bne.n	8000fa8 <xQueueGenericSendFromISR+0x84>
 8000f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f98:	f383 8811 	msr	BASEPRI, r3
 8000f9c:	f3bf 8f6f 	isb	sy
 8000fa0:	f3bf 8f4f 	dsb	sy
 8000fa4:	61fb      	str	r3, [r7, #28]
 8000fa6:	e7fe      	b.n	8000fa6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000fa8:	f7ff fd54 	bl	8000a54 <vPortValidateInterruptPriority>
	__asm volatile
 8000fac:	f3ef 8211 	mrs	r2, BASEPRI
 8000fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fb4:	f383 8811 	msr	BASEPRI, r3
 8000fb8:	f3bf 8f6f 	isb	sy
 8000fbc:	f3bf 8f4f 	dsb	sy
 8000fc0:	61ba      	str	r2, [r7, #24]
 8000fc2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8000fc4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d302      	bcc.n	8000fda <xQueueGenericSendFromISR+0xb6>
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d12c      	bne.n	8001034 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000fe0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000fe4:	683a      	ldr	r2, [r7, #0]
 8000fe6:	68b9      	ldr	r1, [r7, #8]
 8000fe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000fea:	f000 f9cb 	bl	8001384 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000fee:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8000ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff6:	d112      	bne.n	800101e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d016      	beq.n	800102e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001002:	3324      	adds	r3, #36	; 0x24
 8001004:	4618      	mov	r0, r3
 8001006:	f000 ff6d 	bl	8001ee4 <xTaskRemoveFromEventList>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d00e      	beq.n	800102e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d00b      	beq.n	800102e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2201      	movs	r2, #1
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	e007      	b.n	800102e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800101e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001022:	3301      	adds	r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	b25a      	sxtb	r2, r3
 8001028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800102a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800102e:	2301      	movs	r3, #1
 8001030:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001032:	e001      	b.n	8001038 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001034:	2300      	movs	r3, #0
 8001036:	637b      	str	r3, [r7, #52]	; 0x34
 8001038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800103a:	613b      	str	r3, [r7, #16]
	__asm volatile
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001044:	4618      	mov	r0, r3
 8001046:	3738      	adds	r7, #56	; 0x38
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08e      	sub	sp, #56	; 0x38
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800105a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800105c:	2b00      	cmp	r3, #0
 800105e:	d109      	bne.n	8001074 <xQueueGiveFromISR+0x28>
	__asm volatile
 8001060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001064:	f383 8811 	msr	BASEPRI, r3
 8001068:	f3bf 8f6f 	isb	sy
 800106c:	f3bf 8f4f 	dsb	sy
 8001070:	623b      	str	r3, [r7, #32]
 8001072:	e7fe      	b.n	8001072 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001078:	2b00      	cmp	r3, #0
 800107a:	d009      	beq.n	8001090 <xQueueGiveFromISR+0x44>
 800107c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001080:	f383 8811 	msr	BASEPRI, r3
 8001084:	f3bf 8f6f 	isb	sy
 8001088:	f3bf 8f4f 	dsb	sy
 800108c:	61fb      	str	r3, [r7, #28]
 800108e:	e7fe      	b.n	800108e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d103      	bne.n	80010a0 <xQueueGiveFromISR+0x54>
 8001098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d101      	bne.n	80010a4 <xQueueGiveFromISR+0x58>
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <xQueueGiveFromISR+0x5a>
 80010a4:	2300      	movs	r3, #0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d109      	bne.n	80010be <xQueueGiveFromISR+0x72>
 80010aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010ae:	f383 8811 	msr	BASEPRI, r3
 80010b2:	f3bf 8f6f 	isb	sy
 80010b6:	f3bf 8f4f 	dsb	sy
 80010ba:	61bb      	str	r3, [r7, #24]
 80010bc:	e7fe      	b.n	80010bc <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80010be:	f7ff fcc9 	bl	8000a54 <vPortValidateInterruptPriority>
	__asm volatile
 80010c2:	f3ef 8211 	mrs	r2, BASEPRI
 80010c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010ca:	f383 8811 	msr	BASEPRI, r3
 80010ce:	f3bf 8f6f 	isb	sy
 80010d2:	f3bf 8f4f 	dsb	sy
 80010d6:	617a      	str	r2, [r7, #20]
 80010d8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80010da:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80010de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80010e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d92b      	bls.n	8001146 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80010ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80010f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80010f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010fa:	1c5a      	adds	r2, r3, #1
 80010fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010fe:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001100:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001108:	d112      	bne.n	8001130 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800110a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800110c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800110e:	2b00      	cmp	r3, #0
 8001110:	d016      	beq.n	8001140 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001114:	3324      	adds	r3, #36	; 0x24
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fee4 	bl	8001ee4 <xTaskRemoveFromEventList>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d00e      	beq.n	8001140 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00b      	beq.n	8001140 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	2201      	movs	r2, #1
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	e007      	b.n	8001140 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001130:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001134:	3301      	adds	r3, #1
 8001136:	b2db      	uxtb	r3, r3
 8001138:	b25a      	sxtb	r2, r3
 800113a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800113c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001140:	2301      	movs	r3, #1
 8001142:	637b      	str	r3, [r7, #52]	; 0x34
 8001144:	e001      	b.n	800114a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001146:	2300      	movs	r3, #0
 8001148:	637b      	str	r3, [r7, #52]	; 0x34
 800114a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800114c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001156:	4618      	mov	r0, r3
 8001158:	3738      	adds	r7, #56	; 0x38
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08e      	sub	sp, #56	; 0x38
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
 800116c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800116e:	2300      	movs	r3, #0
 8001170:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001178:	2b00      	cmp	r3, #0
 800117a:	d109      	bne.n	8001190 <xQueueGenericReceive+0x30>
	__asm volatile
 800117c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001180:	f383 8811 	msr	BASEPRI, r3
 8001184:	f3bf 8f6f 	isb	sy
 8001188:	f3bf 8f4f 	dsb	sy
 800118c:	627b      	str	r3, [r7, #36]	; 0x24
 800118e:	e7fe      	b.n	800118e <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d103      	bne.n	800119e <xQueueGenericReceive+0x3e>
 8001196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <xQueueGenericReceive+0x42>
 800119e:	2301      	movs	r3, #1
 80011a0:	e000      	b.n	80011a4 <xQueueGenericReceive+0x44>
 80011a2:	2300      	movs	r3, #0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d109      	bne.n	80011bc <xQueueGenericReceive+0x5c>
 80011a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ac:	f383 8811 	msr	BASEPRI, r3
 80011b0:	f3bf 8f6f 	isb	sy
 80011b4:	f3bf 8f4f 	dsb	sy
 80011b8:	623b      	str	r3, [r7, #32]
 80011ba:	e7fe      	b.n	80011ba <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80011bc:	f001 f84e 	bl	800225c <xTaskGetSchedulerState>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d102      	bne.n	80011cc <xQueueGenericReceive+0x6c>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d101      	bne.n	80011d0 <xQueueGenericReceive+0x70>
 80011cc:	2301      	movs	r3, #1
 80011ce:	e000      	b.n	80011d2 <xQueueGenericReceive+0x72>
 80011d0:	2300      	movs	r3, #0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d109      	bne.n	80011ea <xQueueGenericReceive+0x8a>
 80011d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011da:	f383 8811 	msr	BASEPRI, r3
 80011de:	f3bf 8f6f 	isb	sy
 80011e2:	f3bf 8f4f 	dsb	sy
 80011e6:	61fb      	str	r3, [r7, #28]
 80011e8:	e7fe      	b.n	80011e8 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80011ea:	f7ff fb61 	bl	80008b0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80011ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011f2:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80011f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d046      	beq.n	8001288 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80011fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001204:	f000 f928 	bl	8001458 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d121      	bne.n	8001252 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800120e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001210:	1e5a      	subs	r2, r3, #1
 8001212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001214:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d104      	bne.n	8001228 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800121e:	f001 f935 	bl	800248c <pvTaskIncrementMutexHeldCount>
 8001222:	4602      	mov	r2, r0
 8001224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001226:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800122a:	691b      	ldr	r3, [r3, #16]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d027      	beq.n	8001280 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001232:	3310      	adds	r3, #16
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fe55 	bl	8001ee4 <xTaskRemoveFromEventList>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d01f      	beq.n	8001280 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8001240:	4b4f      	ldr	r3, [pc, #316]	; (8001380 <xQueueGenericReceive+0x220>)
 8001242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	f3bf 8f4f 	dsb	sy
 800124c:	f3bf 8f6f 	isb	sy
 8001250:	e016      	b.n	8001280 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8001252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001254:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001256:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800125a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125c:	2b00      	cmp	r3, #0
 800125e:	d00f      	beq.n	8001280 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001262:	3324      	adds	r3, #36	; 0x24
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fe3d 	bl	8001ee4 <xTaskRemoveFromEventList>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d007      	beq.n	8001280 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <xQueueGenericReceive+0x220>)
 8001272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	f3bf 8f4f 	dsb	sy
 800127c:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8001280:	f7ff fb44 	bl	800090c <vPortExitCritical>
				return pdPASS;
 8001284:	2301      	movs	r3, #1
 8001286:	e077      	b.n	8001378 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d103      	bne.n	8001296 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800128e:	f7ff fb3d 	bl	800090c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001292:	2300      	movs	r3, #0
 8001294:	e070      	b.n	8001378 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001298:	2b00      	cmp	r3, #0
 800129a:	d106      	bne.n	80012aa <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 fe81 	bl	8001fa8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80012a6:	2301      	movs	r3, #1
 80012a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80012aa:	f7ff fb2f 	bl	800090c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80012ae:	f000 fbcd 	bl	8001a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80012b2:	f7ff fafd 	bl	80008b0 <vPortEnterCritical>
 80012b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c2:	d103      	bne.n	80012cc <xQueueGenericReceive+0x16c>
 80012c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80012cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d8:	d103      	bne.n	80012e2 <xQueueGenericReceive+0x182>
 80012da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80012e2:	f7ff fb13 	bl	800090c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80012e6:	1d3a      	adds	r2, r7, #4
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	4611      	mov	r1, r2
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 fe7e 	bl	8001ff0 <xTaskCheckForTimeOut>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d131      	bne.n	800135e <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80012fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012fc:	f000 f924 	bl	8001548 <prvIsQueueEmpty>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d025      	beq.n	8001352 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d108      	bne.n	8001320 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 800130e:	f7ff facf 	bl	80008b0 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	4618      	mov	r0, r3
 8001318:	f000 ffbe 	bl	8002298 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800131c:	f7ff faf6 	bl	800090c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001322:	3324      	adds	r3, #36	; 0x24
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f000 fd8d 	bl	8001e48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800132e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001330:	f000 f8b8 	bl	80014a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001334:	f000 fb98 	bl	8001a68 <xTaskResumeAll>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	f47f af55 	bne.w	80011ea <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8001340:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <xQueueGenericReceive+0x220>)
 8001342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	f3bf 8f4f 	dsb	sy
 800134c:	f3bf 8f6f 	isb	sy
 8001350:	e74b      	b.n	80011ea <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001352:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001354:	f000 f8a6 	bl	80014a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001358:	f000 fb86 	bl	8001a68 <xTaskResumeAll>
 800135c:	e745      	b.n	80011ea <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800135e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001360:	f000 f8a0 	bl	80014a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001364:	f000 fb80 	bl	8001a68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001368:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800136a:	f000 f8ed 	bl	8001548 <prvIsQueueEmpty>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	f43f af3a 	beq.w	80011ea <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001376:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001378:	4618      	mov	r0, r3
 800137a:	3738      	adds	r7, #56	; 0x38
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	e000ed04 	.word	0xe000ed04

08001384 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001398:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d10d      	bne.n	80013be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d14d      	bne.n	8001446 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 ffe8 	bl	8002384 <xTaskPriorityDisinherit>
 80013b4:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2200      	movs	r2, #0
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	e043      	b.n	8001446 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d119      	bne.n	80013f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	6898      	ldr	r0, [r3, #8]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	461a      	mov	r2, r3
 80013ce:	68b9      	ldr	r1, [r7, #8]
 80013d0:	f002 fd10 	bl	8003df4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	689a      	ldr	r2, [r3, #8]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	441a      	add	r2, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	689a      	ldr	r2, [r3, #8]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d32b      	bcc.n	8001446 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	e026      	b.n	8001446 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	68d8      	ldr	r0, [r3, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	461a      	mov	r2, r3
 8001402:	68b9      	ldr	r1, [r7, #8]
 8001404:	f002 fcf6 	bl	8003df4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	68da      	ldr	r2, [r3, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001410:	425b      	negs	r3, r3
 8001412:	441a      	add	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	429a      	cmp	r2, r3
 8001422:	d207      	bcs.n	8001434 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	685a      	ldr	r2, [r3, #4]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142c:	425b      	negs	r3, r3
 800142e:	441a      	add	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b02      	cmp	r3, #2
 8001438:	d105      	bne.n	8001446 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d002      	beq.n	8001446 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	3b01      	subs	r3, #1
 8001444:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1c5a      	adds	r2, r3, #1
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800144e:	697b      	ldr	r3, [r7, #20]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	2b00      	cmp	r3, #0
 8001468:	d018      	beq.n	800149c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	68da      	ldr	r2, [r3, #12]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	441a      	add	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	68da      	ldr	r2, [r3, #12]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	429a      	cmp	r2, r3
 8001482:	d303      	bcc.n	800148c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	68d9      	ldr	r1, [r3, #12]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001494:	461a      	mov	r2, r3
 8001496:	6838      	ldr	r0, [r7, #0]
 8001498:	f002 fcac 	bl	8003df4 <memcpy>
	}
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80014ac:	f7ff fa00 	bl	80008b0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80014b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80014b8:	e011      	b.n	80014de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d012      	beq.n	80014e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3324      	adds	r3, #36	; 0x24
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fd0c 	bl	8001ee4 <xTaskRemoveFromEventList>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80014d2:	f000 fdeb 	bl	80020ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	3b01      	subs	r3, #1
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80014de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	dce9      	bgt.n	80014ba <prvUnlockQueue+0x16>
 80014e6:	e000      	b.n	80014ea <prvUnlockQueue+0x46>
					break;
 80014e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	22ff      	movs	r2, #255	; 0xff
 80014ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80014f2:	f7ff fa0b 	bl	800090c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80014f6:	f7ff f9db 	bl	80008b0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001500:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001502:	e011      	b.n	8001528 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d012      	beq.n	8001532 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3310      	adds	r3, #16
 8001510:	4618      	mov	r0, r3
 8001512:	f000 fce7 	bl	8001ee4 <xTaskRemoveFromEventList>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800151c:	f000 fdc6 	bl	80020ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001520:	7bbb      	ldrb	r3, [r7, #14]
 8001522:	3b01      	subs	r3, #1
 8001524:	b2db      	uxtb	r3, r3
 8001526:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001528:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800152c:	2b00      	cmp	r3, #0
 800152e:	dce9      	bgt.n	8001504 <prvUnlockQueue+0x60>
 8001530:	e000      	b.n	8001534 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001532:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	22ff      	movs	r2, #255	; 0xff
 8001538:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800153c:	f7ff f9e6 	bl	800090c <vPortExitCritical>
}
 8001540:	bf00      	nop
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001550:	f7ff f9ae 	bl	80008b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001558:	2b00      	cmp	r3, #0
 800155a:	d102      	bne.n	8001562 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800155c:	2301      	movs	r3, #1
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	e001      	b.n	8001566 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001566:	f7ff f9d1 	bl	800090c <vPortExitCritical>

	return xReturn;
 800156a:	68fb      	ldr	r3, [r7, #12]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3710      	adds	r7, #16
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800157c:	f7ff f998 	bl	80008b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001588:	429a      	cmp	r2, r3
 800158a:	d102      	bne.n	8001592 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800158c:	2301      	movs	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	e001      	b.n	8001596 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001596:	f7ff f9b9 	bl	800090c <vPortExitCritical>

	return xReturn;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	e014      	b.n	80015de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80015b4:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <vQueueAddToRegistry+0x4c>)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d10b      	bne.n	80015d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80015c0:	490b      	ldr	r1, [pc, #44]	; (80015f0 <vQueueAddToRegistry+0x4c>)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80015ca:	4a09      	ldr	r2, [pc, #36]	; (80015f0 <vQueueAddToRegistry+0x4c>)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4413      	add	r3, r2
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80015d6:	e005      	b.n	80015e4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	3301      	adds	r3, #1
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2b07      	cmp	r3, #7
 80015e2:	d9e7      	bls.n	80015b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80015e4:	bf00      	nop
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	20001d9c 	.word	0x20001d9c

080015f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001604:	f7ff f954 	bl	80008b0 <vPortEnterCritical>
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800160e:	b25b      	sxtb	r3, r3
 8001610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001614:	d103      	bne.n	800161e <vQueueWaitForMessageRestricted+0x2a>
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001624:	b25b      	sxtb	r3, r3
 8001626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800162a:	d103      	bne.n	8001634 <vQueueWaitForMessageRestricted+0x40>
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001634:	f7ff f96a 	bl	800090c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800163c:	2b00      	cmp	r3, #0
 800163e:	d106      	bne.n	800164e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	3324      	adds	r3, #36	; 0x24
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	68b9      	ldr	r1, [r7, #8]
 8001648:	4618      	mov	r0, r3
 800164a:	f000 fc21 	bl	8001e90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800164e:	6978      	ldr	r0, [r7, #20]
 8001650:	f7ff ff28 	bl	80014a4 <prvUnlockQueue>
	}
 8001654:	bf00      	nop
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08c      	sub	sp, #48	; 0x30
 8001660:	af04      	add	r7, sp, #16
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	4613      	mov	r3, r2
 800166a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800166c:	88fb      	ldrh	r3, [r7, #6]
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fa2d 	bl	8000ad0 <pvPortMalloc>
 8001676:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d00e      	beq.n	800169c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800167e:	2050      	movs	r0, #80	; 0x50
 8001680:	f7ff fa26 	bl	8000ad0 <pvPortMalloc>
 8001684:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	631a      	str	r2, [r3, #48]	; 0x30
 8001692:	e005      	b.n	80016a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001694:	6978      	ldr	r0, [r7, #20]
 8001696:	f7ff fa65 	bl	8000b64 <vPortFree>
 800169a:	e001      	b.n	80016a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d013      	beq.n	80016ce <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80016a6:	88fa      	ldrh	r2, [r7, #6]
 80016a8:	2300      	movs	r3, #0
 80016aa:	9303      	str	r3, [sp, #12]
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	9302      	str	r3, [sp, #8]
 80016b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	68b9      	ldr	r1, [r7, #8]
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f000 f80e 	bl	80016de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80016c2:	69f8      	ldr	r0, [r7, #28]
 80016c4:	f000 f892 	bl	80017ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80016c8:	2301      	movs	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	e002      	b.n	80016d4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80016ce:	f04f 33ff 	mov.w	r3, #4294967295
 80016d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80016d4:	69bb      	ldr	r3, [r7, #24]
	}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b088      	sub	sp, #32
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	60f8      	str	r0, [r7, #12]
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
 80016ea:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80016ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	461a      	mov	r2, r3
 80016f6:	21a5      	movs	r1, #165	; 0xa5
 80016f8:	f002 fb87 	bl	8003e0a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80016fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001706:	3b01      	subs	r3, #1
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	f023 0307 	bic.w	r3, r3, #7
 8001714:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	2b00      	cmp	r3, #0
 800171e:	d009      	beq.n	8001734 <prvInitialiseNewTask+0x56>
 8001720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001724:	f383 8811 	msr	BASEPRI, r3
 8001728:	f3bf 8f6f 	isb	sy
 800172c:	f3bf 8f4f 	dsb	sy
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	e7fe      	b.n	8001732 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
 8001738:	e012      	b.n	8001760 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	4413      	add	r3, r2
 8001740:	7819      	ldrb	r1, [r3, #0]
 8001742:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	4413      	add	r3, r2
 8001748:	3334      	adds	r3, #52	; 0x34
 800174a:	460a      	mov	r2, r1
 800174c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	4413      	add	r3, r2
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d006      	beq.n	8001768 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3301      	adds	r3, #1
 800175e:	61fb      	str	r3, [r7, #28]
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	2b09      	cmp	r3, #9
 8001764:	d9e9      	bls.n	800173a <prvInitialiseNewTask+0x5c>
 8001766:	e000      	b.n	800176a <prvInitialiseNewTask+0x8c>
		{
			break;
 8001768:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800176a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800176c:	2200      	movs	r2, #0
 800176e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001774:	2b04      	cmp	r3, #4
 8001776:	d901      	bls.n	800177c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001778:	2304      	movs	r3, #4
 800177a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800177c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800177e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001780:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001784:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001786:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 8001788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800178a:	2200      	movs	r2, #0
 800178c:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800178e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001790:	3304      	adds	r3, #4
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fef4 	bl	8000580 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800179a:	3318      	adds	r3, #24
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe feef 	bl	8000580 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80017a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017aa:	f1c3 0205 	rsb	r2, r3, #5
 80017ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80017b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80017b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ba:	2200      	movs	r2, #0
 80017bc:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80017be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	68f9      	ldr	r1, [r7, #12]
 80017ca:	69b8      	ldr	r0, [r7, #24]
 80017cc:	f7fe ff6c 	bl	80006a8 <pxPortInitialiseStack>
 80017d0:	4602      	mov	r2, r0
 80017d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017d4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80017d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d002      	beq.n	80017e2 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80017dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80017e2:	bf00      	nop
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80017f4:	f7ff f85c 	bl	80008b0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80017f8:	4b2a      	ldr	r3, [pc, #168]	; (80018a4 <prvAddNewTaskToReadyList+0xb8>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	3301      	adds	r3, #1
 80017fe:	4a29      	ldr	r2, [pc, #164]	; (80018a4 <prvAddNewTaskToReadyList+0xb8>)
 8001800:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001802:	4b29      	ldr	r3, [pc, #164]	; (80018a8 <prvAddNewTaskToReadyList+0xbc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d109      	bne.n	800181e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800180a:	4a27      	ldr	r2, [pc, #156]	; (80018a8 <prvAddNewTaskToReadyList+0xbc>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001810:	4b24      	ldr	r3, [pc, #144]	; (80018a4 <prvAddNewTaskToReadyList+0xb8>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d110      	bne.n	800183a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001818:	f000 fc6e 	bl	80020f8 <prvInitialiseTaskLists>
 800181c:	e00d      	b.n	800183a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800181e:	4b23      	ldr	r3, [pc, #140]	; (80018ac <prvAddNewTaskToReadyList+0xc0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d109      	bne.n	800183a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001826:	4b20      	ldr	r3, [pc, #128]	; (80018a8 <prvAddNewTaskToReadyList+0xbc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001830:	429a      	cmp	r2, r3
 8001832:	d802      	bhi.n	800183a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001834:	4a1c      	ldr	r2, [pc, #112]	; (80018a8 <prvAddNewTaskToReadyList+0xbc>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800183a:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <prvAddNewTaskToReadyList+0xc4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	3301      	adds	r3, #1
 8001840:	4a1b      	ldr	r2, [pc, #108]	; (80018b0 <prvAddNewTaskToReadyList+0xc4>)
 8001842:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001848:	2201      	movs	r2, #1
 800184a:	409a      	lsls	r2, r3
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <prvAddNewTaskToReadyList+0xc8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4313      	orrs	r3, r2
 8001852:	4a18      	ldr	r2, [pc, #96]	; (80018b4 <prvAddNewTaskToReadyList+0xc8>)
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4a15      	ldr	r2, [pc, #84]	; (80018b8 <prvAddNewTaskToReadyList+0xcc>)
 8001864:	441a      	add	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3304      	adds	r3, #4
 800186a:	4619      	mov	r1, r3
 800186c:	4610      	mov	r0, r2
 800186e:	f7fe fe94 	bl	800059a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001872:	f7ff f84b 	bl	800090c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <prvAddNewTaskToReadyList+0xc0>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00e      	beq.n	800189c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <prvAddNewTaskToReadyList+0xbc>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001888:	429a      	cmp	r2, r3
 800188a:	d207      	bcs.n	800189c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <prvAddNewTaskToReadyList+0xd0>)
 800188e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	f3bf 8f4f 	dsb	sy
 8001898:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20001d1c 	.word	0x20001d1c
 80018a8:	20001c44 	.word	0x20001c44
 80018ac:	20001d28 	.word	0x20001d28
 80018b0:	20001d38 	.word	0x20001d38
 80018b4:	20001d24 	.word	0x20001d24
 80018b8:	20001c48 	.word	0x20001c48
 80018bc:	e000ed04 	.word	0xe000ed04

080018c0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d109      	bne.n	80018e8 <vTaskDelayUntil+0x28>
 80018d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d8:	f383 8811 	msr	BASEPRI, r3
 80018dc:	f3bf 8f6f 	isb	sy
 80018e0:	f3bf 8f4f 	dsb	sy
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	e7fe      	b.n	80018e6 <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d109      	bne.n	8001902 <vTaskDelayUntil+0x42>
 80018ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018f2:	f383 8811 	msr	BASEPRI, r3
 80018f6:	f3bf 8f6f 	isb	sy
 80018fa:	f3bf 8f4f 	dsb	sy
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	e7fe      	b.n	8001900 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8001902:	4b29      	ldr	r3, [pc, #164]	; (80019a8 <vTaskDelayUntil+0xe8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d009      	beq.n	800191e <vTaskDelayUntil+0x5e>
 800190a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800190e:	f383 8811 	msr	BASEPRI, r3
 8001912:	f3bf 8f6f 	isb	sy
 8001916:	f3bf 8f4f 	dsb	sy
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	e7fe      	b.n	800191c <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 800191e:	f000 f895 	bl	8001a4c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8001922:	4b22      	ldr	r3, [pc, #136]	; (80019ac <vTaskDelayUntil+0xec>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	4413      	add	r3, r2
 8001930:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	429a      	cmp	r2, r3
 800193a:	d90b      	bls.n	8001954 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	429a      	cmp	r2, r3
 8001944:	d911      	bls.n	800196a <vTaskDelayUntil+0xaa>
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	6a3b      	ldr	r3, [r7, #32]
 800194a:	429a      	cmp	r2, r3
 800194c:	d90d      	bls.n	800196a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 800194e:	2301      	movs	r3, #1
 8001950:	627b      	str	r3, [r7, #36]	; 0x24
 8001952:	e00a      	b.n	800196a <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	429a      	cmp	r2, r3
 800195c:	d803      	bhi.n	8001966 <vTaskDelayUntil+0xa6>
 800195e:	69fa      	ldr	r2, [r7, #28]
 8001960:	6a3b      	ldr	r3, [r7, #32]
 8001962:	429a      	cmp	r2, r3
 8001964:	d901      	bls.n	800196a <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8001966:	2301      	movs	r3, #1
 8001968:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69fa      	ldr	r2, [r7, #28]
 800196e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	2b00      	cmp	r3, #0
 8001974:	d006      	beq.n	8001984 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	6a3b      	ldr	r3, [r7, #32]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fd98 	bl	80024b4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8001984:	f000 f870 	bl	8001a68 <xTaskResumeAll>
 8001988:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d107      	bne.n	80019a0 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <vTaskDelayUntil+0xf0>)
 8001992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	f3bf 8f4f 	dsb	sy
 800199c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80019a0:	bf00      	nop
 80019a2:	3728      	adds	r7, #40	; 0x28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20001d44 	.word	0x20001d44
 80019ac:	20001d20 	.word	0x20001d20
 80019b0:	e000ed04 	.word	0xe000ed04

080019b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80019ba:	4b1e      	ldr	r3, [pc, #120]	; (8001a34 <vTaskStartScheduler+0x80>)
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	2300      	movs	r3, #0
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	2300      	movs	r3, #0
 80019c4:	2282      	movs	r2, #130	; 0x82
 80019c6:	491c      	ldr	r1, [pc, #112]	; (8001a38 <vTaskStartScheduler+0x84>)
 80019c8:	481c      	ldr	r0, [pc, #112]	; (8001a3c <vTaskStartScheduler+0x88>)
 80019ca:	f7ff fe47 	bl	800165c <xTaskCreate>
 80019ce:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d102      	bne.n	80019dc <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80019d6:	f000 fdd3 	bl	8002580 <xTimerCreateTimerTask>
 80019da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d115      	bne.n	8001a0e <vTaskStartScheduler+0x5a>
 80019e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019e6:	f383 8811 	msr	BASEPRI, r3
 80019ea:	f3bf 8f6f 	isb	sy
 80019ee:	f3bf 8f4f 	dsb	sy
 80019f2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80019f4:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <vTaskStartScheduler+0x8c>)
 80019f6:	f04f 32ff 	mov.w	r2, #4294967295
 80019fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <vTaskStartScheduler+0x90>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001a02:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <vTaskStartScheduler+0x94>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001a08:	f7fe fec6 	bl	8000798 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001a0c:	e00d      	b.n	8001a2a <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a14:	d109      	bne.n	8001a2a <vTaskStartScheduler+0x76>
 8001a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1a:	f383 8811 	msr	BASEPRI, r3
 8001a1e:	f3bf 8f6f 	isb	sy
 8001a22:	f3bf 8f4f 	dsb	sy
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	e7fe      	b.n	8001a28 <vTaskStartScheduler+0x74>
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20001d40 	.word	0x20001d40
 8001a38:	08003e1c 	.word	0x08003e1c
 8001a3c:	080020c5 	.word	0x080020c5
 8001a40:	20001d3c 	.word	0x20001d3c
 8001a44:	20001d28 	.word	0x20001d28
 8001a48:	20001d20 	.word	0x20001d20

08001a4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <vTaskSuspendAll+0x18>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	3301      	adds	r3, #1
 8001a56:	4a03      	ldr	r2, [pc, #12]	; (8001a64 <vTaskSuspendAll+0x18>)
 8001a58:	6013      	str	r3, [r2, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	20001d44 	.word	0x20001d44

08001a68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001a76:	4b41      	ldr	r3, [pc, #260]	; (8001b7c <xTaskResumeAll+0x114>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d109      	bne.n	8001a92 <xTaskResumeAll+0x2a>
 8001a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a82:	f383 8811 	msr	BASEPRI, r3
 8001a86:	f3bf 8f6f 	isb	sy
 8001a8a:	f3bf 8f4f 	dsb	sy
 8001a8e:	603b      	str	r3, [r7, #0]
 8001a90:	e7fe      	b.n	8001a90 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001a92:	f7fe ff0d 	bl	80008b0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001a96:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <xTaskResumeAll+0x114>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	4a37      	ldr	r2, [pc, #220]	; (8001b7c <xTaskResumeAll+0x114>)
 8001a9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001aa0:	4b36      	ldr	r3, [pc, #216]	; (8001b7c <xTaskResumeAll+0x114>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d161      	bne.n	8001b6c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001aa8:	4b35      	ldr	r3, [pc, #212]	; (8001b80 <xTaskResumeAll+0x118>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d05d      	beq.n	8001b6c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ab0:	e02e      	b.n	8001b10 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001ab2:	4b34      	ldr	r3, [pc, #208]	; (8001b84 <xTaskResumeAll+0x11c>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3318      	adds	r3, #24
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fdc8 	bl	8000654 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fdc3 	bl	8000654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	4b2c      	ldr	r3, [pc, #176]	; (8001b88 <xTaskResumeAll+0x120>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	4a2a      	ldr	r2, [pc, #168]	; (8001b88 <xTaskResumeAll+0x120>)
 8001ade:	6013      	str	r3, [r2, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4a27      	ldr	r2, [pc, #156]	; (8001b8c <xTaskResumeAll+0x124>)
 8001aee:	441a      	add	r2, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3304      	adds	r3, #4
 8001af4:	4619      	mov	r1, r3
 8001af6:	4610      	mov	r0, r2
 8001af8:	f7fe fd4f 	bl	800059a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b00:	4b23      	ldr	r3, [pc, #140]	; (8001b90 <xTaskResumeAll+0x128>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d302      	bcc.n	8001b10 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8001b0a:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <xTaskResumeAll+0x12c>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b10:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <xTaskResumeAll+0x11c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1cc      	bne.n	8001ab2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001b1e:	f000 fb77 	bl	8002210 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001b22:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <xTaskResumeAll+0x130>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d010      	beq.n	8001b50 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001b2e:	f000 f847 	bl	8001bc0 <xTaskIncrementTick>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d002      	beq.n	8001b3e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001b38:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <xTaskResumeAll+0x12c>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f1      	bne.n	8001b2e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8001b4a:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <xTaskResumeAll+0x130>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001b50:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <xTaskResumeAll+0x12c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d009      	beq.n	8001b6c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <xTaskResumeAll+0x134>)
 8001b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	f3bf 8f4f 	dsb	sy
 8001b68:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001b6c:	f7fe fece 	bl	800090c <vPortExitCritical>

	return xAlreadyYielded;
 8001b70:	68bb      	ldr	r3, [r7, #8]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20001d44 	.word	0x20001d44
 8001b80:	20001d1c 	.word	0x20001d1c
 8001b84:	20001cdc 	.word	0x20001cdc
 8001b88:	20001d24 	.word	0x20001d24
 8001b8c:	20001c48 	.word	0x20001c48
 8001b90:	20001c44 	.word	0x20001c44
 8001b94:	20001d30 	.word	0x20001d30
 8001b98:	20001d2c 	.word	0x20001d2c
 8001b9c:	e000ed04 	.word	0xe000ed04

08001ba0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <xTaskGetTickCount+0x1c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001bac:	687b      	ldr	r3, [r7, #4]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	20001d20 	.word	0x20001d20

08001bc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001bca:	4b54      	ldr	r3, [pc, #336]	; (8001d1c <xTaskIncrementTick+0x15c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f040 8092 	bne.w	8001cf8 <xTaskIncrementTick+0x138>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8001bd4:	4b52      	ldr	r3, [pc, #328]	; (8001d20 <xTaskIncrementTick+0x160>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001bdc:	4a50      	ldr	r2, [pc, #320]	; (8001d20 <xTaskIncrementTick+0x160>)
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d11f      	bne.n	8001c28 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8001be8:	4b4e      	ldr	r3, [pc, #312]	; (8001d24 <xTaskIncrementTick+0x164>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d009      	beq.n	8001c06 <xTaskIncrementTick+0x46>
 8001bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf6:	f383 8811 	msr	BASEPRI, r3
 8001bfa:	f3bf 8f6f 	isb	sy
 8001bfe:	f3bf 8f4f 	dsb	sy
 8001c02:	603b      	str	r3, [r7, #0]
 8001c04:	e7fe      	b.n	8001c04 <xTaskIncrementTick+0x44>
 8001c06:	4b47      	ldr	r3, [pc, #284]	; (8001d24 <xTaskIncrementTick+0x164>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	4b46      	ldr	r3, [pc, #280]	; (8001d28 <xTaskIncrementTick+0x168>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a44      	ldr	r2, [pc, #272]	; (8001d24 <xTaskIncrementTick+0x164>)
 8001c12:	6013      	str	r3, [r2, #0]
 8001c14:	4a44      	ldr	r2, [pc, #272]	; (8001d28 <xTaskIncrementTick+0x168>)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	6013      	str	r3, [r2, #0]
 8001c1a:	4b44      	ldr	r3, [pc, #272]	; (8001d2c <xTaskIncrementTick+0x16c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	4a42      	ldr	r2, [pc, #264]	; (8001d2c <xTaskIncrementTick+0x16c>)
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	f000 faf4 	bl	8002210 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001c28:	4b41      	ldr	r3, [pc, #260]	; (8001d30 <xTaskIncrementTick+0x170>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d34d      	bcc.n	8001cce <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c32:	4b3c      	ldr	r3, [pc, #240]	; (8001d24 <xTaskIncrementTick+0x164>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <xTaskIncrementTick+0x80>
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e000      	b.n	8001c42 <xTaskIncrementTick+0x82>
 8001c40:	2300      	movs	r3, #0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d004      	beq.n	8001c50 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c46:	4b3a      	ldr	r3, [pc, #232]	; (8001d30 <xTaskIncrementTick+0x170>)
 8001c48:	f04f 32ff 	mov.w	r2, #4294967295
 8001c4c:	601a      	str	r2, [r3, #0]
					break;
 8001c4e:	e03e      	b.n	8001cce <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c50:	4b34      	ldr	r3, [pc, #208]	; (8001d24 <xTaskIncrementTick+0x164>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d203      	bcs.n	8001c70 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001c68:	4a31      	ldr	r2, [pc, #196]	; (8001d30 <xTaskIncrementTick+0x170>)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6013      	str	r3, [r2, #0]
						break;
 8001c6e:	e02e      	b.n	8001cce <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	3304      	adds	r3, #4
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fced 	bl	8000654 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d004      	beq.n	8001c8c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	3318      	adds	r3, #24
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fce4 	bl	8000654 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c90:	2201      	movs	r2, #1
 8001c92:	409a      	lsls	r2, r3
 8001c94:	4b27      	ldr	r3, [pc, #156]	; (8001d34 <xTaskIncrementTick+0x174>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	4a26      	ldr	r2, [pc, #152]	; (8001d34 <xTaskIncrementTick+0x174>)
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4413      	add	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4a23      	ldr	r2, [pc, #140]	; (8001d38 <xTaskIncrementTick+0x178>)
 8001cac:	441a      	add	r2, r3
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	f7fe fc70 	bl	800059a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	; (8001d3c <xTaskIncrementTick+0x17c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d3b4      	bcc.n	8001c32 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001ccc:	e7b1      	b.n	8001c32 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <xTaskIncrementTick+0x17c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cd4:	4918      	ldr	r1, [pc, #96]	; (8001d38 <xTaskIncrementTick+0x178>)
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	440b      	add	r3, r1
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d901      	bls.n	8001cea <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <xTaskIncrementTick+0x180>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d109      	bne.n	8001d06 <xTaskIncrementTick+0x146>
			{
				vApplicationTickHook();
 8001cf2:	f001 fd21 	bl	8003738 <vApplicationTickHook>
 8001cf6:	e006      	b.n	8001d06 <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <xTaskIncrementTick+0x180>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	4a10      	ldr	r2, [pc, #64]	; (8001d40 <xTaskIncrementTick+0x180>)
 8001d00:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8001d02:	f001 fd19 	bl	8003738 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001d06:	4b0f      	ldr	r3, [pc, #60]	; (8001d44 <xTaskIncrementTick+0x184>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <xTaskIncrementTick+0x152>
		{
			xSwitchRequired = pdTRUE;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001d12:	697b      	ldr	r3, [r7, #20]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20001d44 	.word	0x20001d44
 8001d20:	20001d20 	.word	0x20001d20
 8001d24:	20001cd4 	.word	0x20001cd4
 8001d28:	20001cd8 	.word	0x20001cd8
 8001d2c:	20001d34 	.word	0x20001d34
 8001d30:	20001d3c 	.word	0x20001d3c
 8001d34:	20001d24 	.word	0x20001d24
 8001d38:	20001c48 	.word	0x20001c48
 8001d3c:	20001c44 	.word	0x20001c44
 8001d40:	20001d2c 	.word	0x20001d2c
 8001d44:	20001d30 	.word	0x20001d30

08001d48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b088      	sub	sp, #32
 8001d4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001d4e:	4b39      	ldr	r3, [pc, #228]	; (8001e34 <vTaskSwitchContext+0xec>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001d56:	4b38      	ldr	r3, [pc, #224]	; (8001e38 <vTaskSwitchContext+0xf0>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001d5c:	e065      	b.n	8001e2a <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 8001d5e:	4b36      	ldr	r3, [pc, #216]	; (8001e38 <vTaskSwitchContext+0xf0>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8001d64:	4b35      	ldr	r3, [pc, #212]	; (8001e3c <vTaskSwitchContext+0xf4>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	61fb      	str	r3, [r7, #28]
 8001d6c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8001d70:	61bb      	str	r3, [r7, #24]
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d111      	bne.n	8001da0 <vTaskSwitchContext+0x58>
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	3304      	adds	r3, #4
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d10b      	bne.n	8001da0 <vTaskSwitchContext+0x58>
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	3308      	adds	r3, #8
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d105      	bne.n	8001da0 <vTaskSwitchContext+0x58>
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	330c      	adds	r3, #12
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d008      	beq.n	8001db2 <vTaskSwitchContext+0x6a>
 8001da0:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <vTaskSwitchContext+0xf4>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b25      	ldr	r3, [pc, #148]	; (8001e3c <vTaskSwitchContext+0xf4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	3334      	adds	r3, #52	; 0x34
 8001daa:	4619      	mov	r1, r3
 8001dac:	4610      	mov	r0, r2
 8001dae:	f001 fce8 	bl	8003782 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001db2:	4b23      	ldr	r3, [pc, #140]	; (8001e40 <vTaskSwitchContext+0xf8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001dc0:	7afb      	ldrb	r3, [r7, #11]
 8001dc2:	f1c3 031f 	rsb	r3, r3, #31
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	491e      	ldr	r1, [pc, #120]	; (8001e44 <vTaskSwitchContext+0xfc>)
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d109      	bne.n	8001df0 <vTaskSwitchContext+0xa8>
	__asm volatile
 8001ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de0:	f383 8811 	msr	BASEPRI, r3
 8001de4:	f3bf 8f6f 	isb	sy
 8001de8:	f3bf 8f4f 	dsb	sy
 8001dec:	607b      	str	r3, [r7, #4]
 8001dee:	e7fe      	b.n	8001dee <vTaskSwitchContext+0xa6>
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4a12      	ldr	r2, [pc, #72]	; (8001e44 <vTaskSwitchContext+0xfc>)
 8001dfc:	4413      	add	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	3308      	adds	r3, #8
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d104      	bne.n	8001e20 <vTaskSwitchContext+0xd8>
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	4a05      	ldr	r2, [pc, #20]	; (8001e3c <vTaskSwitchContext+0xf4>)
 8001e28:	6013      	str	r3, [r2, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20001d44 	.word	0x20001d44
 8001e38:	20001d30 	.word	0x20001d30
 8001e3c:	20001c44 	.word	0x20001c44
 8001e40:	20001d24 	.word	0x20001d24
 8001e44:	20001c48 	.word	0x20001c48

08001e48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d109      	bne.n	8001e6c <vTaskPlaceOnEventList+0x24>
 8001e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e5c:	f383 8811 	msr	BASEPRI, r3
 8001e60:	f3bf 8f6f 	isb	sy
 8001e64:	f3bf 8f4f 	dsb	sy
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	e7fe      	b.n	8001e6a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001e6c:	4b07      	ldr	r3, [pc, #28]	; (8001e8c <vTaskPlaceOnEventList+0x44>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	3318      	adds	r3, #24
 8001e72:	4619      	mov	r1, r3
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7fe fbb4 	bl	80005e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	6838      	ldr	r0, [r7, #0]
 8001e7e:	f000 fb19 	bl	80024b4 <prvAddCurrentTaskToDelayedList>
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20001c44 	.word	0x20001c44

08001e90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d109      	bne.n	8001eb6 <vTaskPlaceOnEventListRestricted+0x26>
 8001ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ea6:	f383 8811 	msr	BASEPRI, r3
 8001eaa:	f3bf 8f6f 	isb	sy
 8001eae:	f3bf 8f4f 	dsb	sy
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	e7fe      	b.n	8001eb4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <vTaskPlaceOnEventListRestricted+0x50>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3318      	adds	r3, #24
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f7fe fb6b 	bl	800059a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d002      	beq.n	8001ed0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8001eca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ece:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	68b8      	ldr	r0, [r7, #8]
 8001ed4:	f000 faee 	bl	80024b4 <prvAddCurrentTaskToDelayedList>
	}
 8001ed8:	bf00      	nop
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20001c44 	.word	0x20001c44

08001ee4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d109      	bne.n	8001f0e <xTaskRemoveFromEventList+0x2a>
 8001efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001efe:	f383 8811 	msr	BASEPRI, r3
 8001f02:	f3bf 8f6f 	isb	sy
 8001f06:	f3bf 8f4f 	dsb	sy
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	e7fe      	b.n	8001f0c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	3318      	adds	r3, #24
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe fb9e 	bl	8000654 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f18:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <xTaskRemoveFromEventList+0xac>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d11c      	bne.n	8001f5a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	3304      	adds	r3, #4
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fb95 	bl	8000654 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2e:	2201      	movs	r2, #1
 8001f30:	409a      	lsls	r2, r3
 8001f32:	4b18      	ldr	r3, [pc, #96]	; (8001f94 <xTaskRemoveFromEventList+0xb0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	4a16      	ldr	r2, [pc, #88]	; (8001f94 <xTaskRemoveFromEventList+0xb0>)
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f40:	4613      	mov	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4a13      	ldr	r2, [pc, #76]	; (8001f98 <xTaskRemoveFromEventList+0xb4>)
 8001f4a:	441a      	add	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	3304      	adds	r3, #4
 8001f50:	4619      	mov	r1, r3
 8001f52:	4610      	mov	r0, r2
 8001f54:	f7fe fb21 	bl	800059a <vListInsertEnd>
 8001f58:	e005      	b.n	8001f66 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	3318      	adds	r3, #24
 8001f5e:	4619      	mov	r1, r3
 8001f60:	480e      	ldr	r0, [pc, #56]	; (8001f9c <xTaskRemoveFromEventList+0xb8>)
 8001f62:	f7fe fb1a 	bl	800059a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <xTaskRemoveFromEventList+0xbc>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d905      	bls.n	8001f80 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001f74:	2301      	movs	r3, #1
 8001f76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001f78:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <xTaskRemoveFromEventList+0xc0>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	e001      	b.n	8001f84 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8001f84:	697b      	ldr	r3, [r7, #20]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20001d44 	.word	0x20001d44
 8001f94:	20001d24 	.word	0x20001d24
 8001f98:	20001c48 	.word	0x20001c48
 8001f9c:	20001cdc 	.word	0x20001cdc
 8001fa0:	20001c44 	.word	0x20001c44
 8001fa4:	20001d30 	.word	0x20001d30

08001fa8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d109      	bne.n	8001fca <vTaskSetTimeOutState+0x22>
 8001fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fba:	f383 8811 	msr	BASEPRI, r3
 8001fbe:	f3bf 8f6f 	isb	sy
 8001fc2:	f3bf 8f4f 	dsb	sy
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	e7fe      	b.n	8001fc8 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001fca:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <vTaskSetTimeOutState+0x40>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <vTaskSetTimeOutState+0x44>)
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	605a      	str	r2, [r3, #4]
}
 8001fda:	bf00      	nop
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20001d34 	.word	0x20001d34
 8001fec:	20001d20 	.word	0x20001d20

08001ff0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d109      	bne.n	8002014 <xTaskCheckForTimeOut+0x24>
 8002000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002004:	f383 8811 	msr	BASEPRI, r3
 8002008:	f3bf 8f6f 	isb	sy
 800200c:	f3bf 8f4f 	dsb	sy
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	e7fe      	b.n	8002012 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d109      	bne.n	800202e <xTaskCheckForTimeOut+0x3e>
 800201a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800201e:	f383 8811 	msr	BASEPRI, r3
 8002022:	f3bf 8f6f 	isb	sy
 8002026:	f3bf 8f4f 	dsb	sy
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	e7fe      	b.n	800202c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800202e:	f7fe fc3f 	bl	80008b0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002032:	4b1c      	ldr	r3, [pc, #112]	; (80020a4 <xTaskCheckForTimeOut+0xb4>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002040:	d102      	bne.n	8002048 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	e026      	b.n	8002096 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4b16      	ldr	r3, [pc, #88]	; (80020a8 <xTaskCheckForTimeOut+0xb8>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d007      	beq.n	8002064 <xTaskCheckForTimeOut+0x74>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	429a      	cmp	r2, r3
 800205c:	d802      	bhi.n	8002064 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800205e:	2301      	movs	r3, #1
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	e018      	b.n	8002096 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	1ad2      	subs	r2, r2, r3
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d20e      	bcs.n	8002092 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6859      	ldr	r1, [r3, #4]
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1acb      	subs	r3, r1, r3
 8002080:	441a      	add	r2, r3
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff ff8e 	bl	8001fa8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	e001      	b.n	8002096 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8002092:	2301      	movs	r3, #1
 8002094:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8002096:	f7fe fc39 	bl	800090c <vPortExitCritical>

	return xReturn;
 800209a:	697b      	ldr	r3, [r7, #20]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20001d20 	.word	0x20001d20
 80020a8:	20001d34 	.word	0x20001d34

080020ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80020b0:	4b03      	ldr	r3, [pc, #12]	; (80020c0 <vTaskMissedYield+0x14>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	601a      	str	r2, [r3, #0]
}
 80020b6:	bf00      	nop
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	20001d30 	.word	0x20001d30

080020c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80020cc:	f000 f854 	bl	8002178 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80020d0:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <prvIdleTask+0x2c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d907      	bls.n	80020e8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <prvIdleTask+0x30>)
 80020da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	f3bf 8f4f 	dsb	sy
 80020e4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80020e8:	f001 fb51 	bl	800378e <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80020ec:	e7ee      	b.n	80020cc <prvIdleTask+0x8>
 80020ee:	bf00      	nop
 80020f0:	20001c48 	.word	0x20001c48
 80020f4:	e000ed04 	.word	0xe000ed04

080020f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80020fe:	2300      	movs	r3, #0
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	e00c      	b.n	800211e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4a12      	ldr	r2, [pc, #72]	; (8002158 <prvInitialiseTaskLists+0x60>)
 8002110:	4413      	add	r3, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe fa14 	bl	8000540 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	3301      	adds	r3, #1
 800211c:	607b      	str	r3, [r7, #4]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b04      	cmp	r3, #4
 8002122:	d9ef      	bls.n	8002104 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002124:	480d      	ldr	r0, [pc, #52]	; (800215c <prvInitialiseTaskLists+0x64>)
 8002126:	f7fe fa0b 	bl	8000540 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800212a:	480d      	ldr	r0, [pc, #52]	; (8002160 <prvInitialiseTaskLists+0x68>)
 800212c:	f7fe fa08 	bl	8000540 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002130:	480c      	ldr	r0, [pc, #48]	; (8002164 <prvInitialiseTaskLists+0x6c>)
 8002132:	f7fe fa05 	bl	8000540 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002136:	480c      	ldr	r0, [pc, #48]	; (8002168 <prvInitialiseTaskLists+0x70>)
 8002138:	f7fe fa02 	bl	8000540 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800213c:	480b      	ldr	r0, [pc, #44]	; (800216c <prvInitialiseTaskLists+0x74>)
 800213e:	f7fe f9ff 	bl	8000540 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002142:	4b0b      	ldr	r3, [pc, #44]	; (8002170 <prvInitialiseTaskLists+0x78>)
 8002144:	4a05      	ldr	r2, [pc, #20]	; (800215c <prvInitialiseTaskLists+0x64>)
 8002146:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002148:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <prvInitialiseTaskLists+0x7c>)
 800214a:	4a05      	ldr	r2, [pc, #20]	; (8002160 <prvInitialiseTaskLists+0x68>)
 800214c:	601a      	str	r2, [r3, #0]
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20001c48 	.word	0x20001c48
 800215c:	20001cac 	.word	0x20001cac
 8002160:	20001cc0 	.word	0x20001cc0
 8002164:	20001cdc 	.word	0x20001cdc
 8002168:	20001cf0 	.word	0x20001cf0
 800216c:	20001d08 	.word	0x20001d08
 8002170:	20001cd4 	.word	0x20001cd4
 8002174:	20001cd8 	.word	0x20001cd8

08002178 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800217e:	e028      	b.n	80021d2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8002180:	f7ff fc64 	bl	8001a4c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002184:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <prvCheckTasksWaitingTermination+0x6c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	bf0c      	ite	eq
 800218c:	2301      	moveq	r3, #1
 800218e:	2300      	movne	r3, #0
 8002190:	b2db      	uxtb	r3, r3
 8002192:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8002194:	f7ff fc68 	bl	8001a68 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d119      	bne.n	80021d2 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800219e:	f7fe fb87 	bl	80008b0 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <prvCheckTasksWaitingTermination+0x6c>)
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	3304      	adds	r3, #4
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe fa50 	bl	8000654 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80021b4:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <prvCheckTasksWaitingTermination+0x70>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	4a0b      	ldr	r2, [pc, #44]	; (80021e8 <prvCheckTasksWaitingTermination+0x70>)
 80021bc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <prvCheckTasksWaitingTermination+0x74>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	4a09      	ldr	r2, [pc, #36]	; (80021ec <prvCheckTasksWaitingTermination+0x74>)
 80021c6:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 80021c8:	f7fe fba0 	bl	800090c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 80021cc:	6838      	ldr	r0, [r7, #0]
 80021ce:	f000 f80f 	bl	80021f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <prvCheckTasksWaitingTermination+0x74>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d1d2      	bne.n	8002180 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80021da:	bf00      	nop
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20001cf0 	.word	0x20001cf0
 80021e8:	20001d1c 	.word	0x20001d1c
 80021ec:	20001d04 	.word	0x20001d04

080021f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe fcb1 	bl	8000b64 <vPortFree>
			vPortFree( pxTCB );
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe fcae 	bl	8000b64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <prvResetNextTaskUnblockTime+0x44>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <prvResetNextTaskUnblockTime+0x14>
 8002220:	2301      	movs	r3, #1
 8002222:	e000      	b.n	8002226 <prvResetNextTaskUnblockTime+0x16>
 8002224:	2300      	movs	r3, #0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d004      	beq.n	8002234 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <prvResetNextTaskUnblockTime+0x48>)
 800222c:	f04f 32ff 	mov.w	r2, #4294967295
 8002230:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002232:	e008      	b.n	8002246 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002234:	4b07      	ldr	r3, [pc, #28]	; (8002254 <prvResetNextTaskUnblockTime+0x44>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	4a05      	ldr	r2, [pc, #20]	; (8002258 <prvResetNextTaskUnblockTime+0x48>)
 8002244:	6013      	str	r3, [r2, #0]
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20001cd4 	.word	0x20001cd4
 8002258:	20001d3c 	.word	0x20001d3c

0800225c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002262:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <xTaskGetSchedulerState+0x34>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d102      	bne.n	8002270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800226a:	2301      	movs	r3, #1
 800226c:	607b      	str	r3, [r7, #4]
 800226e:	e008      	b.n	8002282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002270:	4b08      	ldr	r3, [pc, #32]	; (8002294 <xTaskGetSchedulerState+0x38>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d102      	bne.n	800227e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002278:	2302      	movs	r3, #2
 800227a:	607b      	str	r3, [r7, #4]
 800227c:	e001      	b.n	8002282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002282:	687b      	ldr	r3, [r7, #4]
	}
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	20001d28 	.word	0x20001d28
 8002294:	20001d44 	.word	0x20001d44

08002298 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d062      	beq.n	8002370 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022ae:	4b32      	ldr	r3, [pc, #200]	; (8002378 <vTaskPriorityInherit+0xe0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d25b      	bcs.n	8002370 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	db06      	blt.n	80022ce <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022c0:	4b2d      	ldr	r3, [pc, #180]	; (8002378 <vTaskPriorityInherit+0xe0>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	f1c3 0205 	rsb	r2, r3, #5
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6959      	ldr	r1, [r3, #20]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4a27      	ldr	r2, [pc, #156]	; (800237c <vTaskPriorityInherit+0xe4>)
 80022e0:	4413      	add	r3, r2
 80022e2:	4299      	cmp	r1, r3
 80022e4:	d101      	bne.n	80022ea <vTaskPriorityInherit+0x52>
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <vTaskPriorityInherit+0x54>
 80022ea:	2300      	movs	r3, #0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d03a      	beq.n	8002366 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3304      	adds	r3, #4
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe f9ad 	bl	8000654 <uxListRemove>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d115      	bne.n	800232c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002304:	491d      	ldr	r1, [pc, #116]	; (800237c <vTaskPriorityInherit+0xe4>)
 8002306:	4613      	mov	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	4413      	add	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	440b      	add	r3, r1
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10a      	bne.n	800232c <vTaskPriorityInherit+0x94>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231a:	2201      	movs	r2, #1
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43da      	mvns	r2, r3
 8002322:	4b17      	ldr	r3, [pc, #92]	; (8002380 <vTaskPriorityInherit+0xe8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4013      	ands	r3, r2
 8002328:	4a15      	ldr	r2, [pc, #84]	; (8002380 <vTaskPriorityInherit+0xe8>)
 800232a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800232c:	4b12      	ldr	r3, [pc, #72]	; (8002378 <vTaskPriorityInherit+0xe0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233a:	2201      	movs	r2, #1
 800233c:	409a      	lsls	r2, r3
 800233e:	4b10      	ldr	r3, [pc, #64]	; (8002380 <vTaskPriorityInherit+0xe8>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4313      	orrs	r3, r2
 8002344:	4a0e      	ldr	r2, [pc, #56]	; (8002380 <vTaskPriorityInherit+0xe8>)
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800234c:	4613      	mov	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4a09      	ldr	r2, [pc, #36]	; (800237c <vTaskPriorityInherit+0xe4>)
 8002356:	441a      	add	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	3304      	adds	r3, #4
 800235c:	4619      	mov	r1, r3
 800235e:	4610      	mov	r0, r2
 8002360:	f7fe f91b 	bl	800059a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002364:	e004      	b.n	8002370 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002366:	4b04      	ldr	r3, [pc, #16]	; (8002378 <vTaskPriorityInherit+0xe0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8002370:	bf00      	nop
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20001c44 	.word	0x20001c44
 800237c:	20001c48 	.word	0x20001c48
 8002380:	20001d24 	.word	0x20001d24

08002384 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d06c      	beq.n	8002474 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800239a:	4b39      	ldr	r3, [pc, #228]	; (8002480 <xTaskPriorityDisinherit+0xfc>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d009      	beq.n	80023b8 <xTaskPriorityDisinherit+0x34>
 80023a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023a8:	f383 8811 	msr	BASEPRI, r3
 80023ac:	f3bf 8f6f 	isb	sy
 80023b0:	f3bf 8f4f 	dsb	sy
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	e7fe      	b.n	80023b6 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d109      	bne.n	80023d4 <xTaskPriorityDisinherit+0x50>
 80023c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c4:	f383 8811 	msr	BASEPRI, r3
 80023c8:	f3bf 8f6f 	isb	sy
 80023cc:	f3bf 8f4f 	dsb	sy
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	e7fe      	b.n	80023d2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d8:	1e5a      	subs	r2, r3, #1
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d044      	beq.n	8002474 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d140      	bne.n	8002474 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	3304      	adds	r3, #4
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe f92c 	bl	8000654 <uxListRemove>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d115      	bne.n	800242e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002406:	491f      	ldr	r1, [pc, #124]	; (8002484 <xTaskPriorityDisinherit+0x100>)
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10a      	bne.n	800242e <xTaskPriorityDisinherit+0xaa>
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241c:	2201      	movs	r2, #1
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43da      	mvns	r2, r3
 8002424:	4b18      	ldr	r3, [pc, #96]	; (8002488 <xTaskPriorityDisinherit+0x104>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4013      	ands	r3, r2
 800242a:	4a17      	ldr	r2, [pc, #92]	; (8002488 <xTaskPriorityDisinherit+0x104>)
 800242c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	f1c3 0205 	rsb	r2, r3, #5
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002446:	2201      	movs	r2, #1
 8002448:	409a      	lsls	r2, r3
 800244a:	4b0f      	ldr	r3, [pc, #60]	; (8002488 <xTaskPriorityDisinherit+0x104>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4313      	orrs	r3, r2
 8002450:	4a0d      	ldr	r2, [pc, #52]	; (8002488 <xTaskPriorityDisinherit+0x104>)
 8002452:	6013      	str	r3, [r2, #0]
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4a08      	ldr	r2, [pc, #32]	; (8002484 <xTaskPriorityDisinherit+0x100>)
 8002462:	441a      	add	r2, r3
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	3304      	adds	r3, #4
 8002468:	4619      	mov	r1, r3
 800246a:	4610      	mov	r0, r2
 800246c:	f7fe f895 	bl	800059a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002470:	2301      	movs	r3, #1
 8002472:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002474:	697b      	ldr	r3, [r7, #20]
	}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20001c44 	.word	0x20001c44
 8002484:	20001c48 	.word	0x20001c48
 8002488:	20001d24 	.word	0x20001d24

0800248c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8002490:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d004      	beq.n	80024a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8002498:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800249e:	3201      	adds	r2, #1
 80024a0:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 80024a2:	4b03      	ldr	r3, [pc, #12]	; (80024b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80024a4:	681b      	ldr	r3, [r3, #0]
	}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	20001c44 	.word	0x20001c44

080024b4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80024be:	4b29      	ldr	r3, [pc, #164]	; (8002564 <prvAddCurrentTaskToDelayedList+0xb0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024c4:	4b28      	ldr	r3, [pc, #160]	; (8002568 <prvAddCurrentTaskToDelayedList+0xb4>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	3304      	adds	r3, #4
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f8c2 	bl	8000654 <uxListRemove>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d10b      	bne.n	80024ee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80024d6:	4b24      	ldr	r3, [pc, #144]	; (8002568 <prvAddCurrentTaskToDelayedList+0xb4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024dc:	2201      	movs	r2, #1
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43da      	mvns	r2, r3
 80024e4:	4b21      	ldr	r3, [pc, #132]	; (800256c <prvAddCurrentTaskToDelayedList+0xb8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4013      	ands	r3, r2
 80024ea:	4a20      	ldr	r2, [pc, #128]	; (800256c <prvAddCurrentTaskToDelayedList+0xb8>)
 80024ec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f4:	d10a      	bne.n	800250c <prvAddCurrentTaskToDelayedList+0x58>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d007      	beq.n	800250c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024fc:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <prvAddCurrentTaskToDelayedList+0xb4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	3304      	adds	r3, #4
 8002502:	4619      	mov	r1, r3
 8002504:	481a      	ldr	r0, [pc, #104]	; (8002570 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002506:	f7fe f848 	bl	800059a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800250a:	e026      	b.n	800255a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800250c:	68fa      	ldr	r2, [r7, #12]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4413      	add	r3, r2
 8002512:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002514:	4b14      	ldr	r3, [pc, #80]	; (8002568 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	429a      	cmp	r2, r3
 8002522:	d209      	bcs.n	8002538 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002524:	4b13      	ldr	r3, [pc, #76]	; (8002574 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <prvAddCurrentTaskToDelayedList+0xb4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	3304      	adds	r3, #4
 800252e:	4619      	mov	r1, r3
 8002530:	4610      	mov	r0, r2
 8002532:	f7fe f856 	bl	80005e2 <vListInsert>
}
 8002536:	e010      	b.n	800255a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002538:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <prvAddCurrentTaskToDelayedList+0xc4>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	4b0a      	ldr	r3, [pc, #40]	; (8002568 <prvAddCurrentTaskToDelayedList+0xb4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	3304      	adds	r3, #4
 8002542:	4619      	mov	r1, r3
 8002544:	4610      	mov	r0, r2
 8002546:	f7fe f84c 	bl	80005e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <prvAddCurrentTaskToDelayedList+0xc8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	429a      	cmp	r2, r3
 8002552:	d202      	bcs.n	800255a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002554:	4a09      	ldr	r2, [pc, #36]	; (800257c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	6013      	str	r3, [r2, #0]
}
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20001d20 	.word	0x20001d20
 8002568:	20001c44 	.word	0x20001c44
 800256c:	20001d24 	.word	0x20001d24
 8002570:	20001d08 	.word	0x20001d08
 8002574:	20001cd8 	.word	0x20001cd8
 8002578:	20001cd4 	.word	0x20001cd4
 800257c:	20001d3c 	.word	0x20001d3c

08002580 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8002586:	2300      	movs	r3, #0
 8002588:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800258a:	f000 fadd 	bl	8002b48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <xTimerCreateTimerTask+0x54>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00b      	beq.n	80025ae <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8002596:	4b10      	ldr	r3, [pc, #64]	; (80025d8 <xTimerCreateTimerTask+0x58>)
 8002598:	9301      	str	r3, [sp, #4]
 800259a:	2303      	movs	r3, #3
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	2300      	movs	r3, #0
 80025a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025a4:	490d      	ldr	r1, [pc, #52]	; (80025dc <xTimerCreateTimerTask+0x5c>)
 80025a6:	480e      	ldr	r0, [pc, #56]	; (80025e0 <xTimerCreateTimerTask+0x60>)
 80025a8:	f7ff f858 	bl	800165c <xTaskCreate>
 80025ac:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d109      	bne.n	80025c8 <xTimerCreateTimerTask+0x48>
 80025b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b8:	f383 8811 	msr	BASEPRI, r3
 80025bc:	f3bf 8f6f 	isb	sy
 80025c0:	f3bf 8f4f 	dsb	sy
 80025c4:	603b      	str	r3, [r7, #0]
 80025c6:	e7fe      	b.n	80025c6 <xTimerCreateTimerTask+0x46>
	return xReturn;
 80025c8:	687b      	ldr	r3, [r7, #4]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20001d78 	.word	0x20001d78
 80025d8:	20001d7c 	.word	0x20001d7c
 80025dc:	08003e24 	.word	0x08003e24
 80025e0:	08002799 	.word	0x08002799

080025e4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
 80025f0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80025f2:	2028      	movs	r0, #40	; 0x28
 80025f4:	f7fe fa6c 	bl	8000ad0 <pvPortMalloc>
 80025f8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d009      	beq.n	8002614 <xTimerCreate+0x30>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	9301      	str	r3, [sp, #4]
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	68b9      	ldr	r1, [r7, #8]
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 f805 	bl	800261e <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8002614:	697b      	ldr	r3, [r7, #20]
	}
 8002616:	4618      	mov	r0, r3
 8002618:	3718      	adds	r7, #24
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d109      	bne.n	8002646 <prvInitialiseNewTimer+0x28>
 8002632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002636:	f383 8811 	msr	BASEPRI, r3
 800263a:	f3bf 8f6f 	isb	sy
 800263e:	f3bf 8f4f 	dsb	sy
 8002642:	617b      	str	r3, [r7, #20]
 8002644:	e7fe      	b.n	8002644 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8002646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002648:	2b00      	cmp	r3, #0
 800264a:	d015      	beq.n	8002678 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800264c:	f000 fa7c 	bl	8002b48 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8002668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266a:	6a3a      	ldr	r2, [r7, #32]
 800266c:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800266e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002670:	3304      	adds	r3, #4
 8002672:	4618      	mov	r0, r3
 8002674:	f7fd ff84 	bl	8000580 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8002678:	bf00      	nop
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08a      	sub	sp, #40	; 0x28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800268e:	2300      	movs	r3, #0
 8002690:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d109      	bne.n	80026ac <xTimerGenericCommand+0x2c>
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	623b      	str	r3, [r7, #32]
 80026aa:	e7fe      	b.n	80026aa <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80026ac:	4b19      	ldr	r3, [pc, #100]	; (8002714 <xTimerGenericCommand+0x94>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d02a      	beq.n	800270a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b05      	cmp	r3, #5
 80026c4:	dc18      	bgt.n	80026f8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80026c6:	f7ff fdc9 	bl	800225c <xTaskGetSchedulerState>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d109      	bne.n	80026e4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80026d0:	4b10      	ldr	r3, [pc, #64]	; (8002714 <xTimerGenericCommand+0x94>)
 80026d2:	6818      	ldr	r0, [r3, #0]
 80026d4:	f107 0114 	add.w	r1, r7, #20
 80026d8:	2300      	movs	r3, #0
 80026da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026dc:	f7fe fb28 	bl	8000d30 <xQueueGenericSend>
 80026e0:	6278      	str	r0, [r7, #36]	; 0x24
 80026e2:	e012      	b.n	800270a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80026e4:	4b0b      	ldr	r3, [pc, #44]	; (8002714 <xTimerGenericCommand+0x94>)
 80026e6:	6818      	ldr	r0, [r3, #0]
 80026e8:	f107 0114 	add.w	r1, r7, #20
 80026ec:	2300      	movs	r3, #0
 80026ee:	2200      	movs	r2, #0
 80026f0:	f7fe fb1e 	bl	8000d30 <xQueueGenericSend>
 80026f4:	6278      	str	r0, [r7, #36]	; 0x24
 80026f6:	e008      	b.n	800270a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <xTimerGenericCommand+0x94>)
 80026fa:	6818      	ldr	r0, [r3, #0]
 80026fc:	f107 0114 	add.w	r1, r7, #20
 8002700:	2300      	movs	r3, #0
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	f7fe fc0e 	bl	8000f24 <xQueueGenericSendFromISR>
 8002708:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800270a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800270c:	4618      	mov	r0, r3
 800270e:	3728      	adds	r7, #40	; 0x28
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20001d78 	.word	0x20001d78

08002718 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af02      	add	r7, sp, #8
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002722:	4b1c      	ldr	r3, [pc, #112]	; (8002794 <prvProcessExpiredTimer+0x7c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	3304      	adds	r3, #4
 8002730:	4618      	mov	r0, r3
 8002732:	f7fd ff8f 	bl	8000654 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d121      	bne.n	8002782 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	699a      	ldr	r2, [r3, #24]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	18d1      	adds	r1, r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	6978      	ldr	r0, [r7, #20]
 800274c:	f000 f8c8 	bl	80028e0 <prvInsertTimerInActiveList>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d015      	beq.n	8002782 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002756:	2300      	movs	r3, #0
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	2300      	movs	r3, #0
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	2100      	movs	r1, #0
 8002760:	6978      	ldr	r0, [r7, #20]
 8002762:	f7ff ff8d 	bl	8002680 <xTimerGenericCommand>
 8002766:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d109      	bne.n	8002782 <prvProcessExpiredTimer+0x6a>
 800276e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002772:	f383 8811 	msr	BASEPRI, r3
 8002776:	f3bf 8f6f 	isb	sy
 800277a:	f3bf 8f4f 	dsb	sy
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	e7fe      	b.n	8002780 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	6978      	ldr	r0, [r7, #20]
 8002788:	4798      	blx	r3
}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20001d70 	.word	0x20001d70

08002798 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80027a0:	f107 0308 	add.w	r3, r7, #8
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 f857 	bl	8002858 <prvGetNextExpireTime>
 80027aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	4619      	mov	r1, r3
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f000 f803 	bl	80027bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80027b6:	f000 f8d5 	bl	8002964 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80027ba:	e7f1      	b.n	80027a0 <prvTimerTask+0x8>

080027bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80027c6:	f7ff f941 	bl	8001a4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80027ca:	f107 0308 	add.w	r3, r7, #8
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f866 	bl	80028a0 <prvSampleTimeNow>
 80027d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d130      	bne.n	800283e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10a      	bne.n	80027f8 <prvProcessTimerOrBlockTask+0x3c>
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d806      	bhi.n	80027f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80027ea:	f7ff f93d 	bl	8001a68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80027ee:	68f9      	ldr	r1, [r7, #12]
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff ff91 	bl	8002718 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80027f6:	e024      	b.n	8002842 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d008      	beq.n	8002810 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80027fe:	4b13      	ldr	r3, [pc, #76]	; (800284c <prvProcessTimerOrBlockTask+0x90>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	bf0c      	ite	eq
 8002808:	2301      	moveq	r3, #1
 800280a:	2300      	movne	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002810:	4b0f      	ldr	r3, [pc, #60]	; (8002850 <prvProcessTimerOrBlockTask+0x94>)
 8002812:	6818      	ldr	r0, [r3, #0]
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	4619      	mov	r1, r3
 800281e:	f7fe fee9 	bl	80015f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002822:	f7ff f921 	bl	8001a68 <xTaskResumeAll>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d10a      	bne.n	8002842 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800282c:	4b09      	ldr	r3, [pc, #36]	; (8002854 <prvProcessTimerOrBlockTask+0x98>)
 800282e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	f3bf 8f4f 	dsb	sy
 8002838:	f3bf 8f6f 	isb	sy
}
 800283c:	e001      	b.n	8002842 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800283e:	f7ff f913 	bl	8001a68 <xTaskResumeAll>
}
 8002842:	bf00      	nop
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20001d74 	.word	0x20001d74
 8002850:	20001d78 	.word	0x20001d78
 8002854:	e000ed04 	.word	0xe000ed04

08002858 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002860:	4b0e      	ldr	r3, [pc, #56]	; (800289c <prvGetNextExpireTime+0x44>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	bf0c      	ite	eq
 800286a:	2301      	moveq	r3, #1
 800286c:	2300      	movne	r3, #0
 800286e:	b2db      	uxtb	r3, r3
 8002870:	461a      	mov	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d105      	bne.n	800288a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800287e:	4b07      	ldr	r3, [pc, #28]	; (800289c <prvGetNextExpireTime+0x44>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	e001      	b.n	800288e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800288e:	68fb      	ldr	r3, [r7, #12]
}
 8002890:	4618      	mov	r0, r3
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	20001d70 	.word	0x20001d70

080028a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80028a8:	f7ff f97a 	bl	8001ba0 <xTaskGetTickCount>
 80028ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80028ae:	4b0b      	ldr	r3, [pc, #44]	; (80028dc <prvSampleTimeNow+0x3c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d205      	bcs.n	80028c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80028b8:	f000 f8e6 	bl	8002a88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	e002      	b.n	80028ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80028ca:	4a04      	ldr	r2, [pc, #16]	; (80028dc <prvSampleTimeNow+0x3c>)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80028d0:	68fb      	ldr	r3, [r7, #12]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	20001d80 	.word	0x20001d80

080028e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
 80028ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	429a      	cmp	r2, r3
 8002904:	d812      	bhi.n	800292c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	1ad2      	subs	r2, r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	429a      	cmp	r2, r3
 8002912:	d302      	bcc.n	800291a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002914:	2301      	movs	r3, #1
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	e01b      	b.n	8002952 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800291a:	4b10      	ldr	r3, [pc, #64]	; (800295c <prvInsertTimerInActiveList+0x7c>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	3304      	adds	r3, #4
 8002922:	4619      	mov	r1, r3
 8002924:	4610      	mov	r0, r2
 8002926:	f7fd fe5c 	bl	80005e2 <vListInsert>
 800292a:	e012      	b.n	8002952 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	429a      	cmp	r2, r3
 8002932:	d206      	bcs.n	8002942 <prvInsertTimerInActiveList+0x62>
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d302      	bcc.n	8002942 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800293c:	2301      	movs	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	e007      	b.n	8002952 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002942:	4b07      	ldr	r3, [pc, #28]	; (8002960 <prvInsertTimerInActiveList+0x80>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	3304      	adds	r3, #4
 800294a:	4619      	mov	r1, r3
 800294c:	4610      	mov	r0, r2
 800294e:	f7fd fe48 	bl	80005e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002952:	697b      	ldr	r3, [r7, #20]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	20001d74 	.word	0x20001d74
 8002960:	20001d70 	.word	0x20001d70

08002964 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08c      	sub	sp, #48	; 0x30
 8002968:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800296a:	e07a      	b.n	8002a62 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	2b00      	cmp	r3, #0
 8002970:	db77      	blt.n	8002a62 <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8002976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d004      	beq.n	8002988 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002980:	3304      	adds	r3, #4
 8002982:	4618      	mov	r0, r3
 8002984:	f7fd fe66 	bl	8000654 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002988:	1d3b      	adds	r3, r7, #4
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff ff88 	bl	80028a0 <prvSampleTimeNow>
 8002990:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	2b09      	cmp	r3, #9
 8002996:	d863      	bhi.n	8002a60 <prvProcessReceivedCommands+0xfc>
 8002998:	a201      	add	r2, pc, #4	; (adr r2, 80029a0 <prvProcessReceivedCommands+0x3c>)
 800299a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299e:	bf00      	nop
 80029a0:	080029c9 	.word	0x080029c9
 80029a4:	080029c9 	.word	0x080029c9
 80029a8:	080029c9 	.word	0x080029c9
 80029ac:	08002a63 	.word	0x08002a63
 80029b0:	08002a23 	.word	0x08002a23
 80029b4:	08002a59 	.word	0x08002a59
 80029b8:	080029c9 	.word	0x080029c9
 80029bc:	080029c9 	.word	0x080029c9
 80029c0:	08002a63 	.word	0x08002a63
 80029c4:	08002a23 	.word	0x08002a23
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	18d1      	adds	r1, r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6a3a      	ldr	r2, [r7, #32]
 80029d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029d6:	f7ff ff83 	bl	80028e0 <prvInsertTimerInActiveList>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d040      	beq.n	8002a62 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029e6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80029e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d138      	bne.n	8002a62 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	441a      	add	r2, r3
 80029f8:	2300      	movs	r3, #0
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	2300      	movs	r3, #0
 80029fe:	2100      	movs	r1, #0
 8002a00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a02:	f7ff fe3d 	bl	8002680 <xTimerGenericCommand>
 8002a06:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d129      	bne.n	8002a62 <prvProcessReceivedCommands+0xfe>
 8002a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a12:	f383 8811 	msr	BASEPRI, r3
 8002a16:	f3bf 8f6f 	isb	sy
 8002a1a:	f3bf 8f4f 	dsb	sy
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	e7fe      	b.n	8002a20 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d109      	bne.n	8002a44 <prvProcessReceivedCommands+0xe0>
 8002a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a34:	f383 8811 	msr	BASEPRI, r3
 8002a38:	f3bf 8f6f 	isb	sy
 8002a3c:	f3bf 8f4f 	dsb	sy
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	e7fe      	b.n	8002a42 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	699a      	ldr	r2, [r3, #24]
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	18d1      	adds	r1, r2, r3
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	6a3a      	ldr	r2, [r7, #32]
 8002a50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a52:	f7ff ff45 	bl	80028e0 <prvInsertTimerInActiveList>
					break;
 8002a56:	e004      	b.n	8002a62 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8002a58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a5a:	f7fe f883 	bl	8000b64 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002a5e:	e000      	b.n	8002a62 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8002a60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002a62:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <prvProcessReceivedCommands+0x120>)
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	f107 0108 	add.w	r1, r7, #8
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f7fe fb77 	bl	8001160 <xQueueGenericReceive>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f47f af79 	bne.w	800296c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002a7a:	bf00      	nop
 8002a7c:	3728      	adds	r7, #40	; 0x28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20001d78 	.word	0x20001d78

08002a88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002a8e:	e044      	b.n	8002b1a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002a90:	4b2b      	ldr	r3, [pc, #172]	; (8002b40 <prvSwitchTimerLists+0xb8>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002a9a:	4b29      	ldr	r3, [pc, #164]	; (8002b40 <prvSwitchTimerLists+0xb8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	3304      	adds	r3, #4
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fd fdd3 	bl	8000654 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	6938      	ldr	r0, [r7, #16]
 8002ab4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d12d      	bne.n	8002b1a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	699a      	ldr	r2, [r3, #24]
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d90e      	bls.n	8002aee <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002adc:	4b18      	ldr	r3, [pc, #96]	; (8002b40 <prvSwitchTimerLists+0xb8>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	f7fd fd7b 	bl	80005e2 <vListInsert>
 8002aec:	e015      	b.n	8002b1a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002aee:	2300      	movs	r3, #0
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	2300      	movs	r3, #0
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	2100      	movs	r1, #0
 8002af8:	6938      	ldr	r0, [r7, #16]
 8002afa:	f7ff fdc1 	bl	8002680 <xTimerGenericCommand>
 8002afe:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d109      	bne.n	8002b1a <prvSwitchTimerLists+0x92>
 8002b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b0a:	f383 8811 	msr	BASEPRI, r3
 8002b0e:	f3bf 8f6f 	isb	sy
 8002b12:	f3bf 8f4f 	dsb	sy
 8002b16:	603b      	str	r3, [r7, #0]
 8002b18:	e7fe      	b.n	8002b18 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002b1a:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <prvSwitchTimerLists+0xb8>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1b5      	bne.n	8002a90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002b24:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <prvSwitchTimerLists+0xb8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <prvSwitchTimerLists+0xbc>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a04      	ldr	r2, [pc, #16]	; (8002b40 <prvSwitchTimerLists+0xb8>)
 8002b30:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002b32:	4a04      	ldr	r2, [pc, #16]	; (8002b44 <prvSwitchTimerLists+0xbc>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6013      	str	r3, [r2, #0]
}
 8002b38:	bf00      	nop
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20001d70 	.word	0x20001d70
 8002b44:	20001d74 	.word	0x20001d74

08002b48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002b4c:	f7fd feb0 	bl	80008b0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002b50:	4b12      	ldr	r3, [pc, #72]	; (8002b9c <prvCheckForValidListAndQueue+0x54>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d11d      	bne.n	8002b94 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8002b58:	4811      	ldr	r0, [pc, #68]	; (8002ba0 <prvCheckForValidListAndQueue+0x58>)
 8002b5a:	f7fd fcf1 	bl	8000540 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002b5e:	4811      	ldr	r0, [pc, #68]	; (8002ba4 <prvCheckForValidListAndQueue+0x5c>)
 8002b60:	f7fd fcee 	bl	8000540 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002b64:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <prvCheckForValidListAndQueue+0x60>)
 8002b66:	4a0e      	ldr	r2, [pc, #56]	; (8002ba0 <prvCheckForValidListAndQueue+0x58>)
 8002b68:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002b6a:	4b10      	ldr	r3, [pc, #64]	; (8002bac <prvCheckForValidListAndQueue+0x64>)
 8002b6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ba4 <prvCheckForValidListAndQueue+0x5c>)
 8002b6e:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002b70:	2200      	movs	r2, #0
 8002b72:	210c      	movs	r1, #12
 8002b74:	2005      	movs	r0, #5
 8002b76:	f7fe f883 	bl	8000c80 <xQueueGenericCreate>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	4b07      	ldr	r3, [pc, #28]	; (8002b9c <prvCheckForValidListAndQueue+0x54>)
 8002b7e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002b80:	4b06      	ldr	r3, [pc, #24]	; (8002b9c <prvCheckForValidListAndQueue+0x54>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d005      	beq.n	8002b94 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002b88:	4b04      	ldr	r3, [pc, #16]	; (8002b9c <prvCheckForValidListAndQueue+0x54>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4908      	ldr	r1, [pc, #32]	; (8002bb0 <prvCheckForValidListAndQueue+0x68>)
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fe fd08 	bl	80015a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002b94:	f7fd feba 	bl	800090c <vPortExitCritical>
}
 8002b98:	bf00      	nop
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20001d78 	.word	0x20001d78
 8002ba0:	20001d48 	.word	0x20001d48
 8002ba4:	20001d5c 	.word	0x20001d5c
 8002ba8:	20001d70 	.word	0x20001d70
 8002bac:	20001d74 	.word	0x20001d74
 8002bb0:	08003e2c 	.word	0x08003e2c

08002bb4 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002bd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bd6:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	791b      	ldrb	r3, [r3, #4]
 8002bdc:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8002be2:	4313      	orrs	r3, r2
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	4b18      	ldr	r3, [pc, #96]	; (8002c5c <ADC_Init+0xa8>)
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002c06:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002c0c:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	795b      	ldrb	r3, [r3, #5]
 8002c12:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8002c14:	4313      	orrs	r3, r2
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c26:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002c2e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	7d1b      	ldrb	r3, [r3, #20]
 8002c34:	3b01      	subs	r3, #1
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	7afb      	ldrb	r3, [r7, #11]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8002c3e:	7afb      	ldrb	r3, [r7, #11]
 8002c40:	051b      	lsls	r3, r3, #20
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002c4e:	bf00      	nop
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	c0fff7fd 	.word	0xc0fff7fd

08002c60 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d006      	beq.n	8002c80 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f043 0201 	orr.w	r2, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8002c7e:	e005      	b.n	8002c8c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f023 0201 	bic.w	r2, r3, #1
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	609a      	str	r2, [r3, #8]
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	4608      	mov	r0, r1
 8002ca2:	4611      	mov	r1, r2
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	70fb      	strb	r3, [r7, #3]
 8002caa:	460b      	mov	r3, r1
 8002cac:	70bb      	strb	r3, [r7, #2]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8002cba:	78fb      	ldrb	r3, [r7, #3]
 8002cbc:	2b09      	cmp	r3, #9
 8002cbe:	d923      	bls.n	8002d08 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8002cc6:	78fb      	ldrb	r3, [r7, #3]
 8002cc8:	f1a3 020a 	sub.w	r2, r3, #10
 8002ccc:	4613      	mov	r3, r2
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	4413      	add	r3, r2
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8002ce4:	7879      	ldrb	r1, [r7, #1]
 8002ce6:	78fb      	ldrb	r3, [r7, #3]
 8002ce8:	f1a3 020a 	sub.w	r2, r3, #10
 8002cec:	4613      	mov	r3, r2
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	4413      	add	r3, r2
 8002cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	e01e      	b.n	8002d46 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8002d0e:	78fa      	ldrb	r2, [r7, #3]
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	2207      	movs	r2, #7
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	4013      	ands	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8002d28:	7879      	ldrb	r1, [r7, #1]
 8002d2a:	78fa      	ldrb	r2, [r7, #3]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4413      	add	r3, r2
 8002d32:	fa01 f303 	lsl.w	r3, r1, r3
 8002d36:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8002d46:	78bb      	ldrb	r3, [r7, #2]
 8002d48:	2b06      	cmp	r3, #6
 8002d4a:	d821      	bhi.n	8002d90 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d50:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8002d52:	78bb      	ldrb	r3, [r7, #2]
 8002d54:	1e5a      	subs	r2, r3, #1
 8002d56:	4613      	mov	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	221f      	movs	r2, #31
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	43db      	mvns	r3, r3
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8002d6e:	78f9      	ldrb	r1, [r7, #3]
 8002d70:	78bb      	ldrb	r3, [r7, #2]
 8002d72:	1e5a      	subs	r2, r3, #1
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8002d8e:	e047      	b.n	8002e20 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8002d90:	78bb      	ldrb	r3, [r7, #2]
 8002d92:	2b0c      	cmp	r3, #12
 8002d94:	d821      	bhi.n	8002dda <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8002d9c:	78bb      	ldrb	r3, [r7, #2]
 8002d9e:	1fda      	subs	r2, r3, #7
 8002da0:	4613      	mov	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	221f      	movs	r2, #31
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	43db      	mvns	r3, r3
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	4013      	ands	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8002db8:	78f9      	ldrb	r1, [r7, #3]
 8002dba:	78bb      	ldrb	r3, [r7, #2]
 8002dbc:	1fda      	subs	r2, r3, #7
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc8:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002dd8:	e022      	b.n	8002e20 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dde:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8002de0:	78bb      	ldrb	r3, [r7, #2]
 8002de2:	f1a3 020d 	sub.w	r2, r3, #13
 8002de6:	4613      	mov	r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	221f      	movs	r2, #31
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	43db      	mvns	r3, r3
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8002dfe:	78f9      	ldrb	r1, [r7, #3]
 8002e00:	78bb      	ldrb	r3, [r7, #2]
 8002e02:	f1a3 020d 	sub.w	r2, r3, #13
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e10:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	609a      	str	r2, [r3, #8]
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e58:	b29b      	uxth	r3, r3
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b085      	sub	sp, #20
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8002e72:	2300      	movs	r3, #0
 8002e74:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	78fb      	ldrb	r3, [r7, #3]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8002e82:	2301      	movs	r3, #1
 8002e84:	73fb      	strb	r3, [r7, #15]
 8002e86:	e001      	b.n	8002e8c <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8002e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	43da      	mvns	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	601a      	str	r2, [r3, #0]
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
	...

08002ebc <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8002ecc:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <DAC_SetChannel1Data+0x34>)
 8002ece:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3308      	adds	r3, #8
 8002ed8:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	461a      	mov	r2, r3
 8002ede:	887b      	ldrh	r3, [r7, #2]
 8002ee0:	6013      	str	r3, [r2, #0]
}
 8002ee2:	bf00      	nop
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	40007400 	.word	0x40007400

08002ef4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	4b25      	ldr	r3, [pc, #148]	; (8002fa0 <DMA_Init+0xac>)
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002f1e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002f2a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002f36:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8002f42:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f48:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f023 0307 	bic.w	r3, r3, #7
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	691a      	ldr	r2, [r3, #16]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	60da      	str	r2, [r3, #12]
}
 8002f92:	bf00      	nop
 8002f94:	3714      	adds	r7, #20
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	f01c803f 	.word	0xf01c803f

08002fa4 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	460b      	mov	r3, r1
 8002fae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d006      	beq.n	8002fc4 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f043 0201 	orr.w	r2, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8002fc2:	e005      	b.n	8002fd0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f023 0201 	bic.w	r2, r3, #1
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	601a      	str	r2, [r3, #0]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d002      	beq.n	8002ffa <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e001      	b.n	8002ffe <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8003016:	2300      	movs	r3, #0
 8003018:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a15      	ldr	r2, [pc, #84]	; (8003078 <DMA_GetFlagStatus+0x6c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d802      	bhi.n	800302c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8003026:	4b15      	ldr	r3, [pc, #84]	; (800307c <DMA_GetFlagStatus+0x70>)
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	e001      	b.n	8003030 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800302c:	4b14      	ldr	r3, [pc, #80]	; (8003080 <DMA_GetFlagStatus+0x74>)
 800302e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	e002      	b.n	8003048 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800304e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8003052:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	4013      	ands	r3, r2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800305e:	2301      	movs	r3, #1
 8003060:	75fb      	strb	r3, [r7, #23]
 8003062:	e001      	b.n	8003068 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8003064:	2300      	movs	r3, #0
 8003066:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8003068:	7dfb      	ldrb	r3, [r7, #23]
}
 800306a:	4618      	mov	r0, r3
 800306c:	371c      	adds	r7, #28
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	4002640f 	.word	0x4002640f
 800307c:	40026000 	.word	0x40026000
 8003080:	40026400 	.word	0x40026400

08003084 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a10      	ldr	r2, [pc, #64]	; (80030d4 <DMA_ClearFlag+0x50>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d802      	bhi.n	800309c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8003096:	4b10      	ldr	r3, [pc, #64]	; (80030d8 <DMA_ClearFlag+0x54>)
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	e001      	b.n	80030a0 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800309c:	4b0f      	ldr	r3, [pc, #60]	; (80030dc <DMA_ClearFlag+0x58>)
 800309e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80030b0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80030b8:	e006      	b.n	80030c8 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80030c0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80030c4:	68fa      	ldr	r2, [r7, #12]
 80030c6:	6093      	str	r3, [r2, #8]
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	4002640f 	.word	0x4002640f
 80030d8:	40026000 	.word	0x40026000
 80030dc:	40026400 	.word	0x40026400

080030e0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b087      	sub	sp, #28
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	2300      	movs	r3, #0
 80030f0:	613b      	str	r3, [r7, #16]
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80030f6:	2300      	movs	r3, #0
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	e076      	b.n	80031ea <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80030fc:	2201      	movs	r2, #1
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4013      	ands	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	429a      	cmp	r2, r3
 8003116:	d165      	bne.n	80031e4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	2103      	movs	r1, #3
 8003122:	fa01 f303 	lsl.w	r3, r1, r3
 8003126:	43db      	mvns	r3, r3
 8003128:	401a      	ands	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	791b      	ldrb	r3, [r3, #4]
 8003136:	4619      	mov	r1, r3
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	791b      	ldrb	r3, [r3, #4]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d003      	beq.n	8003156 <GPIO_Init+0x76>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	791b      	ldrb	r3, [r3, #4]
 8003152:	2b02      	cmp	r3, #2
 8003154:	d12e      	bne.n	80031b4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689a      	ldr	r2, [r3, #8]
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	2103      	movs	r1, #3
 8003160:	fa01 f303 	lsl.w	r3, r1, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	401a      	ands	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	795b      	ldrb	r3, [r3, #5]
 8003174:	4619      	mov	r1, r3
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	b29b      	uxth	r3, r3
 800318c:	4619      	mov	r1, r3
 800318e:	2301      	movs	r3, #1
 8003190:	408b      	lsls	r3, r1
 8003192:	43db      	mvns	r3, r3
 8003194:	401a      	ands	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	7992      	ldrb	r2, [r2, #6]
 80031a2:	4611      	mov	r1, r2
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	b292      	uxth	r2, r2
 80031a8:	fa01 f202 	lsl.w	r2, r1, r2
 80031ac:	b292      	uxth	r2, r2
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	2103      	movs	r1, #3
 80031c0:	fa01 f303 	lsl.w	r3, r1, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	79db      	ldrb	r3, [r3, #7]
 80031d4:	4619      	mov	r1, r3
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	fa01 f303 	lsl.w	r3, r1, r3
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	3301      	adds	r3, #1
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	2b0f      	cmp	r3, #15
 80031ee:	d985      	bls.n	80030fc <GPIO_Init+0x1c>
    }
  }
}
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d006      	beq.n	800321c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800320e:	490a      	ldr	r1, [pc, #40]	; (8003238 <RCC_AHB1PeriphClockCmd+0x3c>)
 8003210:	4b09      	ldr	r3, [pc, #36]	; (8003238 <RCC_AHB1PeriphClockCmd+0x3c>)
 8003212:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4313      	orrs	r3, r2
 8003218:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800321a:	e006      	b.n	800322a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800321c:	4906      	ldr	r1, [pc, #24]	; (8003238 <RCC_AHB1PeriphClockCmd+0x3c>)
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <RCC_AHB1PeriphClockCmd+0x3c>)
 8003220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	43db      	mvns	r3, r3
 8003226:	4013      	ands	r3, r2
 8003228:	630b      	str	r3, [r1, #48]	; 0x30
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800

0800323c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	460b      	mov	r3, r1
 8003246:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003248:	78fb      	ldrb	r3, [r7, #3]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d006      	beq.n	800325c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800324e:	490a      	ldr	r1, [pc, #40]	; (8003278 <RCC_APB2PeriphClockCmd+0x3c>)
 8003250:	4b09      	ldr	r3, [pc, #36]	; (8003278 <RCC_APB2PeriphClockCmd+0x3c>)
 8003252:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4313      	orrs	r3, r2
 8003258:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800325a:	e006      	b.n	800326a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800325c:	4906      	ldr	r1, [pc, #24]	; (8003278 <RCC_APB2PeriphClockCmd+0x3c>)
 800325e:	4b06      	ldr	r3, [pc, #24]	; (8003278 <RCC_APB2PeriphClockCmd+0x3c>)
 8003260:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	43db      	mvns	r3, r3
 8003266:	4013      	ands	r3, r2
 8003268:	644b      	str	r3, [r1, #68]	; 0x44
}
 800326a:	bf00      	nop
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40023800 	.word	0x40023800

0800327c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	887a      	ldrh	r2, [r7, #2]
 800328c:	819a      	strh	r2, [r3, #12]
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800329a:	b480      	push	{r7}
 800329c:	b085      	sub	sp, #20
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
 80032a2:	460b      	mov	r3, r1
 80032a4:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	891b      	ldrh	r3, [r3, #8]
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	887b      	ldrh	r3, [r7, #2]
 80032b2:	4013      	ands	r3, r2
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d002      	beq.n	80032c0 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80032ba:	2301      	movs	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
 80032be:	e001      	b.n	80032c4 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80032c0:	2300      	movs	r3, #0
 80032c2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80032d8:	4b38      	ldr	r3, [pc, #224]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4b38      	ldr	r3, [pc, #224]	; (80033c0 <Audio_MAL_IRQHandler+0xec>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4619      	mov	r1, r3
 80032e2:	4610      	mov	r0, r2
 80032e4:	f7ff fe92 	bl	800300c <DMA_GetFlagStatus>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d064      	beq.n	80033b8 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80032ee:	4b35      	ldr	r3, [pc, #212]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d04c      	beq.n	8003390 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80032f6:	bf00      	nop
 80032f8:	4b30      	ldr	r3, [pc, #192]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fe6d 	bl	8002fdc <DMA_GetCmdStatus>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1f7      	bne.n	80032f8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8003308:	4b2c      	ldr	r3, [pc, #176]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	4b2c      	ldr	r3, [pc, #176]	; (80033c0 <Audio_MAL_IRQHandler+0xec>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4619      	mov	r1, r3
 8003312:	4610      	mov	r0, r2
 8003314:	f7ff feb6 	bl	8003084 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8003318:	4b2b      	ldr	r3, [pc, #172]	; (80033c8 <Audio_MAL_IRQHandler+0xf4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	461a      	mov	r2, r3
 800331e:	4b2b      	ldr	r3, [pc, #172]	; (80033cc <Audio_MAL_IRQHandler+0xf8>)
 8003320:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8003322:	4b28      	ldr	r3, [pc, #160]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800332a:	4293      	cmp	r3, r2
 800332c:	bf28      	it	cs
 800332e:	4613      	movcs	r3, r2
 8003330:	4a26      	ldr	r2, [pc, #152]	; (80033cc <Audio_MAL_IRQHandler+0xf8>)
 8003332:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003334:	4b21      	ldr	r3, [pc, #132]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4924      	ldr	r1, [pc, #144]	; (80033cc <Audio_MAL_IRQHandler+0xf8>)
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff fdda 	bl	8002ef4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8003340:	4b1e      	ldr	r3, [pc, #120]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2101      	movs	r1, #1
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff fe2c 	bl	8002fa4 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800334c:	4b1e      	ldr	r3, [pc, #120]	; (80033c8 <Audio_MAL_IRQHandler+0xf4>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	4b1c      	ldr	r3, [pc, #112]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003358:	d203      	bcs.n	8003362 <Audio_MAL_IRQHandler+0x8e>
 800335a:	4b1a      	ldr	r3, [pc, #104]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	e000      	b.n	8003364 <Audio_MAL_IRQHandler+0x90>
 8003362:	4b1b      	ldr	r3, [pc, #108]	; (80033d0 <Audio_MAL_IRQHandler+0xfc>)
 8003364:	4413      	add	r3, r2
 8003366:	4a18      	ldr	r2, [pc, #96]	; (80033c8 <Audio_MAL_IRQHandler+0xf4>)
 8003368:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800336a:	4b16      	ldr	r3, [pc, #88]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	4b15      	ldr	r3, [pc, #84]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003376:	428b      	cmp	r3, r1
 8003378:	bf28      	it	cs
 800337a:	460b      	movcs	r3, r1
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	4a11      	ldr	r2, [pc, #68]	; (80033c4 <Audio_MAL_IRQHandler+0xf0>)
 8003380:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8003382:	4b0e      	ldr	r3, [pc, #56]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2101      	movs	r1, #1
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff fe0b 	bl	8002fa4 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800338e:	e013      	b.n	80033b8 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8003390:	4b0a      	ldr	r3, [pc, #40]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2100      	movs	r1, #0
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fe04 	bl	8002fa4 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 800339c:	4b07      	ldr	r3, [pc, #28]	; (80033bc <Audio_MAL_IRQHandler+0xe8>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	4b07      	ldr	r3, [pc, #28]	; (80033c0 <Audio_MAL_IRQHandler+0xec>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4619      	mov	r1, r3
 80033a6:	4610      	mov	r0, r2
 80033a8:	f7ff fe6c 	bl	8003084 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80033ac:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <Audio_MAL_IRQHandler+0xf4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2100      	movs	r1, #0
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 f83c 	bl	8003430 <EVAL_AUDIO_TransferComplete_CallBack>
}
 80033b8:	bf00      	nop
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	2000000c 	.word	0x2000000c
 80033c0:	20000010 	.word	0x20000010
 80033c4:	20000004 	.word	0x20000004
 80033c8:	20001ddc 	.word	0x20001ddc
 80033cc:	20001e1c 	.word	0x20001e1c
 80033d0:	0001fffe 	.word	0x0001fffe

080033d4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80033d8:	f7ff ff7c 	bl	80032d4 <Audio_MAL_IRQHandler>
}
 80033dc:	bf00      	nop
 80033de:	bd80      	pop	{r7, pc}

080033e0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80033e4:	f7ff ff76 	bl	80032d4 <Audio_MAL_IRQHandler>
}
 80033e8:	bf00      	nop
 80033ea:	bd80      	pop	{r7, pc}

080033ec <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80033f0:	2102      	movs	r1, #2
 80033f2:	480d      	ldr	r0, [pc, #52]	; (8003428 <SPI3_IRQHandler+0x3c>)
 80033f4:	f7ff ff51 	bl	800329a <SPI_I2S_GetFlagStatus>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d011      	beq.n	8003422 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <SPI3_IRQHandler+0x40>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d106      	bne.n	8003414 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8003406:	f000 f81e 	bl	8003446 <EVAL_AUDIO_GetSampleCallBack>
 800340a:	4603      	mov	r3, r0
 800340c:	4619      	mov	r1, r3
 800340e:	2004      	movs	r0, #4
 8003410:	f7ff fd54 	bl	8002ebc <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003414:	f000 f817 	bl	8003446 <EVAL_AUDIO_GetSampleCallBack>
 8003418:	4603      	mov	r3, r0
 800341a:	4619      	mov	r1, r3
 800341c:	4802      	ldr	r0, [pc, #8]	; (8003428 <SPI3_IRQHandler+0x3c>)
 800341e:	f7ff ff2d 	bl	800327c <SPI_I2S_SendData>
  }
}
 8003422:	bf00      	nop
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40003c00 	.word	0x40003c00
 800342c:	20000008 	.word	0x20000008

08003430 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 800343a:	bf00      	nop
}
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 8003446:	b480      	push	{r7}
 8003448:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return 0;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <NVIC_SetPriorityGrouping+0x44>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003474:	4013      	ands	r3, r2
 8003476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8003480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800348a:	4a04      	ldr	r2, [pc, #16]	; (800349c <NVIC_SetPriorityGrouping+0x44>)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	60d3      	str	r3, [r2, #12]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <ADCInit>:
//    //void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal);
//	GPIO_ToggleBits(GPIOA, GPIO_Pin_2);
//    while(1){}
//}

void ADCInit(void){
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b088      	sub	sp, #32
 80034a4:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80034a6:	2101      	movs	r1, #1
 80034a8:	2001      	movs	r0, #1
 80034aa:	f7ff fea7 	bl	80031fc <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80034ae:	2101      	movs	r1, #1
 80034b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80034b4:	f7ff fec2 	bl	800323c <RCC_APB2PeriphClockCmd>

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 80034b8:	2303      	movs	r3, #3
 80034ba:	773b      	strb	r3, [r7, #28]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 80034bc:	2302      	movs	r3, #2
 80034be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c4:	f107 0318 	add.w	r3, r7, #24
 80034c8:	4619      	mov	r1, r3
 80034ca:	4812      	ldr	r0, [pc, #72]	; (8003514 <ADCInit+0x74>)
 80034cc:	f7ff fe08 	bl	80030e0 <GPIO_Init>

    ADC_InitTypeDef ADC_InitStruct;
    ADC_InitStruct.ADC_ContinuousConvMode = ENABLE;
 80034d0:	2301      	movs	r3, #1
 80034d2:	717b      	strb	r3, [r7, #5]
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 80034d4:	2300      	movs	r3, #0
 80034d6:	613b      	str	r3, [r7, #16]
    ADC_InitStruct.ADC_ExternalTrigConv = DISABLE;
 80034d8:	2300      	movs	r3, #0
 80034da:	60fb      	str	r3, [r7, #12]
    ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
    ADC_InitStruct.ADC_NbrOfConversion = 1;
 80034e0:	2301      	movs	r3, #1
 80034e2:	753b      	strb	r3, [r7, #20]
    ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 80034e4:	2300      	movs	r3, #0
 80034e6:	603b      	str	r3, [r7, #0]
    ADC_InitStruct.ADC_ScanConvMode = ENABLE;
 80034e8:	2301      	movs	r3, #1
 80034ea:	713b      	strb	r3, [r7, #4]
    ADC_Init(ADC1, &ADC_InitStruct);
 80034ec:	463b      	mov	r3, r7
 80034ee:	4619      	mov	r1, r3
 80034f0:	4809      	ldr	r0, [pc, #36]	; (8003518 <ADCInit+0x78>)
 80034f2:	f7ff fb5f 	bl	8002bb4 <ADC_Init>
    ADC_Cmd(ADC1, ENABLE);
 80034f6:	2101      	movs	r1, #1
 80034f8:	4807      	ldr	r0, [pc, #28]	; (8003518 <ADCInit+0x78>)
 80034fa:	f7ff fbb1 	bl	8002c60 <ADC_Cmd>

    ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_84Cycles);
 80034fe:	2304      	movs	r3, #4
 8003500:	2201      	movs	r2, #1
 8003502:	2101      	movs	r1, #1
 8003504:	4804      	ldr	r0, [pc, #16]	; (8003518 <ADCInit+0x78>)
 8003506:	f7ff fbc7 	bl	8002c98 <ADC_RegularChannelConfig>
    //while((ADC1->ISR & ADC_ISR_ADRDY) == ADC_ISR_ADRDY){};
}
 800350a:	bf00      	nop
 800350c:	3720      	adds	r7, #32
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40020000 	.word	0x40020000
 8003518:	40012000 	.word	0x40012000

0800351c <read_adc>:

int read_adc(void){
 800351c:	b590      	push	{r4, r7, lr}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0

	//"Pin Pa1"
	ADC_SoftwareStartConv(ADC1);
 8003522:	4814      	ldr	r0, [pc, #80]	; (8003574 <read_adc+0x58>)
 8003524:	f7ff fc82 	bl	8002e2c <ADC_SoftwareStartConv>
	//wait
	while(!(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC))){};
 8003528:	bf00      	nop
 800352a:	2102      	movs	r1, #2
 800352c:	4811      	ldr	r0, [pc, #68]	; (8003574 <read_adc+0x58>)
 800352e:	f7ff fc9a 	bl	8002e66 <ADC_GetFlagStatus>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0f8      	beq.n	800352a <read_adc+0xe>
	//ADC1->ISR |= ADC_ISR_EOC;
	float value = ADC_GetConversionValue(ADC1);
 8003538:	480e      	ldr	r0, [pc, #56]	; (8003574 <read_adc+0x58>)
 800353a:	f7ff fc87 	bl	8002e4c <ADC_GetConversionValue>
 800353e:	4603      	mov	r3, r0
 8003540:	ee07 3a90 	vmov	s15, r3
 8003544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003548:	edc7 7a01 	vstr	s15, [r7, #4]
	//reset flag
	ADC_ClearFlag(ADC1, ADC_FLAG_EOC);
 800354c:	2102      	movs	r1, #2
 800354e:	4809      	ldr	r0, [pc, #36]	; (8003574 <read_adc+0x58>)
 8003550:	f7ff fca3 	bl	8002e9a <ADC_ClearFlag>

	printf("Adc %i\n", value);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7fc ff9f 	bl	8000498 <__aeabi_f2d>
 800355a:	4603      	mov	r3, r0
 800355c:	460c      	mov	r4, r1
 800355e:	461a      	mov	r2, r3
 8003560:	4623      	mov	r3, r4
 8003562:	4805      	ldr	r0, [pc, #20]	; (8003578 <read_adc+0x5c>)
 8003564:	f000 fbd8 	bl	8003d18 <printf>

	return 0;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	bd90      	pop	{r4, r7, pc}
 8003572:	bf00      	nop
 8003574:	40012000 	.word	0x40012000
 8003578:	08003e34 	.word	0x08003e34

0800357c <main>:
static volatile uint32_t ulCountOfReceivedSemaphores = 0;

/*-----------------------------------------------------------*/

int main(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af02      	add	r7, sp, #8
xTimerHandle xExampleSoftwareTimer = NULL;
 8003582:	2300      	movs	r3, #0
 8003584:	607b      	str	r3, [r7, #4]

	/* Configure the system ready to run the demo.  The clock configuration
	can be done here if it was not done before main() was called. */
	prvSetupHardware();
 8003586:	f000 f90e 	bl	80037a6 <prvSetupHardware>


	/* Create the queue used by the queue send and queue receive tasks.
	http://www.freertos.org/a00116.html */
	xQueue = xQueueCreate( 	mainQUEUE_LENGTH,		/* The number of items the queue can hold. */
 800358a:	2200      	movs	r2, #0
 800358c:	2104      	movs	r1, #4
 800358e:	2001      	movs	r0, #1
 8003590:	f7fd fb76 	bl	8000c80 <xQueueGenericCreate>
 8003594:	4602      	mov	r2, r0
 8003596:	4b2c      	ldr	r3, [pc, #176]	; (8003648 <main+0xcc>)
 8003598:	601a      	str	r2, [r3, #0]
							sizeof( uint32_t ) );	/* The size of each item the queue holds. */
	/* Add to the registry, for the benefit of kernel aware debugging. */
	vQueueAddToRegistry( xQueue, "MainQueue" );
 800359a:	4b2b      	ldr	r3, [pc, #172]	; (8003648 <main+0xcc>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	492b      	ldr	r1, [pc, #172]	; (800364c <main+0xd0>)
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fd ffff 	bl	80015a4 <vQueueAddToRegistry>


	/* Create the semaphore used by the FreeRTOS tick hook function and the
	event semaphore task. */
	vSemaphoreCreateBinary( xEventSemaphore );
 80035a6:	2203      	movs	r2, #3
 80035a8:	2100      	movs	r1, #0
 80035aa:	2001      	movs	r0, #1
 80035ac:	f7fd fb68 	bl	8000c80 <xQueueGenericCreate>
 80035b0:	4602      	mov	r2, r0
 80035b2:	4b27      	ldr	r3, [pc, #156]	; (8003650 <main+0xd4>)
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	4b26      	ldr	r3, [pc, #152]	; (8003650 <main+0xd4>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d006      	beq.n	80035cc <main+0x50>
 80035be:	4b24      	ldr	r3, [pc, #144]	; (8003650 <main+0xd4>)
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	2300      	movs	r3, #0
 80035c4:	2200      	movs	r2, #0
 80035c6:	2100      	movs	r1, #0
 80035c8:	f7fd fbb2 	bl	8000d30 <xQueueGenericSend>
	/* Add to the registry, for the benefit of kernel aware debugging. */
	vQueueAddToRegistry( xEventSemaphore, "xEventSemaphore" );
 80035cc:	4b20      	ldr	r3, [pc, #128]	; (8003650 <main+0xd4>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4920      	ldr	r1, [pc, #128]	; (8003654 <main+0xd8>)
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fd ffe6 	bl	80015a4 <vQueueAddToRegistry>


	/* Create the queue receive task as described in the comments at the top
	of this	file.  http://www.freertos.org/a00125.html */
	xTaskCreate( 	prvQueueReceiveTask,			/* The function that implements the task. */
 80035d8:	2300      	movs	r3, #0
 80035da:	9301      	str	r3, [sp, #4]
 80035dc:	2302      	movs	r3, #2
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	2300      	movs	r3, #0
 80035e2:	2282      	movs	r2, #130	; 0x82
 80035e4:	491c      	ldr	r1, [pc, #112]	; (8003658 <main+0xdc>)
 80035e6:	481d      	ldr	r0, [pc, #116]	; (800365c <main+0xe0>)
 80035e8:	f7fe f838 	bl	800165c <xTaskCreate>
					NULL );							/* Used to obtain a handle to the created task.  Not used in this simple demo, so set to NULL. */


	/* Create the queue send task in exactly the same way.  Again, this is
	described in the comments at the top of the file. */
	xTaskCreate( 	prvQueueSendTask,
 80035ec:	2300      	movs	r3, #0
 80035ee:	9301      	str	r3, [sp, #4]
 80035f0:	2301      	movs	r3, #1
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	2300      	movs	r3, #0
 80035f6:	2282      	movs	r2, #130	; 0x82
 80035f8:	4919      	ldr	r1, [pc, #100]	; (8003660 <main+0xe4>)
 80035fa:	481a      	ldr	r0, [pc, #104]	; (8003664 <main+0xe8>)
 80035fc:	f7fe f82e 	bl	800165c <xTaskCreate>
					NULL );


	/* Create the task that is synchronised with an interrupt using the
	xEventSemaphore semaphore. */
	xTaskCreate( 	prvEventSemaphoreTask,
 8003600:	2300      	movs	r3, #0
 8003602:	9301      	str	r3, [sp, #4]
 8003604:	2304      	movs	r3, #4
 8003606:	9300      	str	r3, [sp, #0]
 8003608:	2300      	movs	r3, #0
 800360a:	2282      	movs	r2, #130	; 0x82
 800360c:	4916      	ldr	r1, [pc, #88]	; (8003668 <main+0xec>)
 800360e:	4817      	ldr	r0, [pc, #92]	; (800366c <main+0xf0>)
 8003610:	f7fe f824 	bl	800165c <xTaskCreate>
					NULL );


	/* Create the software timer as described in the comments at the top of
	this file.  http://www.freertos.org/FreeRTOS-timers-xTimerCreate.html. */
	xExampleSoftwareTimer = xTimerCreate("LEDTimer", /* A text name, purely to help debugging. */
 8003614:	4b16      	ldr	r3, [pc, #88]	; (8003670 <main+0xf4>)
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	2300      	movs	r3, #0
 800361a:	2201      	movs	r2, #1
 800361c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003620:	4814      	ldr	r0, [pc, #80]	; (8003674 <main+0xf8>)
 8003622:	f7fe ffdf 	bl	80025e4 <xTimerCreate>
 8003626:	6078      	str	r0, [r7, #4]

	/* Start the created timer.  A block time of zero is used as the timer
	command queue cannot possibly be full here (this is the first timer to
	be created, and it is not yet running).
	http://www.freertos.org/FreeRTOS-timers-xTimerStart.html */
	xTimerStart( xExampleSoftwareTimer, 0 );
 8003628:	f7fe faba 	bl	8001ba0 <xTaskGetTickCount>
 800362c:	4602      	mov	r2, r0
 800362e:	2300      	movs	r3, #0
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	2300      	movs	r3, #0
 8003634:	2101      	movs	r1, #1
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7ff f822 	bl	8002680 <xTimerGenericCommand>

	/* Start the tasks and timer running. */
	vTaskStartScheduler();
 800363c:	f7fe f9ba 	bl	80019b4 <vTaskStartScheduler>

	/*Start the ADC */
	ADCInit();
 8003640:	f7ff ff2e 	bl	80034a0 <ADCInit>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details.  http://www.freertos.org/a00111.html */
	for( ;; );
 8003644:	e7fe      	b.n	8003644 <main+0xc8>
 8003646:	bf00      	nop
 8003648:	20001d84 	.word	0x20001d84
 800364c:	08003e3c 	.word	0x08003e3c
 8003650:	20001d88 	.word	0x20001d88
 8003654:	08003e48 	.word	0x08003e48
 8003658:	08003e58 	.word	0x08003e58
 800365c:	080036d9 	.word	0x080036d9
 8003660:	08003e5c 	.word	0x08003e5c
 8003664:	0800369d 	.word	0x0800369d
 8003668:	08003e60 	.word	0x08003e60
 800366c:	0800370d 	.word	0x0800370d
 8003670:	08003679 	.word	0x08003679
 8003674:	08003e64 	.word	0x08003e64

08003678 <vExampleTimerCallback>:
}
/*-----------------------------------------------------------*/

static void vExampleTimerCallback( xTimerHandle xTimer )
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
	/* The timer has expired.  Count the number of times this happens.  The
	timer that calls this function is an auto re-load timer, so it will
	execute periodically. http://www.freertos.org/RTOS-software-timer.html */
	ulCountOfTimerCallbackExecutions++;
 8003680:	4b05      	ldr	r3, [pc, #20]	; (8003698 <vExampleTimerCallback+0x20>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	3301      	adds	r3, #1
 8003686:	4a04      	ldr	r2, [pc, #16]	; (8003698 <vExampleTimerCallback+0x20>)
 8003688:	6013      	str	r3, [r2, #0]
}
 800368a:	bf00      	nop
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	20001d8c 	.word	0x20001d8c

0800369c <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
portTickType xNextWakeTime;
const uint32_t ulValueToSend = 100UL;
 80036a4:	2364      	movs	r3, #100	; 0x64
 80036a6:	60bb      	str	r3, [r7, #8]

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
 80036a8:	f7fe fa7a 	bl	8001ba0 <xTaskGetTickCount>
 80036ac:	4603      	mov	r3, r0
 80036ae:	60fb      	str	r3, [r7, #12]

	for( ;; )
	{
		read_adc();
 80036b0:	f7ff ff34 	bl	800351c <read_adc>
//		write_LED();
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time.  http://www.freertos.org/vtaskdelayuntil.html */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_PERIOD_MS );
 80036b4:	f107 030c 	add.w	r3, r7, #12
 80036b8:	21c8      	movs	r1, #200	; 0xc8
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fe f900 	bl	80018c0 <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		increment its counter.  0 is used as the block time so the sending
		operation will not block - it shouldn't need to block as the queue
		should always be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, 0 );
 80036c0:	4b04      	ldr	r3, [pc, #16]	; (80036d4 <prvQueueSendTask+0x38>)
 80036c2:	6818      	ldr	r0, [r3, #0]
 80036c4:	f107 0108 	add.w	r1, r7, #8
 80036c8:	2300      	movs	r3, #0
 80036ca:	2200      	movs	r2, #0
 80036cc:	f7fd fb30 	bl	8000d30 <xQueueGenericSend>
		read_adc();
 80036d0:	e7ee      	b.n	80036b0 <prvQueueSendTask+0x14>
 80036d2:	bf00      	nop
 80036d4:	20001d84 	.word	0x20001d84

080036d8 <prvQueueReceiveTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h.  http://www.freertos.org/a00118.html */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
 80036e0:	4b08      	ldr	r3, [pc, #32]	; (8003704 <prvQueueReceiveTask+0x2c>)
 80036e2:	6818      	ldr	r0, [r3, #0]
 80036e4:	f107 010c 	add.w	r1, r7, #12
 80036e8:	2300      	movs	r3, #0
 80036ea:	f04f 32ff 	mov.w	r2, #4294967295
 80036ee:	f7fd fd37 	bl	8001160 <xQueueGenericReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, increment the counter. */
		if( ulReceivedValue == 100UL )
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2b64      	cmp	r3, #100	; 0x64
 80036f6:	d1f3      	bne.n	80036e0 <prvQueueReceiveTask+0x8>
		{
			/* Count the number of items that have been received correctly. */
			ulCountOfItemsReceivedOnQueue++;
 80036f8:	4b03      	ldr	r3, [pc, #12]	; (8003708 <prvQueueReceiveTask+0x30>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	3301      	adds	r3, #1
 80036fe:	4a02      	ldr	r2, [pc, #8]	; (8003708 <prvQueueReceiveTask+0x30>)
 8003700:	6013      	str	r3, [r2, #0]
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
 8003702:	e7ed      	b.n	80036e0 <prvQueueReceiveTask+0x8>
 8003704:	20001d84 	.word	0x20001d84
 8003708:	20001d90 	.word	0x20001d90

0800370c <prvEventSemaphoreTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvEventSemaphoreTask( void *pvParameters )
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
	for( ;; )
	{
		/* Block until the semaphore is 'given'. */
		xSemaphoreTake( xEventSemaphore, portMAX_DELAY );
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <prvEventSemaphoreTask+0x24>)
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	2300      	movs	r3, #0
 800371a:	f04f 32ff 	mov.w	r2, #4294967295
 800371e:	2100      	movs	r1, #0
 8003720:	f7fd fd1e 	bl	8001160 <xQueueGenericReceive>

		/* Count the number of times the semaphore is received. */
		ulCountOfReceivedSemaphores++;
 8003724:	4b03      	ldr	r3, [pc, #12]	; (8003734 <prvEventSemaphoreTask+0x28>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	3301      	adds	r3, #1
 800372a:	4a02      	ldr	r2, [pc, #8]	; (8003734 <prvEventSemaphoreTask+0x28>)
 800372c:	6013      	str	r3, [r2, #0]
		xSemaphoreTake( xEventSemaphore, portMAX_DELAY );
 800372e:	e7f1      	b.n	8003714 <prvEventSemaphoreTask+0x8>
 8003730:	20001d88 	.word	0x20001d88
 8003734:	20001d94 	.word	0x20001d94

08003738 <vApplicationTickHook>:
	}
}
/*-----------------------------------------------------------*/

void vApplicationTickHook( void )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 800373e:	2300      	movs	r3, #0
 8003740:	607b      	str	r3, [r7, #4]

	/* The RTOS tick hook function is enabled by setting configUSE_TICK_HOOK to
	1 in FreeRTOSConfig.h.

	"Give" the semaphore on every 500th tick interrupt. */
	ulCount++;
 8003742:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <vApplicationTickHook+0x3c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	3301      	adds	r3, #1
 8003748:	4a0a      	ldr	r2, [pc, #40]	; (8003774 <vApplicationTickHook+0x3c>)
 800374a:	6013      	str	r3, [r2, #0]
	if( ulCount >= 500UL )
 800374c:	4b09      	ldr	r3, [pc, #36]	; (8003774 <vApplicationTickHook+0x3c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003754:	d309      	bcc.n	800376a <vApplicationTickHook+0x32>

		xHigherPriorityTaskWoken was initialised to pdFALSE, and will be set to
		pdTRUE by xSemaphoreGiveFromISR() if giving the semaphore unblocked a
		task that has equal or higher priority than the interrupted task.
		http://www.freertos.org/a00124.html */
		xSemaphoreGiveFromISR( xEventSemaphore, &xHigherPriorityTaskWoken );
 8003756:	4b08      	ldr	r3, [pc, #32]	; (8003778 <vApplicationTickHook+0x40>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	1d3a      	adds	r2, r7, #4
 800375c:	4611      	mov	r1, r2
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fc74 	bl	800104c <xQueueGiveFromISR>
		ulCount = 0UL;
 8003764:	4b03      	ldr	r3, [pc, #12]	; (8003774 <vApplicationTickHook+0x3c>)
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]
	are using.  http://www.freertos.org/a00090.html

	In this case, the function is running in the context of the tick interrupt,
	which will automatically check for the higher priority task to run anyway,
	so no further action is required. */
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20001d98 	.word	0x20001d98
 8003778:	20001d88 	.word	0x20001d88

0800377c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
	Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software 
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
 8003780:	e7fe      	b.n	8003780 <vApplicationMallocFailedHook+0x4>

08003782 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
 800378a:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected.  pxCurrentTCB can be
	inspected in the debugger if the task name passed into this function is
	corrupt. */
	for( ;; );
 800378c:	e7fe      	b.n	800378c <vApplicationStackOverflowHook+0xa>

0800378e <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b082      	sub	sp, #8
 8003792:	af00      	add	r7, sp, #0
	FreeRTOSConfig.h.

	This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8003794:	f7fd f9fe 	bl	8000b94 <xPortGetFreeHeapSize>
 8003798:	4603      	mov	r3, r0
 800379a:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 800379c:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 800379e:	bf00      	nop
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <prvSetupHardware>:
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	af00      	add	r7, sp, #0
	/* Ensure all priority bits are assigned as preemption priority bits.
	http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	NVIC_SetPriorityGrouping( 0 );
 80037aa:	2000      	movs	r0, #0
 80037ac:	f7ff fe54 	bl	8003458 <NVIC_SetPriorityGrouping>

	/* TODO: Setup the clocks, etc. here, if they were not configured before
	main() was called. */
}
 80037b0:	bf00      	nop
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80037b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80037b6:	e003      	b.n	80037c0 <LoopCopyDataInit>

080037b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80037ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80037bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80037be:	3104      	adds	r1, #4

080037c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80037c0:	480a      	ldr	r0, [pc, #40]	; (80037ec <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80037c2:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80037c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80037c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80037c8:	d3f6      	bcc.n	80037b8 <CopyDataInit>
  ldr  r2, =_sbss
 80037ca:	4a0a      	ldr	r2, [pc, #40]	; (80037f4 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80037cc:	e002      	b.n	80037d4 <LoopFillZerobss>

080037ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80037ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80037d0:	f842 3b04 	str.w	r3, [r2], #4

080037d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80037d4:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80037d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80037d8:	d3f9      	bcc.n	80037ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037da:	f000 f875 	bl	80038c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037de:	f000 fae5 	bl	8003dac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037e2:	f7ff fecb 	bl	800357c <main>
  bx  lr    
 80037e6:	4770      	bx	lr
  ldr  r3, =_sidata
 80037e8:	08003e90 	.word	0x08003e90
  ldr  r0, =_sdata
 80037ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80037f0:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 80037f4:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 80037f8:	20001e58 	.word	0x20001e58

080037fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037fc:	e7fe      	b.n	80037fc <ADC_IRQHandler>

080037fe <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80037fe:	b480      	push	{r7}
 8003800:	af00      	add	r7, sp, #0
}
 8003802:	bf00      	nop
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003810:	e7fe      	b.n	8003810 <HardFault_Handler+0x4>

08003812 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003812:	b480      	push	{r7}
 8003814:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003816:	e7fe      	b.n	8003816 <MemManage_Handler+0x4>

08003818 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800381c:	e7fe      	b.n	800381c <BusFault_Handler+0x4>

0800381e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800381e:	b480      	push	{r7}
 8003820:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003822:	e7fe      	b.n	8003822 <UsageFault_Handler+0x4>

08003824 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
}
 8003828:	bf00      	nop
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
	...

08003834 <ITM_SendChar>:

    \param [in]     ch  Character to transmit
    \return             Character to transmit
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 800383c:	4b13      	ldr	r3, [pc, #76]	; (800388c <ITM_SendChar+0x58>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d01a      	beq.n	800387e <ITM_SendChar+0x4a>
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8003848:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800384c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003850:	f003 0301 	and.w	r3, r3, #1
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8003854:	2b00      	cmp	r3, #0
 8003856:	d012      	beq.n	800387e <ITM_SendChar+0x4a>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 8003858:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800385c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003860:	f003 0301 	and.w	r3, r3, #1
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <ITM_SendChar+0x4a>
  {
    while (ITM->PORT[0].u32 == 0);
 8003868:	bf00      	nop
 800386a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0fa      	beq.n	800386a <ITM_SendChar+0x36>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8003874:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800387e:	687b      	ldr	r3, [r7, #4]
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000edf0 	.word	0xe000edf0

08003890 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	for(int i=0; i<len; i++){
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	e009      	b.n	80038b6 <_write+0x26>
		ITM_SendChar((*ptr++));
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	60ba      	str	r2, [r7, #8]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff ffc2 	bl	8003834 <ITM_SendChar>
	for(int i=0; i<len; i++){
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	3301      	adds	r3, #1
 80038b4:	617b      	str	r3, [r7, #20]
 80038b6:	697a      	ldr	r2, [r7, #20]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	dbf1      	blt.n	80038a2 <_write+0x12>
	}
	return len;
 80038be:	687b      	ldr	r3, [r7, #4]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3718      	adds	r7, #24
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038cc:	4a16      	ldr	r2, [pc, #88]	; (8003928 <SystemInit+0x60>)
 80038ce:	4b16      	ldr	r3, [pc, #88]	; (8003928 <SystemInit+0x60>)
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80038d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80038dc:	4a13      	ldr	r2, [pc, #76]	; (800392c <SystemInit+0x64>)
 80038de:	4b13      	ldr	r3, [pc, #76]	; (800392c <SystemInit+0x64>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f043 0301 	orr.w	r3, r3, #1
 80038e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80038e8:	4b10      	ldr	r3, [pc, #64]	; (800392c <SystemInit+0x64>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80038ee:	4a0f      	ldr	r2, [pc, #60]	; (800392c <SystemInit+0x64>)
 80038f0:	4b0e      	ldr	r3, [pc, #56]	; (800392c <SystemInit+0x64>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80038f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80038fe:	4b0b      	ldr	r3, [pc, #44]	; (800392c <SystemInit+0x64>)
 8003900:	4a0b      	ldr	r2, [pc, #44]	; (8003930 <SystemInit+0x68>)
 8003902:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003904:	4a09      	ldr	r2, [pc, #36]	; (800392c <SystemInit+0x64>)
 8003906:	4b09      	ldr	r3, [pc, #36]	; (800392c <SystemInit+0x64>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800390e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003910:	4b06      	ldr	r3, [pc, #24]	; (800392c <SystemInit+0x64>)
 8003912:	2200      	movs	r2, #0
 8003914:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003916:	f000 f80d 	bl	8003934 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800391a:	4b03      	ldr	r3, [pc, #12]	; (8003928 <SystemInit+0x60>)
 800391c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003920:	609a      	str	r2, [r3, #8]
#endif
}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	e000ed00 	.word	0xe000ed00
 800392c:	40023800 	.word	0x40023800
 8003930:	24003010 	.word	0x24003010

08003934 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800393a:	2300      	movs	r3, #0
 800393c:	607b      	str	r3, [r7, #4]
 800393e:	2300      	movs	r3, #0
 8003940:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003942:	4a36      	ldr	r2, [pc, #216]	; (8003a1c <SetSysClock+0xe8>)
 8003944:	4b35      	ldr	r3, [pc, #212]	; (8003a1c <SetSysClock+0xe8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800394c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800394e:	4b33      	ldr	r3, [pc, #204]	; (8003a1c <SetSysClock+0xe8>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003956:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3301      	adds	r3, #1
 800395c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d103      	bne.n	800396c <SetSysClock+0x38>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800396a:	d1f0      	bne.n	800394e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800396c:	4b2b      	ldr	r3, [pc, #172]	; (8003a1c <SetSysClock+0xe8>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d002      	beq.n	800397e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003978:	2301      	movs	r3, #1
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	e001      	b.n	8003982 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800397e:	2300      	movs	r3, #0
 8003980:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d142      	bne.n	8003a0e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003988:	4a24      	ldr	r2, [pc, #144]	; (8003a1c <SetSysClock+0xe8>)
 800398a:	4b24      	ldr	r3, [pc, #144]	; (8003a1c <SetSysClock+0xe8>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003992:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003994:	4a22      	ldr	r2, [pc, #136]	; (8003a20 <SetSysClock+0xec>)
 8003996:	4b22      	ldr	r3, [pc, #136]	; (8003a20 <SetSysClock+0xec>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800399e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80039a0:	4a1e      	ldr	r2, [pc, #120]	; (8003a1c <SetSysClock+0xe8>)
 80039a2:	4b1e      	ldr	r3, [pc, #120]	; (8003a1c <SetSysClock+0xe8>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80039a8:	4a1c      	ldr	r2, [pc, #112]	; (8003a1c <SetSysClock+0xe8>)
 80039aa:	4b1c      	ldr	r3, [pc, #112]	; (8003a1c <SetSysClock+0xe8>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80039b4:	4a19      	ldr	r2, [pc, #100]	; (8003a1c <SetSysClock+0xe8>)
 80039b6:	4b19      	ldr	r3, [pc, #100]	; (8003a1c <SetSysClock+0xe8>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80039be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80039c0:	4b16      	ldr	r3, [pc, #88]	; (8003a1c <SetSysClock+0xe8>)
 80039c2:	4a18      	ldr	r2, [pc, #96]	; (8003a24 <SetSysClock+0xf0>)
 80039c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80039c6:	4a15      	ldr	r2, [pc, #84]	; (8003a1c <SetSysClock+0xe8>)
 80039c8:	4b14      	ldr	r3, [pc, #80]	; (8003a1c <SetSysClock+0xe8>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80039d2:	bf00      	nop
 80039d4:	4b11      	ldr	r3, [pc, #68]	; (8003a1c <SetSysClock+0xe8>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0f9      	beq.n	80039d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80039e0:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <SetSysClock+0xf4>)
 80039e2:	f240 6205 	movw	r2, #1541	; 0x605
 80039e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80039e8:	4a0c      	ldr	r2, [pc, #48]	; (8003a1c <SetSysClock+0xe8>)
 80039ea:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <SetSysClock+0xe8>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f023 0303 	bic.w	r3, r3, #3
 80039f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80039f4:	4a09      	ldr	r2, [pc, #36]	; (8003a1c <SetSysClock+0xe8>)
 80039f6:	4b09      	ldr	r3, [pc, #36]	; (8003a1c <SetSysClock+0xe8>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f043 0302 	orr.w	r3, r3, #2
 80039fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8003a00:	bf00      	nop
 8003a02:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <SetSysClock+0xe8>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 030c 	and.w	r3, r3, #12
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d1f9      	bne.n	8003a02 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	40007000 	.word	0x40007000
 8003a24:	07405408 	.word	0x07405408
 8003a28:	40023c00 	.word	0x40023c00

08003a2c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
	int div = 1;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003a3c:	e004      	b.n	8003a48 <ts_itoa+0x1c>
		div *= base;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	fb02 f303 	mul.w	r3, r2, r3
 8003a46:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d2f3      	bcs.n	8003a3e <ts_itoa+0x12>

	while (div != 0)
 8003a56:	e029      	b.n	8003aac <ts_itoa+0x80>
	{
		int num = d/div;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a60:	613b      	str	r3, [r7, #16]
		d = d%div;
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a6a:	fb02 f201 	mul.w	r2, r2, r1
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	60bb      	str	r3, [r7, #8]
		div /= base;
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a7a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	2b09      	cmp	r3, #9
 8003a80:	dd0a      	ble.n	8003a98 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	1c59      	adds	r1, r3, #1
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	6011      	str	r1, [r2, #0]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	3237      	adds	r2, #55	; 0x37
 8003a92:	b2d2      	uxtb	r2, r2
 8003a94:	701a      	strb	r2, [r3, #0]
 8003a96:	e009      	b.n	8003aac <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	1c59      	adds	r1, r3, #1
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	6011      	str	r1, [r2, #0]
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	3230      	adds	r2, #48	; 0x30
 8003aa8:	b2d2      	uxtb	r2, r2
 8003aaa:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1d2      	bne.n	8003a58 <ts_itoa+0x2c>
	}
}
 8003ab2:	bf00      	nop
 8003ab4:	371c      	adds	r7, #28
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b088      	sub	sp, #32
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	60f8      	str	r0, [r7, #12]
 8003ac6:	60b9      	str	r1, [r7, #8]
 8003ac8:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8003ace:	e07d      	b.n	8003bcc <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b25      	cmp	r3, #37	; 0x25
 8003ad6:	d171      	bne.n	8003bbc <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	3301      	adds	r3, #1
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b64      	cmp	r3, #100	; 0x64
 8003ae4:	d01e      	beq.n	8003b24 <ts_formatstring+0x66>
 8003ae6:	2b64      	cmp	r3, #100	; 0x64
 8003ae8:	dc06      	bgt.n	8003af8 <ts_formatstring+0x3a>
 8003aea:	2b58      	cmp	r3, #88	; 0x58
 8003aec:	d050      	beq.n	8003b90 <ts_formatstring+0xd2>
 8003aee:	2b63      	cmp	r3, #99	; 0x63
 8003af0:	d00e      	beq.n	8003b10 <ts_formatstring+0x52>
 8003af2:	2b25      	cmp	r3, #37	; 0x25
 8003af4:	d058      	beq.n	8003ba8 <ts_formatstring+0xea>
 8003af6:	e05d      	b.n	8003bb4 <ts_formatstring+0xf6>
 8003af8:	2b73      	cmp	r3, #115	; 0x73
 8003afa:	d02b      	beq.n	8003b54 <ts_formatstring+0x96>
 8003afc:	2b73      	cmp	r3, #115	; 0x73
 8003afe:	dc02      	bgt.n	8003b06 <ts_formatstring+0x48>
 8003b00:	2b69      	cmp	r3, #105	; 0x69
 8003b02:	d00f      	beq.n	8003b24 <ts_formatstring+0x66>
 8003b04:	e056      	b.n	8003bb4 <ts_formatstring+0xf6>
 8003b06:	2b75      	cmp	r3, #117	; 0x75
 8003b08:	d037      	beq.n	8003b7a <ts_formatstring+0xbc>
 8003b0a:	2b78      	cmp	r3, #120	; 0x78
 8003b0c:	d040      	beq.n	8003b90 <ts_formatstring+0xd2>
 8003b0e:	e051      	b.n	8003bb4 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	1c5a      	adds	r2, r3, #1
 8003b14:	60fa      	str	r2, [r7, #12]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	1d11      	adds	r1, r2, #4
 8003b1a:	6079      	str	r1, [r7, #4]
 8003b1c:	6812      	ldr	r2, [r2, #0]
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	701a      	strb	r2, [r3, #0]
				break;
 8003b22:	e047      	b.n	8003bb4 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	1d1a      	adds	r2, r3, #4
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	da07      	bge.n	8003b44 <ts_formatstring+0x86>
					{
						val *= -1;
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	425b      	negs	r3, r3
 8003b38:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	60fa      	str	r2, [r7, #12]
 8003b40:	222d      	movs	r2, #45	; 0x2d
 8003b42:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8003b44:	69f9      	ldr	r1, [r7, #28]
 8003b46:	f107 030c 	add.w	r3, r7, #12
 8003b4a:	220a      	movs	r2, #10
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff6d 	bl	8003a2c <ts_itoa>
				}
				break;
 8003b52:	e02f      	b.n	8003bb4 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	1d1a      	adds	r2, r3, #4
 8003b58:	607a      	str	r2, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8003b5e:	e007      	b.n	8003b70 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	1c5a      	adds	r2, r3, #1
 8003b64:	60fa      	str	r2, [r7, #12]
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	1c51      	adds	r1, r2, #1
 8003b6a:	61b9      	str	r1, [r7, #24]
 8003b6c:	7812      	ldrb	r2, [r2, #0]
 8003b6e:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1f3      	bne.n	8003b60 <ts_formatstring+0xa2>
					}
				}
				break;
 8003b78:	e01c      	b.n	8003bb4 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	1d1a      	adds	r2, r3, #4
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	6819      	ldr	r1, [r3, #0]
 8003b82:	f107 030c 	add.w	r3, r7, #12
 8003b86:	220a      	movs	r2, #10
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7ff ff4f 	bl	8003a2c <ts_itoa>
				break;
 8003b8e:	e011      	b.n	8003bb4 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	1d1a      	adds	r2, r3, #4
 8003b94:	607a      	str	r2, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f107 030c 	add.w	r3, r7, #12
 8003b9e:	2210      	movs	r2, #16
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff ff43 	bl	8003a2c <ts_itoa>
				break;
 8003ba6:	e005      	b.n	8003bb4 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	60fa      	str	r2, [r7, #12]
 8003bae:	2225      	movs	r2, #37	; 0x25
 8003bb0:	701a      	strb	r2, [r3, #0]
				  break;
 8003bb2:	bf00      	nop
			}
			fmt++;
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	e007      	b.n	8003bcc <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	60fa      	str	r2, [r7, #12]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	1c51      	adds	r1, r2, #1
 8003bc6:	60b9      	str	r1, [r7, #8]
 8003bc8:	7812      	ldrb	r2, [r2, #0]
 8003bca:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f47f af7d 	bne.w	8003ad0 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	461a      	mov	r2, r3
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	1ad3      	subs	r3, r2, r3
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3720      	adds	r7, #32
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
	int length = 0;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8003bfa:	e081      	b.n	8003d00 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b25      	cmp	r3, #37	; 0x25
 8003c02:	d177      	bne.n	8003cf4 <ts_formatlength+0x108>
		{
			++fmt;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3301      	adds	r3, #1
 8003c08:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	3b58      	subs	r3, #88	; 0x58
 8003c10:	2b20      	cmp	r3, #32
 8003c12:	d86a      	bhi.n	8003cea <ts_formatlength+0xfe>
 8003c14:	a201      	add	r2, pc, #4	; (adr r2, 8003c1c <ts_formatlength+0x30>)
 8003c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c1a:	bf00      	nop
 8003c1c:	08003cdd 	.word	0x08003cdd
 8003c20:	08003ceb 	.word	0x08003ceb
 8003c24:	08003ceb 	.word	0x08003ceb
 8003c28:	08003ceb 	.word	0x08003ceb
 8003c2c:	08003ceb 	.word	0x08003ceb
 8003c30:	08003ceb 	.word	0x08003ceb
 8003c34:	08003ceb 	.word	0x08003ceb
 8003c38:	08003ceb 	.word	0x08003ceb
 8003c3c:	08003ceb 	.word	0x08003ceb
 8003c40:	08003ceb 	.word	0x08003ceb
 8003c44:	08003ceb 	.word	0x08003ceb
 8003c48:	08003ca1 	.word	0x08003ca1
 8003c4c:	08003caf 	.word	0x08003caf
 8003c50:	08003ceb 	.word	0x08003ceb
 8003c54:	08003ceb 	.word	0x08003ceb
 8003c58:	08003ceb 	.word	0x08003ceb
 8003c5c:	08003ceb 	.word	0x08003ceb
 8003c60:	08003caf 	.word	0x08003caf
 8003c64:	08003ceb 	.word	0x08003ceb
 8003c68:	08003ceb 	.word	0x08003ceb
 8003c6c:	08003ceb 	.word	0x08003ceb
 8003c70:	08003ceb 	.word	0x08003ceb
 8003c74:	08003ceb 	.word	0x08003ceb
 8003c78:	08003ceb 	.word	0x08003ceb
 8003c7c:	08003ceb 	.word	0x08003ceb
 8003c80:	08003ceb 	.word	0x08003ceb
 8003c84:	08003ceb 	.word	0x08003ceb
 8003c88:	08003cbd 	.word	0x08003cbd
 8003c8c:	08003ceb 	.word	0x08003ceb
 8003c90:	08003caf 	.word	0x08003caf
 8003c94:	08003ceb 	.word	0x08003ceb
 8003c98:	08003ceb 	.word	0x08003ceb
 8003c9c:	08003cdd 	.word	0x08003cdd
			{
			  case 'c':
		  		  va_arg(va, int);
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	3304      	adds	r3, #4
 8003ca4:	603b      	str	r3, [r7, #0]
				  ++length;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	60fb      	str	r3, [r7, #12]
				  break;
 8003cac:	e025      	b.n	8003cfa <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	330b      	adds	r3, #11
 8003cb2:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	603b      	str	r3, [r7, #0]
				  break;
 8003cba:	e01e      	b.n	8003cfa <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	1d1a      	adds	r2, r3, #4
 8003cc0:	603a      	str	r2, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8003cc6:	e002      	b.n	8003cce <ts_formatlength+0xe2>
			  			  ++length;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	60ba      	str	r2, [r7, #8]
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1f6      	bne.n	8003cc8 <ts_formatlength+0xdc>
			  	  }
				  break;
 8003cda:	e00e      	b.n	8003cfa <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	3308      	adds	r3, #8
 8003ce0:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	603b      	str	r3, [r7, #0]
				  break;
 8003ce8:	e007      	b.n	8003cfa <ts_formatlength+0x10e>
			  default:
				  ++length;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	3301      	adds	r3, #1
 8003cee:	60fb      	str	r3, [r7, #12]
				  break;
 8003cf0:	bf00      	nop
 8003cf2:	e002      	b.n	8003cfa <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f47f af79 	bne.w	8003bfc <ts_formatlength+0x10>
	}
	return length;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <printf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int printf(const char *fmt, ...)
{
 8003d18:	b40f      	push	{r0, r1, r2, r3}
 8003d1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
	int length = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8003d26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d2a:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8003d2c:	6839      	ldr	r1, [r7, #0]
 8003d2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003d30:	f7ff ff5c 	bl	8003bec <ts_formatlength>
 8003d34:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8003d36:	466b      	mov	r3, sp
 8003d38:	461e      	mov	r6, r3
		char buf[length];
 8003d3a:	68f9      	ldr	r1, [r7, #12]
 8003d3c:	1e4b      	subs	r3, r1, #1
 8003d3e:	60bb      	str	r3, [r7, #8]
 8003d40:	460b      	mov	r3, r1
 8003d42:	461a      	mov	r2, r3
 8003d44:	f04f 0300 	mov.w	r3, #0
 8003d48:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8003d4c:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8003d50:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8003d54:	460b      	mov	r3, r1
 8003d56:	461a      	mov	r2, r3
 8003d58:	f04f 0300 	mov.w	r3, #0
 8003d5c:	00dd      	lsls	r5, r3, #3
 8003d5e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003d62:	00d4      	lsls	r4, r2, #3
 8003d64:	460b      	mov	r3, r1
 8003d66:	3307      	adds	r3, #7
 8003d68:	08db      	lsrs	r3, r3, #3
 8003d6a:	00db      	lsls	r3, r3, #3
 8003d6c:	ebad 0d03 	sub.w	sp, sp, r3
 8003d70:	466b      	mov	r3, sp
 8003d72:	3300      	adds	r3, #0
 8003d74:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8003d76:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d7a:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff fe9b 	bl	8003abe <ts_formatstring>
 8003d88:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	2001      	movs	r0, #1
 8003d92:	f7ff fd7d 	bl	8003890 <_write>
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003da6:	b004      	add	sp, #16
 8003da8:	4770      	bx	lr
	...

08003dac <__libc_init_array>:
 8003dac:	b570      	push	{r4, r5, r6, lr}
 8003dae:	4e0d      	ldr	r6, [pc, #52]	; (8003de4 <__libc_init_array+0x38>)
 8003db0:	4c0d      	ldr	r4, [pc, #52]	; (8003de8 <__libc_init_array+0x3c>)
 8003db2:	1ba4      	subs	r4, r4, r6
 8003db4:	10a4      	asrs	r4, r4, #2
 8003db6:	2500      	movs	r5, #0
 8003db8:	42a5      	cmp	r5, r4
 8003dba:	d109      	bne.n	8003dd0 <__libc_init_array+0x24>
 8003dbc:	4e0b      	ldr	r6, [pc, #44]	; (8003dec <__libc_init_array+0x40>)
 8003dbe:	4c0c      	ldr	r4, [pc, #48]	; (8003df0 <__libc_init_array+0x44>)
 8003dc0:	f000 f856 	bl	8003e70 <_init>
 8003dc4:	1ba4      	subs	r4, r4, r6
 8003dc6:	10a4      	asrs	r4, r4, #2
 8003dc8:	2500      	movs	r5, #0
 8003dca:	42a5      	cmp	r5, r4
 8003dcc:	d105      	bne.n	8003dda <__libc_init_array+0x2e>
 8003dce:	bd70      	pop	{r4, r5, r6, pc}
 8003dd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003dd4:	4798      	blx	r3
 8003dd6:	3501      	adds	r5, #1
 8003dd8:	e7ee      	b.n	8003db8 <__libc_init_array+0xc>
 8003dda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003dde:	4798      	blx	r3
 8003de0:	3501      	adds	r5, #1
 8003de2:	e7f2      	b.n	8003dca <__libc_init_array+0x1e>
 8003de4:	08003e88 	.word	0x08003e88
 8003de8:	08003e88 	.word	0x08003e88
 8003dec:	08003e88 	.word	0x08003e88
 8003df0:	08003e8c 	.word	0x08003e8c

08003df4 <memcpy>:
 8003df4:	b510      	push	{r4, lr}
 8003df6:	1e43      	subs	r3, r0, #1
 8003df8:	440a      	add	r2, r1
 8003dfa:	4291      	cmp	r1, r2
 8003dfc:	d100      	bne.n	8003e00 <memcpy+0xc>
 8003dfe:	bd10      	pop	{r4, pc}
 8003e00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e08:	e7f7      	b.n	8003dfa <memcpy+0x6>

08003e0a <memset>:
 8003e0a:	4402      	add	r2, r0
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d100      	bne.n	8003e14 <memset+0xa>
 8003e12:	4770      	bx	lr
 8003e14:	f803 1b01 	strb.w	r1, [r3], #1
 8003e18:	e7f9      	b.n	8003e0e <memset+0x4>
 8003e1a:	0000      	movs	r0, r0
 8003e1c:	454c4449 	.word	0x454c4449
 8003e20:	00000000 	.word	0x00000000
 8003e24:	20726d54 	.word	0x20726d54
 8003e28:	00637653 	.word	0x00637653
 8003e2c:	51726d54 	.word	0x51726d54
 8003e30:	00000000 	.word	0x00000000
 8003e34:	20636441 	.word	0x20636441
 8003e38:	000a6925 	.word	0x000a6925
 8003e3c:	6e69614d 	.word	0x6e69614d
 8003e40:	75657551 	.word	0x75657551
 8003e44:	00000065 	.word	0x00000065
 8003e48:	65764578 	.word	0x65764578
 8003e4c:	6553746e 	.word	0x6553746e
 8003e50:	6870616d 	.word	0x6870616d
 8003e54:	0065726f 	.word	0x0065726f
 8003e58:	00007852 	.word	0x00007852
 8003e5c:	00005854 	.word	0x00005854
 8003e60:	006d6553 	.word	0x006d6553
 8003e64:	5444454c 	.word	0x5444454c
 8003e68:	72656d69 	.word	0x72656d69
 8003e6c:	00000000 	.word	0x00000000

08003e70 <_init>:
 8003e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e72:	bf00      	nop
 8003e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e76:	bc08      	pop	{r3}
 8003e78:	469e      	mov	lr, r3
 8003e7a:	4770      	bx	lr

08003e7c <_fini>:
 8003e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e7e:	bf00      	nop
 8003e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e82:	bc08      	pop	{r3}
 8003e84:	469e      	mov	lr, r3
 8003e86:	4770      	bx	lr
