vhdl work "clk_wiz_v3_6.vhd"
verilog work "ipcore_dir/ram_interface/user_design/rtl/infrastructure.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_controller.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_ui_top.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/memc_wrapper.v"
verilog work "ipcore_dir/ram_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"
