# do sync_reset_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/JamesOh/Desktop/my\ EE\ Projects/ECE111 {C:/Users/JamesOh/Desktop/my EE Projects/ECE111/sync_reset_counter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:20:16 on Jan 10,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/JamesOh/Desktop/my EE Projects/ECE111" C:/Users/JamesOh/Desktop/my EE Projects/ECE111/sync_reset_counter.v 
# -- Compiling module sync_reset_counter
# 
# Top level modules:
# 	sync_reset_counter
# End time: 19:20:16 on Jan 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/JamesOh/Desktop/my EE Projects/ECE111/sync_reset_counter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:22 on Jan 10,2016
# vlog -reportprogress 300 -work work C:/Users/JamesOh/Desktop/my EE Projects/ECE111/sync_reset_counter.v 
# -- Compiling module sync_reset_counter
# 
# Top level modules:
# 	sync_reset_counter
# End time: 19:21:22 on Jan 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/JamesOh/Desktop/my EE Projects/ECE111/tb_src.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:21:22 on Jan 10,2016
# vlog -reportprogress 300 -work work C:/Users/JamesOh/Desktop/my EE Projects/ECE111/tb_src.v 
# -- Compiling module tb_src
# 
# Top level modules:
# 	tb_src
# End time: 19:21:22 on Jan 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_src
# vsim work.tb_src 
# Start time: 19:21:50 on Jan 10,2016
# Loading work.tb_src
# Loading work.sync_reset_counter
add wave sim:/tb_src/*
run
restart
run
# End time: 19:28:08 on Jan 10,2016, Elapsed time: 0:06:18
# Errors: 0, Warnings: 0
