Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 11:40:36 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    54          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.942        0.000                      0                  172        0.173        0.000                      0                  172        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.942        0.000                      0                  172        0.173        0.000                      0                  172        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.804ns (55.534%)  route 2.245ns (44.465%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.224 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.224    counter_reg[20]_i_1_n_6
    SLICE_X0Y27          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.783ns (55.349%)  route 2.245ns (44.651%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.203 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.203    counter_reg[20]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.709ns (54.682%)  route 2.245ns (45.318%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.129 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.129    counter_reg[20]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.693ns (54.535%)  route 2.245ns (45.465%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.890    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.113 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.113    counter_reg[20]_i_1_n_7
    SLICE_X0Y27          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 2.690ns (54.507%)  route 2.245ns (45.493%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.110 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.110    counter_reg[16]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.669ns (54.313%)  route 2.245ns (45.687%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.089 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.089    counter_reg[16]_i_1_n_4
    SLICE_X0Y26          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/miso_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.047ns (23.521%)  route 3.404ns (76.479%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.631     5.183    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.478     5.661 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=9, routed)           1.200     6.861    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.295     7.156 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.583     7.739    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.863 r  spi_master_inst/bit_count[3]_i_1/O
                         net (fo=16, routed)          1.002     8.865    spi_master_inst/bit_count
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.150     9.015 r  spi_master_inst/miso_buffer[8]_i_1/O
                         net (fo=1, routed)           0.619     9.634    spi_master_inst/miso_buffer[8]
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.883    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y19          FDRE (Setup_fdre_C_CE)      -0.409    14.711    spi_master_inst/miso_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 2.595ns (53.614%)  route 2.245ns (46.386%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.015 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.015    counter_reg[16]_i_1_n_5
    SLICE_X0Y26          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 2.579ns (53.461%)  route 2.245ns (46.539%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.999 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.999    counter_reg[16]_i_1_n_7
    SLICE_X0Y26          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 2.576ns (53.432%)  route 2.245ns (46.568%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.417     8.769    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     8.893 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.893    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.425 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.662    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.996 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.996    counter_reg[12]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.120     1.760    spi_master_inst/Q[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    spi_master_inst_n_4
    SLICE_X2Y23          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     1.631    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.504    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     1.755    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.064     1.581    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  current_state_reg[0]/Q
                         net (fo=4, routed)           0.124     1.764    spi_master_inst/Q[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045     1.809 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    spi_master_inst_n_2
    SLICE_X2Y23          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121     1.632    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.737%)  route 0.174ns (48.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/clk_div_counter_reg[5]/Q
                         net (fo=6, routed)           0.174     1.821    spi_master_inst/clk_div_counter[5]
    SLICE_X2Y16          LUT4 (Prop_lut4_I2_O)        0.046     1.867 r  spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.867    spi_master_inst/in9[7]
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.861     2.019    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/clk_div_counter_reg[7]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.649    spi_master_inst/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.505    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  spi_master_inst/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/clk_div_counter_reg[5]/Q
                         net (fo=6, routed)           0.174     1.821    spi_master_inst/clk_div_counter[5]
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  spi_master_inst/clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.866    spi_master_inst/in9[6]
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.861     2.019    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.638    spi_master_inst/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.125     1.760    lcd_clk_cnt_reg[26]
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.805    lcd_reset_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.826     1.984    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.091     1.576    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.542%)  route 0.174ns (45.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.504    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  spi_master_inst/clk_div_counter_reg[1]/Q
                         net (fo=8, routed)           0.174     1.843    spi_master_inst/clk_div_counter[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  spi_master_inst/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    spi_master_inst/clk_div_counter_0[3]
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.860     2.018    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.120     1.624    spi_master_inst/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/lcd_clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/lcd_clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.564     1.477    U2/Clock100MHz_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U2/lcd_clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    U2/lcd_clk_cnt_reg[3]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U2/lcd_clk_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.847    U2/lcd_clk_cnt_reg[0]_i_2_n_4
    SLICE_X31Y42         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.833     1.991    U2/Clock100MHz_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  U2/lcd_clk_cnt_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    U2/lcd_clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    Clock100MHz_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  lcd_clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  lcd_clk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     1.763    lcd_clk_cnt_reg[14]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  lcd_clk_cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.873    lcd_clk_cnt_reg[12]_i_1__0_n_5
    SLICE_X14Y19         FDRE                                         r  lcd_clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.828     1.986    Clock100MHz_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  lcd_clk_cnt_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.134     1.607    lcd_clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.127     1.762    lcd_clk_cnt_reg[26]
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  lcd_clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    lcd_clk_cnt_reg[24]_i_1_n_5
    SLICE_X14Y22         FDRE                                         r  lcd_clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.825     1.983    Clock100MHz_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  lcd_clk_cnt_reg[26]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.134     1.605    lcd_clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.988ns  (logic 13.712ns (34.290%)  route 26.276ns (65.710%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.524     0.524 f  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.591     3.115    U2/temperature_int_reg[1]
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.239 r  U2/znak[0]_i_1224/O
                         net (fo=1, routed)           0.000     3.239    U2/znak[0]_i_1224_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.789 r  U2/znak_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.009     3.798    U2/znak_reg[0]_i_1121_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  U2/znak_reg[0]_i_944/CO[3]
                         net (fo=1, routed)           0.000     3.912    U2/znak_reg[0]_i_944_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  U2/znak_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000     4.026    U2/znak_reg[0]_i_684_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.297 r  U2/znak_reg[0]_i_378/CO[0]
                         net (fo=48, routed)          1.655     5.953    U2/znak_reg[0]_i_378_n_3
    SLICE_X7Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.782 r  U2/znak_reg[0]_i_531/CO[3]
                         net (fo=5, routed)           0.892     7.674    U2/znak_reg[0]_i_531_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.282 f  U2/znak_reg[0]_i_532/CO[2]
                         net (fo=21, routed)          1.205     9.487    U2/znak_reg[0]_i_532_n_1
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.334     9.821 r  U2/znak[0]_i_1084/O
                         net (fo=1, routed)           0.000     9.821    U2/znak[0]_i_1084_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.292 r  U2/znak_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    10.292    U2/znak_reg[0]_i_867_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.511 r  U2/znak_reg[0]_i_565/O[0]
                         net (fo=3, routed)           0.651    11.163    U2/znak_reg[0]_i_565_n_7
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.287    11.450 r  U2/znak[0]_i_866/O
                         net (fo=2, routed)           0.966    12.416    U2/znak[0]_i_866_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.350    12.766 r  U2/znak[0]_i_557/O
                         net (fo=2, routed)           0.493    13.259    U2/znak[0]_i_557_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.848 r  U2/znak_reg[0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.848    U2/znak_reg[0]_i_267_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.087 r  U2/znak_reg[0]_i_121/O[2]
                         net (fo=8, routed)           1.822    15.909    U2/znak_reg[0]_i_121_n_5
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.302    16.211 r  U2/znak[0]_i_264/O
                         net (fo=1, routed)           0.000    16.211    U2/znak[0]_i_264_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.609 r  U2/znak_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.609    U2/znak_reg[0]_i_117_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.922 r  U2/znak_reg[0]_i_43/O[3]
                         net (fo=3, routed)           0.963    17.886    U2/znak_reg[0]_i_43_n_4
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.306    18.192 r  U2/znak[0]_i_113/O
                         net (fo=1, routed)           0.000    18.192    U2/znak[0]_i_113_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.568 r  U2/znak_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.568    U2/znak_reg[0]_i_40_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.822 r  U2/znak_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          1.938    20.760    U2/znak_reg[0]_i_20_n_3
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.395    21.155 r  U2/znak[0]_i_633/O
                         net (fo=78, routed)          2.301    23.456    U2/znak[0]_i_633_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.326    23.782 r  U2/znak[0]_i_898/O
                         net (fo=2, routed)           0.613    24.395    U2/znak[0]_i_898_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.902 r  U2/znak_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    24.902    U2/znak_reg[0]_i_1213_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.016 r  U2/znak_reg[0]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.016    U2/znak_reg[0]_i_1096_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.130 r  U2/znak_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    25.130    U2/znak_reg[0]_i_892_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.244 r  U2/znak_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.244    U2/znak_reg[0]_i_597_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.358 r  U2/znak_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    25.358    U2/znak_reg[0]_i_299_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.597 r  U2/znak_reg[0]_i_662/O[2]
                         net (fo=4, routed)           1.254    26.851    U2/znak_reg[0]_i_662_n_5
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.302    27.153 r  U2/znak[0]_i_329/O
                         net (fo=1, routed)           0.733    27.886    U2/znak[0]_i_329_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.284 r  U2/znak_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    28.284    U2/znak_reg[0]_i_145_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.618 r  U2/znak_reg[0]_i_151/O[1]
                         net (fo=3, routed)           0.961    29.580    U2/znak_reg[0]_i_151_n_6
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.303    29.883 r  U2/znak[0]_i_150/O
                         net (fo=2, routed)           1.089    30.972    U2/znak[0]_i_150_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.153    31.125 r  U2/znak[0]_i_128/O
                         net (fo=2, routed)           0.666    31.791    U2/znak[0]_i_128_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.327    32.118 r  U2/znak[0]_i_131/O
                         net (fo=1, routed)           0.000    32.118    U2/znak[0]_i_131_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.542 r  U2/znak_reg[0]_i_46/O[1]
                         net (fo=2, routed)           0.832    33.374    U2/znak_reg[0]_i_46_n_6
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.303    33.677 r  U2/znak[0]_i_48/O
                         net (fo=1, routed)           0.000    33.677    U2/znak[0]_i_48_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.255 r  U2/znak_reg[0]_i_23/O[2]
                         net (fo=1, routed)           1.086    35.341    U2/znak_reg[0]_i_23_n_5
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.301    35.642 r  U2/znak[3]_i_11/O
                         net (fo=1, routed)           0.000    35.642    U2/znak[3]_i_11_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.889 r  U2/znak_reg[3]_i_8/O[0]
                         net (fo=3, routed)           1.786    37.675    U2/znak_reg[3]_i_8_n_7
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.299    37.974 r  U2/znak[2]_i_4/O
                         net (fo=1, routed)           0.667    38.641    U2/znak[2]_i_4_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    38.765 r  U2/znak[2]_i_2/O
                         net (fo=1, routed)           1.099    39.864    U2/znak[2]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124    39.988 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    39.988    U2/znak[2]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.459ns  (logic 13.712ns (34.750%)  route 25.747ns (65.250%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.524     0.524 f  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.591     3.115    U2/temperature_int_reg[1]
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.239 r  U2/znak[0]_i_1224/O
                         net (fo=1, routed)           0.000     3.239    U2/znak[0]_i_1224_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.789 r  U2/znak_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.009     3.798    U2/znak_reg[0]_i_1121_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  U2/znak_reg[0]_i_944/CO[3]
                         net (fo=1, routed)           0.000     3.912    U2/znak_reg[0]_i_944_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  U2/znak_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000     4.026    U2/znak_reg[0]_i_684_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.297 r  U2/znak_reg[0]_i_378/CO[0]
                         net (fo=48, routed)          1.655     5.953    U2/znak_reg[0]_i_378_n_3
    SLICE_X7Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.782 r  U2/znak_reg[0]_i_531/CO[3]
                         net (fo=5, routed)           0.892     7.674    U2/znak_reg[0]_i_531_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.282 f  U2/znak_reg[0]_i_532/CO[2]
                         net (fo=21, routed)          1.205     9.487    U2/znak_reg[0]_i_532_n_1
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.334     9.821 r  U2/znak[0]_i_1084/O
                         net (fo=1, routed)           0.000     9.821    U2/znak[0]_i_1084_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.292 r  U2/znak_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    10.292    U2/znak_reg[0]_i_867_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.511 r  U2/znak_reg[0]_i_565/O[0]
                         net (fo=3, routed)           0.651    11.163    U2/znak_reg[0]_i_565_n_7
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.287    11.450 r  U2/znak[0]_i_866/O
                         net (fo=2, routed)           0.966    12.416    U2/znak[0]_i_866_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.350    12.766 r  U2/znak[0]_i_557/O
                         net (fo=2, routed)           0.493    13.259    U2/znak[0]_i_557_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.848 r  U2/znak_reg[0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.848    U2/znak_reg[0]_i_267_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.087 r  U2/znak_reg[0]_i_121/O[2]
                         net (fo=8, routed)           1.822    15.909    U2/znak_reg[0]_i_121_n_5
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.302    16.211 r  U2/znak[0]_i_264/O
                         net (fo=1, routed)           0.000    16.211    U2/znak[0]_i_264_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.609 r  U2/znak_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.609    U2/znak_reg[0]_i_117_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.922 r  U2/znak_reg[0]_i_43/O[3]
                         net (fo=3, routed)           0.963    17.886    U2/znak_reg[0]_i_43_n_4
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.306    18.192 r  U2/znak[0]_i_113/O
                         net (fo=1, routed)           0.000    18.192    U2/znak[0]_i_113_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.568 r  U2/znak_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.568    U2/znak_reg[0]_i_40_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.822 r  U2/znak_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          1.938    20.760    U2/znak_reg[0]_i_20_n_3
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.395    21.155 r  U2/znak[0]_i_633/O
                         net (fo=78, routed)          2.301    23.456    U2/znak[0]_i_633_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.326    23.782 r  U2/znak[0]_i_898/O
                         net (fo=2, routed)           0.613    24.395    U2/znak[0]_i_898_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.902 r  U2/znak_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    24.902    U2/znak_reg[0]_i_1213_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.016 r  U2/znak_reg[0]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.016    U2/znak_reg[0]_i_1096_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.130 r  U2/znak_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    25.130    U2/znak_reg[0]_i_892_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.244 r  U2/znak_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.244    U2/znak_reg[0]_i_597_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.358 r  U2/znak_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    25.358    U2/znak_reg[0]_i_299_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.597 r  U2/znak_reg[0]_i_662/O[2]
                         net (fo=4, routed)           1.254    26.851    U2/znak_reg[0]_i_662_n_5
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.302    27.153 r  U2/znak[0]_i_329/O
                         net (fo=1, routed)           0.733    27.886    U2/znak[0]_i_329_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.284 r  U2/znak_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    28.284    U2/znak_reg[0]_i_145_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.618 r  U2/znak_reg[0]_i_151/O[1]
                         net (fo=3, routed)           0.961    29.580    U2/znak_reg[0]_i_151_n_6
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.303    29.883 r  U2/znak[0]_i_150/O
                         net (fo=2, routed)           1.089    30.972    U2/znak[0]_i_150_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.153    31.125 r  U2/znak[0]_i_128/O
                         net (fo=2, routed)           0.666    31.791    U2/znak[0]_i_128_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.327    32.118 r  U2/znak[0]_i_131/O
                         net (fo=1, routed)           0.000    32.118    U2/znak[0]_i_131_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.542 r  U2/znak_reg[0]_i_46/O[1]
                         net (fo=2, routed)           0.832    33.374    U2/znak_reg[0]_i_46_n_6
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.303    33.677 r  U2/znak[0]_i_48/O
                         net (fo=1, routed)           0.000    33.677    U2/znak[0]_i_48_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.255 r  U2/znak_reg[0]_i_23/O[2]
                         net (fo=1, routed)           1.086    35.341    U2/znak_reg[0]_i_23_n_5
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.301    35.642 r  U2/znak[3]_i_11/O
                         net (fo=1, routed)           0.000    35.642    U2/znak[3]_i_11_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.889 r  U2/znak_reg[3]_i_8/O[0]
                         net (fo=3, routed)           1.376    37.265    U2/znak_reg[3]_i_8_n_7
    SLICE_X15Y22         LUT4 (Prop_lut4_I0_O)        0.299    37.564 r  U2/znak[1]_i_5/O
                         net (fo=1, routed)           0.417    37.981    U2/znak[1]_i_5_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.124    38.105 r  U2/znak[1]_i_2/O
                         net (fo=1, routed)           1.230    39.335    U2/znak[1]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124    39.459 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    39.459    U2/znak[1]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.334ns  (logic 13.908ns (35.359%)  route 25.426ns (64.641%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.524     0.524 f  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.591     3.115    U2/temperature_int_reg[1]
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.239 r  U2/znak[0]_i_1224/O
                         net (fo=1, routed)           0.000     3.239    U2/znak[0]_i_1224_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.789 r  U2/znak_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.009     3.798    U2/znak_reg[0]_i_1121_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  U2/znak_reg[0]_i_944/CO[3]
                         net (fo=1, routed)           0.000     3.912    U2/znak_reg[0]_i_944_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  U2/znak_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000     4.026    U2/znak_reg[0]_i_684_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.297 r  U2/znak_reg[0]_i_378/CO[0]
                         net (fo=48, routed)          1.655     5.953    U2/znak_reg[0]_i_378_n_3
    SLICE_X7Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.782 r  U2/znak_reg[0]_i_531/CO[3]
                         net (fo=5, routed)           0.892     7.674    U2/znak_reg[0]_i_531_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.282 f  U2/znak_reg[0]_i_532/CO[2]
                         net (fo=21, routed)          1.205     9.487    U2/znak_reg[0]_i_532_n_1
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.334     9.821 r  U2/znak[0]_i_1084/O
                         net (fo=1, routed)           0.000     9.821    U2/znak[0]_i_1084_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.292 r  U2/znak_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    10.292    U2/znak_reg[0]_i_867_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.511 r  U2/znak_reg[0]_i_565/O[0]
                         net (fo=3, routed)           0.651    11.163    U2/znak_reg[0]_i_565_n_7
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.287    11.450 r  U2/znak[0]_i_866/O
                         net (fo=2, routed)           0.966    12.416    U2/znak[0]_i_866_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.350    12.766 r  U2/znak[0]_i_557/O
                         net (fo=2, routed)           0.493    13.259    U2/znak[0]_i_557_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.848 r  U2/znak_reg[0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.848    U2/znak_reg[0]_i_267_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.087 r  U2/znak_reg[0]_i_121/O[2]
                         net (fo=8, routed)           1.822    15.909    U2/znak_reg[0]_i_121_n_5
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.302    16.211 r  U2/znak[0]_i_264/O
                         net (fo=1, routed)           0.000    16.211    U2/znak[0]_i_264_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.609 r  U2/znak_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.609    U2/znak_reg[0]_i_117_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.922 r  U2/znak_reg[0]_i_43/O[3]
                         net (fo=3, routed)           0.963    17.886    U2/znak_reg[0]_i_43_n_4
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.306    18.192 r  U2/znak[0]_i_113/O
                         net (fo=1, routed)           0.000    18.192    U2/znak[0]_i_113_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.568 r  U2/znak_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.568    U2/znak_reg[0]_i_40_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.822 r  U2/znak_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          1.938    20.760    U2/znak_reg[0]_i_20_n_3
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.395    21.155 r  U2/znak[0]_i_633/O
                         net (fo=78, routed)          2.301    23.456    U2/znak[0]_i_633_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.326    23.782 r  U2/znak[0]_i_898/O
                         net (fo=2, routed)           0.613    24.395    U2/znak[0]_i_898_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.902 r  U2/znak_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    24.902    U2/znak_reg[0]_i_1213_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.016 r  U2/znak_reg[0]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.016    U2/znak_reg[0]_i_1096_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.130 r  U2/znak_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    25.130    U2/znak_reg[0]_i_892_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.244 r  U2/znak_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.244    U2/znak_reg[0]_i_597_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.358 r  U2/znak_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    25.358    U2/znak_reg[0]_i_299_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.597 r  U2/znak_reg[0]_i_662/O[2]
                         net (fo=4, routed)           1.254    26.851    U2/znak_reg[0]_i_662_n_5
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.302    27.153 r  U2/znak[0]_i_329/O
                         net (fo=1, routed)           0.733    27.886    U2/znak[0]_i_329_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.284 r  U2/znak_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    28.284    U2/znak_reg[0]_i_145_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.618 r  U2/znak_reg[0]_i_151/O[1]
                         net (fo=3, routed)           0.961    29.580    U2/znak_reg[0]_i_151_n_6
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.303    29.883 r  U2/znak[0]_i_150/O
                         net (fo=2, routed)           1.089    30.972    U2/znak[0]_i_150_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.153    31.125 r  U2/znak[0]_i_128/O
                         net (fo=2, routed)           0.666    31.791    U2/znak[0]_i_128_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.327    32.118 r  U2/znak[0]_i_131/O
                         net (fo=1, routed)           0.000    32.118    U2/znak[0]_i_131_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.542 r  U2/znak_reg[0]_i_46/O[1]
                         net (fo=2, routed)           0.832    33.374    U2/znak_reg[0]_i_46_n_6
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.303    33.677 r  U2/znak[0]_i_48/O
                         net (fo=1, routed)           0.000    33.677    U2/znak[0]_i_48_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.255 r  U2/znak_reg[0]_i_23/O[2]
                         net (fo=1, routed)           1.086    35.341    U2/znak_reg[0]_i_23_n_5
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.301    35.642 r  U2/znak[3]_i_11/O
                         net (fo=1, routed)           0.000    35.642    U2/znak[3]_i_11_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    35.889 r  U2/znak_reg[3]_i_8/O[0]
                         net (fo=3, routed)           1.376    37.265    U2/znak_reg[3]_i_8_n_7
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.293    37.558 r  U2/znak[3]_i_5/O
                         net (fo=1, routed)           0.433    37.992    U2/znak[3]_i_5_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.326    38.318 r  U2/znak[3]_i_2/O
                         net (fo=1, routed)           0.892    39.210    U2/znak[3]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124    39.334 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    39.334    U2/znak[3]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.679ns  (logic 8.609ns (34.883%)  route 16.070ns (65.117%))
  Logic Levels:           25  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.524     0.524 f  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.591     3.115    U2/temperature_int_reg[1]
    SLICE_X15Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.239 r  U2/znak[0]_i_1224/O
                         net (fo=1, routed)           0.000     3.239    U2/znak[0]_i_1224_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.789 r  U2/znak_reg[0]_i_1121/CO[3]
                         net (fo=1, routed)           0.009     3.798    U2/znak_reg[0]_i_1121_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.912 r  U2/znak_reg[0]_i_944/CO[3]
                         net (fo=1, routed)           0.000     3.912    U2/znak_reg[0]_i_944_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.026 r  U2/znak_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000     4.026    U2/znak_reg[0]_i_684_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.297 r  U2/znak_reg[0]_i_378/CO[0]
                         net (fo=48, routed)          1.655     5.953    U2/znak_reg[0]_i_378_n_3
    SLICE_X7Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     6.782 r  U2/znak_reg[0]_i_531/CO[3]
                         net (fo=5, routed)           0.892     7.674    U2/znak_reg[0]_i_531_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.282 f  U2/znak_reg[0]_i_532/CO[2]
                         net (fo=21, routed)          1.205     9.487    U2/znak_reg[0]_i_532_n_1
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.334     9.821 r  U2/znak[0]_i_1084/O
                         net (fo=1, routed)           0.000     9.821    U2/znak[0]_i_1084_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.292 r  U2/znak_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    10.292    U2/znak_reg[0]_i_867_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.511 r  U2/znak_reg[0]_i_565/O[0]
                         net (fo=3, routed)           0.651    11.163    U2/znak_reg[0]_i_565_n_7
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.287    11.450 r  U2/znak[0]_i_866/O
                         net (fo=2, routed)           0.966    12.416    U2/znak[0]_i_866_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.350    12.766 r  U2/znak[0]_i_557/O
                         net (fo=2, routed)           0.493    13.259    U2/znak[0]_i_557_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.848 r  U2/znak_reg[0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.848    U2/znak_reg[0]_i_267_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.087 r  U2/znak_reg[0]_i_121/O[2]
                         net (fo=8, routed)           1.822    15.909    U2/znak_reg[0]_i_121_n_5
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.302    16.211 r  U2/znak[0]_i_264/O
                         net (fo=1, routed)           0.000    16.211    U2/znak[0]_i_264_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.609 r  U2/znak_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    16.609    U2/znak_reg[0]_i_117_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.922 r  U2/znak_reg[0]_i_43/O[3]
                         net (fo=3, routed)           0.963    17.886    U2/znak_reg[0]_i_43_n_4
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.306    18.192 r  U2/znak[0]_i_113/O
                         net (fo=1, routed)           0.000    18.192    U2/znak[0]_i_113_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.568 r  U2/znak_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.568    U2/znak_reg[0]_i_40_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.822 r  U2/znak_reg[0]_i_20/CO[0]
                         net (fo=44, routed)          2.888    21.710    U2/znak_reg[0]_i_20_n_3
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.367    22.077 r  U2/znak[0]_i_11/O
                         net (fo=1, routed)           0.000    22.077    U2/znak[0]_i_11_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.324 r  U2/znak_reg[0]_i_3/O[0]
                         net (fo=1, routed)           1.398    23.722    U2/znak_reg[0]_i_3_n_7
    SLICE_X15Y23         LUT6 (Prop_lut6_I2_O)        0.299    24.021 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.535    24.555    U2/znak[0]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.679 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000    24.679    U2/znak[0]_i_1_n_0
    SLICE_X10Y20         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 4.043ns (61.083%)  route 2.576ns (38.917%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.576     3.094    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.619 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.619    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 4.184ns (63.449%)  route 2.410ns (36.551%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.410     2.888    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     6.594 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.594    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 4.191ns (66.000%)  route 2.159ns (34.000%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.159     2.637    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     6.351 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.351    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.055ns (65.509%)  route 2.135ns (34.491%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X10Y17         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.135     2.653    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.191 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.191    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 4.064ns (66.184%)  route 2.077ns (33.816%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.077     2.595    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.141 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.141    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 4.003ns (68.590%)  route 1.833ns (31.410%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           1.833     2.289    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     5.837 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     5.837    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[4]/C
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[4]/Q
                         net (fo=1, routed)           0.087     0.228    U2/data0[0]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  U2/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U2/LCD_DATA[0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  U2/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[5]/C
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[5]/Q
                         net (fo=1, routed)           0.140     0.281    U2/data0[1]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.046     0.327 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.754%)  route 0.119ns (36.245%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/state_reg[0]/Q
                         net (fo=31, routed)          0.119     0.283    U2/state_reg_n_0_[0]
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.328 r  U2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    U2/state[1]
    SLICE_X9Y16          FDCE                                         r  U2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.144     0.285    U2/state_reg_n_0_[4]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.330 r  U2/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    U2/state[2]
    SLICE_X8Y16          FDCE                                         r  U2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.675%)  route 0.144ns (43.325%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.144     0.285    U2/state_reg_n_0_[4]
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.048     0.333 r  U2/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U2/state[3]
    SLICE_X8Y16          FDCE                                         r  U2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.697%)  route 0.148ns (44.303%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[1]/Q
                         net (fo=17, routed)          0.148     0.289    U2/char_no_reg_n_0_[1]
    SLICE_X10Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.334 r  U2/char_no[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U2/char_no[2]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  U2/char_no_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.609%)  route 0.148ns (44.391%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.148     0.289    U2/state_reg_n_0_[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U2/state[0]
    SLICE_X8Y16          FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.189ns (56.092%)  route 0.148ns (43.908%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE                         0.000     0.000 r  U2/char_no_reg[1]/C
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[1]/Q
                         net (fo=17, routed)          0.148     0.289    U2/char_no_reg_n_0_[1]
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.048     0.337 r  U2/char_no[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U2/char_no[3]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  U2/char_no_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.643%)  route 0.130ns (38.357%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE                         0.000     0.000 r  U2/line_no_reg[1]/C
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U2/line_no_reg[1]/Q
                         net (fo=6, routed)           0.130     0.294    U2/line_no_reg_n_0_[1]
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.339 r  U2/next_command[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    U2/next_command[1]
    SLICE_X8Y18          FDCE                                         r  U2/next_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.226ns (66.573%)  route 0.113ns (33.427%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.113     0.254    U2/state_reg_n_0_[4]
    SLICE_X9Y16          MUXF7 (Prop_muxf7_S_O)       0.085     0.339 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.339    U2/state[4]
    SLICE_X9Y16          FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.383ns  (logic 3.933ns (34.551%)  route 7.450ns (65.449%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.310    15.110    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.124    15.234 r  spi_master_inst/temperature_int[7]_i_5/O
                         net (fo=4, routed)           0.619    15.853    spi_master_inst/temperature_int[7]_i_5_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.124    15.977 r  spi_master_inst/temperature_int[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.587    16.564    U2/temperature_int_reg[7]_rep__0_0
    SLICE_X6Y22          FDRE                                         r  U2/temperature_int_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.839ns  (logic 3.933ns (36.286%)  route 6.906ns (63.714%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.140    14.940    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.124    15.064 r  spi_master_inst/temperature_int[2]_i_1/O
                         net (fo=5, routed)           0.832    15.896    spi_master_inst/miso_buffer_reg[11]_0[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.020 r  spi_master_inst/temperature_int[7]_i_2/O
                         net (fo=1, routed)           0.000    16.020    U2/D[7]
    SLICE_X6Y22          FDRE                                         r  U2/temperature_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.838ns  (logic 3.933ns (36.290%)  route 6.905ns (63.710%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.282    15.082    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.124    15.206 r  spi_master_inst/temperature_int[5]_i_2/O
                         net (fo=3, routed)           0.689    15.894    spi_master_inst/temperature_int[5]_i_2_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124    16.018 r  spi_master_inst/temperature_int[4]_i_1/O
                         net (fo=1, routed)           0.000    16.018    U2/D[4]
    SLICE_X5Y22          FDRE                                         r  U2/temperature_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.836ns  (logic 3.933ns (36.297%)  route 6.903ns (63.703%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.282    15.082    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.124    15.206 r  spi_master_inst/temperature_int[5]_i_2/O
                         net (fo=3, routed)           0.687    15.892    spi_master_inst/temperature_int[5]_i_2_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124    16.016 r  spi_master_inst/temperature_int[3]_i_1/O
                         net (fo=1, routed)           0.000    16.016    U2/D[3]
    SLICE_X5Y22          FDRE                                         r  U2/temperature_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 3.933ns (36.313%)  route 6.898ns (63.687%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.140    14.940    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.124    15.064 r  spi_master_inst/temperature_int[2]_i_1/O
                         net (fo=5, routed)           0.824    15.888    spi_master_inst/miso_buffer_reg[11]_0[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.012 r  spi_master_inst/temperature_int[7]_rep_i_1/O
                         net (fo=1, routed)           0.000    16.012    U2/temperature_int_reg[7]_rep_0
    SLICE_X6Y22          FDRE                                         r  U2/temperature_int_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 3.933ns (37.562%)  route 6.538ns (62.438%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.310    15.110    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.124    15.234 r  spi_master_inst/temperature_int[7]_i_5/O
                         net (fo=4, routed)           0.294    15.528    spi_master_inst/temperature_int[7]_i_5_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124    15.652 r  spi_master_inst/temperature_int[6]_i_1/O
                         net (fo=1, routed)           0.000    15.652    U2/D[6]
    SLICE_X6Y21          FDRE                                         r  U2/temperature_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.434ns  (logic 3.933ns (37.696%)  route 6.501ns (62.304%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 f  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.282    15.082    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.124    15.206 r  spi_master_inst/temperature_int[5]_i_2/O
                         net (fo=3, routed)           0.285    15.490    spi_master_inst/temperature_int[5]_i_2_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124    15.614 r  spi_master_inst/temperature_int[5]_i_1/O
                         net (fo=1, routed)           0.000    15.614    U2/D[5]
    SLICE_X5Y22          FDRE                                         r  U2/temperature_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.974ns  (logic 3.801ns (38.108%)  route 6.173ns (61.892%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           0.896    14.696    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.116    14.812 r  spi_master_inst/temperature_int[0]_i_1/O
                         net (fo=1, routed)           0.343    15.155    U2/D[0]
    SLICE_X7Y21          FDRE                                         r  U2/temperature_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 3.809ns (38.542%)  route 6.074ns (61.458%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.140    14.940    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.124    15.064 r  spi_master_inst/temperature_int[2]_i_1/O
                         net (fo=5, routed)           0.000    15.064    U2/D[2]
    SLICE_X6Y21          FDRE                                         r  U2/temperature_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 3.809ns (39.518%)  route 5.830ns (60.482%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.629     5.181    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.637 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=16, routed)          1.245     6.882    spi_master_inst/spi_miso_data[9]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     7.006 f  spi_master_inst/temperature_int[7]_i_38/O
                         net (fo=2, routed)           1.089     8.095    spi_master_inst/temperature_int[7]_i_38_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     8.247 r  spi_master_inst/temperature_int[7]_i_21/O
                         net (fo=2, routed)           0.513     8.760    spi_master_inst/temperature_int[7]_i_21_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.348     9.108 r  spi_master_inst/temperature_int[7]_i_25/O
                         net (fo=1, routed)           0.000     9.108    spi_master_inst/temperature_int[7]_i_25_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.509 r  spi_master_inst/temperature_int_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.509    spi_master_inst/temperature_int_reg[7]_i_11_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  spi_master_inst/temperature_int_reg[7]_i_4/O[1]
                         net (fo=14, routed)          1.067    10.911    spi_master_inst/temperature_int_reg[7]_i_4_n_6
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303    11.214 r  spi_master_inst/temperature_int[2]_i_41/O
                         net (fo=1, routed)           0.000    11.214    spi_master_inst/temperature_int[2]_i_41_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.612 r  spi_master_inst/temperature_int_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.612    spi_master_inst/temperature_int_reg[2]_i_24_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.946 r  spi_master_inst/temperature_int_reg[2]_i_13/O[1]
                         net (fo=3, routed)           1.019    12.965    spi_master_inst/temperature_int_reg[2]_i_13_n_6
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.303    13.268 r  spi_master_inst/temperature_int[2]_i_12/O
                         net (fo=1, routed)           0.000    13.268    spi_master_inst/temperature_int[2]_i_12_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.800 r  spi_master_inst/temperature_int_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           0.896    14.696    spi_master_inst/temperature_int_reg[2]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.124    14.820 r  spi_master_inst/temperature_int[1]_i_1/O
                         net (fo=1, routed)           0.000    14.820    U2/D[1]
    SLICE_X6Y21          FDRE                                         r  U2/temperature_int_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.853%)  route 0.264ns (65.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.264     1.876    U2/reset
    SLICE_X10Y20         FDCE                                         f  U2/znak_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.853%)  route 0.264ns (65.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.264     1.876    U2/reset
    SLICE_X10Y20         FDCE                                         f  U2/znak_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.853%)  route 0.264ns (65.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.264     1.876    U2/reset
    SLICE_X10Y20         FDCE                                         f  U2/znak_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.853%)  route 0.264ns (65.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.264     1.876    U2/reset
    SLICE_X10Y20         FDCE                                         f  U2/znak_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.046%)  route 0.400ns (73.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.400     2.013    U2/reset
    SLICE_X8Y20          FDCE                                         f  U2/LCD_DATA_VALUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.046%)  route 0.400ns (73.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.400     2.013    U2/reset
    SLICE_X8Y20          FDCE                                         f  U2/LCD_DATA_VALUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.046%)  route 0.400ns (73.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.400     2.013    U2/reset
    SLICE_X8Y20          FDCE                                         f  U2/LCD_DATA_VALUE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.046%)  route 0.400ns (73.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.400     2.013    U2/reset
    SLICE_X8Y20          FDCE                                         f  U2/LCD_DATA_VALUE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.046%)  route 0.400ns (73.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.400     2.013    U2/reset
    SLICE_X8Y20          FDCE                                         f  U2/LCD_DATA_VALUE_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.046%)  route 0.400ns (73.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.400     2.013    U2/reset
    SLICE_X9Y20          FDCE                                         f  U2/char_no_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.491ns (37.115%)  route 2.526ns (62.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.526     4.018    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.510     4.882    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 1.491ns (39.943%)  route 2.242ns (60.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.242     3.733    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509     4.881    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[1]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.727ns  (logic 1.491ns (40.006%)  route 2.236ns (59.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.236     3.727    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509     4.881    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.573ns  (logic 1.491ns (41.728%)  route 2.082ns (58.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.082     3.573    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.510     4.882    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.558ns  (logic 1.491ns (41.910%)  route 2.067ns (58.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          2.067     3.558    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512     4.884    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.399ns  (logic 1.491ns (43.868%)  route 1.908ns (56.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.908     3.399    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511     4.883    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.491ns (45.811%)  route 1.764ns (54.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.764     3.255    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512     4.884    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 1.491ns (48.161%)  route 1.605ns (51.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.605     3.096    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511     4.883    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.073ns  (logic 1.491ns (48.526%)  route 1.582ns (51.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.582     3.073    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.512     4.884    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 1.491ns (48.577%)  route 1.578ns (51.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          1.578     3.070    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X1Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511     4.883    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.259ns (30.204%)  route 0.598ns (69.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.598     0.857    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     2.015    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.259ns (29.336%)  route 0.623ns (70.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.623     0.882    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     2.015    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[0]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.259ns (27.852%)  route 0.670ns (72.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.670     0.929    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X1Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.259ns (27.668%)  route 0.677ns (72.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.677     0.935    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.259ns (27.601%)  route 0.679ns (72.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.679     0.938    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.259ns (25.637%)  route 0.751ns (74.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.751     1.010    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.259ns (24.941%)  route 0.779ns (75.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.779     1.038    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     2.016    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.259ns (23.326%)  route 0.851ns (76.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.851     1.110    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     2.017    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.259ns (22.762%)  route 0.878ns (77.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.878     1.137    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     2.015    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.259ns (21.481%)  route 0.946ns (78.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=12, routed)          0.946     1.205    spi_master_inst/miso_buffer_reg[0]_0[0]
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.856     2.014    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C





