//
// File created by:  ncverilog
// Do not modify this file
//
/users/course/2022F/LDL17700000/u110062208/logic_design/lab4/lsc_basic/4-1/Lab4_Moore.v
/users/course/2022F/LDL17700000/u110062208/logic_design/lab4/lsc_basic/4-1/moore_t.v
