Library ieee;
USE ieee.std_logic_1164.all;

ENTITY full_adder_1bit IS PORT (
	INPUT_B, INPUT_A, CARRY_IN 							: in std_logic;
	FULL_ADDER_CARRY_OUTPUT, FULL_ADDER_SUM_OUTPUT	: out std_logic
);
END full_adder_1bit;	

ARCHITECTURE adder_gates of full_adder_1bit is 

begin 

	FULL_ADDER_CARRY_OUTPUT <= (INPUT_B AND INPUT_A) OR ((INPUT_B XOR INPUT_A) AND CARRY_IN);
	FULL_ADDER_SUM_OUTPUT <= (INPUT_B XOR INPUT_A) XOR CARRY_IN;


end adder_gates;
