# TCL File Generated by Component Editor 17.1
# Sat Dec 23 16:11:37 PST 2017
# DO NOT MODIFY


# 
# Top "Top" v1.0
#  2017.12.23.16:11:37
# 
# 

# 
# request TCL package from ACDS 17.1
# 
package require -exact qsys 17.1


# 
# module Top
# 
set_module_property DESCRIPTION ""
set_module_property NAME Top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file Top.v VERILOG PATH Top.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point io_S_AVALON
# 
add_interface io_S_AVALON avalon end
set_interface_property io_S_AVALON addressGroup 0
set_interface_property io_S_AVALON addressUnits WORDS
set_interface_property io_S_AVALON associatedClock clock
set_interface_property io_S_AVALON associatedReset reset
set_interface_property io_S_AVALON bitsPerSymbol 8
set_interface_property io_S_AVALON bridgedAddressOffset ""
set_interface_property io_S_AVALON bridgesToMaster ""
set_interface_property io_S_AVALON burstOnBurstBoundariesOnly false
set_interface_property io_S_AVALON burstcountUnits WORDS
set_interface_property io_S_AVALON explicitAddressSpan 0
set_interface_property io_S_AVALON holdTime 0
set_interface_property io_S_AVALON linewrapBursts false
set_interface_property io_S_AVALON maximumPendingReadTransactions 0
set_interface_property io_S_AVALON maximumPendingWriteTransactions 0
set_interface_property io_S_AVALON minimumResponseLatency 1
set_interface_property io_S_AVALON readLatency 0
set_interface_property io_S_AVALON readWaitTime 1
set_interface_property io_S_AVALON setupTime 0
set_interface_property io_S_AVALON timingUnits Cycles
set_interface_property io_S_AVALON transparentBridge false
set_interface_property io_S_AVALON waitrequestAllowance 0
set_interface_property io_S_AVALON writeWaitTime 0
set_interface_property io_S_AVALON ENABLED true
set_interface_property io_S_AVALON EXPORT_OF ""
set_interface_property io_S_AVALON PORT_NAME_MAP ""
set_interface_property io_S_AVALON CMSIS_SVD_VARIABLES ""
set_interface_property io_S_AVALON SVD_ADDRESS_GROUP ""

add_interface_port io_S_AVALON io_S_AVALON_address address Input 7
add_interface_port io_S_AVALON io_S_AVALON_readdata readdata Output 32
add_interface_port io_S_AVALON io_S_AVALON_chipselect chipselect Input 1
add_interface_port io_S_AVALON io_S_AVALON_write write Input 1
add_interface_port io_S_AVALON io_S_AVALON_read read Input 1
add_interface_port io_S_AVALON io_S_AVALON_writedata writedata Input 32
set_interface_assignment io_S_AVALON embeddedsw.configuration.isFlash 0
set_interface_assignment io_S_AVALON embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment io_S_AVALON embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment io_S_AVALON embeddedsw.configuration.isPrintableDevice 0


# 
# connection point io_M_AXI_0
# 
add_interface io_M_AXI_0 axi4 start
set_interface_property io_M_AXI_0 associatedClock clock
set_interface_property io_M_AXI_0 associatedReset reset
set_interface_property io_M_AXI_0 readIssuingCapability 1
set_interface_property io_M_AXI_0 writeIssuingCapability 1
set_interface_property io_M_AXI_0 combinedIssuingCapability 1
set_interface_property io_M_AXI_0 issuesINCRBursts true
set_interface_property io_M_AXI_0 issuesWRAPBursts true
set_interface_property io_M_AXI_0 issuesFIXEDBursts true
set_interface_property io_M_AXI_0 ENABLED true
set_interface_property io_M_AXI_0 EXPORT_OF ""
set_interface_property io_M_AXI_0 PORT_NAME_MAP ""
set_interface_property io_M_AXI_0 CMSIS_SVD_VARIABLES ""
set_interface_property io_M_AXI_0 SVD_ADDRESS_GROUP ""

add_interface_port io_M_AXI_0 io_M_AXI_0_AWID awid Output 6
add_interface_port io_M_AXI_0 io_M_AXI_0_AWUSER awuser Output 32
add_interface_port io_M_AXI_0 io_M_AXI_0_AWADDR awaddr Output 32
add_interface_port io_M_AXI_0 io_M_AXI_0_AWLEN awlen Output 8
add_interface_port io_M_AXI_0 io_M_AXI_0_AWSIZE awsize Output 3
add_interface_port io_M_AXI_0 io_M_AXI_0_AWBURST awburst Output 2
add_interface_port io_M_AXI_0 io_M_AXI_0_AWLOCK awlock Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_AWCACHE awcache Output 4
add_interface_port io_M_AXI_0 io_M_AXI_0_AWPROT awprot Output 3
add_interface_port io_M_AXI_0 io_M_AXI_0_AWQOS awqos Output 4
add_interface_port io_M_AXI_0 io_M_AXI_0_AWVALID awvalid Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_AWREADY awready Input 1
add_interface_port io_M_AXI_0 io_M_AXI_0_ARID arid Output 6
add_interface_port io_M_AXI_0 io_M_AXI_0_ARUSER aruser Output 32
add_interface_port io_M_AXI_0 io_M_AXI_0_ARADDR araddr Output 32
add_interface_port io_M_AXI_0 io_M_AXI_0_ARLEN arlen Output 8
add_interface_port io_M_AXI_0 io_M_AXI_0_ARSIZE arsize Output 3
add_interface_port io_M_AXI_0 io_M_AXI_0_ARBURST arburst Output 2
add_interface_port io_M_AXI_0 io_M_AXI_0_ARLOCK arlock Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_ARCACHE arcache Output 4
add_interface_port io_M_AXI_0 io_M_AXI_0_ARPROT arprot Output 3
add_interface_port io_M_AXI_0 io_M_AXI_0_ARQOS arqos Output 4
add_interface_port io_M_AXI_0 io_M_AXI_0_ARVALID arvalid Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_ARREADY arready Input 1
add_interface_port io_M_AXI_0 io_M_AXI_0_WDATA wdata Output 512
add_interface_port io_M_AXI_0 io_M_AXI_0_WSTRB wstrb Output 64
add_interface_port io_M_AXI_0 io_M_AXI_0_WLAST wlast Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_WVALID wvalid Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_WREADY wready Input 1
add_interface_port io_M_AXI_0 io_M_AXI_0_RID rid Input 6
add_interface_port io_M_AXI_0 io_M_AXI_0_RUSER ruser Input 32
add_interface_port io_M_AXI_0 io_M_AXI_0_RDATA rdata Input 512
add_interface_port io_M_AXI_0 io_M_AXI_0_RRESP rresp Input 2
add_interface_port io_M_AXI_0 io_M_AXI_0_RLAST rlast Input 1
add_interface_port io_M_AXI_0 io_M_AXI_0_RVALID rvalid Input 1
add_interface_port io_M_AXI_0 io_M_AXI_0_RREADY rready Output 1
add_interface_port io_M_AXI_0 io_M_AXI_0_BID bid Input 6
add_interface_port io_M_AXI_0 io_M_AXI_0_BUSER buser Input 32
add_interface_port io_M_AXI_0 io_M_AXI_0_BRESP bresp Input 2
add_interface_port io_M_AXI_0 io_M_AXI_0_BVALID bvalid Input 1
add_interface_port io_M_AXI_0 io_M_AXI_0_BREADY bready Output 1

