#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun 14 19:13:30 2024
# Process ID: 34404
# Current directory: E:/Vivado_Project/CPU3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6120 E:\Vivado_Project\CPU3\CPU3.xpr
# Log file: E:/Vivado_Project/CPU3/vivado.log
# Journal file: E:/Vivado_Project/CPU3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/CPU3/CPU3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 872.414 ; gain = 105.613
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/InstROM.xci]
launch_runs InstROM_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP InstROM, cache-ID = 56a50e634fdabc54; cache size = 0.845 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/InstROM.xci' is already up-to-date
[Fri Jun 14 19:20:56 2024] Launched InstROM_synth_1...
Run output will be captured here: E:/Vivado_Project/CPU3/CPU3.runs/InstROM_synth_1/runme.log
wait_on_run InstROM_synth_1
[Fri Jun 14 19:20:56 2024] Waiting for InstROM_synth_1 to finish...
[Fri Jun 14 19:21:01 2024] Waiting for InstROM_synth_1 to finish...
[Fri Jun 14 19:21:06 2024] Waiting for InstROM_synth_1 to finish...
[Fri Jun 14 19:21:11 2024] Waiting for InstROM_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

*** Running vivado
    with args -log InstROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source InstROM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source InstROM.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP InstROM, cache-ID = 56a50e634fdabc54.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 19:21:15 2024...
[Fri Jun 14 19:21:16 2024] InstROM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 892.715 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2L
Top: CPU3
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LD [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.012 ; gain = 110.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU3' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:23]
	Parameter Idle bound to: 6'b000000 
	Parameter S0 bound to: 6'b000001 
	Parameter S1 bound to: 6'b000010 
	Parameter S2 bound to: 6'b000011 
	Parameter S3 bound to: 6'b000100 
	Parameter S7 bound to: 6'b001000 
	Parameter S8 bound to: 6'b001001 
	Parameter S9 bound to: 6'b001010 
	Parameter S10 bound to: 6'b001011 
	Parameter S11 bound to: 6'b001100 
	Parameter S12 bound to: 6'b001101 
	Parameter S13 bound to: 6'b001110 
	Parameter S14 bound to: 6'b001111 
	Parameter S15 bound to: 6'b010000 
	Parameter S16 bound to: 6'b010001 
	Parameter S17 bound to: 6'b010010 
	Parameter S18 bound to: 6'b010011 
INFO: [Synth 8-638] synthesizing module 'LD' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v:23]
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter Nb bound to: 3 - type: integer 
	Parameter Zb bound to: 2 - type: integer 
	Parameter Cb bound to: 1 - type: integer 
	Parameter Vb bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InstROM' [E:/Vivado_Project/CPU3/.Xil/Vivado-34404-LAPTOP-3NMIVV38/realtime/InstROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'InstROM' (1#1) [E:/Vivado_Project/CPU3/.Xil/Vivado-34404-LAPTOP-3NMIVV38/realtime/InstROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LD' (2#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v:23]
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'General_Purpose_RF' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:23]
WARNING: [Synth 8-6014] Unused sequential element Error1_reg was removed.  [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [Synth 8-5788] Register R_reg[15] in module General_Purpose_RF is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:61]
INFO: [Synth 8-256] done synthesizing module 'General_Purpose_RF' (4#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_shifter' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v:23]
INFO: [Synth 8-638] synthesizing module 'barrel_shifter_main' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v:23]
INFO: [Synth 8-256] done synthesizing module 'barrel_shifter_main' (5#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v:23]
	Parameter fN bound to: 3 - type: integer 
	Parameter fZ bound to: 2 - type: integer 
	Parameter fC bound to: 1 - type: integer 
	Parameter fV bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v:62]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_shifter' (7#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v:23]
INFO: [Synth 8-638] synthesizing module 'DataRAM' [E:/Vivado_Project/CPU3/.Xil/Vivado-34404-LAPTOP-3NMIVV38/realtime/DataRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataRAM' (8#1) [E:/Vivado_Project/CPU3/.Xil/Vivado-34404-LAPTOP-3NMIVV38/realtime/DataRAM_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:345]
WARNING: [Synth 8-5788] Register rm_imm_s_Ctrl_reg in module CPU3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:367]
WARNING: [Synth 8-5788] Register rs_imm_s_Ctrl_reg in module CPU3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:368]
WARNING: [Synth 8-5788] Register shiftOP_Ctrl_reg in module CPU3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:206]
WARNING: [Synth 8-5788] Register ALU_OP_Ctrl_reg in module CPU3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:208]
INFO: [Synth 8-256] done synthesizing module 'CPU3' (9#1) [E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v:23]
WARNING: [Synth 8-3331] design Controller has unconnected port I[31]
WARNING: [Synth 8-3331] design Controller has unconnected port I[30]
WARNING: [Synth 8-3331] design Controller has unconnected port I[29]
WARNING: [Synth 8-3331] design Controller has unconnected port I[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.629 ; gain = 165.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.629 ; gain = 165.727
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/DataRAM.dcp' for cell 'dataRAM'
INFO: [Project 1-454] Reading design checkpoint 'e:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/InstROM.dcp' for cell 'LD/instROMInst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1462.871 ; gain = 566.969
31 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1462.871 ; gain = 569.852
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU3' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/DataRAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e29fd736b9e049bbb8b871e244fc75b8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU3_behav xil_defaultlib.test_CPU3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.CPU3
Compiling module xil_defaultlib.test_CPU3
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU3_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim/xsim.dir/test_CPU3_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 14 19:57:45 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU3/CPU3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU3_behav -key {Behavioral:sim_1:Functional:test_CPU3} -tclbatch {test_CPU3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU3.cpu.dataRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1466.203 ; gain = 3.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1526.801 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 20:23:33 2024...
