// Seed: 1682470722
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
  tri1 id_6 = 1;
  tri  id_7;
  assign id_6 = 1 == id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_6 = 1;
  nor (id_1, id_2, id_6);
  module_0();
  assign id_3 = 1 == id_1;
endmodule
