
tel_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e54  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  08012048  08012048  00013048  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012888  08012888  00014330  2**0
                  CONTENTS
  4 .ARM          00000008  08012888  08012888  00013888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012890  08012890  00014330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012890  08012890  00013890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012894  08012894  00013894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000330  20000000  08012898  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000585c  20000330  08012bc8  00014330  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005b8c  08012bc8  00014b8c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00014330  2**0
                  CONTENTS, READONLY
 12 .debug_info   000217c4  00000000  00000000  00014359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005864  00000000  00000000  00035b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc8  00000000  00000000  0003b388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000163b  00000000  00000000  0003d050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020cfb  00000000  00000000  0003e68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002642f  00000000  00000000  0005f386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae0e6  00000000  00000000  000857b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013389b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009228  00000000  00000000  001338e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0013cb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000330 	.word	0x20000330
 800020c:	00000000 	.word	0x00000000
 8000210:	0801202c 	.word	0x0801202c

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000334 	.word	0x20000334
 800022c:	0801202c 	.word	0x0801202c

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_drsub>:
 8000254:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000258:	e002      	b.n	8000260 <__adddf3>
 800025a:	bf00      	nop

0800025c <__aeabi_dsub>:
 800025c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000260 <__adddf3>:
 8000260:	b530      	push	{r4, r5, lr}
 8000262:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000266:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800026a:	ea94 0f05 	teq	r4, r5
 800026e:	bf08      	it	eq
 8000270:	ea90 0f02 	teqeq	r0, r2
 8000274:	bf1f      	itttt	ne
 8000276:	ea54 0c00 	orrsne.w	ip, r4, r0
 800027a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000282:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000286:	f000 80e2 	beq.w	800044e <__adddf3+0x1ee>
 800028a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000292:	bfb8      	it	lt
 8000294:	426d      	neglt	r5, r5
 8000296:	dd0c      	ble.n	80002b2 <__adddf3+0x52>
 8000298:	442c      	add	r4, r5
 800029a:	ea80 0202 	eor.w	r2, r0, r2
 800029e:	ea81 0303 	eor.w	r3, r1, r3
 80002a2:	ea82 0000 	eor.w	r0, r2, r0
 80002a6:	ea83 0101 	eor.w	r1, r3, r1
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	2d36      	cmp	r5, #54	@ 0x36
 80002b4:	bf88      	it	hi
 80002b6:	bd30      	pophi	{r4, r5, pc}
 80002b8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002c0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x70>
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002dc:	d002      	beq.n	80002e4 <__adddf3+0x84>
 80002de:	4252      	negs	r2, r2
 80002e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e4:	ea94 0f05 	teq	r4, r5
 80002e8:	f000 80a7 	beq.w	800043a <__adddf3+0x1da>
 80002ec:	f1a4 0401 	sub.w	r4, r4, #1
 80002f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f4:	db0d      	blt.n	8000312 <__adddf3+0xb2>
 80002f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002fa:	fa22 f205 	lsr.w	r2, r2, r5
 80002fe:	1880      	adds	r0, r0, r2
 8000300:	f141 0100 	adc.w	r1, r1, #0
 8000304:	fa03 f20e 	lsl.w	r2, r3, lr
 8000308:	1880      	adds	r0, r0, r2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	4159      	adcs	r1, r3
 8000310:	e00e      	b.n	8000330 <__adddf3+0xd0>
 8000312:	f1a5 0520 	sub.w	r5, r5, #32
 8000316:	f10e 0e20 	add.w	lr, lr, #32
 800031a:	2a01      	cmp	r2, #1
 800031c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000320:	bf28      	it	cs
 8000322:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	18c0      	adds	r0, r0, r3
 800032c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000330:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000334:	d507      	bpl.n	8000346 <__adddf3+0xe6>
 8000336:	f04f 0e00 	mov.w	lr, #0
 800033a:	f1dc 0c00 	rsbs	ip, ip, #0
 800033e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000342:	eb6e 0101 	sbc.w	r1, lr, r1
 8000346:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800034a:	d31b      	bcc.n	8000384 <__adddf3+0x124>
 800034c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000350:	d30c      	bcc.n	800036c <__adddf3+0x10c>
 8000352:	0849      	lsrs	r1, r1, #1
 8000354:	ea5f 0030 	movs.w	r0, r0, rrx
 8000358:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800035c:	f104 0401 	add.w	r4, r4, #1
 8000360:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000364:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000368:	f080 809a 	bcs.w	80004a0 <__adddf3+0x240>
 800036c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000370:	bf08      	it	eq
 8000372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000376:	f150 0000 	adcs.w	r0, r0, #0
 800037a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037e:	ea41 0105 	orr.w	r1, r1, r5
 8000382:	bd30      	pop	{r4, r5, pc}
 8000384:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000388:	4140      	adcs	r0, r0
 800038a:	eb41 0101 	adc.w	r1, r1, r1
 800038e:	3c01      	subs	r4, #1
 8000390:	bf28      	it	cs
 8000392:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000396:	d2e9      	bcs.n	800036c <__adddf3+0x10c>
 8000398:	f091 0f00 	teq	r1, #0
 800039c:	bf04      	itt	eq
 800039e:	4601      	moveq	r1, r0
 80003a0:	2000      	moveq	r0, #0
 80003a2:	fab1 f381 	clz	r3, r1
 80003a6:	bf08      	it	eq
 80003a8:	3320      	addeq	r3, #32
 80003aa:	f1a3 030b 	sub.w	r3, r3, #11
 80003ae:	f1b3 0220 	subs.w	r2, r3, #32
 80003b2:	da0c      	bge.n	80003ce <__adddf3+0x16e>
 80003b4:	320c      	adds	r2, #12
 80003b6:	dd08      	ble.n	80003ca <__adddf3+0x16a>
 80003b8:	f102 0c14 	add.w	ip, r2, #20
 80003bc:	f1c2 020c 	rsb	r2, r2, #12
 80003c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c4:	fa21 f102 	lsr.w	r1, r1, r2
 80003c8:	e00c      	b.n	80003e4 <__adddf3+0x184>
 80003ca:	f102 0214 	add.w	r2, r2, #20
 80003ce:	bfd8      	it	le
 80003d0:	f1c2 0c20 	rsble	ip, r2, #32
 80003d4:	fa01 f102 	lsl.w	r1, r1, r2
 80003d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003dc:	bfdc      	itt	le
 80003de:	ea41 010c 	orrle.w	r1, r1, ip
 80003e2:	4090      	lslle	r0, r2
 80003e4:	1ae4      	subs	r4, r4, r3
 80003e6:	bfa2      	ittt	ge
 80003e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003ec:	4329      	orrge	r1, r5
 80003ee:	bd30      	popge	{r4, r5, pc}
 80003f0:	ea6f 0404 	mvn.w	r4, r4
 80003f4:	3c1f      	subs	r4, #31
 80003f6:	da1c      	bge.n	8000432 <__adddf3+0x1d2>
 80003f8:	340c      	adds	r4, #12
 80003fa:	dc0e      	bgt.n	800041a <__adddf3+0x1ba>
 80003fc:	f104 0414 	add.w	r4, r4, #20
 8000400:	f1c4 0220 	rsb	r2, r4, #32
 8000404:	fa20 f004 	lsr.w	r0, r0, r4
 8000408:	fa01 f302 	lsl.w	r3, r1, r2
 800040c:	ea40 0003 	orr.w	r0, r0, r3
 8000410:	fa21 f304 	lsr.w	r3, r1, r4
 8000414:	ea45 0103 	orr.w	r1, r5, r3
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f1c4 040c 	rsb	r4, r4, #12
 800041e:	f1c4 0220 	rsb	r2, r4, #32
 8000422:	fa20 f002 	lsr.w	r0, r0, r2
 8000426:	fa01 f304 	lsl.w	r3, r1, r4
 800042a:	ea40 0003 	orr.w	r0, r0, r3
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	fa21 f004 	lsr.w	r0, r1, r4
 8000436:	4629      	mov	r1, r5
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f094 0f00 	teq	r4, #0
 800043e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000442:	bf06      	itte	eq
 8000444:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000448:	3401      	addeq	r4, #1
 800044a:	3d01      	subne	r5, #1
 800044c:	e74e      	b.n	80002ec <__adddf3+0x8c>
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf18      	it	ne
 8000454:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000458:	d029      	beq.n	80004ae <__adddf3+0x24e>
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	d005      	beq.n	8000472 <__adddf3+0x212>
 8000466:	ea54 0c00 	orrs.w	ip, r4, r0
 800046a:	bf04      	itt	eq
 800046c:	4619      	moveq	r1, r3
 800046e:	4610      	moveq	r0, r2
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea91 0f03 	teq	r1, r3
 8000476:	bf1e      	ittt	ne
 8000478:	2100      	movne	r1, #0
 800047a:	2000      	movne	r0, #0
 800047c:	bd30      	popne	{r4, r5, pc}
 800047e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000482:	d105      	bne.n	8000490 <__adddf3+0x230>
 8000484:	0040      	lsls	r0, r0, #1
 8000486:	4149      	adcs	r1, r1
 8000488:	bf28      	it	cs
 800048a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000494:	bf3c      	itt	cc
 8000496:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800049a:	bd30      	popcc	{r4, r5, pc}
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a8:	f04f 0000 	mov.w	r0, #0
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf1a      	itte	ne
 80004b4:	4619      	movne	r1, r3
 80004b6:	4610      	movne	r0, r2
 80004b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004bc:	bf1c      	itt	ne
 80004be:	460b      	movne	r3, r1
 80004c0:	4602      	movne	r2, r0
 80004c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c6:	bf06      	itte	eq
 80004c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004cc:	ea91 0f03 	teqeq	r1, r3
 80004d0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	bf00      	nop

080004d8 <__aeabi_ui2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ec:	f04f 0500 	mov.w	r5, #0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e750      	b.n	8000398 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_i2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000510:	bf48      	it	mi
 8000512:	4240      	negmi	r0, r0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e73e      	b.n	8000398 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_f2d>:
 800051c:	0042      	lsls	r2, r0, #1
 800051e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000522:	ea4f 0131 	mov.w	r1, r1, rrx
 8000526:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800052a:	bf1f      	itttt	ne
 800052c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000530:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000534:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000538:	4770      	bxne	lr
 800053a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053e:	bf08      	it	eq
 8000540:	4770      	bxeq	lr
 8000542:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000546:	bf04      	itt	eq
 8000548:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000558:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800055c:	e71c      	b.n	8000398 <__adddf3+0x138>
 800055e:	bf00      	nop

08000560 <__aeabi_ul2d>:
 8000560:	ea50 0201 	orrs.w	r2, r0, r1
 8000564:	bf08      	it	eq
 8000566:	4770      	bxeq	lr
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	f04f 0500 	mov.w	r5, #0
 800056e:	e00a      	b.n	8000586 <__aeabi_l2d+0x16>

08000570 <__aeabi_l2d>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057e:	d502      	bpl.n	8000586 <__aeabi_l2d+0x16>
 8000580:	4240      	negs	r0, r0
 8000582:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000586:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800058a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000592:	f43f aed8 	beq.w	8000346 <__adddf3+0xe6>
 8000596:	f04f 0203 	mov.w	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a6:	bf18      	it	ne
 80005a8:	3203      	addne	r2, #3
 80005aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ae:	f1c2 0320 	rsb	r3, r2, #32
 80005b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80005be:	ea40 000e 	orr.w	r0, r0, lr
 80005c2:	fa21 f102 	lsr.w	r1, r1, r2
 80005c6:	4414      	add	r4, r2
 80005c8:	e6bd      	b.n	8000346 <__adddf3+0xe6>
 80005ca:	bf00      	nop

080005cc <__aeabi_dmul>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005d2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005da:	bf1d      	ittte	ne
 80005dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005e0:	ea94 0f0c 	teqne	r4, ip
 80005e4:	ea95 0f0c 	teqne	r5, ip
 80005e8:	f000 f8de 	bleq	80007a8 <__aeabi_dmul+0x1dc>
 80005ec:	442c      	add	r4, r5
 80005ee:	ea81 0603 	eor.w	r6, r1, r3
 80005f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fe:	bf18      	it	ne
 8000600:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000604:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000608:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800060c:	d038      	beq.n	8000680 <__aeabi_dmul+0xb4>
 800060e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000612:	f04f 0500 	mov.w	r5, #0
 8000616:	fbe1 e502 	umlal	lr, r5, r1, r2
 800061a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000622:	f04f 0600 	mov.w	r6, #0
 8000626:	fbe1 5603 	umlal	r5, r6, r1, r3
 800062a:	f09c 0f00 	teq	ip, #0
 800062e:	bf18      	it	ne
 8000630:	f04e 0e01 	orrne.w	lr, lr, #1
 8000634:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000638:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800063c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000640:	d204      	bcs.n	800064c <__aeabi_dmul+0x80>
 8000642:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000646:	416d      	adcs	r5, r5
 8000648:	eb46 0606 	adc.w	r6, r6, r6
 800064c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000650:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000654:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000658:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800065c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000660:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000664:	bf88      	it	hi
 8000666:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800066a:	d81e      	bhi.n	80006aa <__aeabi_dmul+0xde>
 800066c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000670:	bf08      	it	eq
 8000672:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000676:	f150 0000 	adcs.w	r0, r0, #0
 800067a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000684:	ea46 0101 	orr.w	r1, r6, r1
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	ea81 0103 	eor.w	r1, r1, r3
 8000690:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000694:	bfc2      	ittt	gt
 8000696:	ebd4 050c 	rsbsgt	r5, r4, ip
 800069a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069e:	bd70      	popgt	{r4, r5, r6, pc}
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f04f 0e00 	mov.w	lr, #0
 80006a8:	3c01      	subs	r4, #1
 80006aa:	f300 80ab 	bgt.w	8000804 <__aeabi_dmul+0x238>
 80006ae:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006b2:	bfde      	ittt	le
 80006b4:	2000      	movle	r0, #0
 80006b6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ba:	bd70      	pople	{r4, r5, r6, pc}
 80006bc:	f1c4 0400 	rsb	r4, r4, #0
 80006c0:	3c20      	subs	r4, #32
 80006c2:	da35      	bge.n	8000730 <__aeabi_dmul+0x164>
 80006c4:	340c      	adds	r4, #12
 80006c6:	dc1b      	bgt.n	8000700 <__aeabi_dmul+0x134>
 80006c8:	f104 0414 	add.w	r4, r4, #20
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f305 	lsl.w	r3, r0, r5
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	fa21 f604 	lsr.w	r6, r1, r4
 80006f0:	eb42 0106 	adc.w	r1, r2, r6
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 040c 	rsb	r4, r4, #12
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f304 	lsl.w	r3, r0, r4
 800070c:	fa20 f005 	lsr.w	r0, r0, r5
 8000710:	fa01 f204 	lsl.w	r2, r1, r4
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	f141 0100 	adc.w	r1, r1, #0
 8000724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000728:	bf08      	it	eq
 800072a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f205 	lsl.w	r2, r0, r5
 8000738:	ea4e 0e02 	orr.w	lr, lr, r2
 800073c:	fa20 f304 	lsr.w	r3, r0, r4
 8000740:	fa01 f205 	lsl.w	r2, r1, r5
 8000744:	ea43 0302 	orr.w	r3, r3, r2
 8000748:	fa21 f004 	lsr.w	r0, r1, r4
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	fa21 f204 	lsr.w	r2, r1, r4
 8000754:	ea20 0002 	bic.w	r0, r0, r2
 8000758:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800075c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000760:	bf08      	it	eq
 8000762:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	f094 0f00 	teq	r4, #0
 800076c:	d10f      	bne.n	800078e <__aeabi_dmul+0x1c2>
 800076e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000772:	0040      	lsls	r0, r0, #1
 8000774:	eb41 0101 	adc.w	r1, r1, r1
 8000778:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800077c:	bf08      	it	eq
 800077e:	3c01      	subeq	r4, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1a6>
 8000782:	ea41 0106 	orr.w	r1, r1, r6
 8000786:	f095 0f00 	teq	r5, #0
 800078a:	bf18      	it	ne
 800078c:	4770      	bxne	lr
 800078e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000792:	0052      	lsls	r2, r2, #1
 8000794:	eb43 0303 	adc.w	r3, r3, r3
 8000798:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800079c:	bf08      	it	eq
 800079e:	3d01      	subeq	r5, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1c6>
 80007a2:	ea43 0306 	orr.w	r3, r3, r6
 80007a6:	4770      	bx	lr
 80007a8:	ea94 0f0c 	teq	r4, ip
 80007ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007b0:	bf18      	it	ne
 80007b2:	ea95 0f0c 	teqne	r5, ip
 80007b6:	d00c      	beq.n	80007d2 <__aeabi_dmul+0x206>
 80007b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007bc:	bf18      	it	ne
 80007be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c2:	d1d1      	bne.n	8000768 <__aeabi_dmul+0x19c>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d6:	bf06      	itte	eq
 80007d8:	4610      	moveq	r0, r2
 80007da:	4619      	moveq	r1, r3
 80007dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e0:	d019      	beq.n	8000816 <__aeabi_dmul+0x24a>
 80007e2:	ea94 0f0c 	teq	r4, ip
 80007e6:	d102      	bne.n	80007ee <__aeabi_dmul+0x222>
 80007e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007ec:	d113      	bne.n	8000816 <__aeabi_dmul+0x24a>
 80007ee:	ea95 0f0c 	teq	r5, ip
 80007f2:	d105      	bne.n	8000800 <__aeabi_dmul+0x234>
 80007f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f8:	bf1c      	itt	ne
 80007fa:	4610      	movne	r0, r2
 80007fc:	4619      	movne	r1, r3
 80007fe:	d10a      	bne.n	8000816 <__aeabi_dmul+0x24a>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800081a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081e:	bd70      	pop	{r4, r5, r6, pc}

08000820 <__aeabi_ddiv>:
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000826:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800082a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082e:	bf1d      	ittte	ne
 8000830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000834:	ea94 0f0c 	teqne	r4, ip
 8000838:	ea95 0f0c 	teqne	r5, ip
 800083c:	f000 f8a7 	bleq	800098e <__aeabi_ddiv+0x16e>
 8000840:	eba4 0405 	sub.w	r4, r4, r5
 8000844:	ea81 0e03 	eor.w	lr, r1, r3
 8000848:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800084c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000850:	f000 8088 	beq.w	8000964 <__aeabi_ddiv+0x144>
 8000854:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000858:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800085c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000860:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000864:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000868:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800086c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000870:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000874:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000878:	429d      	cmp	r5, r3
 800087a:	bf08      	it	eq
 800087c:	4296      	cmpeq	r6, r2
 800087e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000882:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000886:	d202      	bcs.n	800088e <__aeabi_ddiv+0x6e>
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	1ab6      	subs	r6, r6, r2
 8000890:	eb65 0503 	sbc.w	r5, r5, r3
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008da:	bf22      	ittt	cs
 80008dc:	1ab6      	subcs	r6, r6, r2
 80008de:	4675      	movcs	r5, lr
 80008e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f2:	bf22      	ittt	cs
 80008f4:	1ab6      	subcs	r6, r6, r2
 80008f6:	4675      	movcs	r5, lr
 80008f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000900:	d018      	beq.n	8000934 <__aeabi_ddiv+0x114>
 8000902:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000906:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800090a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000912:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000916:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800091a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091e:	d1c0      	bne.n	80008a2 <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000924:	d10b      	bne.n	800093e <__aeabi_ddiv+0x11e>
 8000926:	ea41 0100 	orr.w	r1, r1, r0
 800092a:	f04f 0000 	mov.w	r0, #0
 800092e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000932:	e7b6      	b.n	80008a2 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000938:	bf04      	itt	eq
 800093a:	4301      	orreq	r1, r0
 800093c:	2000      	moveq	r0, #0
 800093e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000942:	bf88      	it	hi
 8000944:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000948:	f63f aeaf 	bhi.w	80006aa <__aeabi_dmul+0xde>
 800094c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000950:	bf04      	itt	eq
 8000952:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000956:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800095a:	f150 0000 	adcs.w	r0, r0, #0
 800095e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000962:	bd70      	pop	{r4, r5, r6, pc}
 8000964:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000968:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800096c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000970:	bfc2      	ittt	gt
 8000972:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000976:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800097a:	bd70      	popgt	{r4, r5, r6, pc}
 800097c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000980:	f04f 0e00 	mov.w	lr, #0
 8000984:	3c01      	subs	r4, #1
 8000986:	e690      	b.n	80006aa <__aeabi_dmul+0xde>
 8000988:	ea45 0e06 	orr.w	lr, r5, r6
 800098c:	e68d      	b.n	80006aa <__aeabi_dmul+0xde>
 800098e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000992:	ea94 0f0c 	teq	r4, ip
 8000996:	bf08      	it	eq
 8000998:	ea95 0f0c 	teqeq	r5, ip
 800099c:	f43f af3b 	beq.w	8000816 <__aeabi_dmul+0x24a>
 80009a0:	ea94 0f0c 	teq	r4, ip
 80009a4:	d10a      	bne.n	80009bc <__aeabi_ddiv+0x19c>
 80009a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009aa:	f47f af34 	bne.w	8000816 <__aeabi_dmul+0x24a>
 80009ae:	ea95 0f0c 	teq	r5, ip
 80009b2:	f47f af25 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e72c      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009bc:	ea95 0f0c 	teq	r5, ip
 80009c0:	d106      	bne.n	80009d0 <__aeabi_ddiv+0x1b0>
 80009c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c6:	f43f aefd 	beq.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e722      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d4:	bf18      	it	ne
 80009d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009da:	f47f aec5 	bne.w	8000768 <__aeabi_dmul+0x19c>
 80009de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009e2:	f47f af0d 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ea:	f47f aeeb 	bne.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ee:	e712      	b.n	8000816 <__aeabi_dmul+0x24a>

080009f0 <__gedf2>:
 80009f0:	f04f 3cff 	mov.w	ip, #4294967295
 80009f4:	e006      	b.n	8000a04 <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__ledf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	e002      	b.n	8000a04 <__cmpdf2+0x4>
 80009fe:	bf00      	nop

08000a00 <__cmpdf2>:
 8000a00:	f04f 0c01 	mov.w	ip, #1
 8000a04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a1a:	d01b      	beq.n	8000a54 <__cmpdf2+0x54>
 8000a1c:	b001      	add	sp, #4
 8000a1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a22:	bf0c      	ite	eq
 8000a24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a28:	ea91 0f03 	teqne	r1, r3
 8000a2c:	bf02      	ittt	eq
 8000a2e:	ea90 0f02 	teqeq	r0, r2
 8000a32:	2000      	moveq	r0, #0
 8000a34:	4770      	bxeq	lr
 8000a36:	f110 0f00 	cmn.w	r0, #0
 8000a3a:	ea91 0f03 	teq	r1, r3
 8000a3e:	bf58      	it	pl
 8000a40:	4299      	cmppl	r1, r3
 8000a42:	bf08      	it	eq
 8000a44:	4290      	cmpeq	r0, r2
 8000a46:	bf2c      	ite	cs
 8000a48:	17d8      	asrcs	r0, r3, #31
 8000a4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4e:	f040 0001 	orr.w	r0, r0, #1
 8000a52:	4770      	bx	lr
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	d102      	bne.n	8000a64 <__cmpdf2+0x64>
 8000a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a62:	d107      	bne.n	8000a74 <__cmpdf2+0x74>
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	d1d6      	bne.n	8000a1c <__cmpdf2+0x1c>
 8000a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a72:	d0d3      	beq.n	8000a1c <__cmpdf2+0x1c>
 8000a74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_cdrcmple>:
 8000a7c:	4684      	mov	ip, r0
 8000a7e:	4610      	mov	r0, r2
 8000a80:	4662      	mov	r2, ip
 8000a82:	468c      	mov	ip, r1
 8000a84:	4619      	mov	r1, r3
 8000a86:	4663      	mov	r3, ip
 8000a88:	e000      	b.n	8000a8c <__aeabi_cdcmpeq>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_cdcmpeq>:
 8000a8c:	b501      	push	{r0, lr}
 8000a8e:	f7ff ffb7 	bl	8000a00 <__cmpdf2>
 8000a92:	2800      	cmp	r0, #0
 8000a94:	bf48      	it	mi
 8000a96:	f110 0f00 	cmnmi.w	r0, #0
 8000a9a:	bd01      	pop	{r0, pc}

08000a9c <__aeabi_dcmpeq>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff fff4 	bl	8000a8c <__aeabi_cdcmpeq>
 8000aa4:	bf0c      	ite	eq
 8000aa6:	2001      	moveq	r0, #1
 8000aa8:	2000      	movne	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmplt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffea 	bl	8000a8c <__aeabi_cdcmpeq>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmple>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffe0 	bl	8000a8c <__aeabi_cdcmpeq>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpge>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffce 	bl	8000a7c <__aeabi_cdrcmple>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpgt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffc4 	bl	8000a7c <__aeabi_cdrcmple>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpun>:
 8000b00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d102      	bne.n	8000b10 <__aeabi_dcmpun+0x10>
 8000b0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0e:	d10a      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b18:	d102      	bne.n	8000b20 <__aeabi_dcmpun+0x20>
 8000b1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0001 	mov.w	r0, #1
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_frsub>:
 8000c5c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c60:	e002      	b.n	8000c68 <__addsf3>
 8000c62:	bf00      	nop

08000c64 <__aeabi_fsub>:
 8000c64:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c68 <__addsf3>:
 8000c68:	0042      	lsls	r2, r0, #1
 8000c6a:	bf1f      	itttt	ne
 8000c6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c70:	ea92 0f03 	teqne	r2, r3
 8000c74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c7c:	d06a      	beq.n	8000d54 <__addsf3+0xec>
 8000c7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c86:	bfc1      	itttt	gt
 8000c88:	18d2      	addgt	r2, r2, r3
 8000c8a:	4041      	eorgt	r1, r0
 8000c8c:	4048      	eorgt	r0, r1
 8000c8e:	4041      	eorgt	r1, r0
 8000c90:	bfb8      	it	lt
 8000c92:	425b      	neglt	r3, r3
 8000c94:	2b19      	cmp	r3, #25
 8000c96:	bf88      	it	hi
 8000c98:	4770      	bxhi	lr
 8000c9a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ca6:	bf18      	it	ne
 8000ca8:	4240      	negne	r0, r0
 8000caa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cb2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cb6:	bf18      	it	ne
 8000cb8:	4249      	negne	r1, r1
 8000cba:	ea92 0f03 	teq	r2, r3
 8000cbe:	d03f      	beq.n	8000d40 <__addsf3+0xd8>
 8000cc0:	f1a2 0201 	sub.w	r2, r2, #1
 8000cc4:	fa41 fc03 	asr.w	ip, r1, r3
 8000cc8:	eb10 000c 	adds.w	r0, r0, ip
 8000ccc:	f1c3 0320 	rsb	r3, r3, #32
 8000cd0:	fa01 f103 	lsl.w	r1, r1, r3
 8000cd4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__addsf3+0x78>
 8000cda:	4249      	negs	r1, r1
 8000cdc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ce0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ce4:	d313      	bcc.n	8000d0e <__addsf3+0xa6>
 8000ce6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cea:	d306      	bcc.n	8000cfa <__addsf3+0x92>
 8000cec:	0840      	lsrs	r0, r0, #1
 8000cee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cf2:	f102 0201 	add.w	r2, r2, #1
 8000cf6:	2afe      	cmp	r2, #254	@ 0xfe
 8000cf8:	d251      	bcs.n	8000d9e <__addsf3+0x136>
 8000cfa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	ea40 0003 	orr.w	r0, r0, r3
 8000d0c:	4770      	bx	lr
 8000d0e:	0049      	lsls	r1, r1, #1
 8000d10:	eb40 0000 	adc.w	r0, r0, r0
 8000d14:	3a01      	subs	r2, #1
 8000d16:	bf28      	it	cs
 8000d18:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d1c:	d2ed      	bcs.n	8000cfa <__addsf3+0x92>
 8000d1e:	fab0 fc80 	clz	ip, r0
 8000d22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d26:	ebb2 020c 	subs.w	r2, r2, ip
 8000d2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d2e:	bfaa      	itet	ge
 8000d30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d34:	4252      	neglt	r2, r2
 8000d36:	4318      	orrge	r0, r3
 8000d38:	bfbc      	itt	lt
 8000d3a:	40d0      	lsrlt	r0, r2
 8000d3c:	4318      	orrlt	r0, r3
 8000d3e:	4770      	bx	lr
 8000d40:	f092 0f00 	teq	r2, #0
 8000d44:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d48:	bf06      	itte	eq
 8000d4a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d4e:	3201      	addeq	r2, #1
 8000d50:	3b01      	subne	r3, #1
 8000d52:	e7b5      	b.n	8000cc0 <__addsf3+0x58>
 8000d54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d5c:	bf18      	it	ne
 8000d5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d62:	d021      	beq.n	8000da8 <__addsf3+0x140>
 8000d64:	ea92 0f03 	teq	r2, r3
 8000d68:	d004      	beq.n	8000d74 <__addsf3+0x10c>
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	bf08      	it	eq
 8000d70:	4608      	moveq	r0, r1
 8000d72:	4770      	bx	lr
 8000d74:	ea90 0f01 	teq	r0, r1
 8000d78:	bf1c      	itt	ne
 8000d7a:	2000      	movne	r0, #0
 8000d7c:	4770      	bxne	lr
 8000d7e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d82:	d104      	bne.n	8000d8e <__addsf3+0x126>
 8000d84:	0040      	lsls	r0, r0, #1
 8000d86:	bf28      	it	cs
 8000d88:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d8c:	4770      	bx	lr
 8000d8e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d92:	bf3c      	itt	cc
 8000d94:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d98:	4770      	bxcc	lr
 8000d9a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d9e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000da2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da6:	4770      	bx	lr
 8000da8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dac:	bf16      	itet	ne
 8000dae:	4608      	movne	r0, r1
 8000db0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000db4:	4601      	movne	r1, r0
 8000db6:	0242      	lsls	r2, r0, #9
 8000db8:	bf06      	itte	eq
 8000dba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dbe:	ea90 0f01 	teqeq	r0, r1
 8000dc2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_ui2f>:
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	e004      	b.n	8000dd8 <__aeabi_i2f+0x8>
 8000dce:	bf00      	nop

08000dd0 <__aeabi_i2f>:
 8000dd0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dd4:	bf48      	it	mi
 8000dd6:	4240      	negmi	r0, r0
 8000dd8:	ea5f 0c00 	movs.w	ip, r0
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000de4:	4601      	mov	r1, r0
 8000de6:	f04f 0000 	mov.w	r0, #0
 8000dea:	e01c      	b.n	8000e26 <__aeabi_l2f+0x2a>

08000dec <__aeabi_ul2f>:
 8000dec:	ea50 0201 	orrs.w	r2, r0, r1
 8000df0:	bf08      	it	eq
 8000df2:	4770      	bxeq	lr
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e00a      	b.n	8000e10 <__aeabi_l2f+0x14>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_l2f>:
 8000dfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000e00:	bf08      	it	eq
 8000e02:	4770      	bxeq	lr
 8000e04:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e08:	d502      	bpl.n	8000e10 <__aeabi_l2f+0x14>
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e10:	ea5f 0c01 	movs.w	ip, r1
 8000e14:	bf02      	ittt	eq
 8000e16:	4684      	moveq	ip, r0
 8000e18:	4601      	moveq	r1, r0
 8000e1a:	2000      	moveq	r0, #0
 8000e1c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e20:	bf08      	it	eq
 8000e22:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e26:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e2a:	fabc f28c 	clz	r2, ip
 8000e2e:	3a08      	subs	r2, #8
 8000e30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e34:	db10      	blt.n	8000e58 <__aeabi_l2f+0x5c>
 8000e36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e40:	f1c2 0220 	rsb	r2, r2, #32
 8000e44:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	eb43 0002 	adc.w	r0, r3, r2
 8000e50:	bf08      	it	eq
 8000e52:	f020 0001 	biceq.w	r0, r0, #1
 8000e56:	4770      	bx	lr
 8000e58:	f102 0220 	add.w	r2, r2, #32
 8000e5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e60:	f1c2 0220 	rsb	r2, r2, #32
 8000e64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e68:	fa21 f202 	lsr.w	r2, r1, r2
 8000e6c:	eb43 0002 	adc.w	r0, r3, r2
 8000e70:	bf08      	it	eq
 8000e72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e76:	4770      	bx	lr

08000e78 <__aeabi_fmul>:
 8000e78:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e80:	bf1e      	ittt	ne
 8000e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e86:	ea92 0f0c 	teqne	r2, ip
 8000e8a:	ea93 0f0c 	teqne	r3, ip
 8000e8e:	d06f      	beq.n	8000f70 <__aeabi_fmul+0xf8>
 8000e90:	441a      	add	r2, r3
 8000e92:	ea80 0c01 	eor.w	ip, r0, r1
 8000e96:	0240      	lsls	r0, r0, #9
 8000e98:	bf18      	it	ne
 8000e9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e9e:	d01e      	beq.n	8000ede <__aeabi_fmul+0x66>
 8000ea0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ea4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ea8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000eac:	fba0 3101 	umull	r3, r1, r0, r1
 8000eb0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000eb4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000eb8:	bf3e      	ittt	cc
 8000eba:	0049      	lslcc	r1, r1, #1
 8000ebc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ec0:	005b      	lslcc	r3, r3, #1
 8000ec2:	ea40 0001 	orr.w	r0, r0, r1
 8000ec6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eca:	2afd      	cmp	r2, #253	@ 0xfd
 8000ecc:	d81d      	bhi.n	8000f0a <__aeabi_fmul+0x92>
 8000ece:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ed2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed6:	bf08      	it	eq
 8000ed8:	f020 0001 	biceq.w	r0, r0, #1
 8000edc:	4770      	bx	lr
 8000ede:	f090 0f00 	teq	r0, #0
 8000ee2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee6:	bf08      	it	eq
 8000ee8:	0249      	lsleq	r1, r1, #9
 8000eea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ef2:	3a7f      	subs	r2, #127	@ 0x7f
 8000ef4:	bfc2      	ittt	gt
 8000ef6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000efa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000efe:	4770      	bxgt	lr
 8000f00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f04:	f04f 0300 	mov.w	r3, #0
 8000f08:	3a01      	subs	r2, #1
 8000f0a:	dc5d      	bgt.n	8000fc8 <__aeabi_fmul+0x150>
 8000f0c:	f112 0f19 	cmn.w	r2, #25
 8000f10:	bfdc      	itt	le
 8000f12:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f16:	4770      	bxle	lr
 8000f18:	f1c2 0200 	rsb	r2, r2, #0
 8000f1c:	0041      	lsls	r1, r0, #1
 8000f1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000f22:	f1c2 0220 	rsb	r2, r2, #32
 8000f26:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f2a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f2e:	f140 0000 	adc.w	r0, r0, #0
 8000f32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f36:	bf08      	it	eq
 8000f38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f3c:	4770      	bx	lr
 8000f3e:	f092 0f00 	teq	r2, #0
 8000f42:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f46:	bf02      	ittt	eq
 8000f48:	0040      	lsleq	r0, r0, #1
 8000f4a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f4e:	3a01      	subeq	r2, #1
 8000f50:	d0f9      	beq.n	8000f46 <__aeabi_fmul+0xce>
 8000f52:	ea40 000c 	orr.w	r0, r0, ip
 8000f56:	f093 0f00 	teq	r3, #0
 8000f5a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0049      	lsleq	r1, r1, #1
 8000f62:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f66:	3b01      	subeq	r3, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fmul+0xe6>
 8000f6a:	ea41 010c 	orr.w	r1, r1, ip
 8000f6e:	e78f      	b.n	8000e90 <__aeabi_fmul+0x18>
 8000f70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f74:	ea92 0f0c 	teq	r2, ip
 8000f78:	bf18      	it	ne
 8000f7a:	ea93 0f0c 	teqne	r3, ip
 8000f7e:	d00a      	beq.n	8000f96 <__aeabi_fmul+0x11e>
 8000f80:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f84:	bf18      	it	ne
 8000f86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f8a:	d1d8      	bne.n	8000f3e <__aeabi_fmul+0xc6>
 8000f8c:	ea80 0001 	eor.w	r0, r0, r1
 8000f90:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f94:	4770      	bx	lr
 8000f96:	f090 0f00 	teq	r0, #0
 8000f9a:	bf17      	itett	ne
 8000f9c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000fa0:	4608      	moveq	r0, r1
 8000fa2:	f091 0f00 	teqne	r1, #0
 8000fa6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000faa:	d014      	beq.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fac:	ea92 0f0c 	teq	r2, ip
 8000fb0:	d101      	bne.n	8000fb6 <__aeabi_fmul+0x13e>
 8000fb2:	0242      	lsls	r2, r0, #9
 8000fb4:	d10f      	bne.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fb6:	ea93 0f0c 	teq	r3, ip
 8000fba:	d103      	bne.n	8000fc4 <__aeabi_fmul+0x14c>
 8000fbc:	024b      	lsls	r3, r1, #9
 8000fbe:	bf18      	it	ne
 8000fc0:	4608      	movne	r0, r1
 8000fc2:	d108      	bne.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fc4:	ea80 0001 	eor.w	r0, r0, r1
 8000fc8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fcc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fd4:	4770      	bx	lr
 8000fd6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fda:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fde:	4770      	bx	lr

08000fe0 <__aeabi_fdiv>:
 8000fe0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fe4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fe8:	bf1e      	ittt	ne
 8000fea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fee:	ea92 0f0c 	teqne	r2, ip
 8000ff2:	ea93 0f0c 	teqne	r3, ip
 8000ff6:	d069      	beq.n	80010cc <__aeabi_fdiv+0xec>
 8000ff8:	eba2 0203 	sub.w	r2, r2, r3
 8000ffc:	ea80 0c01 	eor.w	ip, r0, r1
 8001000:	0249      	lsls	r1, r1, #9
 8001002:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001006:	d037      	beq.n	8001078 <__aeabi_fdiv+0x98>
 8001008:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800100c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001010:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001014:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001018:	428b      	cmp	r3, r1
 800101a:	bf38      	it	cc
 800101c:	005b      	lslcc	r3, r3, #1
 800101e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001022:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001026:	428b      	cmp	r3, r1
 8001028:	bf24      	itt	cs
 800102a:	1a5b      	subcs	r3, r3, r1
 800102c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001030:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001034:	bf24      	itt	cs
 8001036:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800103a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800103e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001042:	bf24      	itt	cs
 8001044:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001048:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800104c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001050:	bf24      	itt	cs
 8001052:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001056:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800105a:	011b      	lsls	r3, r3, #4
 800105c:	bf18      	it	ne
 800105e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001062:	d1e0      	bne.n	8001026 <__aeabi_fdiv+0x46>
 8001064:	2afd      	cmp	r2, #253	@ 0xfd
 8001066:	f63f af50 	bhi.w	8000f0a <__aeabi_fmul+0x92>
 800106a:	428b      	cmp	r3, r1
 800106c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001070:	bf08      	it	eq
 8001072:	f020 0001 	biceq.w	r0, r0, #1
 8001076:	4770      	bx	lr
 8001078:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800107c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001080:	327f      	adds	r2, #127	@ 0x7f
 8001082:	bfc2      	ittt	gt
 8001084:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001088:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800108c:	4770      	bxgt	lr
 800108e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	3a01      	subs	r2, #1
 8001098:	e737      	b.n	8000f0a <__aeabi_fmul+0x92>
 800109a:	f092 0f00 	teq	r2, #0
 800109e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80010a2:	bf02      	ittt	eq
 80010a4:	0040      	lsleq	r0, r0, #1
 80010a6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80010aa:	3a01      	subeq	r2, #1
 80010ac:	d0f9      	beq.n	80010a2 <__aeabi_fdiv+0xc2>
 80010ae:	ea40 000c 	orr.w	r0, r0, ip
 80010b2:	f093 0f00 	teq	r3, #0
 80010b6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010ba:	bf02      	ittt	eq
 80010bc:	0049      	lsleq	r1, r1, #1
 80010be:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010c2:	3b01      	subeq	r3, #1
 80010c4:	d0f9      	beq.n	80010ba <__aeabi_fdiv+0xda>
 80010c6:	ea41 010c 	orr.w	r1, r1, ip
 80010ca:	e795      	b.n	8000ff8 <__aeabi_fdiv+0x18>
 80010cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010d0:	ea92 0f0c 	teq	r2, ip
 80010d4:	d108      	bne.n	80010e8 <__aeabi_fdiv+0x108>
 80010d6:	0242      	lsls	r2, r0, #9
 80010d8:	f47f af7d 	bne.w	8000fd6 <__aeabi_fmul+0x15e>
 80010dc:	ea93 0f0c 	teq	r3, ip
 80010e0:	f47f af70 	bne.w	8000fc4 <__aeabi_fmul+0x14c>
 80010e4:	4608      	mov	r0, r1
 80010e6:	e776      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 80010e8:	ea93 0f0c 	teq	r3, ip
 80010ec:	d104      	bne.n	80010f8 <__aeabi_fdiv+0x118>
 80010ee:	024b      	lsls	r3, r1, #9
 80010f0:	f43f af4c 	beq.w	8000f8c <__aeabi_fmul+0x114>
 80010f4:	4608      	mov	r0, r1
 80010f6:	e76e      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 80010f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010fc:	bf18      	it	ne
 80010fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001102:	d1ca      	bne.n	800109a <__aeabi_fdiv+0xba>
 8001104:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001108:	f47f af5c 	bne.w	8000fc4 <__aeabi_fmul+0x14c>
 800110c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001110:	f47f af3c 	bne.w	8000f8c <__aeabi_fmul+0x114>
 8001114:	e75f      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 8001116:	bf00      	nop

08001118 <__gesf2>:
 8001118:	f04f 3cff 	mov.w	ip, #4294967295
 800111c:	e006      	b.n	800112c <__cmpsf2+0x4>
 800111e:	bf00      	nop

08001120 <__lesf2>:
 8001120:	f04f 0c01 	mov.w	ip, #1
 8001124:	e002      	b.n	800112c <__cmpsf2+0x4>
 8001126:	bf00      	nop

08001128 <__cmpsf2>:
 8001128:	f04f 0c01 	mov.w	ip, #1
 800112c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001130:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001134:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001138:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800113c:	bf18      	it	ne
 800113e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001142:	d011      	beq.n	8001168 <__cmpsf2+0x40>
 8001144:	b001      	add	sp, #4
 8001146:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800114a:	bf18      	it	ne
 800114c:	ea90 0f01 	teqne	r0, r1
 8001150:	bf58      	it	pl
 8001152:	ebb2 0003 	subspl.w	r0, r2, r3
 8001156:	bf88      	it	hi
 8001158:	17c8      	asrhi	r0, r1, #31
 800115a:	bf38      	it	cc
 800115c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001160:	bf18      	it	ne
 8001162:	f040 0001 	orrne.w	r0, r0, #1
 8001166:	4770      	bx	lr
 8001168:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800116c:	d102      	bne.n	8001174 <__cmpsf2+0x4c>
 800116e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001172:	d105      	bne.n	8001180 <__cmpsf2+0x58>
 8001174:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001178:	d1e4      	bne.n	8001144 <__cmpsf2+0x1c>
 800117a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800117e:	d0e1      	beq.n	8001144 <__cmpsf2+0x1c>
 8001180:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_cfrcmple>:
 8001188:	4684      	mov	ip, r0
 800118a:	4608      	mov	r0, r1
 800118c:	4661      	mov	r1, ip
 800118e:	e7ff      	b.n	8001190 <__aeabi_cfcmpeq>

08001190 <__aeabi_cfcmpeq>:
 8001190:	b50f      	push	{r0, r1, r2, r3, lr}
 8001192:	f7ff ffc9 	bl	8001128 <__cmpsf2>
 8001196:	2800      	cmp	r0, #0
 8001198:	bf48      	it	mi
 800119a:	f110 0f00 	cmnmi.w	r0, #0
 800119e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080011a0 <__aeabi_fcmpeq>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff fff4 	bl	8001190 <__aeabi_cfcmpeq>
 80011a8:	bf0c      	ite	eq
 80011aa:	2001      	moveq	r0, #1
 80011ac:	2000      	movne	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmplt>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffea 	bl	8001190 <__aeabi_cfcmpeq>
 80011bc:	bf34      	ite	cc
 80011be:	2001      	movcc	r0, #1
 80011c0:	2000      	movcs	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmple>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffe0 	bl	8001190 <__aeabi_cfcmpeq>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpge>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffd2 	bl	8001188 <__aeabi_cfrcmple>
 80011e4:	bf94      	ite	ls
 80011e6:	2001      	movls	r0, #1
 80011e8:	2000      	movhi	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_fcmpgt>:
 80011f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011f4:	f7ff ffc8 	bl	8001188 <__aeabi_cfrcmple>
 80011f8:	bf34      	ite	cc
 80011fa:	2001      	movcc	r0, #1
 80011fc:	2000      	movcs	r0, #0
 80011fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001202:	bf00      	nop

08001204 <__aeabi_fcmpun>:
 8001204:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001208:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800120c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001210:	d102      	bne.n	8001218 <__aeabi_fcmpun+0x14>
 8001212:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001216:	d108      	bne.n	800122a <__aeabi_fcmpun+0x26>
 8001218:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800121c:	d102      	bne.n	8001224 <__aeabi_fcmpun+0x20>
 800121e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001222:	d102      	bne.n	800122a <__aeabi_fcmpun+0x26>
 8001224:	f04f 0000 	mov.w	r0, #0
 8001228:	4770      	bx	lr
 800122a:	f04f 0001 	mov.w	r0, #1
 800122e:	4770      	bx	lr

08001230 <__aeabi_d2lz>:
 8001230:	b538      	push	{r3, r4, r5, lr}
 8001232:	2200      	movs	r2, #0
 8001234:	2300      	movs	r3, #0
 8001236:	4604      	mov	r4, r0
 8001238:	460d      	mov	r5, r1
 800123a:	f7ff fc39 	bl	8000ab0 <__aeabi_dcmplt>
 800123e:	b928      	cbnz	r0, 800124c <__aeabi_d2lz+0x1c>
 8001240:	4620      	mov	r0, r4
 8001242:	4629      	mov	r1, r5
 8001244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001248:	f000 b80a 	b.w	8001260 <__aeabi_d2ulz>
 800124c:	4620      	mov	r0, r4
 800124e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001252:	f000 f805 	bl	8001260 <__aeabi_d2ulz>
 8001256:	4240      	negs	r0, r0
 8001258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800125c:	bd38      	pop	{r3, r4, r5, pc}
 800125e:	bf00      	nop

08001260 <__aeabi_d2ulz>:
 8001260:	b5d0      	push	{r4, r6, r7, lr}
 8001262:	2200      	movs	r2, #0
 8001264:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <__aeabi_d2ulz+0x34>)
 8001266:	4606      	mov	r6, r0
 8001268:	460f      	mov	r7, r1
 800126a:	f7ff f9af 	bl	80005cc <__aeabi_dmul>
 800126e:	f7ff fc85 	bl	8000b7c <__aeabi_d2uiz>
 8001272:	4604      	mov	r4, r0
 8001274:	f7ff f930 	bl	80004d8 <__aeabi_ui2d>
 8001278:	2200      	movs	r2, #0
 800127a:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <__aeabi_d2ulz+0x38>)
 800127c:	f7ff f9a6 	bl	80005cc <__aeabi_dmul>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	4630      	mov	r0, r6
 8001286:	4639      	mov	r1, r7
 8001288:	f7fe ffe8 	bl	800025c <__aeabi_dsub>
 800128c:	f7ff fc76 	bl	8000b7c <__aeabi_d2uiz>
 8001290:	4621      	mov	r1, r4
 8001292:	bdd0      	pop	{r4, r6, r7, pc}
 8001294:	3df00000 	.word	0x3df00000
 8001298:	41f00000 	.word	0x41f00000

0800129c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80012a0:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <MX_CAN_Init+0x64>)
 80012a2:	4a18      	ldr	r2, [pc, #96]	@ (8001304 <MX_CAN_Init+0x68>)
 80012a4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80012a6:	4b16      	ldr	r3, [pc, #88]	@ (8001300 <MX_CAN_Init+0x64>)
 80012a8:	2208      	movs	r2, #8
 80012aa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80012ac:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012b2:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <MX_CAN_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ba:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80012be:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <MX_CAN_Init+0x64>)
 80012c2:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 80012c6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80012c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <MX_CAN_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <MX_CAN_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <MX_CAN_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <MX_CAN_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_CAN_Init+0x64>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ee:	f003 f9dd 	bl	80046ac <HAL_CAN_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80012f8:	f001 fef6 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000354 	.word	0x20000354
 8001304:	40006400 	.word	0x40006400

08001308 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a29      	ldr	r2, [pc, #164]	@ (80013c8 <HAL_CAN_MspInit+0xc0>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d14b      	bne.n	80013c0 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001328:	4b28      	ldr	r3, [pc, #160]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	4a27      	ldr	r2, [pc, #156]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 800132e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001332:	61d3      	str	r3, [r2, #28]
 8001334:	4b25      	ldr	r3, [pc, #148]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 8001336:	69db      	ldr	r3, [r3, #28]
 8001338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001340:	4b22      	ldr	r3, [pc, #136]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	4a21      	ldr	r2, [pc, #132]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6193      	str	r3, [r2, #24]
 800134c:	4b1f      	ldr	r3, [pc, #124]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	f003 0308 	and.w	r3, r3, #8
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800135c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135e:	2300      	movs	r3, #0
 8001360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	4619      	mov	r1, r3
 800136c:	4818      	ldr	r0, [pc, #96]	@ (80013d0 <HAL_CAN_MspInit+0xc8>)
 800136e:	f004 f8bd 	bl	80054ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001372:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	4812      	ldr	r0, [pc, #72]	@ (80013d0 <HAL_CAN_MspInit+0xc8>)
 8001388:	f004 f8b0 	bl	80054ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_CAN_MspInit+0xcc>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013aa:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <HAL_CAN_MspInit+0xcc>)
 80013ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ae:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2105      	movs	r1, #5
 80013b4:	2014      	movs	r0, #20
 80013b6:	f004 f86e 	bl	8005496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80013ba:	2014      	movs	r0, #20
 80013bc:	f004 f887 	bl	80054ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80013c0:	bf00      	nop
 80013c2:	3728      	adds	r7, #40	@ 0x28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40006400 	.word	0x40006400
 80013cc:	40021000 	.word	0x40021000
 80013d0:	40010c00 	.word	0x40010c00
 80013d4:	40010000 	.word	0x40010000

080013d8 <CanFilterSetup>:
}

/* USER CODE BEGIN 1 */

void CanFilterSetup(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* TODO: Review Filter Implementation */
  // Use mask and list mode to filter IDs from the CAN ID BOM

  // Filter for 0x500 and 0x600 IDs
  CAN_filter0.FilterIdHigh = 0x0000;
 80013dc:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <CanFilterSetup+0x48>)
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
  CAN_filter0.FilterMaskIdHigh = 0x0000;
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <CanFilterSetup+0x48>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]

  CAN_filter0.FilterIdLow = 0x0000;
 80013e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <CanFilterSetup+0x48>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	605a      	str	r2, [r3, #4]
  CAN_filter0.FilterMaskIdLow = 0x0000;
 80013ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <CanFilterSetup+0x48>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]

  CAN_filter0.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <CanFilterSetup+0x48>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  CAN_filter0.FilterBank = (uint32_t) 0;
 80013fa:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <CanFilterSetup+0x48>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	615a      	str	r2, [r3, #20]
  CAN_filter0.FilterMode = CAN_FILTERMODE_IDMASK;
 8001400:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <CanFilterSetup+0x48>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
  CAN_filter0.FilterScale = CAN_FILTERSCALE_16BIT;
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <CanFilterSetup+0x48>)
 8001408:	2200      	movs	r2, #0
 800140a:	61da      	str	r2, [r3, #28]
  CAN_filter0.FilterActivation = CAN_FILTER_ENABLE;
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <CanFilterSetup+0x48>)
 800140e:	2201      	movs	r2, #1
 8001410:	621a      	str	r2, [r3, #32]

  // Configure reception filters
  HAL_CAN_ConfigFilter(&hcan, &CAN_filter0);
 8001412:	4903      	ldr	r1, [pc, #12]	@ (8001420 <CanFilterSetup+0x48>)
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <CanFilterSetup+0x4c>)
 8001416:	f003 fa44 	bl	80048a2 <HAL_CAN_ConfigFilter>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000708 	.word	0x20000708
 8001424:	20000354 	.word	0x20000354

08001428 <Can_Init>:

/*
 * CAN set-up: Sets up the filters, Starts CAN with HAL, and Activates notifications for interrupts.
 */
void Can_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
  CanFilterSetup();
 800142e:	f7ff ffd3 	bl	80013d8 <CanFilterSetup>
  can_start = HAL_CAN_Start(&hcan);
 8001432:	4808      	ldr	r0, [pc, #32]	@ (8001454 <Can_Init+0x2c>)
 8001434:	f003 fafe 	bl	8004a34 <HAL_CAN_Start>
 8001438:	4603      	mov	r3, r0
 800143a:	461a      	mov	r2, r3
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <Can_Init+0x30>)
 800143e:	701a      	strb	r2, [r3, #0]
  assert_param(can_start == HAL_OK);

  HAL_StatusTypeDef can_notification_status = HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001440:	2102      	movs	r1, #2
 8001442:	4804      	ldr	r0, [pc, #16]	@ (8001454 <Can_Init+0x2c>)
 8001444:	f003 fd2a 	bl	8004e9c <HAL_CAN_ActivateNotification>
 8001448:	4603      	mov	r3, r0
 800144a:	71fb      	strb	r3, [r7, #7]
  assert_param(can_notification_status == HAL_OK);

  /* To avoid warning of unused variable */
  (void) can_notification_status;
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000354 	.word	0x20000354
 8001458:	2000034c 	.word	0x2000034c

0800145c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800145c:	b5b0      	push	{r4, r5, r7, lr}
 800145e:	b08e      	sub	sp, #56	@ 0x38
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint8_t can_data[8];


  /* Get CAN message */
//  while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) != 0) {
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_data);  // TODO: Put can_rx_header and can_data into a data structure able to be accessed in the freertos task
 8001464:	f107 030c 	add.w	r3, r7, #12
 8001468:	f107 0214 	add.w	r2, r7, #20
 800146c:	2100      	movs	r1, #0
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f003 fbf3 	bl	8004c5a <HAL_CAN_GetRxMessage>
  //  printf("%d\n\r", HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0));
    /* Put CAN message in the Queue */
    CAN_msg_t *new_CAN_msg;
    new_CAN_msg = osPoolAlloc(CAN_MSG_memory_pool);
 8001474:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f008 fcf2 	bl	8009e62 <osPoolAlloc>
 800147e:	6338      	str	r0, [r7, #48]	@ 0x30
    new_CAN_msg->header = can_rx_header;
 8001480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001482:	461d      	mov	r5, r3
 8001484:	f107 0414 	add.w	r4, r7, #20
 8001488:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001490:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    for(int i = 0; i < 8; i++) {
 8001494:	2300      	movs	r3, #0
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
 8001498:	e00d      	b.n	80014b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
      new_CAN_msg->data[i] = can_data[i];
 800149a:	f107 020c 	add.w	r2, r7, #12
 800149e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014a0:	4413      	add	r3, r2
 80014a2:	7819      	ldrb	r1, [r3, #0]
 80014a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014a8:	4413      	add	r3, r2
 80014aa:	331c      	adds	r3, #28
 80014ac:	460a      	mov	r2, r1
 80014ae:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 8; i++) {
 80014b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b2:	3301      	adds	r3, #1
 80014b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80014b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b8:	2b07      	cmp	r3, #7
 80014ba:	ddee      	ble.n	800149a <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
    }
    new_CAN_msg->timestamp.double_value = get_current_timestamp();
 80014bc:	f002 fd3c 	bl	8003f38 <get_current_timestamp>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f818 	bl	80004f8 <__aeabi_i2d>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80014ce:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    osMessagePut(CAN_MSG_Rx_Queue, new_CAN_msg, osWaitForever);
 80014d2:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014da:	f04f 32ff 	mov.w	r2, #4294967295
 80014de:	4619      	mov	r1, r3
 80014e0:	f008 fd8a 	bl	8009ff8 <osMessagePut>
//  }

  /* Set the Flag to CAN_READY */
  osSignalSet(readCANTaskHandle, CAN_READY);
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2101      	movs	r1, #1
 80014ea:	4618      	mov	r0, r3
 80014ec:	f008 fbd0 	bl	8009c90 <osSignalSet>

  /* To avoid warning of unused variable */
  //(void) status;
}
 80014f0:	bf00      	nop
 80014f2:	3738      	adds	r7, #56	@ 0x38
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bdb0      	pop	{r4, r5, r7, pc}
 80014f8:	2000038c 	.word	0x2000038c
 80014fc:	20000390 	.word	0x20000390
 8001500:	20000398 	.word	0x20000398

08001504 <DebugIO_Init>:
 * Configure a UART peripheral assignment for printf debugging
 *
 * @param huart HAL handle for the UART to use for printf debugging
*/
void DebugIO_Init(UART_HandleTypeDef *huart)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
    io_huart = huart;
 800150c:	4a03      	ldr	r2, [pc, #12]	@ (800151c <DebugIO_Init+0x18>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6013      	str	r3, [r2, #0]
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	2000037c 	.word	0x2000037c

08001520 <__io_putchar>:

// Configure where printf() and putchar() output goes
int __io_putchar(int ch)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
#ifdef USE_UART
    // Output on UART
    HAL_UART_Transmit(io_huart, (uint8_t *)&ch, 1, 0xFFFF);
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <__io_putchar+0x24>)
 800152a:	6818      	ldr	r0, [r3, #0]
 800152c:	1d39      	adds	r1, r7, #4
 800152e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001532:	2201      	movs	r2, #1
 8001534:	f008 f8d8 	bl	80096e8 <HAL_UART_Transmit>
#ifdef USE_SWO
    // Output on Serial Wire Output (SWO)
    ITM_SendChar(ch);
#endif // USE_SWO

    return ch;
 8001538:	687b      	ldr	r3, [r7, #4]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2000037c 	.word	0x2000037c

08001548 <__io_getchar>:

int __io_getchar()
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
    // Implement if needed
    return 0;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr

08001556 <_read>:

#ifdef NO_SYSCALL
int _read(int file, char *ptr, int len)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	e00a      	b.n	800157e <_read+0x28>
    {
        *ptr++ = __io_getchar();
 8001568:	f7ff ffee 	bl	8001548 <__io_getchar>
 800156c:	4601      	mov	r1, r0
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	60ba      	str	r2, [r7, #8]
 8001574:	b2ca      	uxtb	r2, r1
 8001576:	701a      	strb	r2, [r3, #0]
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	3301      	adds	r3, #1
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	429a      	cmp	r2, r3
 8001584:	dbf0      	blt.n	8001568 <_read+0x12>
    }

    return len;
 8001586:	687b      	ldr	r3, [r7, #4]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <_write>:

int _write(int file, char *ptr, int len)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
 80015a0:	e009      	b.n	80015b6 <_write+0x26>
    {
        __io_putchar(*ptr++);
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	60ba      	str	r2, [r7, #8]
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff ffb8 	bl	8001520 <__io_putchar>
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	dbf1      	blt.n	80015a2 <_write+0x12>
    }
    return len;
 80015be:	687b      	ldr	r3, [r7, #4]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2140      	movs	r1, #64	@ 0x40
 80015d0:	4803      	ldr	r0, [pc, #12]	@ (80015e0 <SELECT+0x18>)
 80015d2:	f004 f936 	bl	8005842 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015d6:	2001      	movs	r0, #1
 80015d8:	f003 f844 	bl	8004664 <HAL_Delay>
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40010c00 	.word	0x40010c00

080015e4 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2140      	movs	r1, #64	@ 0x40
 80015ec:	4803      	ldr	r0, [pc, #12]	@ (80015fc <DESELECT+0x18>)
 80015ee:	f004 f928 	bl	8005842 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f003 f836 	bl	8004664 <HAL_Delay>
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40010c00 	.word	0x40010c00

08001600 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800160a:	bf00      	nop
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <SPI_TxByte+0x30>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b02      	cmp	r3, #2
 8001618:	d1f8      	bne.n	800160c <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800161a:	1df9      	adds	r1, r7, #7
 800161c:	2364      	movs	r3, #100	@ 0x64
 800161e:	2201      	movs	r2, #1
 8001620:	4803      	ldr	r0, [pc, #12]	@ (8001630 <SPI_TxByte+0x30>)
 8001622:	f007 fa07 	bl	8008a34 <HAL_SPI_Transmit>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000780 	.word	0x20000780

08001634 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001640:	bf00      	nop
 8001642:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <SPI_TxBuffer+0x30>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b02      	cmp	r3, #2
 800164e:	d1f8      	bne.n	8001642 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001650:	887a      	ldrh	r2, [r7, #2]
 8001652:	2364      	movs	r3, #100	@ 0x64
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	4803      	ldr	r0, [pc, #12]	@ (8001664 <SPI_TxBuffer+0x30>)
 8001658:	f007 f9ec 	bl	8008a34 <HAL_SPI_Transmit>
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000780 	.word	0x20000780

08001668 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800166e:	23ff      	movs	r3, #255	@ 0xff
 8001670:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001672:	bf00      	nop
 8001674:	4b09      	ldr	r3, [pc, #36]	@ (800169c <SPI_RxByte+0x34>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b02      	cmp	r3, #2
 8001680:	d1f8      	bne.n	8001674 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001682:	1dba      	adds	r2, r7, #6
 8001684:	1df9      	adds	r1, r7, #7
 8001686:	2364      	movs	r3, #100	@ 0x64
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	2301      	movs	r3, #1
 800168c:	4803      	ldr	r0, [pc, #12]	@ (800169c <SPI_RxByte+0x34>)
 800168e:	f007 fb14 	bl	8008cba <HAL_SPI_TransmitReceive>

	return data;
 8001692:	79bb      	ldrb	r3, [r7, #6]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000780 	.word	0x20000780

080016a0 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80016a8:	f7ff ffde 	bl	8001668 <SPI_RxByte>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	701a      	strb	r2, [r3, #0]
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <SD_ReadyWait+0x30>)
 80016c4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016c8:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80016ca:	f7ff ffcd 	bl	8001668 <SPI_RxByte>
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	2bff      	cmp	r3, #255	@ 0xff
 80016d6:	d003      	beq.n	80016e0 <SD_ReadyWait+0x24>
 80016d8:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <SD_ReadyWait+0x30>)
 80016da:	881b      	ldrh	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1f4      	bne.n	80016ca <SD_ReadyWait+0xe>

	return res;
 80016e0:	79fb      	ldrb	r3, [r7, #7]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000382 	.word	0x20000382

080016f0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80016f6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80016fa:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80016fc:	f7ff ff72 	bl	80015e4 <DESELECT>
	for(int i = 0; i < 10; i++)
 8001700:	2300      	movs	r3, #0
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	e005      	b.n	8001712 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8001706:	20ff      	movs	r0, #255	@ 0xff
 8001708:	f7ff ff7a 	bl	8001600 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	3301      	adds	r3, #1
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	2b09      	cmp	r3, #9
 8001716:	ddf6      	ble.n	8001706 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8001718:	f7ff ff56 	bl	80015c8 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800171c:	2340      	movs	r3, #64	@ 0x40
 800171e:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8001730:	2395      	movs	r3, #149	@ 0x95
 8001732:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001734:	463b      	mov	r3, r7
 8001736:	2106      	movs	r1, #6
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff7b 	bl	8001634 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800173e:	e002      	b.n	8001746 <SD_PowerOn+0x56>
	{
		cnt--;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	3b01      	subs	r3, #1
 8001744:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8001746:	f7ff ff8f 	bl	8001668 <SPI_RxByte>
 800174a:	4603      	mov	r3, r0
 800174c:	2b01      	cmp	r3, #1
 800174e:	d002      	beq.n	8001756 <SD_PowerOn+0x66>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1f4      	bne.n	8001740 <SD_PowerOn+0x50>
	}

	DESELECT();
 8001756:	f7ff ff45 	bl	80015e4 <DESELECT>
	SPI_TxByte(0XFF);
 800175a:	20ff      	movs	r0, #255	@ 0xff
 800175c:	f7ff ff50 	bl	8001600 <SPI_TxByte>

	PowerFlag = 1;
 8001760:	4b03      	ldr	r3, [pc, #12]	@ (8001770 <SD_PowerOn+0x80>)
 8001762:	2201      	movs	r2, #1
 8001764:	701a      	strb	r2, [r3, #0]
}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000385 	.word	0x20000385

08001774 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001778:	4b03      	ldr	r3, [pc, #12]	@ (8001788 <SD_PowerOff+0x14>)
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]
}
 800177e:	bf00      	nop
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	20000385 	.word	0x20000385

0800178c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001790:	4b02      	ldr	r3, [pc, #8]	@ (800179c <SD_CheckPower+0x10>)
 8001792:	781b      	ldrb	r3, [r3, #0]
}
 8001794:	4618      	mov	r0, r3
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	20000385 	.word	0x20000385

080017a0 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80017aa:	4b13      	ldr	r3, [pc, #76]	@ (80017f8 <SD_RxDataBlock+0x58>)
 80017ac:	22c8      	movs	r2, #200	@ 0xc8
 80017ae:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80017b0:	f7ff ff5a 	bl	8001668 <SPI_RxByte>
 80017b4:	4603      	mov	r3, r0
 80017b6:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80017b8:	7bfb      	ldrb	r3, [r7, #15]
 80017ba:	2bff      	cmp	r3, #255	@ 0xff
 80017bc:	d103      	bne.n	80017c6 <SD_RxDataBlock+0x26>
 80017be:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <SD_RxDataBlock+0x58>)
 80017c0:	881b      	ldrh	r3, [r3, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f4      	bne.n	80017b0 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	2bfe      	cmp	r3, #254	@ 0xfe
 80017ca:	d001      	beq.n	80017d0 <SD_RxDataBlock+0x30>
 80017cc:	2300      	movs	r3, #0
 80017ce:	e00f      	b.n	80017f0 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	607a      	str	r2, [r7, #4]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff62 	bl	80016a0 <SPI_RxBytePtr>
	} while(len--);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	1e5a      	subs	r2, r3, #1
 80017e0:	603a      	str	r2, [r7, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f4      	bne.n	80017d0 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80017e6:	f7ff ff3f 	bl	8001668 <SPI_RxByte>
	SPI_RxByte();
 80017ea:	f7ff ff3d 	bl	8001668 <SPI_RxByte>

	return TRUE;
 80017ee:	2301      	movs	r3, #1
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000380 	.word	0x20000380

080017fc <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800180c:	f7ff ff56 	bl	80016bc <SD_ReadyWait>
 8001810:	4603      	mov	r3, r0
 8001812:	2bff      	cmp	r3, #255	@ 0xff
 8001814:	d001      	beq.n	800181a <SD_TxDataBlock+0x1e>
 8001816:	2300      	movs	r3, #0
 8001818:	e02f      	b.n	800187a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800181a:	78fb      	ldrb	r3, [r7, #3]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff feef 	bl	8001600 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	2bfd      	cmp	r3, #253	@ 0xfd
 8001826:	d020      	beq.n	800186a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8001828:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ff01 	bl	8001634 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8001832:	f7ff ff19 	bl	8001668 <SPI_RxByte>
		SPI_RxByte();
 8001836:	f7ff ff17 	bl	8001668 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800183a:	e00b      	b.n	8001854 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800183c:	f7ff ff14 	bl	8001668 <SPI_RxByte>
 8001840:	4603      	mov	r3, r0
 8001842:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8001844:	7bfb      	ldrb	r3, [r7, #15]
 8001846:	f003 031f 	and.w	r3, r3, #31
 800184a:	2b05      	cmp	r3, #5
 800184c:	d006      	beq.n	800185c <SD_TxDataBlock+0x60>
			i++;
 800184e:	7bbb      	ldrb	r3, [r7, #14]
 8001850:	3301      	adds	r3, #1
 8001852:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8001854:	7bbb      	ldrb	r3, [r7, #14]
 8001856:	2b40      	cmp	r3, #64	@ 0x40
 8001858:	d9f0      	bls.n	800183c <SD_TxDataBlock+0x40>
 800185a:	e000      	b.n	800185e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800185c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800185e:	bf00      	nop
 8001860:	f7ff ff02 	bl	8001668 <SPI_RxByte>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d0fa      	beq.n	8001860 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	f003 031f 	and.w	r3, r3, #31
 8001870:	2b05      	cmp	r3, #5
 8001872:	d101      	bne.n	8001878 <SD_TxDataBlock+0x7c>
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <SD_TxDataBlock+0x7e>

	return FALSE;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b084      	sub	sp, #16
 8001886:	af00      	add	r7, sp, #0
 8001888:	4603      	mov	r3, r0
 800188a:	6039      	str	r1, [r7, #0]
 800188c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800188e:	f7ff ff15 	bl	80016bc <SD_ReadyWait>
 8001892:	4603      	mov	r3, r0
 8001894:	2bff      	cmp	r3, #255	@ 0xff
 8001896:	d001      	beq.n	800189c <SD_SendCmd+0x1a>
 8001898:	23ff      	movs	r3, #255	@ 0xff
 800189a:	e042      	b.n	8001922 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff feae 	bl	8001600 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	0e1b      	lsrs	r3, r3, #24
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff fea8 	bl	8001600 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	0c1b      	lsrs	r3, r3, #16
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fea2 	bl	8001600 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	0a1b      	lsrs	r3, r3, #8
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fe9c 	bl	8001600 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fe97 	bl	8001600 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b40      	cmp	r3, #64	@ 0x40
 80018d6:	d102      	bne.n	80018de <SD_SendCmd+0x5c>
 80018d8:	2395      	movs	r3, #149	@ 0x95
 80018da:	73fb      	strb	r3, [r7, #15]
 80018dc:	e007      	b.n	80018ee <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2b48      	cmp	r3, #72	@ 0x48
 80018e2:	d102      	bne.n	80018ea <SD_SendCmd+0x68>
 80018e4:	2387      	movs	r3, #135	@ 0x87
 80018e6:	73fb      	strb	r3, [r7, #15]
 80018e8:	e001      	b.n	80018ee <SD_SendCmd+0x6c>
	else crc = 1;
 80018ea:	2301      	movs	r3, #1
 80018ec:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fe85 	bl	8001600 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b4c      	cmp	r3, #76	@ 0x4c
 80018fa:	d101      	bne.n	8001900 <SD_SendCmd+0x7e>
 80018fc:	f7ff feb4 	bl	8001668 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8001900:	230a      	movs	r3, #10
 8001902:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8001904:	f7ff feb0 	bl	8001668 <SPI_RxByte>
 8001908:	4603      	mov	r3, r0
 800190a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800190c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001910:	2b00      	cmp	r3, #0
 8001912:	da05      	bge.n	8001920 <SD_SendCmd+0x9e>
 8001914:	7bbb      	ldrb	r3, [r7, #14]
 8001916:	3b01      	subs	r3, #1
 8001918:	73bb      	strb	r3, [r7, #14]
 800191a:	7bbb      	ldrb	r3, [r7, #14]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1f1      	bne.n	8001904 <SD_SendCmd+0x82>

	return res;
 8001920:	7b7b      	ldrb	r3, [r7, #13]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SD_disk_initialize+0x14>
 800193c:	2301      	movs	r3, #1
 800193e:	e0d1      	b.n	8001ae4 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001940:	4b6a      	ldr	r3, [pc, #424]	@ (8001aec <SD_disk_initialize+0x1c0>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <SD_disk_initialize+0x2a>
 800194e:	4b67      	ldr	r3, [pc, #412]	@ (8001aec <SD_disk_initialize+0x1c0>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	e0c6      	b.n	8001ae4 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8001956:	f7ff fecb 	bl	80016f0 <SD_PowerOn>

	/* slave select */
	SELECT();
 800195a:	f7ff fe35 	bl	80015c8 <SELECT>

	/* check disk type */
	type = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8001962:	2100      	movs	r1, #0
 8001964:	2040      	movs	r0, #64	@ 0x40
 8001966:	f7ff ff8c 	bl	8001882 <SD_SendCmd>
 800196a:	4603      	mov	r3, r0
 800196c:	2b01      	cmp	r3, #1
 800196e:	f040 80a1 	bne.w	8001ab4 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8001972:	4b5f      	ldr	r3, [pc, #380]	@ (8001af0 <SD_disk_initialize+0x1c4>)
 8001974:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001978:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800197a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800197e:	2048      	movs	r0, #72	@ 0x48
 8001980:	f7ff ff7f 	bl	8001882 <SD_SendCmd>
 8001984:	4603      	mov	r3, r0
 8001986:	2b01      	cmp	r3, #1
 8001988:	d155      	bne.n	8001a36 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800198a:	2300      	movs	r3, #0
 800198c:	73fb      	strb	r3, [r7, #15]
 800198e:	e00c      	b.n	80019aa <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001990:	7bfc      	ldrb	r4, [r7, #15]
 8001992:	f7ff fe69 	bl	8001668 <SPI_RxByte>
 8001996:	4603      	mov	r3, r0
 8001998:	461a      	mov	r2, r3
 800199a:	f104 0310 	add.w	r3, r4, #16
 800199e:	443b      	add	r3, r7
 80019a0:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	3301      	adds	r3, #1
 80019a8:	73fb      	strb	r3, [r7, #15]
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d9ef      	bls.n	8001990 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80019b0:	7abb      	ldrb	r3, [r7, #10]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d17e      	bne.n	8001ab4 <SD_disk_initialize+0x188>
 80019b6:	7afb      	ldrb	r3, [r7, #11]
 80019b8:	2baa      	cmp	r3, #170	@ 0xaa
 80019ba:	d17b      	bne.n	8001ab4 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80019bc:	2100      	movs	r1, #0
 80019be:	2077      	movs	r0, #119	@ 0x77
 80019c0:	f7ff ff5f 	bl	8001882 <SD_SendCmd>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d807      	bhi.n	80019da <SD_disk_initialize+0xae>
 80019ca:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80019ce:	2069      	movs	r0, #105	@ 0x69
 80019d0:	f7ff ff57 	bl	8001882 <SD_SendCmd>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d004      	beq.n	80019e4 <SD_disk_initialize+0xb8>
				} while (Timer1);
 80019da:	4b45      	ldr	r3, [pc, #276]	@ (8001af0 <SD_disk_initialize+0x1c4>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1ec      	bne.n	80019bc <SD_disk_initialize+0x90>
 80019e2:	e000      	b.n	80019e6 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80019e4:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80019e6:	4b42      	ldr	r3, [pc, #264]	@ (8001af0 <SD_disk_initialize+0x1c4>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d062      	beq.n	8001ab4 <SD_disk_initialize+0x188>
 80019ee:	2100      	movs	r1, #0
 80019f0:	207a      	movs	r0, #122	@ 0x7a
 80019f2:	f7ff ff46 	bl	8001882 <SD_SendCmd>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d15b      	bne.n	8001ab4 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]
 8001a00:	e00c      	b.n	8001a1c <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8001a02:	7bfc      	ldrb	r4, [r7, #15]
 8001a04:	f7ff fe30 	bl	8001668 <SPI_RxByte>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f104 0310 	add.w	r3, r4, #16
 8001a10:	443b      	add	r3, r7
 8001a12:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	73fb      	strb	r3, [r7, #15]
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d9ef      	bls.n	8001a02 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8001a22:	7a3b      	ldrb	r3, [r7, #8]
 8001a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <SD_disk_initialize+0x104>
 8001a2c:	230c      	movs	r3, #12
 8001a2e:	e000      	b.n	8001a32 <SD_disk_initialize+0x106>
 8001a30:	2304      	movs	r3, #4
 8001a32:	73bb      	strb	r3, [r7, #14]
 8001a34:	e03e      	b.n	8001ab4 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001a36:	2100      	movs	r1, #0
 8001a38:	2077      	movs	r0, #119	@ 0x77
 8001a3a:	f7ff ff22 	bl	8001882 <SD_SendCmd>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d808      	bhi.n	8001a56 <SD_disk_initialize+0x12a>
 8001a44:	2100      	movs	r1, #0
 8001a46:	2069      	movs	r0, #105	@ 0x69
 8001a48:	f7ff ff1b 	bl	8001882 <SD_SendCmd>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d801      	bhi.n	8001a56 <SD_disk_initialize+0x12a>
 8001a52:	2302      	movs	r3, #2
 8001a54:	e000      	b.n	8001a58 <SD_disk_initialize+0x12c>
 8001a56:	2301      	movs	r3, #1
 8001a58:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8001a5a:	7bbb      	ldrb	r3, [r7, #14]
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d10e      	bne.n	8001a7e <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001a60:	2100      	movs	r1, #0
 8001a62:	2077      	movs	r0, #119	@ 0x77
 8001a64:	f7ff ff0d 	bl	8001882 <SD_SendCmd>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d80e      	bhi.n	8001a8c <SD_disk_initialize+0x160>
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2069      	movs	r0, #105	@ 0x69
 8001a72:	f7ff ff06 	bl	8001882 <SD_SendCmd>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d107      	bne.n	8001a8c <SD_disk_initialize+0x160>
 8001a7c:	e00c      	b.n	8001a98 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001a7e:	2100      	movs	r1, #0
 8001a80:	2041      	movs	r0, #65	@ 0x41
 8001a82:	f7ff fefe 	bl	8001882 <SD_SendCmd>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d004      	beq.n	8001a96 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8001a8c:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <SD_disk_initialize+0x1c4>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1e2      	bne.n	8001a5a <SD_disk_initialize+0x12e>
 8001a94:	e000      	b.n	8001a98 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001a96:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001a98:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <SD_disk_initialize+0x1c4>)
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d007      	beq.n	8001ab0 <SD_disk_initialize+0x184>
 8001aa0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001aa4:	2050      	movs	r0, #80	@ 0x50
 8001aa6:	f7ff feec 	bl	8001882 <SD_SendCmd>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <SD_disk_initialize+0x188>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001ab4:	4a0f      	ldr	r2, [pc, #60]	@ (8001af4 <SD_disk_initialize+0x1c8>)
 8001ab6:	7bbb      	ldrb	r3, [r7, #14]
 8001ab8:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8001aba:	f7ff fd93 	bl	80015e4 <DESELECT>
	SPI_RxByte();
 8001abe:	f7ff fdd3 	bl	8001668 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001ac2:	7bbb      	ldrb	r3, [r7, #14]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d008      	beq.n	8001ada <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <SD_disk_initialize+0x1c0>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <SD_disk_initialize+0x1c0>)
 8001ad6:	701a      	strb	r2, [r3, #0]
 8001ad8:	e001      	b.n	8001ade <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8001ada:	f7ff fe4b 	bl	8001774 <SD_PowerOff>
	}

	return Stat;
 8001ade:	4b03      	ldr	r3, [pc, #12]	@ (8001aec <SD_disk_initialize+0x1c0>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	b2db      	uxtb	r3, r3
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3714      	adds	r7, #20
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd90      	pop	{r4, r7, pc}
 8001aec:	200000d8 	.word	0x200000d8
 8001af0:	20000380 	.word	0x20000380
 8001af4:	20000384 	.word	0x20000384

08001af8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <SD_disk_status+0x14>
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e002      	b.n	8001b12 <SD_disk_status+0x1a>
	return Stat;
 8001b0c:	4b03      	ldr	r3, [pc, #12]	@ (8001b1c <SD_disk_status+0x24>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	b2db      	uxtb	r3, r3
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	200000d8 	.word	0x200000d8

08001b20 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <SD_disk_read+0x1c>
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <SD_disk_read+0x20>
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	e051      	b.n	8001be4 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001b40:	4b2a      	ldr	r3, [pc, #168]	@ (8001bec <SD_disk_read+0xcc>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <SD_disk_read+0x32>
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e048      	b.n	8001be4 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001b52:	4b27      	ldr	r3, [pc, #156]	@ (8001bf0 <SD_disk_read+0xd0>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	f003 0304 	and.w	r3, r3, #4
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <SD_disk_read+0x44>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	025b      	lsls	r3, r3, #9
 8001b62:	607b      	str	r3, [r7, #4]

	SELECT();
 8001b64:	f7ff fd30 	bl	80015c8 <SELECT>

	if (count == 1)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d111      	bne.n	8001b92 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	2051      	movs	r0, #81	@ 0x51
 8001b72:	f7ff fe86 	bl	8001882 <SD_SendCmd>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d129      	bne.n	8001bd0 <SD_disk_read+0xb0>
 8001b7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b80:	68b8      	ldr	r0, [r7, #8]
 8001b82:	f7ff fe0d 	bl	80017a0 <SD_RxDataBlock>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d021      	beq.n	8001bd0 <SD_disk_read+0xb0>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	e01e      	b.n	8001bd0 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	2052      	movs	r0, #82	@ 0x52
 8001b96:	f7ff fe74 	bl	8001882 <SD_SendCmd>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d117      	bne.n	8001bd0 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001ba0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ba4:	68b8      	ldr	r0, [r7, #8]
 8001ba6:	f7ff fdfb 	bl	80017a0 <SD_RxDataBlock>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d00a      	beq.n	8001bc6 <SD_disk_read+0xa6>
				buff += 512;
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001bb6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	603b      	str	r3, [r7, #0]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1ed      	bne.n	8001ba0 <SD_disk_read+0x80>
 8001bc4:	e000      	b.n	8001bc8 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8001bc6:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8001bc8:	2100      	movs	r1, #0
 8001bca:	204c      	movs	r0, #76	@ 0x4c
 8001bcc:	f7ff fe59 	bl	8001882 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001bd0:	f7ff fd08 	bl	80015e4 <DESELECT>
	SPI_RxByte();
 8001bd4:	f7ff fd48 	bl	8001668 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	bf14      	ite	ne
 8001bde:	2301      	movne	r3, #1
 8001be0:	2300      	moveq	r3, #0
 8001be2:	b2db      	uxtb	r3, r3
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	200000d8 	.word	0x200000d8
 8001bf0:	20000384 	.word	0x20000384

08001bf4 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d102      	bne.n	8001c10 <SD_disk_write+0x1c>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <SD_disk_write+0x20>
 8001c10:	2304      	movs	r3, #4
 8001c12:	e06b      	b.n	8001cec <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001c14:	4b37      	ldr	r3, [pc, #220]	@ (8001cf4 <SD_disk_write+0x100>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <SD_disk_write+0x32>
 8001c22:	2303      	movs	r3, #3
 8001c24:	e062      	b.n	8001cec <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8001c26:	4b33      	ldr	r3, [pc, #204]	@ (8001cf4 <SD_disk_write+0x100>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <SD_disk_write+0x44>
 8001c34:	2302      	movs	r3, #2
 8001c36:	e059      	b.n	8001cec <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001c38:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf8 <SD_disk_write+0x104>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <SD_disk_write+0x56>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	025b      	lsls	r3, r3, #9
 8001c48:	607b      	str	r3, [r7, #4]

	SELECT();
 8001c4a:	f7ff fcbd 	bl	80015c8 <SELECT>

	if (count == 1)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d110      	bne.n	8001c76 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	2058      	movs	r0, #88	@ 0x58
 8001c58:	f7ff fe13 	bl	8001882 <SD_SendCmd>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d13a      	bne.n	8001cd8 <SD_disk_write+0xe4>
 8001c62:	21fe      	movs	r1, #254	@ 0xfe
 8001c64:	68b8      	ldr	r0, [r7, #8]
 8001c66:	f7ff fdc9 	bl	80017fc <SD_TxDataBlock>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d033      	beq.n	8001cd8 <SD_disk_write+0xe4>
			count = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	e030      	b.n	8001cd8 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8001c76:	4b20      	ldr	r3, [pc, #128]	@ (8001cf8 <SD_disk_write+0x104>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001c82:	2100      	movs	r1, #0
 8001c84:	2077      	movs	r0, #119	@ 0x77
 8001c86:	f7ff fdfc 	bl	8001882 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8001c8a:	6839      	ldr	r1, [r7, #0]
 8001c8c:	2057      	movs	r0, #87	@ 0x57
 8001c8e:	f7ff fdf8 	bl	8001882 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001c92:	6879      	ldr	r1, [r7, #4]
 8001c94:	2059      	movs	r0, #89	@ 0x59
 8001c96:	f7ff fdf4 	bl	8001882 <SD_SendCmd>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d11b      	bne.n	8001cd8 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001ca0:	21fc      	movs	r1, #252	@ 0xfc
 8001ca2:	68b8      	ldr	r0, [r7, #8]
 8001ca4:	f7ff fdaa 	bl	80017fc <SD_TxDataBlock>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00a      	beq.n	8001cc4 <SD_disk_write+0xd0>
				buff += 512;
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001cb4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	603b      	str	r3, [r7, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1ee      	bne.n	8001ca0 <SD_disk_write+0xac>
 8001cc2:	e000      	b.n	8001cc6 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001cc4:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8001cc6:	21fd      	movs	r1, #253	@ 0xfd
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f7ff fd97 	bl	80017fc <SD_TxDataBlock>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <SD_disk_write+0xe4>
			{
				count = 1;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001cd8:	f7ff fc84 	bl	80015e4 <DESELECT>
	SPI_RxByte();
 8001cdc:	f7ff fcc4 	bl	8001668 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	bf14      	ite	ne
 8001ce6:	2301      	movne	r3, #1
 8001ce8:	2300      	moveq	r3, #0
 8001cea:	b2db      	uxtb	r3, r3
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200000d8 	.word	0x200000d8
 8001cf8:	20000384 	.word	0x20000384

08001cfc <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001cfc:	b590      	push	{r4, r7, lr}
 8001cfe:	b08b      	sub	sp, #44	@ 0x2c
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	603a      	str	r2, [r7, #0]
 8001d06:	71fb      	strb	r3, [r7, #7]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <SD_disk_ioctl+0x1e>
 8001d16:	2304      	movs	r3, #4
 8001d18:	e113      	b.n	8001f42 <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8001d20:	79bb      	ldrb	r3, [r7, #6]
 8001d22:	2b05      	cmp	r3, #5
 8001d24:	d124      	bne.n	8001d70 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d012      	beq.n	8001d54 <SD_disk_ioctl+0x58>
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	dc1a      	bgt.n	8001d68 <SD_disk_ioctl+0x6c>
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d002      	beq.n	8001d3c <SD_disk_ioctl+0x40>
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d006      	beq.n	8001d48 <SD_disk_ioctl+0x4c>
 8001d3a:	e015      	b.n	8001d68 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001d3c:	f7ff fd1a 	bl	8001774 <SD_PowerOff>
			res = RES_OK;
 8001d40:	2300      	movs	r3, #0
 8001d42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001d46:	e0fa      	b.n	8001f3e <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8001d48:	f7ff fcd2 	bl	80016f0 <SD_PowerOn>
			res = RES_OK;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001d52:	e0f4      	b.n	8001f3e <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001d54:	6a3b      	ldr	r3, [r7, #32]
 8001d56:	1c5c      	adds	r4, r3, #1
 8001d58:	f7ff fd18 	bl	800178c <SD_CheckPower>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001d60:	2300      	movs	r3, #0
 8001d62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001d66:	e0ea      	b.n	8001f3e <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8001d68:	2304      	movs	r3, #4
 8001d6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d6e:	e0e6      	b.n	8001f3e <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001d70:	4b76      	ldr	r3, [pc, #472]	@ (8001f4c <SD_disk_ioctl+0x250>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <SD_disk_ioctl+0x86>
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e0df      	b.n	8001f42 <SD_disk_ioctl+0x246>

		SELECT();
 8001d82:	f7ff fc21 	bl	80015c8 <SELECT>

		switch (ctrl)
 8001d86:	79bb      	ldrb	r3, [r7, #6]
 8001d88:	2b0d      	cmp	r3, #13
 8001d8a:	f200 80c9 	bhi.w	8001f20 <SD_disk_ioctl+0x224>
 8001d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d94 <SD_disk_ioctl+0x98>)
 8001d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d94:	08001e8b 	.word	0x08001e8b
 8001d98:	08001dcd 	.word	0x08001dcd
 8001d9c:	08001e7b 	.word	0x08001e7b
 8001da0:	08001f21 	.word	0x08001f21
 8001da4:	08001f21 	.word	0x08001f21
 8001da8:	08001f21 	.word	0x08001f21
 8001dac:	08001f21 	.word	0x08001f21
 8001db0:	08001f21 	.word	0x08001f21
 8001db4:	08001f21 	.word	0x08001f21
 8001db8:	08001f21 	.word	0x08001f21
 8001dbc:	08001f21 	.word	0x08001f21
 8001dc0:	08001e9d 	.word	0x08001e9d
 8001dc4:	08001ec1 	.word	0x08001ec1
 8001dc8:	08001ee5 	.word	0x08001ee5
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001dcc:	2100      	movs	r1, #0
 8001dce:	2049      	movs	r0, #73	@ 0x49
 8001dd0:	f7ff fd57 	bl	8001882 <SD_SendCmd>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f040 80a6 	bne.w	8001f28 <SD_disk_ioctl+0x22c>
 8001ddc:	f107 030c 	add.w	r3, r7, #12
 8001de0:	2110      	movs	r1, #16
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff fcdc 	bl	80017a0 <SD_RxDataBlock>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 809c 	beq.w	8001f28 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8001df0:	7b3b      	ldrb	r3, [r7, #12]
 8001df2:	099b      	lsrs	r3, r3, #6
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d10d      	bne.n	8001e16 <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001dfa:	7d7b      	ldrb	r3, [r7, #21]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	7d3b      	ldrb	r3, [r7, #20]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	4413      	add	r3, r2
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	3301      	adds	r3, #1
 8001e0a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001e0c:	8bfb      	ldrh	r3, [r7, #30]
 8001e0e:	029a      	lsls	r2, r3, #10
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	e02d      	b.n	8001e72 <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001e16:	7c7b      	ldrb	r3, [r7, #17]
 8001e18:	f003 030f 	and.w	r3, r3, #15
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	7dbb      	ldrb	r3, [r7, #22]
 8001e20:	09db      	lsrs	r3, r3, #7
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	4413      	add	r3, r2
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	7d7b      	ldrb	r3, [r7, #21]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	f003 0306 	and.w	r3, r3, #6
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	4413      	add	r3, r2
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	3302      	adds	r3, #2
 8001e3a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001e3e:	7d3b      	ldrb	r3, [r7, #20]
 8001e40:	099b      	lsrs	r3, r3, #6
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	461a      	mov	r2, r3
 8001e46:	7cfb      	ldrb	r3, [r7, #19]
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	7cbb      	ldrb	r3, [r7, #18]
 8001e52:	029b      	lsls	r3, r3, #10
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	4413      	add	r3, r2
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	3301      	adds	r3, #1
 8001e62:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001e64:	8bfa      	ldrh	r2, [r7, #30]
 8001e66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e6a:	3b09      	subs	r3, #9
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001e72:	2300      	movs	r3, #0
 8001e74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8001e78:	e056      	b.n	8001f28 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e80:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001e82:	2300      	movs	r3, #0
 8001e84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001e88:	e055      	b.n	8001f36 <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001e8a:	f7ff fc17 	bl	80016bc <SD_ReadyWait>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2bff      	cmp	r3, #255	@ 0xff
 8001e92:	d14b      	bne.n	8001f2c <SD_disk_ioctl+0x230>
 8001e94:	2300      	movs	r3, #0
 8001e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001e9a:	e047      	b.n	8001f2c <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	2049      	movs	r0, #73	@ 0x49
 8001ea0:	f7ff fcef 	bl	8001882 <SD_SendCmd>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d142      	bne.n	8001f30 <SD_disk_ioctl+0x234>
 8001eaa:	2110      	movs	r1, #16
 8001eac:	6a38      	ldr	r0, [r7, #32]
 8001eae:	f7ff fc77 	bl	80017a0 <SD_RxDataBlock>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d03b      	beq.n	8001f30 <SD_disk_ioctl+0x234>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001ebe:	e037      	b.n	8001f30 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	204a      	movs	r0, #74	@ 0x4a
 8001ec4:	f7ff fcdd 	bl	8001882 <SD_SendCmd>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d132      	bne.n	8001f34 <SD_disk_ioctl+0x238>
 8001ece:	2110      	movs	r1, #16
 8001ed0:	6a38      	ldr	r0, [r7, #32]
 8001ed2:	f7ff fc65 	bl	80017a0 <SD_RxDataBlock>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d02b      	beq.n	8001f34 <SD_disk_ioctl+0x238>
 8001edc:	2300      	movs	r3, #0
 8001ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001ee2:	e027      	b.n	8001f34 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	207a      	movs	r0, #122	@ 0x7a
 8001ee8:	f7ff fccb 	bl	8001882 <SD_SendCmd>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d116      	bne.n	8001f20 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ef8:	e00b      	b.n	8001f12 <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8001efa:	6a3c      	ldr	r4, [r7, #32]
 8001efc:	1c63      	adds	r3, r4, #1
 8001efe:	623b      	str	r3, [r7, #32]
 8001f00:	f7ff fbb2 	bl	8001668 <SPI_RxByte>
 8001f04:	4603      	mov	r3, r0
 8001f06:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001f08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d9ef      	bls.n	8001efa <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8001f20:	2304      	movs	r3, #4
 8001f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f26:	e006      	b.n	8001f36 <SD_disk_ioctl+0x23a>
			break;
 8001f28:	bf00      	nop
 8001f2a:	e004      	b.n	8001f36 <SD_disk_ioctl+0x23a>
			break;
 8001f2c:	bf00      	nop
 8001f2e:	e002      	b.n	8001f36 <SD_disk_ioctl+0x23a>
			break;
 8001f30:	bf00      	nop
 8001f32:	e000      	b.n	8001f36 <SD_disk_ioctl+0x23a>
			break;
 8001f34:	bf00      	nop
		}

		DESELECT();
 8001f36:	f7ff fb55 	bl	80015e4 <DESELECT>
		SPI_RxByte();
 8001f3a:	f7ff fb95 	bl	8001668 <SPI_RxByte>
	}

	return res;
 8001f3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	372c      	adds	r7, #44	@ 0x2c
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd90      	pop	{r4, r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200000d8 	.word	0x200000d8

08001f50 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4a06      	ldr	r2, [pc, #24]	@ (8001f78 <vApplicationGetIdleTaskMemory+0x28>)
 8001f60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	4a05      	ldr	r2, [pc, #20]	@ (8001f7c <vApplicationGetIdleTaskMemory+0x2c>)
 8001f66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2280      	movs	r2, #128	@ 0x80
 8001f6c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001f6e:	bf00      	nop
 8001f70:	3714      	adds	r7, #20
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr
 8001f78:	200003a8 	.word	0x200003a8
 8001f7c:	20000458 	.word	0x20000458

08001f80 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001f80:	b5b0      	push	{r4, r5, r7, lr}
 8001f82:	b0a4      	sub	sp, #144	@ 0x90
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  drive_cmd_count = 0;
 8001f86:	4b38      	ldr	r3, [pc, #224]	@ (8002068 <MX_FREERTOS_Init+0xe8>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  CAN_MSG_memory_pool = osPoolCreate(osPool(CAN_MSG_memory_pool));                 // create memory pool
 8001f8c:	4837      	ldr	r0, [pc, #220]	@ (800206c <MX_FREERTOS_Init+0xec>)
 8001f8e:	f007 ff0b 	bl	8009da8 <osPoolCreate>
 8001f92:	4603      	mov	r3, r0
 8001f94:	4a36      	ldr	r2, [pc, #216]	@ (8002070 <MX_FREERTOS_Init+0xf0>)
 8001f96:	6013      	str	r3, [r2, #0]
  CAN_MSG_Rx_Queue = osMessageCreate(osMessageQ(CAN_MSG_Rx_Queue), NULL);  // create msg queue
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4836      	ldr	r0, [pc, #216]	@ (8002074 <MX_FREERTOS_Init+0xf4>)
 8001f9c:	f008 f803 	bl	8009fa6 <osMessageCreate>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4a35      	ldr	r2, [pc, #212]	@ (8002078 <MX_FREERTOS_Init+0xf8>)
 8001fa4:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of StartDefaultTask */
  osThreadDef(StartDefaultTask, startDefaultTask, osPriorityLow, 0, 128);
 8001fa6:	4b35      	ldr	r3, [pc, #212]	@ (800207c <MX_FREERTOS_Init+0xfc>)
 8001fa8:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001fac:	461d      	mov	r5, r3
 8001fae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fb2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StartDefaultTaskHandle = osThreadCreate(osThread(StartDefaultTask), NULL);
 8001fba:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f007 fe05 	bl	8009bd0 <osThreadCreate>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8002080 <MX_FREERTOS_Init+0x100>)
 8001fca:	6013      	str	r3, [r2, #0]

  /* definition and creation of readCANTask */
  osThreadDef(readCANTask, read_CAN_task, osPriorityNormal, 0, 512);
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8002084 <MX_FREERTOS_Init+0x104>)
 8001fce:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001fd2:	461d      	mov	r5, r3
 8001fd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fd8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fdc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readCANTaskHandle = osThreadCreate(osThread(readCANTask), NULL);
 8001fe0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f007 fdf2 	bl	8009bd0 <osThreadCreate>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a26      	ldr	r2, [pc, #152]	@ (8002088 <MX_FREERTOS_Init+0x108>)
 8001ff0:	6013      	str	r3, [r2, #0]

  /* definition and creation of readIMUTask */
  osThreadDef(readIMUTask, read_IMU_task, osPriorityNormal, 0, 512);
 8001ff2:	4b26      	ldr	r3, [pc, #152]	@ (800208c <MX_FREERTOS_Init+0x10c>)
 8001ff4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001ff8:	461d      	mov	r5, r3
 8001ffa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ffc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ffe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002002:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readIMUTaskHandle = osThreadCreate(osThread(readIMUTask), NULL);
 8002006:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f007 fddf 	bl	8009bd0 <osThreadCreate>
 8002012:	4603      	mov	r3, r0
 8002014:	4a1e      	ldr	r2, [pc, #120]	@ (8002090 <MX_FREERTOS_Init+0x110>)
 8002016:	6013      	str	r3, [r2, #0]

  /* definition and creation of readGPSTask */
  osThreadDef(readGPSTask, read_GPS_task, osPriorityNormal, 0, 1536);
 8002018:	4b1e      	ldr	r3, [pc, #120]	@ (8002094 <MX_FREERTOS_Init+0x114>)
 800201a:	f107 0420 	add.w	r4, r7, #32
 800201e:	461d      	mov	r5, r3
 8002020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002024:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002028:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readGPSTaskHandle = osThreadCreate(osThread(readGPSTask), NULL);
 800202c:	f107 0320 	add.w	r3, r7, #32
 8002030:	2100      	movs	r1, #0
 8002032:	4618      	mov	r0, r3
 8002034:	f007 fdcc 	bl	8009bd0 <osThreadCreate>
 8002038:	4603      	mov	r3, r0
 800203a:	4a17      	ldr	r2, [pc, #92]	@ (8002098 <MX_FREERTOS_Init+0x118>)
 800203c:	6013      	str	r3, [r2, #0]

  /* definition and creation of transmitRTCTask */
  osThreadDef(transmitRTCTask, transmit_RTC_task, osPriorityNormal, 0, 512);
 800203e:	4b17      	ldr	r3, [pc, #92]	@ (800209c <MX_FREERTOS_Init+0x11c>)
 8002040:	1d3c      	adds	r4, r7, #4
 8002042:	461d      	mov	r5, r3
 8002044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002048:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800204c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  transmitRTCTaskHandle = osThreadCreate(osThread(transmitRTCTask), NULL);
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f007 fdbb 	bl	8009bd0 <osThreadCreate>
 800205a:	4603      	mov	r3, r0
 800205c:	4a10      	ldr	r2, [pc, #64]	@ (80020a0 <MX_FREERTOS_Init+0x120>)
 800205e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002060:	bf00      	nop
 8002062:	3790      	adds	r7, #144	@ 0x90
 8002064:	46bd      	mov	sp, r7
 8002066:	bdb0      	pop	{r4, r5, r7, pc}
 8002068:	20000388 	.word	0x20000388
 800206c:	08012280 	.word	0x08012280
 8002070:	2000038c 	.word	0x2000038c
 8002074:	0801228c 	.word	0x0801228c
 8002078:	20000390 	.word	0x20000390
 800207c:	0801205c 	.word	0x0801205c
 8002080:	20000394 	.word	0x20000394
 8002084:	08012084 	.word	0x08012084
 8002088:	20000398 	.word	0x20000398
 800208c:	080120ac 	.word	0x080120ac
 8002090:	2000039c 	.word	0x2000039c
 8002094:	080120d4 	.word	0x080120d4
 8002098:	200003a0 	.word	0x200003a0
 800209c:	08012100 	.word	0x08012100
 80020a0:	200003a4 	.word	0x200003a4

080020a4 <startDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startDefaultTask */
void startDefaultTask(void const * argument)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startDefaultTask */
  Can_Init();
 80020ac:	f7ff f9bc 	bl	8001428 <Can_Init>
  /* Infinite loop */
  for(;;)
  {
    //printf("startDefaultTask()\n\r");
//    HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
    osDelay(DEFAULT_TASK_DELAY);
 80020b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020b4:	f007 fdd8 	bl	8009c68 <osDelay>
 80020b8:	e7fa      	b.n	80020b0 <startDefaultTask+0xc>
	...

080020bc <read_CAN_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_CAN_task */
void read_CAN_task(void const * argument)
{
 80020bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020be:	b093      	sub	sp, #76	@ 0x4c
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6178      	str	r0, [r7, #20]

  /* Infinite loop */
  while (1) {
    //printf("read_CAN_task()\n\r");
    /* Wait for thread flags to be set in the CAN Rx FIFO0 Interrupt Callback */
    osSignalWait(CAN_READY, osWaitForever);
 80020c4:	463b      	mov	r3, r7
 80020c6:	f04f 32ff 	mov.w	r2, #4294967295
 80020ca:	2101      	movs	r1, #1
 80020cc:	4618      	mov	r0, r3
 80020ce:	f007 fe1f 	bl	8009d10 <osSignalWait>
     * Once empty, wait for flag again.
     */

    /* Get CAN Message from Queue */
    while(1) {
      uint8_t radio_buffer[CAN_BUFFER_LEN] = {0};
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
 80020d6:	f107 0320 	add.w	r3, r7, #32
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	60da      	str	r2, [r3, #12]
 80020e4:	611a      	str	r2, [r3, #16]
      evt = osMessageGet(CAN_MSG_Rx_Queue, osWaitForever);
 80020e6:	4b50      	ldr	r3, [pc, #320]	@ (8002228 <read_CAN_task+0x16c>)
 80020e8:	6819      	ldr	r1, [r3, #0]
 80020ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80020ee:	f04f 32ff 	mov.w	r2, #4294967295
 80020f2:	4618      	mov	r0, r3
 80020f4:	f007 ffc0 	bl	800a078 <osMessageGet>
      if (evt.status == osEventMessage) {
 80020f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020fa:	2b10      	cmp	r3, #16
 80020fc:	d1e2      	bne.n	80020c4 <read_CAN_task+0x8>
	  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 80020fe:	2102      	movs	r1, #2
 8002100:	484a      	ldr	r0, [pc, #296]	@ (800222c <read_CAN_task+0x170>)
 8002102:	f003 fbb6 	bl	8005872 <HAL_GPIO_TogglePin>
	  rx_CAN_msg = evt.value.p; // Get pointer from the queue union
 8002106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002108:	643b      	str	r3, [r7, #64]	@ 0x40
	 // 22: '\r'             // TODO: Do we need this? maybe just use \0 instead?
	 // 23: '\n'

	 /* TIMESTAMP */

	 for (uint8_t i = 0; i < 8; i++) {
 800210a:	2300      	movs	r3, #0
 800210c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002110:	e021      	b.n	8002156 <read_CAN_task+0x9a>
//	   radio_buffer[7 - i] = GET_BYTE_FROM_WORD(i, current_timestamp.double_as_int);
	   radio_buffer[7 - i] = (char) GET_BYTE_FROM_WORD(i, rx_CAN_msg->timestamp.double_as_int);
 8002112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002114:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002118:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800211c:	00c9      	lsls	r1, r1, #3
 800211e:	f1c1 0620 	rsb	r6, r1, #32
 8002122:	f1a1 0020 	sub.w	r0, r1, #32
 8002126:	fa22 f401 	lsr.w	r4, r2, r1
 800212a:	fa03 f606 	lsl.w	r6, r3, r6
 800212e:	4334      	orrs	r4, r6
 8002130:	fa23 f000 	lsr.w	r0, r3, r0
 8002134:	4304      	orrs	r4, r0
 8002136:	fa23 f501 	lsr.w	r5, r3, r1
 800213a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800213e:	f1c3 0307 	rsb	r3, r3, #7
 8002142:	b2e2      	uxtb	r2, r4
 8002144:	3348      	adds	r3, #72	@ 0x48
 8002146:	443b      	add	r3, r7
 8002148:	f803 2c2c 	strb.w	r2, [r3, #-44]
	 for (uint8_t i = 0; i < 8; i++) {
 800214c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002150:	3301      	adds	r3, #1
 8002152:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002156:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800215a:	2b07      	cmp	r3, #7
 800215c:	d9d9      	bls.n	8002112 <read_CAN_task+0x56>
	 }

	 /* CAN MESSAGE IDENTIFIER */
	 radio_buffer[8] = '#';
 800215e:	2323      	movs	r3, #35	@ 0x23
 8002160:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	 /* CAN ID */ // TODO: Check if this is correct. Are the 0 bytes in the STD in the correct spot?
	 if (rx_CAN_msg->header.IDE == CAN_ID_STD)
 8002164:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10b      	bne.n	8002184 <read_CAN_task+0xc8>
	 {
	   radio_buffer[12]  = 0xFF & (rx_CAN_msg->header.StdId);
 800216c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	b2db      	uxtb	r3, r3
 8002172:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	   radio_buffer[11] = 0xFF & (rx_CAN_msg->header.StdId >> 8);
 8002176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	0a1b      	lsrs	r3, r3, #8
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002182:	e01a      	b.n	80021ba <read_CAN_task+0xfe>
	 }
	 else if (rx_CAN_msg->header.IDE == CAN_ID_EXT)
 8002184:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b04      	cmp	r3, #4
 800218a:	d116      	bne.n	80021ba <read_CAN_task+0xfe>
	 {
	   radio_buffer[12]  = 0xFF & (rx_CAN_msg->header.ExtId);
 800218c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	   radio_buffer[11] = 0xFF & (rx_CAN_msg->header.ExtId >> 8);
 8002196:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	0a1b      	lsrs	r3, r3, #8
 800219c:	b2db      	uxtb	r3, r3
 800219e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	   radio_buffer[10] = 0xFF & (rx_CAN_msg->header.ExtId >> 16);
 80021a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	0c1b      	lsrs	r3, r3, #16
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	   radio_buffer[9] = 0xFF & (rx_CAN_msg->header.ExtId >> 24);
 80021ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	0e1b      	lsrs	r3, r3, #24
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	 }

	 /* CAN DATA */
	 for (uint8_t i = 0; i < 8; i++) {
 80021ba:	2300      	movs	r3, #0
 80021bc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80021c0:	e010      	b.n	80021e4 <read_CAN_task+0x128>
	   radio_buffer[13 + i] = rx_CAN_msg->data[i];
 80021c2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80021c6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80021ca:	330d      	adds	r3, #13
 80021cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021ce:	440a      	add	r2, r1
 80021d0:	7f12      	ldrb	r2, [r2, #28]
 80021d2:	3348      	adds	r3, #72	@ 0x48
 80021d4:	443b      	add	r3, r7
 80021d6:	f803 2c2c 	strb.w	r2, [r3, #-44]
	 for (uint8_t i = 0; i < 8; i++) {
 80021da:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80021de:	3301      	adds	r3, #1
 80021e0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80021e4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80021e8:	2b07      	cmp	r3, #7
 80021ea:	d9ea      	bls.n	80021c2 <read_CAN_task+0x106>
	 }

	 /* CAN DATA LENGTH */
	 radio_buffer[21] = rx_CAN_msg->header.DLC & 0xF;
 80021ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

	 /* CARRIAGE RETURN */
	 radio_buffer[CAN_BUFFER_LEN - 2] = '\r';
 80021fc:	230d      	movs	r3, #13
 80021fe:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	 /* NEW LINE */
	 radio_buffer[CAN_BUFFER_LEN - 1] = '\n';
 8002202:	230a      	movs	r3, #10
 8002204:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

//	 sd_append_as_hexnums(logfile, radio_buffer, CAN_BUFFER_LEN);

	 /* Transmit over Radio */
	 HAL_UART_Transmit(&huart1, radio_buffer, sizeof(radio_buffer), 1000);
 8002208:	f107 011c 	add.w	r1, r7, #28
 800220c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002210:	2218      	movs	r2, #24
 8002212:	4807      	ldr	r0, [pc, #28]	@ (8002230 <read_CAN_task+0x174>)
 8002214:	f007 fa68 	bl	80096e8 <HAL_UART_Transmit>
//	   /* Convert radio_buffer to hex_string so it can be logged. MUST NOT USE strlen */
//	   sd_append_as_hexnums(logfile, radio_buffer, CAN_BUFFER_LEN);
//	 }

	/* Free the memory allocated for this message */
	osPoolFree(CAN_MSG_memory_pool, rx_CAN_msg);
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <read_CAN_task+0x178>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800221e:	4618      	mov	r0, r3
 8002220:	f007 fe81 	bl	8009f26 <osPoolFree>
    while(1) {
 8002224:	e755      	b.n	80020d2 <read_CAN_task+0x16>
 8002226:	bf00      	nop
 8002228:	20000390 	.word	0x20000390
 800222c:	40010800 	.word	0x40010800
 8002230:	20000870 	.word	0x20000870
 8002234:	2000038c 	.word	0x2000038c

08002238 <read_IMU_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_IMU_task */
void read_IMU_task(void const * argument)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b0a0      	sub	sp, #128	@ 0x80
 800223c:	af04      	add	r7, sp, #16
 800223e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  while(1)
  {
    //printf("read_IMU_task()\n\r");
    /* Initialize a IMU buffer */
    uint8_t imu_buffer[IMU_MESSAGE_LEN] = {0};
 8002240:	2300      	movs	r3, #0
 8002242:	647b      	str	r3, [r7, #68]	@ 0x44
 8002244:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	731a      	strb	r2, [r3, #12]

    union FloatBytes ax_x, ax_y, ax_z, gy_x, gy_y, gy_z;

    /* Read accelerator data */
    uint8_t accel_data[NUM_ACCEL_BYTES];
    HAL_StatusTypeDef imu_status = HAL_OK;
 8002252:	2300      	movs	r3, #0
 8002254:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

    imu_status |= HAL_I2C_Mem_Read(&hi2c2, IMU_DEVICE_ADDRESS, ACCEL_XOUT_H_REG, 1, accel_data, NUM_ACCEL_BYTES, 1000);
 8002258:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800225c:	9302      	str	r3, [sp, #8]
 800225e:	2306      	movs	r3, #6
 8002260:	9301      	str	r3, [sp, #4]
 8002262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	2301      	movs	r3, #1
 800226a:	223b      	movs	r2, #59	@ 0x3b
 800226c:	21d0      	movs	r1, #208	@ 0xd0
 800226e:	48b4      	ldr	r0, [pc, #720]	@ (8002540 <read_IMU_task+0x308>)
 8002270:	f003 ffc2 	bl	80061f8 <HAL_I2C_Mem_Read>
 8002274:	4603      	mov	r3, r0
 8002276:	461a      	mov	r2, r3
 8002278:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800227c:	4313      	orrs	r3, r2
 800227e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

    uint16_t Accel_X_RAW = (uint16_t)(accel_data[0] << 8 | accel_data[1]);
 8002282:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	b21a      	sxth	r2, r3
 800228a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800228e:	b21b      	sxth	r3, r3
 8002290:	4313      	orrs	r3, r2
 8002292:	b21b      	sxth	r3, r3
 8002294:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
    uint16_t Accel_Y_RAW = (uint16_t)(accel_data[2] << 8 | accel_data[3]);
 8002298:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800229c:	021b      	lsls	r3, r3, #8
 800229e:	b21a      	sxth	r2, r3
 80022a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	4313      	orrs	r3, r2
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t Accel_Z_RAW = (uint16_t)(accel_data[4] << 8 | accel_data[5]);
 80022ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80022b2:	021b      	lsls	r3, r3, #8
 80022b4:	b21a      	sxth	r2, r3
 80022b6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80022ba:	b21b      	sxth	r3, r3
 80022bc:	4313      	orrs	r3, r2
 80022be:	b21b      	sxth	r3, r3
 80022c0:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    printf("Raw Accel X: %d\n\r", Accel_X_RAW);
 80022c4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80022c8:	4619      	mov	r1, r3
 80022ca:	489e      	ldr	r0, [pc, #632]	@ (8002544 <read_IMU_task+0x30c>)
 80022cc:	f00b fec4 	bl	800e058 <iprintf>
    /*
     * Convert the RAW values into acceleration in 'g' we have to divide according to the Full scale value
     * set in FS_SEL. Have configured FS_SEL = 0. So I am dividing by 16384.0
     * For more details check ACCEL_CONFIG Register.
     */
    ax_x.float_value = Accel_X_RAW / 16384.0;  // get the float g
 80022d0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe f90f 	bl	80004f8 <__aeabi_i2d>
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	4b9a      	ldr	r3, [pc, #616]	@ (8002548 <read_IMU_task+0x310>)
 80022e0:	f7fe fa9e 	bl	8000820 <__aeabi_ddiv>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe fc66 	bl	8000bbc <__aeabi_d2f>
 80022f0:	4603      	mov	r3, r0
 80022f2:	643b      	str	r3, [r7, #64]	@ 0x40
    ax_y.float_value = Accel_Y_RAW / 16384.0;
 80022f4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe f8fd 	bl	80004f8 <__aeabi_i2d>
 80022fe:	f04f 0200 	mov.w	r2, #0
 8002302:	4b91      	ldr	r3, [pc, #580]	@ (8002548 <read_IMU_task+0x310>)
 8002304:	f7fe fa8c 	bl	8000820 <__aeabi_ddiv>
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	4610      	mov	r0, r2
 800230e:	4619      	mov	r1, r3
 8002310:	f7fe fc54 	bl	8000bbc <__aeabi_d2f>
 8002314:	4603      	mov	r3, r0
 8002316:	63fb      	str	r3, [r7, #60]	@ 0x3c
    ax_z.float_value = Accel_Z_RAW / 16384.0;
 8002318:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800231c:	4618      	mov	r0, r3
 800231e:	f7fe f8eb 	bl	80004f8 <__aeabi_i2d>
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	4b88      	ldr	r3, [pc, #544]	@ (8002548 <read_IMU_task+0x310>)
 8002328:	f7fe fa7a 	bl	8000820 <__aeabi_ddiv>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4610      	mov	r0, r2
 8002332:	4619      	mov	r1, r3
 8002334:	f7fe fc42 	bl	8000bbc <__aeabi_d2f>
 8002338:	4603      	mov	r3, r0
 800233a:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Read gyroscope data */
    uint8_t gyro_data[NUM_GYRO_BYTES];

    imu_status |= HAL_I2C_Mem_Read(&hi2c2, IMU_DEVICE_ADDRESS, GYRO_XOUT_H_REG, 1, gyro_data, NUM_GYRO_BYTES, 1000);
 800233c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002340:	9302      	str	r3, [sp, #8]
 8002342:	2306      	movs	r3, #6
 8002344:	9301      	str	r3, [sp, #4]
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	2301      	movs	r3, #1
 800234e:	2243      	movs	r2, #67	@ 0x43
 8002350:	21d0      	movs	r1, #208	@ 0xd0
 8002352:	487b      	ldr	r0, [pc, #492]	@ (8002540 <read_IMU_task+0x308>)
 8002354:	f003 ff50 	bl	80061f8 <HAL_I2C_Mem_Read>
 8002358:	4603      	mov	r3, r0
 800235a:	461a      	mov	r2, r3
 800235c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8002360:	4313      	orrs	r3, r2
 8002362:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    uint16_t Gyro_X_RAW = (uint16_t)(gyro_data[0] << 8 | gyro_data[1]);
 8002366:	7f3b      	ldrb	r3, [r7, #28]
 8002368:	021b      	lsls	r3, r3, #8
 800236a:	b21a      	sxth	r2, r3
 800236c:	7f7b      	ldrb	r3, [r7, #29]
 800236e:	b21b      	sxth	r3, r3
 8002370:	4313      	orrs	r3, r2
 8002372:	b21b      	sxth	r3, r3
 8002374:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    printf("Raw Gyro X: %d\n\r", Gyro_X_RAW);
 8002378:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800237c:	4619      	mov	r1, r3
 800237e:	4873      	ldr	r0, [pc, #460]	@ (800254c <read_IMU_task+0x314>)
 8002380:	f00b fe6a 	bl	800e058 <iprintf>
    uint16_t Gyro_Y_RAW = (uint16_t)(gyro_data[2] << 8 | gyro_data[3]);
 8002384:	7fbb      	ldrb	r3, [r7, #30]
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	b21a      	sxth	r2, r3
 800238a:	7ffb      	ldrb	r3, [r7, #31]
 800238c:	b21b      	sxth	r3, r3
 800238e:	4313      	orrs	r3, r2
 8002390:	b21b      	sxth	r3, r3
 8002392:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t Gyro_Z_RAW = (uint16_t)(gyro_data[4] << 8 | gyro_data[5]);
 8002396:	f897 3020 	ldrb.w	r3, [r7, #32]
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	b21a      	sxth	r2, r3
 800239e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80023a2:	b21b      	sxth	r3, r3
 80023a4:	4313      	orrs	r3, r2
 80023a6:	b21b      	sxth	r3, r3
 80023a8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    /*
     * Convert the RAW values into dps (degrees/s) we have to divide according to the
     * Full scale value set in FS_SEL. Have configured FS_SEL = 0.
     * So I am dividing by 131.0. For more details check GYRO_CONFIG Register
     */
    gy_x.float_value = Gyro_X_RAW / 131.0;  // get the float g
 80023ac:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe f8a1 	bl	80004f8 <__aeabi_i2d>
 80023b6:	a360      	add	r3, pc, #384	@ (adr r3, 8002538 <read_IMU_task+0x300>)
 80023b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023bc:	f7fe fa30 	bl	8000820 <__aeabi_ddiv>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	f7fe fbf8 	bl	8000bbc <__aeabi_d2f>
 80023cc:	4603      	mov	r3, r0
 80023ce:	637b      	str	r3, [r7, #52]	@ 0x34
    gy_y.float_value = Gyro_Y_RAW / 131.0;
 80023d0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe f88f 	bl	80004f8 <__aeabi_i2d>
 80023da:	a357      	add	r3, pc, #348	@ (adr r3, 8002538 <read_IMU_task+0x300>)
 80023dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e0:	f7fe fa1e 	bl	8000820 <__aeabi_ddiv>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4610      	mov	r0, r2
 80023ea:	4619      	mov	r1, r3
 80023ec:	f7fe fbe6 	bl	8000bbc <__aeabi_d2f>
 80023f0:	4603      	mov	r3, r0
 80023f2:	633b      	str	r3, [r7, #48]	@ 0x30
    gy_z.float_value = Gyro_Z_RAW / 131.0;
 80023f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f87d 	bl	80004f8 <__aeabi_i2d>
 80023fe:	a34e      	add	r3, pc, #312	@ (adr r3, 8002538 <read_IMU_task+0x300>)
 8002400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002404:	f7fe fa0c 	bl	8000820 <__aeabi_ddiv>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	4610      	mov	r0, r2
 800240e:	4619      	mov	r1, r3
 8002410:	f7fe fbd4 	bl	8000bbc <__aeabi_d2f>
 8002414:	4603      	mov	r3, r0
 8002416:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Verify IMU is connected */
    // check_IMU_result(ax_x, ax_y, ax_z, gy_x, gy_y, gy_z); // TODO set flag

    /* Get current epoch Time Stamp */
    union DoubleBytes current_timestamp;
    current_timestamp.double_value = get_current_timestamp();
 8002418:	f001 fd8e 	bl	8003f38 <get_current_timestamp>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	e9c7 2304 	strd	r2, r3, [r7, #16]

    uint8_t data_send[8];

    /* Transmit IMU data */
    transmit_imu_data(current_timestamp.double_as_int, ax_x.bytes, 'A', 'X');
 8002424:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002428:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800242c:	2358      	movs	r3, #88	@ 0x58
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	2341      	movs	r3, #65	@ 0x41
 8002432:	f000 fd3f 	bl	8002eb4 <transmit_imu_data>
    transmit_imu_data(current_timestamp.double_as_int, ax_y.bytes, 'A', 'Y');
 8002436:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800243a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800243e:	2359      	movs	r3, #89	@ 0x59
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	2341      	movs	r3, #65	@ 0x41
 8002444:	f000 fd36 	bl	8002eb4 <transmit_imu_data>
    transmit_imu_data(current_timestamp.double_as_int, ax_z.bytes, 'A', 'Z');
 8002448:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800244c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8002450:	235a      	movs	r3, #90	@ 0x5a
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	2341      	movs	r3, #65	@ 0x41
 8002456:	f000 fd2d 	bl	8002eb4 <transmit_imu_data>
    transmit_imu_data(current_timestamp.double_as_int, gy_x.bytes, 'G', 'X');
 800245a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800245e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002462:	2358      	movs	r3, #88	@ 0x58
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	2347      	movs	r3, #71	@ 0x47
 8002468:	f000 fd24 	bl	8002eb4 <transmit_imu_data>
    transmit_imu_data(current_timestamp.double_as_int, gy_y.bytes, 'G', 'Y');
 800246c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002470:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8002474:	2359      	movs	r3, #89	@ 0x59
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	2347      	movs	r3, #71	@ 0x47
 800247a:	f000 fd1b 	bl	8002eb4 <transmit_imu_data>
    transmit_imu_data(current_timestamp.double_as_int, gy_z.bytes, 'G', 'Z');
 800247e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002482:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002486:	235a      	movs	r3, #90	@ 0x5a
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	2347      	movs	r3, #71	@ 0x47
 800248c:	f000 fd12 	bl	8002eb4 <transmit_imu_data>

    // X-axis data
    for (int i = 0; i < 4; i++) {
 8002490:	2300      	movs	r3, #0
 8002492:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002494:	e01a      	b.n	80024cc <read_IMU_task+0x294>
	data_send[3-i] = ax_x.bytes[i];
 8002496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002498:	f1c3 0303 	rsb	r3, r3, #3
 800249c:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80024a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80024a2:	440a      	add	r2, r1
 80024a4:	7812      	ldrb	r2, [r2, #0]
 80024a6:	3370      	adds	r3, #112	@ 0x70
 80024a8:	443b      	add	r3, r7
 80024aa:	f803 2c68 	strb.w	r2, [r3, #-104]
	data_send[7-i] = gy_x.bytes[i];
 80024ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024b0:	f1c3 0307 	rsb	r3, r3, #7
 80024b4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80024b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80024ba:	440a      	add	r2, r1
 80024bc:	7812      	ldrb	r2, [r2, #0]
 80024be:	3370      	adds	r3, #112	@ 0x70
 80024c0:	443b      	add	r3, r7
 80024c2:	f803 2c68 	strb.w	r2, [r3, #-104]
    for (int i = 0; i < 4; i++) {
 80024c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024c8:	3301      	adds	r3, #1
 80024ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80024cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	dde1      	ble.n	8002496 <read_IMU_task+0x25e>
    }
    HAL_CAN_AddTxMessage(&hcan, &IMU_x_axis_header, data_send, &can_mailbox);
 80024d2:	f107 0208 	add.w	r2, r7, #8
 80024d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002550 <read_IMU_task+0x318>)
 80024d8:	491e      	ldr	r1, [pc, #120]	@ (8002554 <read_IMU_task+0x31c>)
 80024da:	481f      	ldr	r0, [pc, #124]	@ (8002558 <read_IMU_task+0x320>)
 80024dc:	f002 faee 	bl	8004abc <HAL_CAN_AddTxMessage>

    // Y-axis data
    for (int i = 0; i < 4; i++) {
 80024e0:	2300      	movs	r3, #0
 80024e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024e4:	e01a      	b.n	800251c <read_IMU_task+0x2e4>
	data_send[3-i] = ax_y.bytes[i];
 80024e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024e8:	f1c3 0303 	rsb	r3, r3, #3
 80024ec:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80024f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80024f2:	440a      	add	r2, r1
 80024f4:	7812      	ldrb	r2, [r2, #0]
 80024f6:	3370      	adds	r3, #112	@ 0x70
 80024f8:	443b      	add	r3, r7
 80024fa:	f803 2c68 	strb.w	r2, [r3, #-104]
	data_send[7-i] = gy_y.bytes[i];
 80024fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002500:	f1c3 0307 	rsb	r3, r3, #7
 8002504:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002508:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800250a:	440a      	add	r2, r1
 800250c:	7812      	ldrb	r2, [r2, #0]
 800250e:	3370      	adds	r3, #112	@ 0x70
 8002510:	443b      	add	r3, r7
 8002512:	f803 2c68 	strb.w	r2, [r3, #-104]
    for (int i = 0; i < 4; i++) {
 8002516:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002518:	3301      	adds	r3, #1
 800251a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800251c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800251e:	2b03      	cmp	r3, #3
 8002520:	dde1      	ble.n	80024e6 <read_IMU_task+0x2ae>
    }
    HAL_CAN_AddTxMessage(&hcan, &IMU_y_axis_header, data_send, &can_mailbox);
 8002522:	f107 0208 	add.w	r2, r7, #8
 8002526:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <read_IMU_task+0x318>)
 8002528:	490c      	ldr	r1, [pc, #48]	@ (800255c <read_IMU_task+0x324>)
 800252a:	480b      	ldr	r0, [pc, #44]	@ (8002558 <read_IMU_task+0x320>)
 800252c:	f002 fac6 	bl	8004abc <HAL_CAN_AddTxMessage>

    // Z-axis data
    for (int i = 0; i < 4; i++) {
 8002530:	2300      	movs	r3, #0
 8002532:	667b      	str	r3, [r7, #100]	@ 0x64
 8002534:	e02f      	b.n	8002596 <read_IMU_task+0x35e>
 8002536:	bf00      	nop
 8002538:	00000000 	.word	0x00000000
 800253c:	40606000 	.word	0x40606000
 8002540:	200006ac 	.word	0x200006ac
 8002544:	0801211c 	.word	0x0801211c
 8002548:	40d00000 	.word	0x40d00000
 800254c:	08012130 	.word	0x08012130
 8002550:	20000350 	.word	0x20000350
 8002554:	20000030 	.word	0x20000030
 8002558:	20000354 	.word	0x20000354
 800255c:	20000048 	.word	0x20000048
	data_send[3-i] = ax_z.bytes[i];
 8002560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002562:	f1c3 0303 	rsb	r3, r3, #3
 8002566:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800256a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800256c:	440a      	add	r2, r1
 800256e:	7812      	ldrb	r2, [r2, #0]
 8002570:	3370      	adds	r3, #112	@ 0x70
 8002572:	443b      	add	r3, r7
 8002574:	f803 2c68 	strb.w	r2, [r3, #-104]
	data_send[7-i] = gy_z.bytes[i];
 8002578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800257a:	f1c3 0307 	rsb	r3, r3, #7
 800257e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002582:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002584:	440a      	add	r2, r1
 8002586:	7812      	ldrb	r2, [r2, #0]
 8002588:	3370      	adds	r3, #112	@ 0x70
 800258a:	443b      	add	r3, r7
 800258c:	f803 2c68 	strb.w	r2, [r3, #-104]
    for (int i = 0; i < 4; i++) {
 8002590:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002592:	3301      	adds	r3, #1
 8002594:	667b      	str	r3, [r7, #100]	@ 0x64
 8002596:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002598:	2b03      	cmp	r3, #3
 800259a:	dde1      	ble.n	8002560 <read_IMU_task+0x328>
    }
    HAL_CAN_AddTxMessage(&hcan, &IMU_z_axis_header, data_send, &can_mailbox);
 800259c:	f107 0208 	add.w	r2, r7, #8
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <read_IMU_task+0x390>)
 80025a2:	490a      	ldr	r1, [pc, #40]	@ (80025cc <read_IMU_task+0x394>)
 80025a4:	480a      	ldr	r0, [pc, #40]	@ (80025d0 <read_IMU_task+0x398>)
 80025a6:	f002 fa89 	bl	8004abc <HAL_CAN_AddTxMessage>
    g_tel_diagnostics.imu_fail = (imu_status != HAL_OK);
 80025aa:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	bf14      	ite	ne
 80025b2:	2301      	movne	r3, #1
 80025b4:	2300      	moveq	r3, #0
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <read_IMU_task+0x39c>)
 80025ba:	709a      	strb	r2, [r3, #2]

    /* Delay */
    osDelay(READ_IMU_DELAY * 5);
 80025bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025c0:	f007 fb52 	bl	8009c68 <osDelay>
  {
 80025c4:	e63c      	b.n	8002240 <read_IMU_task+0x8>
 80025c6:	bf00      	nop
 80025c8:	20000350 	.word	0x20000350
 80025cc:	20000060 	.word	0x20000060
 80025d0:	20000354 	.word	0x20000354
 80025d4:	20000700 	.word	0x20000700

080025d8 <read_GPS_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_GPS_task */
void read_GPS_task(void const * argument)
{
 80025d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025dc:	f2ad 4d4c 	subw	sp, sp, #1100	@ 0x44c
 80025e0:	af0e      	add	r7, sp, #56	@ 0x38
 80025e2:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80025e6:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 80025ea:	6018      	str	r0, [r3, #0]
    /* Initialize buffers */
    //printf("read_GPS_task()\n\r");
    uint8_t receive_buffer[GPS_RCV_BUFFER_SIZE];
    GPS gps_data;
    GPS_msg_t gps_message;
    uint8_t gps_buffer[GPS_MESSAGE_LEN] = {0};
 80025ec:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80025f0:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	3304      	adds	r3, #4
 80025fa:	22c4      	movs	r2, #196	@ 0xc4
 80025fc:	2100      	movs	r1, #0
 80025fe:	4618      	mov	r0, r3
 8002600:	f00b fda1 	bl	800e146 <memset>

    /* Read in an NMEA message into the buffer */
    if(HAL_I2C_IsDeviceReady(&hi2c1, GPS_DEVICE_ADDRESS, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002604:	f04f 33ff 	mov.w	r3, #4294967295
 8002608:	2201      	movs	r2, #1
 800260a:	2184      	movs	r1, #132	@ 0x84
 800260c:	48a9      	ldr	r0, [pc, #676]	@ (80028b4 <read_GPS_task+0x2dc>)
 800260e:	f004 f85b 	bl	80066c8 <HAL_I2C_IsDeviceReady>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10a      	bne.n	800262e <read_GPS_task+0x56>
	    HAL_I2C_Master_Receive(&hi2c1, GPS_DEVICE_ADDRESS, receive_buffer, sizeof(receive_buffer), HAL_MAX_DELAY);
 8002618:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 800261c:	f04f 33ff 	mov.w	r3, #4294967295
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002626:	2184      	movs	r1, #132	@ 0x84
 8002628:	48a2      	ldr	r0, [pc, #648]	@ (80028b4 <read_GPS_task+0x2dc>)
 800262a:	f003 fa7f 	bl	8005b2c <HAL_I2C_Master_Receive>
    }

    /* Parse the buffer data --> gets stored in gps_data; */
    nmea_parse(&gps_data, &receive_buffer);
 800262e:	f507 72e4 	add.w	r2, r7, #456	@ 0x1c8
 8002632:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f001 f9e9 	bl	8003a10 <nmea_parse>

    /* Create string */
    sprintf(gps_message.data,
 800263e:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8002642:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002646:	cb18      	ldmia	r3, {r3, r4}
 8002648:	e9c7 3406 	strd	r3, r4, [r7, #24]
	    "Latitude: %.6f %c, Longitude: %.6f %c, Altitude: %.2f meters, HDOP: %.2f, Satellites: %d, Fix: %d, Time: %s",
	    gps_data.latitude, gps_data.latSide,
 800264c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8002650:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002654:	7a1b      	ldrb	r3, [r3, #8]
    sprintf(gps_message.data,
 8002656:	623b      	str	r3, [r7, #32]
 8002658:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800265c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002660:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
 8002664:	e9c7 1204 	strd	r1, r2, [r7, #16]
	    gps_data.longitude, gps_data.lonSide,
 8002668:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800266c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002670:	7e1b      	ldrb	r3, [r3, #24]
    sprintf(gps_message.data,
 8002672:	60fb      	str	r3, [r7, #12]
	    gps_data.altitude, gps_data.hdop,
 8002674:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8002678:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800267c:	69db      	ldr	r3, [r3, #28]
    sprintf(gps_message.data,
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd ff4c 	bl	800051c <__aeabi_f2d>
 8002684:	e9c7 0100 	strd	r0, r1, [r7]
	    gps_data.altitude, gps_data.hdop,
 8002688:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800268c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002690:	6a1b      	ldr	r3, [r3, #32]
    sprintf(gps_message.data,
 8002692:	4618      	mov	r0, r3
 8002694:	f7fd ff42 	bl	800051c <__aeabi_f2d>
 8002698:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800269c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80026a0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80026a2:	60bc      	str	r4, [r7, #8]
 80026a4:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80026a8:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80026ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026ae:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 80026b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026b6:	332c      	adds	r3, #44	@ 0x2c
 80026b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80026ba:	920b      	str	r2, [sp, #44]	@ 0x2c
 80026bc:	f8d7 c008 	ldr.w	ip, [r7, #8]
 80026c0:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 80026c4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80026c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	9004      	str	r0, [sp, #16]
 80026d4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80026d8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80026dc:	6a39      	ldr	r1, [r7, #32]
 80026de:	9100      	str	r1, [sp, #0]
 80026e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026e4:	4974      	ldr	r1, [pc, #464]	@ (80028b8 <read_GPS_task+0x2e0>)
 80026e6:	4620      	mov	r0, r4
 80026e8:	f00b fcc8 	bl	800e07c <siprintf>
	    gps_data.satelliteCount, gps_data.fix,
	    gps_data.lastMeasure);

    /* Null Terminate */
    gps_message.data[sizeof(gps_message.data) - 1] = '\0';
 80026ec:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80026f0:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95

    /* Get current epoch Time Stamp */
    union DoubleBytes current_timestamp;
    current_timestamp.double_value = get_current_timestamp();
 80026fa:	f001 fc1d 	bl	8003f38 <get_current_timestamp>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 8002706:	e9c1 2300 	strd	r2, r3, [r1]

    /* TIMESTAMP: 8 Bytes */
    for (uint8_t i = 0; i < 8; i++) {
 800270a:	2300      	movs	r3, #0
 800270c:	f887 340f 	strb.w	r3, [r7, #1039]	@ 0x40f
 8002710:	e026      	b.n	8002760 <read_GPS_task+0x188>
      gps_buffer[7 - i] = GET_BYTE_FROM_WORD(i, current_timestamp.double_as_int);
 8002712:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	f897 140f 	ldrb.w	r1, [r7, #1039]	@ 0x40f
 800271e:	00c9      	lsls	r1, r1, #3
 8002720:	f1c1 0420 	rsb	r4, r1, #32
 8002724:	f1a1 0020 	sub.w	r0, r1, #32
 8002728:	fa22 f801 	lsr.w	r8, r2, r1
 800272c:	fa03 f404 	lsl.w	r4, r3, r4
 8002730:	ea48 0804 	orr.w	r8, r8, r4
 8002734:	fa23 f000 	lsr.w	r0, r3, r0
 8002738:	ea48 0800 	orr.w	r8, r8, r0
 800273c:	fa23 f901 	lsr.w	r9, r3, r1
 8002740:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 8002744:	f1c3 0307 	rsb	r3, r3, #7
 8002748:	fa5f f188 	uxtb.w	r1, r8
 800274c:	f507 6282 	add.w	r2, r7, #1040	@ 0x410
 8002750:	f5a2 7244 	sub.w	r2, r2, #784	@ 0x310
 8002754:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < 8; i++) {
 8002756:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 800275a:	3301      	adds	r3, #1
 800275c:	f887 340f 	strb.w	r3, [r7, #1039]	@ 0x40f
 8002760:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 8002764:	2b07      	cmp	r3, #7
 8002766:	d9d4      	bls.n	8002712 <read_GPS_task+0x13a>

    /*
     * Copy the NMEA data into the buffer, ensuring not to exceed the buffer size
     * Adds 8 to the start to skip the time stamp
     */
    strncpy(gps_buffer + 8, gps_message.data, 150); // Save space for CR+LF
 8002768:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800276c:	3308      	adds	r3, #8
 800276e:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8002772:	2296      	movs	r2, #150	@ 0x96
 8002774:	4618      	mov	r0, r3
 8002776:	f00b fd0d 	bl	800e194 <strncpy>

    gps_buffer[GPS_MESSAGE_LEN - 2] = '\r'; // Carriage return
 800277a:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800277e:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8002782:	220d      	movs	r2, #13
 8002784:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    gps_buffer[GPS_MESSAGE_LEN - 1] = '\n'; // Line feed
 8002788:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800278c:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 8002790:	220a      	movs	r2, #10
 8002792:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7

    /* Transmit the NMEA message over UART to radio */
    HAL_UART_Transmit(&huart1, gps_buffer, sizeof(gps_buffer), 1000);
 8002796:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 800279a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800279e:	22c8      	movs	r2, #200	@ 0xc8
 80027a0:	4846      	ldr	r0, [pc, #280]	@ (80028bc <read_GPS_task+0x2e4>)
 80027a2:	f006 ffa1 	bl	80096e8 <HAL_UART_Transmit>
    union DoubleBytes latitude_bytes;
    union DoubleBytes longitude_bytes;
    uint8_t latitude_send[8];
    uint8_t longitude_send[8];

    latitude_bytes.double_value = gps_data.latitude;
 80027a6:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80027aa:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80027ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b2:	e9c7 23fe 	strd	r2, r3, [r7, #1016]	@ 0x3f8
    longitude_bytes.double_value = gps_data.longitude;
 80027b6:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80027ba:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80027be:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80027c2:	e9c7 23fc 	strd	r2, r3, [r7, #1008]	@ 0x3f0

    for  (uint8_t i=0; i < 8; i++) {
 80027c6:	2300      	movs	r3, #0
 80027c8:	f887 340e 	strb.w	r3, [r7, #1038]	@ 0x40e
 80027cc:	e045      	b.n	800285a <read_GPS_task+0x282>
	latitude_send[7 - i] = GET_BYTE_FROM_WORD(i, latitude_bytes.double_as_int);
 80027ce:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 80027d2:	f897 140e 	ldrb.w	r1, [r7, #1038]	@ 0x40e
 80027d6:	00c9      	lsls	r1, r1, #3
 80027d8:	f1c1 0420 	rsb	r4, r1, #32
 80027dc:	f1a1 0020 	sub.w	r0, r1, #32
 80027e0:	fa22 fa01 	lsr.w	sl, r2, r1
 80027e4:	fa03 f404 	lsl.w	r4, r3, r4
 80027e8:	ea4a 0a04 	orr.w	sl, sl, r4
 80027ec:	fa23 f000 	lsr.w	r0, r3, r0
 80027f0:	ea4a 0a00 	orr.w	sl, sl, r0
 80027f4:	fa23 fb01 	lsr.w	fp, r3, r1
 80027f8:	f897 340e 	ldrb.w	r3, [r7, #1038]	@ 0x40e
 80027fc:	f1c3 0307 	rsb	r3, r3, #7
 8002800:	fa5f f28a 	uxtb.w	r2, sl
 8002804:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 8002808:	f107 0120 	add.w	r1, r7, #32
 800280c:	440b      	add	r3, r1
 800280e:	f803 2c28 	strb.w	r2, [r3, #-40]
	longitude_send[7 - i] = GET_BYTE_FROM_WORD(i, longitude_bytes.double_as_int);
 8002812:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	@ 0x3f0
 8002816:	f897 140e 	ldrb.w	r1, [r7, #1038]	@ 0x40e
 800281a:	00c9      	lsls	r1, r1, #3
 800281c:	f1c1 0420 	rsb	r4, r1, #32
 8002820:	f1a1 0020 	sub.w	r0, r1, #32
 8002824:	fa22 f501 	lsr.w	r5, r2, r1
 8002828:	fa03 f404 	lsl.w	r4, r3, r4
 800282c:	4325      	orrs	r5, r4
 800282e:	fa23 f000 	lsr.w	r0, r3, r0
 8002832:	4305      	orrs	r5, r0
 8002834:	fa23 f601 	lsr.w	r6, r3, r1
 8002838:	f897 340e 	ldrb.w	r3, [r7, #1038]	@ 0x40e
 800283c:	f1c3 0307 	rsb	r3, r3, #7
 8002840:	b2ea      	uxtb	r2, r5
 8002842:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 8002846:	f107 0120 	add.w	r1, r7, #32
 800284a:	440b      	add	r3, r1
 800284c:	f803 2c30 	strb.w	r2, [r3, #-48]
    for  (uint8_t i=0; i < 8; i++) {
 8002850:	f897 340e 	ldrb.w	r3, [r7, #1038]	@ 0x40e
 8002854:	3301      	adds	r3, #1
 8002856:	f887 340e 	strb.w	r3, [r7, #1038]	@ 0x40e
 800285a:	f897 340e 	ldrb.w	r3, [r7, #1038]	@ 0x40e
 800285e:	2b07      	cmp	r3, #7
 8002860:	d9b5      	bls.n	80027ce <read_GPS_task+0x1f6>
    }

    HAL_CAN_AddTxMessage(&hcan, &GPS_latitude, latitude_send, &can_mailbox);
 8002862:	f507 727a 	add.w	r2, r7, #1000	@ 0x3e8
 8002866:	4b16      	ldr	r3, [pc, #88]	@ (80028c0 <read_GPS_task+0x2e8>)
 8002868:	4916      	ldr	r1, [pc, #88]	@ (80028c4 <read_GPS_task+0x2ec>)
 800286a:	4817      	ldr	r0, [pc, #92]	@ (80028c8 <read_GPS_task+0x2f0>)
 800286c:	f002 f926 	bl	8004abc <HAL_CAN_AddTxMessage>
    osDelay(2000);
 8002870:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002874:	f007 f9f8 	bl	8009c68 <osDelay>

    HAL_CAN_AddTxMessage(&hcan, &GPS_longitude, longitude_send, &can_mailbox);
 8002878:	f507 7278 	add.w	r2, r7, #992	@ 0x3e0
 800287c:	4b10      	ldr	r3, [pc, #64]	@ (80028c0 <read_GPS_task+0x2e8>)
 800287e:	4913      	ldr	r1, [pc, #76]	@ (80028cc <read_GPS_task+0x2f4>)
 8002880:	4811      	ldr	r0, [pc, #68]	@ (80028c8 <read_GPS_task+0x2f0>)
 8002882:	f002 f91b 	bl	8004abc <HAL_CAN_AddTxMessage>
    osDelay(2000);
 8002886:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800288a:	f007 f9ed 	bl	8009c68 <osDelay>

    union FloatBytes altitude_bytes;
    union FloatBytes hdop_bytes;
    uint8_t altitude_hdop_send[8];

    altitude_bytes.float_value = gps_data.altitude;
 800288e:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8002892:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
    hdop_bytes.float_value = gps_data.hdop;
 800289c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80028a0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f8c7 33d8 	str.w	r3, [r7, #984]	@ 0x3d8

    for  (uint8_t i=0; i < 8; i++) {
 80028aa:	2300      	movs	r3, #0
 80028ac:	f887 340d 	strb.w	r3, [r7, #1037]	@ 0x40d
 80028b0:	e03b      	b.n	800292a <read_GPS_task+0x352>
 80028b2:	bf00      	nop
 80028b4:	20000658 	.word	0x20000658
 80028b8:	08012144 	.word	0x08012144
 80028bc:	20000870 	.word	0x20000870
 80028c0:	20000350 	.word	0x20000350
 80028c4:	20000078 	.word	0x20000078
 80028c8:	20000354 	.word	0x20000354
 80028cc:	20000090 	.word	0x20000090
	altitude_hdop_send[3 - i] = altitude_bytes.bytes[i];
 80028d0:	f897 240d 	ldrb.w	r2, [r7, #1037]	@ 0x40d
 80028d4:	f897 340d 	ldrb.w	r3, [r7, #1037]	@ 0x40d
 80028d8:	f1c3 0303 	rsb	r3, r3, #3
 80028dc:	f502 727c 	add.w	r2, r2, #1008	@ 0x3f0
 80028e0:	f107 0120 	add.w	r1, r7, #32
 80028e4:	440a      	add	r2, r1
 80028e6:	f812 2c34 	ldrb.w	r2, [r2, #-52]
 80028ea:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 80028ee:	f107 0120 	add.w	r1, r7, #32
 80028f2:	440b      	add	r3, r1
 80028f4:	f803 2c40 	strb.w	r2, [r3, #-64]
	altitude_hdop_send[7 - i] = hdop_bytes.bytes[i];
 80028f8:	f897 240d 	ldrb.w	r2, [r7, #1037]	@ 0x40d
 80028fc:	f897 340d 	ldrb.w	r3, [r7, #1037]	@ 0x40d
 8002900:	f1c3 0307 	rsb	r3, r3, #7
 8002904:	f502 727c 	add.w	r2, r2, #1008	@ 0x3f0
 8002908:	f107 0120 	add.w	r1, r7, #32
 800290c:	440a      	add	r2, r1
 800290e:	f812 2c38 	ldrb.w	r2, [r2, #-56]
 8002912:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 8002916:	f107 0120 	add.w	r1, r7, #32
 800291a:	440b      	add	r3, r1
 800291c:	f803 2c40 	strb.w	r2, [r3, #-64]
    for  (uint8_t i=0; i < 8; i++) {
 8002920:	f897 340d 	ldrb.w	r3, [r7, #1037]	@ 0x40d
 8002924:	3301      	adds	r3, #1
 8002926:	f887 340d 	strb.w	r3, [r7, #1037]	@ 0x40d
 800292a:	f897 340d 	ldrb.w	r3, [r7, #1037]	@ 0x40d
 800292e:	2b07      	cmp	r3, #7
 8002930:	d9ce      	bls.n	80028d0 <read_GPS_task+0x2f8>
    }

    HAL_CAN_AddTxMessage(&hcan, &GPS_altitude_hdop, altitude_hdop_send, &can_mailbox);
 8002932:	f507 7274 	add.w	r2, r7, #976	@ 0x3d0
 8002936:	4b2a      	ldr	r3, [pc, #168]	@ (80029e0 <read_GPS_task+0x408>)
 8002938:	492a      	ldr	r1, [pc, #168]	@ (80029e4 <read_GPS_task+0x40c>)
 800293a:	482b      	ldr	r0, [pc, #172]	@ (80029e8 <read_GPS_task+0x410>)
 800293c:	f002 f8be 	bl	8004abc <HAL_CAN_AddTxMessage>
    osDelay(2000);
 8002940:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002944:	f007 f990 	bl	8009c68 <osDelay>

    uint8_t side_and_count[8];
    uint32_t sat_count = (uint32_t) gps_data.satelliteCount;
 8002948:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800294c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002952:	f8c7 3408 	str.w	r3, [r7, #1032]	@ 0x408
    side_and_count[0] = gps_data.latSide;
 8002956:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800295a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800295e:	7a1b      	ldrb	r3, [r3, #8]
 8002960:	f887 33c8 	strb.w	r3, [r7, #968]	@ 0x3c8
    side_and_count[1] = gps_data.lonSide;
 8002964:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8002968:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800296c:	7e1b      	ldrb	r3, [r3, #24]
 800296e:	f887 33c9 	strb.w	r3, [r7, #969]	@ 0x3c9
    for  (uint8_t i=0; i < 4; i++) {
 8002972:	2300      	movs	r3, #0
 8002974:	f887 340c 	strb.w	r3, [r7, #1036]	@ 0x40c
 8002978:	e01b      	b.n	80029b2 <read_GPS_task+0x3da>
	side_and_count[5 - i] = ((sat_count >> (4 * i)) && 0xFF);
 800297a:	f897 340c 	ldrb.w	r3, [r7, #1036]	@ 0x40c
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	f8d7 2408 	ldr.w	r2, [r7, #1032]	@ 0x408
 8002984:	fa22 f303 	lsr.w	r3, r2, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	bf14      	ite	ne
 800298c:	2301      	movne	r3, #1
 800298e:	2300      	moveq	r3, #0
 8002990:	b2da      	uxtb	r2, r3
 8002992:	f897 340c 	ldrb.w	r3, [r7, #1036]	@ 0x40c
 8002996:	f1c3 0305 	rsb	r3, r3, #5
 800299a:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800299e:	f107 0120 	add.w	r1, r7, #32
 80029a2:	440b      	add	r3, r1
 80029a4:	f803 2c48 	strb.w	r2, [r3, #-72]
    for  (uint8_t i=0; i < 4; i++) {
 80029a8:	f897 340c 	ldrb.w	r3, [r7, #1036]	@ 0x40c
 80029ac:	3301      	adds	r3, #1
 80029ae:	f887 340c 	strb.w	r3, [r7, #1036]	@ 0x40c
 80029b2:	f897 340c 	ldrb.w	r3, [r7, #1036]	@ 0x40c
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	d9df      	bls.n	800297a <read_GPS_task+0x3a2>
    }
    side_and_count[6] = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f887 33ce 	strb.w	r3, [r7, #974]	@ 0x3ce
    side_and_count[7] = 0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	f887 33cf 	strb.w	r3, [r7, #975]	@ 0x3cf

    HAL_CAN_AddTxMessage(&hcan, &GPS_side_count, side_and_count, &can_mailbox);
 80029c6:	f507 7272 	add.w	r2, r7, #968	@ 0x3c8
 80029ca:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <read_GPS_task+0x408>)
 80029cc:	4907      	ldr	r1, [pc, #28]	@ (80029ec <read_GPS_task+0x414>)
 80029ce:	4806      	ldr	r0, [pc, #24]	@ (80029e8 <read_GPS_task+0x410>)
 80029d0:	f002 f874 	bl	8004abc <HAL_CAN_AddTxMessage>
    osDelay(4000);
 80029d4:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80029d8:	f007 f946 	bl	8009c68 <osDelay>
  while(1) {
 80029dc:	e606      	b.n	80025ec <read_GPS_task+0x14>
 80029de:	bf00      	nop
 80029e0:	20000350 	.word	0x20000350
 80029e4:	200000a8 	.word	0x200000a8
 80029e8:	20000354 	.word	0x20000354
 80029ec:	200000c0 	.word	0x200000c0

080029f0 <transmit_RTC_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_transmit_RTC_task */
void transmit_RTC_task(void const * argument)
{
 80029f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f2:	b08b      	sub	sp, #44	@ 0x2c
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN transmit_RTC_task */
  /* Infinite loop */
  for(;;)
  {
    printf("transmit_RTC_task()\n\r");
 80029f8:	481d      	ldr	r0, [pc, #116]	@ (8002a70 <transmit_RTC_task+0x80>)
 80029fa:	f00b fb2d 	bl	800e058 <iprintf>
    // Get rtc timestamp
    double timestamp = get_current_timestamp();
 80029fe:	f001 fa9b 	bl	8003f38 <get_current_timestamp>
 8002a02:	e9c7 0106 	strd	r0, r1, [r7, #24]
    union DoubleBytes timestamp_bytes;
    timestamp_bytes.double_value = timestamp;
 8002a06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a0a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    uint8_t data_send[8];

    // Populate data_send array
    for (int i = 0; i < 8; i++) {
 8002a0e:	2300      	movs	r3, #0
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a12:	e01b      	b.n	8002a4c <transmit_RTC_task+0x5c>
        data_send[i] = (timestamp_bytes.double_as_int >> (8 * i)) & 0xFF;
 8002a14:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a1a:	00c9      	lsls	r1, r1, #3
 8002a1c:	f1c1 0620 	rsb	r6, r1, #32
 8002a20:	f1a1 0020 	sub.w	r0, r1, #32
 8002a24:	fa22 f401 	lsr.w	r4, r2, r1
 8002a28:	fa03 f606 	lsl.w	r6, r3, r6
 8002a2c:	4334      	orrs	r4, r6
 8002a2e:	fa23 f000 	lsr.w	r0, r3, r0
 8002a32:	4304      	orrs	r4, r0
 8002a34:	fa23 f501 	lsr.w	r5, r3, r1
 8002a38:	b2e1      	uxtb	r1, r4
 8002a3a:	f107 0208 	add.w	r2, r7, #8
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	4413      	add	r3, r2
 8002a42:	460a      	mov	r2, r1
 8002a44:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	3301      	adds	r3, #1
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4e:	2b07      	cmp	r3, #7
 8002a50:	dde0      	ble.n	8002a14 <transmit_RTC_task+0x24>
    }
    
    // Transmit message on CAN
    HAL_CAN_AddTxMessage(&hcan, &rtc_timestamp_header, data_send, &can_mailbox);
 8002a52:	f107 0208 	add.w	r2, r7, #8
 8002a56:	4b07      	ldr	r3, [pc, #28]	@ (8002a74 <transmit_RTC_task+0x84>)
 8002a58:	4907      	ldr	r1, [pc, #28]	@ (8002a78 <transmit_RTC_task+0x88>)
 8002a5a:	4808      	ldr	r0, [pc, #32]	@ (8002a7c <transmit_RTC_task+0x8c>)
 8002a5c:	f002 f82e 	bl	8004abc <HAL_CAN_AddTxMessage>
    send_tel_diagnostics();
 8002a60:	f000 f80e 	bl	8002a80 <send_tel_diagnostics>
    osDelay(TRANSMIT_RTC_DELAY);
 8002a64:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002a68:	f007 f8fe 	bl	8009c68 <osDelay>
  {
 8002a6c:	e7c4      	b.n	80029f8 <transmit_RTC_task+0x8>
 8002a6e:	bf00      	nop
 8002a70:	080121b0 	.word	0x080121b0
 8002a74:	20000350 	.word	0x20000350
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	20000354 	.word	0x20000354

08002a80 <send_tel_diagnostics>:
 * 2: IMU Failure 
 * 3: GPS Failure
 * 4: Watchdog reset occured
 */
void send_tel_diagnostics()
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
  uint8_t data_send = 0x00;
 8002a86:	2300      	movs	r3, #0
 8002a88:	71fb      	strb	r3, [r7, #7]
  data_send = 0x00; // TODO: Set bits based on diagnostics
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	71fb      	strb	r3, [r7, #7]

  if(g_tel_diagnostics.rtc_reset) 
 8002a8e:	4b19      	ldr	r3, [pc, #100]	@ (8002af4 <send_tel_diagnostics+0x74>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
    SET_BIT(data_send, 0);
  if(g_tel_diagnostics.gps_sync_fail)
 8002a96:	4b17      	ldr	r3, [pc, #92]	@ (8002af4 <send_tel_diagnostics+0x74>)
 8002a98:	785b      	ldrb	r3, [r3, #1]
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <send_tel_diagnostics+0x28>
    SET_BIT(data_send, 1);
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	f043 0301 	orr.w	r3, r3, #1
 8002aa6:	71fb      	strb	r3, [r7, #7]
  if(g_tel_diagnostics.imu_fail)
 8002aa8:	4b12      	ldr	r3, [pc, #72]	@ (8002af4 <send_tel_diagnostics+0x74>)
 8002aaa:	789b      	ldrb	r3, [r3, #2]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <send_tel_diagnostics+0x3a>
    SET_BIT(data_send, 2);
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	71fb      	strb	r3, [r7, #7]
  if(g_tel_diagnostics.gps_fail)
 8002aba:	4b0e      	ldr	r3, [pc, #56]	@ (8002af4 <send_tel_diagnostics+0x74>)
 8002abc:	78db      	ldrb	r3, [r3, #3]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <send_tel_diagnostics+0x4c>
    SET_BIT(data_send, 3);
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	f043 0303 	orr.w	r3, r3, #3
 8002aca:	71fb      	strb	r3, [r7, #7]
  if(g_tel_diagnostics.watchdog_reset)
 8002acc:	4b09      	ldr	r3, [pc, #36]	@ (8002af4 <send_tel_diagnostics+0x74>)
 8002ace:	791b      	ldrb	r3, [r3, #4]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <send_tel_diagnostics+0x5e>
    SET_BIT(data_send, 4);
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	f043 0304 	orr.w	r3, r3, #4
 8002adc:	71fb      	strb	r3, [r7, #7]
  
  HAL_CAN_AddTxMessage(&hcan, &tel_diagnostics_header, data_send, &can_mailbox);
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4b05      	ldr	r3, [pc, #20]	@ (8002af8 <send_tel_diagnostics+0x78>)
 8002ae4:	4905      	ldr	r1, [pc, #20]	@ (8002afc <send_tel_diagnostics+0x7c>)
 8002ae6:	4806      	ldr	r0, [pc, #24]	@ (8002b00 <send_tel_diagnostics+0x80>)
 8002ae8:	f001 ffe8 	bl	8004abc <HAL_CAN_AddTxMessage>
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	20000700 	.word	0x20000700
 8002af8:	20000350 	.word	0x20000350
 8002afc:	20000018 	.word	0x20000018
 8002b00:	20000354 	.word	0x20000354

08002b04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b088      	sub	sp, #32
 8002b08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0a:	f107 0310 	add.w	r3, r7, #16
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b18:	4b49      	ldr	r3, [pc, #292]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	4a48      	ldr	r2, [pc, #288]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b1e:	f043 0310 	orr.w	r3, r3, #16
 8002b22:	6193      	str	r3, [r2, #24]
 8002b24:	4b46      	ldr	r3, [pc, #280]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b30:	4b43      	ldr	r3, [pc, #268]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	4a42      	ldr	r2, [pc, #264]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b36:	f043 0320 	orr.w	r3, r3, #32
 8002b3a:	6193      	str	r3, [r2, #24]
 8002b3c:	4b40      	ldr	r3, [pc, #256]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	f003 0320 	and.w	r3, r3, #32
 8002b44:	60bb      	str	r3, [r7, #8]
 8002b46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b48:	4b3d      	ldr	r3, [pc, #244]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	4a3c      	ldr	r2, [pc, #240]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b4e:	f043 0304 	orr.w	r3, r3, #4
 8002b52:	6193      	str	r3, [r2, #24]
 8002b54:	4b3a      	ldr	r3, [pc, #232]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	607b      	str	r3, [r7, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b60:	4b37      	ldr	r3, [pc, #220]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	4a36      	ldr	r2, [pc, #216]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b66:	f043 0308 	orr.w	r3, r3, #8
 8002b6a:	6193      	str	r3, [r2, #24]
 8002b6c:	4b34      	ldr	r3, [pc, #208]	@ (8002c40 <MX_GPIO_Init+0x13c>)
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	603b      	str	r3, [r7, #0]
 8002b76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_GPIO_DIO7_Pin|RADIO_GPIO_DIO9_SLEEP_Pin|RADIO_GPIO_DIO11_Pin|RADIO_GPIO_DIO10_Pin, GPIO_PIN_RESET);
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2178      	movs	r1, #120	@ 0x78
 8002b7c:	4831      	ldr	r0, [pc, #196]	@ (8002c44 <MX_GPIO_Init+0x140>)
 8002b7e:	f002 fe60 	bl	8005842 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USER_LED_Pin|SDL_CS_Pin, GPIO_PIN_RESET);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2112      	movs	r1, #18
 8002b86:	4830      	ldr	r0, [pc, #192]	@ (8002c48 <MX_GPIO_Init+0x144>)
 8002b88:	f002 fe5b 	bl	8005842 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RADIO_GPIO_DIO4_Pin|RADIO_GPIO_DIO3_Pin|RADIO_GPIO_DIO2_Pin, GPIO_PIN_SET);
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f24a 0101 	movw	r1, #40961	@ 0xa001
 8002b92:	482e      	ldr	r0, [pc, #184]	@ (8002c4c <MX_GPIO_Init+0x148>)
 8002b94:	f002 fe55 	bl	8005842 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RADIO_GPIO_DIO12_Pin|RADIO_GPIO_DIO6_Pin|RADIO_DIO8_SLEEP_CONTROL_Pin, GPIO_PIN_RESET);
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f245 0102 	movw	r1, #20482	@ 0x5002
 8002b9e:	482b      	ldr	r0, [pc, #172]	@ (8002c4c <MX_GPIO_Init+0x148>)
 8002ba0:	f002 fe4f 	bl	8005842 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_GPIO_DIO1_Pin|RADIO_GPIO_DIO0_Pin, GPIO_PIN_SET);
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002baa:	4826      	ldr	r0, [pc, #152]	@ (8002c44 <MX_GPIO_Init+0x140>)
 8002bac:	f002 fe49 	bl	8005842 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = RADIO_GPIO_DIO7_Pin|RADIO_GPIO_DIO9_SLEEP_Pin|RADIO_GPIO_DIO11_Pin|RADIO_GPIO_DIO10_Pin
 8002bb0:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8002bb4:	613b      	str	r3, [r7, #16]
                          |RADIO_GPIO_DIO1_Pin|RADIO_GPIO_DIO0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc2:	f107 0310 	add.w	r3, r7, #16
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	481e      	ldr	r0, [pc, #120]	@ (8002c44 <MX_GPIO_Init+0x140>)
 8002bca:	f002 fc8f 	bl	80054ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USER_LED_Pin|SDL_CS_Pin;
 8002bce:	2312      	movs	r3, #18
 8002bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bde:	f107 0310 	add.w	r3, r7, #16
 8002be2:	4619      	mov	r1, r3
 8002be4:	4818      	ldr	r0, [pc, #96]	@ (8002c48 <MX_GPIO_Init+0x144>)
 8002be6:	f002 fc81 	bl	80054ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RTC_SYNC_Pin|SDL_CD_Pin;
 8002bea:	230c      	movs	r3, #12
 8002bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf6:	f107 0310 	add.w	r3, r7, #16
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4812      	ldr	r0, [pc, #72]	@ (8002c48 <MX_GPIO_Init+0x144>)
 8002bfe:	f002 fc75 	bl	80054ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = RADIO_GPIO_DIO4_Pin|RADIO_GPIO_DIO12_Pin|RADIO_GPIO_DIO6_Pin|RADIO_GPIO_DIO3_Pin
 8002c02:	f24f 0303 	movw	r3, #61443	@ 0xf003
 8002c06:	613b      	str	r3, [r7, #16]
                          |RADIO_DIO8_SLEEP_CONTROL_Pin|RADIO_GPIO_DIO2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2302      	movs	r3, #2
 8002c12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c14:	f107 0310 	add.w	r3, r7, #16
 8002c18:	4619      	mov	r1, r3
 8002c1a:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <MX_GPIO_Init+0x148>)
 8002c1c:	f002 fc66 	bl	80054ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002c20:	2304      	movs	r3, #4
 8002c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002c2c:	f107 0310 	add.w	r3, r7, #16
 8002c30:	4619      	mov	r1, r3
 8002c32:	4806      	ldr	r0, [pc, #24]	@ (8002c4c <MX_GPIO_Init+0x148>)
 8002c34:	f002 fc5a 	bl	80054ec <HAL_GPIO_Init>

}
 8002c38:	bf00      	nop
 8002c3a:	3720      	adds	r7, #32
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40011000 	.word	0x40011000
 8002c48:	40010800 	.word	0x40010800
 8002c4c:	40010c00 	.word	0x40010c00

08002c50 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c54:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c56:	4a13      	ldr	r2, [pc, #76]	@ (8002ca4 <MX_I2C1_Init+0x54>)
 8002c58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002c5a:	4b11      	ldr	r3, [pc, #68]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c5c:	4a12      	ldr	r2, [pc, #72]	@ (8002ca8 <MX_I2C1_Init+0x58>)
 8002c5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c60:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002c66:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002c7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c80:	4b07      	ldr	r3, [pc, #28]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c86:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c8c:	4804      	ldr	r0, [pc, #16]	@ (8002ca0 <MX_I2C1_Init+0x50>)
 8002c8e:	f002 fe09 	bl	80058a4 <HAL_I2C_Init>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002c98:	f000 fa26 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c9c:	bf00      	nop
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20000658 	.word	0x20000658
 8002ca4:	40005400 	.word	0x40005400
 8002ca8:	000186a0 	.word	0x000186a0

08002cac <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002cb0:	4b12      	ldr	r3, [pc, #72]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cb2:	4a13      	ldr	r2, [pc, #76]	@ (8002d00 <MX_I2C2_Init+0x54>)
 8002cb4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002cb6:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cb8:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <MX_I2C2_Init+0x58>)
 8002cba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002cce:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002cd6:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cdc:	4b07      	ldr	r3, [pc, #28]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ce2:	4b06      	ldr	r3, [pc, #24]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002ce8:	4804      	ldr	r0, [pc, #16]	@ (8002cfc <MX_I2C2_Init+0x50>)
 8002cea:	f002 fddb 	bl	80058a4 <HAL_I2C_Init>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002cf4:	f000 f9f8 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002cf8:	bf00      	nop
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	200006ac 	.word	0x200006ac
 8002d00:	40005800 	.word	0x40005800
 8002d04:	000186a0 	.word	0x000186a0

08002d08 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08a      	sub	sp, #40	@ 0x28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d10:	f107 0318 	add.w	r3, r7, #24
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a2b      	ldr	r2, [pc, #172]	@ (8002dd0 <HAL_I2C_MspInit+0xc8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d124      	bne.n	8002d72 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d28:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	4a29      	ldr	r2, [pc, #164]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d2e:	f043 0308 	orr.w	r3, r3, #8
 8002d32:	6193      	str	r3, [r2, #24]
 8002d34:	4b27      	ldr	r3, [pc, #156]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	617b      	str	r3, [r7, #20]
 8002d3e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPS_SCL_Pin|GPS_SDA_Pin;
 8002d40:	23c0      	movs	r3, #192	@ 0xc0
 8002d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d44:	2312      	movs	r3, #18
 8002d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d4c:	f107 0318 	add.w	r3, r7, #24
 8002d50:	4619      	mov	r1, r3
 8002d52:	4821      	ldr	r0, [pc, #132]	@ (8002dd8 <HAL_I2C_MspInit+0xd0>)
 8002d54:	f002 fbca 	bl	80054ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d58:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d5a:	69db      	ldr	r3, [r3, #28]
 8002d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d5e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d62:	61d3      	str	r3, [r2, #28]
 8002d64:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d6c:	613b      	str	r3, [r7, #16]
 8002d6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002d70:	e029      	b.n	8002dc6 <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a19      	ldr	r2, [pc, #100]	@ (8002ddc <HAL_I2C_MspInit+0xd4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d124      	bne.n	8002dc6 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d7c:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	4a14      	ldr	r2, [pc, #80]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d82:	f043 0308 	orr.w	r3, r3, #8
 8002d86:	6193      	str	r3, [r2, #24]
 8002d88:	4b12      	ldr	r3, [pc, #72]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8002d94:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d9a:	2312      	movs	r3, #18
 8002d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da2:	f107 0318 	add.w	r3, r7, #24
 8002da6:	4619      	mov	r1, r3
 8002da8:	480b      	ldr	r0, [pc, #44]	@ (8002dd8 <HAL_I2C_MspInit+0xd0>)
 8002daa:	f002 fb9f 	bl	80054ec <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002dae:	4b09      	ldr	r3, [pc, #36]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	4a08      	ldr	r2, [pc, #32]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002db4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002db8:	61d3      	str	r3, [r2, #28]
 8002dba:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <HAL_I2C_MspInit+0xcc>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
}
 8002dc6:	bf00      	nop
 8002dc8:	3728      	adds	r7, #40	@ 0x28
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40005400 	.word	0x40005400
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40010c00 	.word	0x40010c00
 8002ddc:	40005800 	.word	0x40005800

08002de0 <initIMU>:

/*
 * Documentation: https://controllerstech.com/how-to-interface-mpu6050-gy-521-with-stm32/
 */
void initIMU(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af04      	add	r7, sp, #16

  /*
   * We need to check if the sensor is responding by reading the “WHO_AM_I (0x75)�? Register.
   * If the sensor responds with 0x68, this means it’s available and good to go.
   */
  for(int i = 0; i < 5; i++) {
 8002de6:	2300      	movs	r3, #0
 8002de8:	607b      	str	r3, [r7, #4]
 8002dea:	e01d      	b.n	8002e28 <initIMU+0x48>
    if(HAL_I2C_IsDeviceReady(&hi2c2, IMU_DEVICE_ADDRESS, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002dec:	f04f 33ff 	mov.w	r3, #4294967295
 8002df0:	2201      	movs	r2, #1
 8002df2:	21d0      	movs	r1, #208	@ 0xd0
 8002df4:	482e      	ldr	r0, [pc, #184]	@ (8002eb0 <initIMU+0xd0>)
 8002df6:	f003 fc67 	bl	80066c8 <HAL_I2C_IsDeviceReady>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10d      	bne.n	8002e1c <initIMU+0x3c>
	    HAL_I2C_Mem_Read (&hi2c2, IMU_DEVICE_ADDRESS, WHO_AM_I_REG, 1, &data, 1, 1000);
 8002e00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e04:	9302      	str	r3, [sp, #8]
 8002e06:	2301      	movs	r3, #1
 8002e08:	9301      	str	r3, [sp, #4]
 8002e0a:	1cfb      	adds	r3, r7, #3
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	2301      	movs	r3, #1
 8002e10:	2275      	movs	r2, #117	@ 0x75
 8002e12:	21d0      	movs	r1, #208	@ 0xd0
 8002e14:	4826      	ldr	r0, [pc, #152]	@ (8002eb0 <initIMU+0xd0>)
 8002e16:	f003 f9ef 	bl	80061f8 <HAL_I2C_Mem_Read>
	    //printf("Read a value from WHOAMI register: %x\n\r", data);
	    break; // Break when initialized
 8002e1a:	e008      	b.n	8002e2e <initIMU+0x4e>
    }
    HAL_Delay(5);
 8002e1c:	2005      	movs	r0, #5
 8002e1e:	f001 fc21 	bl	8004664 <HAL_Delay>
  for(int i = 0; i < 5; i++) {
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	3301      	adds	r3, #1
 8002e26:	607b      	str	r3, [r7, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	ddde      	ble.n	8002dec <initIMU+0xc>
  /*
   * Next we will wake the sensor up and in order to do that we will write to the
   * “PWR_MGMT_1 (0x6B)�? Register. See below the register content.
   * On writing (0x00) to the PWR_MGMT_1 Register, sensor wakes up and the Clock sets up to 8 MHz.
   */
  data = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 8002e32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e36:	9302      	str	r3, [sp, #8]
 8002e38:	2301      	movs	r3, #1
 8002e3a:	9301      	str	r3, [sp, #4]
 8002e3c:	1cfb      	adds	r3, r7, #3
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	2301      	movs	r3, #1
 8002e42:	226b      	movs	r2, #107	@ 0x6b
 8002e44:	21d0      	movs	r1, #208	@ 0xd0
 8002e46:	481a      	ldr	r0, [pc, #104]	@ (8002eb0 <initIMU+0xd0>)
 8002e48:	f003 f8dc 	bl	8006004 <HAL_I2C_Mem_Write>
   * rate used to generate the Sample Rate for the MPU6050.
   * As the formula says Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV).
   * Where Gyroscope Output Rate is 8KHz, To get the sample rate of 1KHz,
   * we need to use the SMPLRT_DIV as ‘7’.
   */
  data = 0x07;
 8002e4c:	2307      	movs	r3, #7
 8002e4e:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8002e50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e54:	9302      	str	r3, [sp, #8]
 8002e56:	2301      	movs	r3, #1
 8002e58:	9301      	str	r3, [sp, #4]
 8002e5a:	1cfb      	adds	r3, r7, #3
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	2301      	movs	r3, #1
 8002e60:	2219      	movs	r2, #25
 8002e62:	21d0      	movs	r1, #208	@ 0xd0
 8002e64:	4812      	ldr	r0, [pc, #72]	@ (8002eb0 <initIMU+0xd0>)
 8002e66:	f003 f8cd 	bl	8006004 <HAL_I2C_Mem_Write>
   * Now configure the Accelerometer and Gyroscope registers and to do so, we need to modify
   * “GYRO_CONFIG (0x1B)�? and “ACCEL_CONFIG (0x1C)�?Registers.
   * Writing (0x00) to both of these registers would set the Full scale range of ± 2g in ACCEL_CONFIG
   * Register and a Full scale range of ± 250 °/s in GYRO_CONFIG Register along with Self-test disabled.
   */
  data = 0x00;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8002e6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e72:	9302      	str	r3, [sp, #8]
 8002e74:	2301      	movs	r3, #1
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	1cfb      	adds	r3, r7, #3
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	221b      	movs	r2, #27
 8002e80:	21d0      	movs	r1, #208	@ 0xd0
 8002e82:	480b      	ldr	r0, [pc, #44]	@ (8002eb0 <initIMU+0xd0>)
 8002e84:	f003 f8be 	bl	8006004 <HAL_I2C_Mem_Write>
  data = 0x00;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 8002e8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e90:	9302      	str	r3, [sp, #8]
 8002e92:	2301      	movs	r3, #1
 8002e94:	9301      	str	r3, [sp, #4]
 8002e96:	1cfb      	adds	r3, r7, #3
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	221c      	movs	r2, #28
 8002e9e:	21d0      	movs	r1, #208	@ 0xd0
 8002ea0:	4803      	ldr	r0, [pc, #12]	@ (8002eb0 <initIMU+0xd0>)
 8002ea2:	f003 f8af 	bl	8006004 <HAL_I2C_Mem_Write>


  //printf("IMU Initialized\n\r");


}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200006ac 	.word	0x200006ac

08002eb4 <transmit_imu_data>:
 * @param imu_data The IMU data to be transmitted.
 * @param imu_type The type of IMU.
 * @param dimension The dimension of the IMU data.
 */
void transmit_imu_data(uint64_t current_timestamp, uint8_t* imu_data, char imu_type, char dimension)
{
 8002eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb6:	b08d      	sub	sp, #52	@ 0x34
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
 8002ec0:	70fb      	strb	r3, [r7, #3]
    char imu_buffer[IMU_MESSAGE_LEN];

    /* Timestamp */
    for (uint8_t i = 0; i < 8; i++) {
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002ec8:	e020      	b.n	8002f0c <transmit_imu_data+0x58>
      imu_buffer[7 - i] = (char) TIMESTAMP_BYTE(i, current_timestamp);
 8002eca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002ece:	00d9      	lsls	r1, r3, #3
 8002ed0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ed4:	f1c1 0620 	rsb	r6, r1, #32
 8002ed8:	f1a1 0020 	sub.w	r0, r1, #32
 8002edc:	fa22 f401 	lsr.w	r4, r2, r1
 8002ee0:	fa03 f606 	lsl.w	r6, r3, r6
 8002ee4:	4334      	orrs	r4, r6
 8002ee6:	fa23 f000 	lsr.w	r0, r3, r0
 8002eea:	4304      	orrs	r4, r0
 8002eec:	fa23 f501 	lsr.w	r5, r3, r1
 8002ef0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002ef4:	f1c3 0307 	rsb	r3, r3, #7
 8002ef8:	b2e2      	uxtb	r2, r4
 8002efa:	3330      	adds	r3, #48	@ 0x30
 8002efc:	443b      	add	r3, r7
 8002efe:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (uint8_t i = 0; i < 8; i++) {
 8002f02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002f06:	3301      	adds	r3, #1
 8002f08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002f0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002f10:	2b07      	cmp	r3, #7
 8002f12:	d9da      	bls.n	8002eca <transmit_imu_data+0x16>
    }

    /* IMU ID */
    imu_buffer[8] = '@';
 8002f14:	2340      	movs	r3, #64	@ 0x40
 8002f16:	773b      	strb	r3, [r7, #28]

    /* IMU type and dimension */
    imu_buffer[9] = imu_type;
 8002f18:	78fb      	ldrb	r3, [r7, #3]
 8002f1a:	777b      	strb	r3, [r7, #29]

    imu_buffer[10] = dimension;
 8002f1c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8002f20:	77bb      	strb	r3, [r7, #30]

    /* IMU data */
    for (int i = 0; i < 4; i++) {
 8002f22:	2300      	movs	r3, #0
 8002f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f26:	e00d      	b.n	8002f44 <transmit_imu_data+0x90>
	    imu_buffer[14 - i] = imu_data[i];
 8002f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	441a      	add	r2, r3
 8002f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f30:	f1c3 030e 	rsb	r3, r3, #14
 8002f34:	7812      	ldrb	r2, [r2, #0]
 8002f36:	3330      	adds	r3, #48	@ 0x30
 8002f38:	443b      	add	r3, r7
 8002f3a:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (int i = 0; i < 4; i++) {
 8002f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f40:	3301      	adds	r3, #1
 8002f42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f46:	2b03      	cmp	r3, #3
 8002f48:	ddee      	ble.n	8002f28 <transmit_imu_data+0x74>
    }

    /* New line and carriage return */
    imu_buffer[15] = '\r';
 8002f4a:	230d      	movs	r3, #13
 8002f4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    imu_buffer[16] = '\n';
 8002f50:	230a      	movs	r3, #10
 8002f52:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    HAL_UART_Transmit(&huart1, imu_buffer, sizeof(imu_buffer), 1000);
 8002f56:	f107 0114 	add.w	r1, r7, #20
 8002f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f5e:	2211      	movs	r2, #17
 8002f60:	4803      	ldr	r0, [pc, #12]	@ (8002f70 <transmit_imu_data+0xbc>)
 8002f62:	f006 fbc1 	bl	80096e8 <HAL_UART_Transmit>

    /* Convert imu_buffer to hex_string so it can be logged. MUST NOT USE strlen */
//    sd_append_as_hexnums(logfile, imu_buffer, IMU_MESSAGE_LEN);
}
 8002f66:	bf00      	nop
 8002f68:	3734      	adds	r7, #52	@ 0x34
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000870 	.word	0x20000870

08002f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f7a:	f001 fb41 	bl	8004600 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f7e:	f000 f841 	bl	8003004 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f82:	f7ff fdbf 	bl	8002b04 <MX_GPIO_Init>
  MX_CAN_Init();
 8002f86:	f7fe f989 	bl	800129c <MX_CAN_Init>
  MX_SPI1_Init();
 8002f8a:	f001 f843 	bl	8004014 <MX_SPI1_Init>
  MX_UART5_Init();
 8002f8e:	f001 fa27 	bl	80043e0 <MX_UART5_Init>
  MX_I2C1_Init();
 8002f92:	f7ff fe5d 	bl	8002c50 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002f96:	f7ff fe89 	bl	8002cac <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002f9a:	f001 fa4b 	bl	8004434 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8002f9e:	f000 fe0d 	bl	8003bbc <MX_RTC_Init>
  MX_FATFS_Init();
 8002fa2:	f006 fd21 	bl	80099e8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  DebugIO_Init(&huart5);
 8002fa6:	4813      	ldr	r0, [pc, #76]	@ (8002ff4 <main+0x80>)
 8002fa8:	f7fe faac 	bl	8001504 <DebugIO_Init>
  initIMU();
 8002fac:	f7ff ff18 	bl	8002de0 <initIMU>

  // Sync with RTC if date = Jan 1 2000 or GPIO is set to high
  RTC_DateTypeDef curr_date;
  RTC_TimeTypeDef curr_time;
  HAL_RTC_GetDate(&hrtc, &curr_date, RTC_FORMAT_BIN);
 8002fb0:	1d3b      	adds	r3, r7, #4
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4810      	ldr	r0, [pc, #64]	@ (8002ff8 <main+0x84>)
 8002fb8:	f005 f9c2 	bl	8008340 <HAL_RTC_GetDate>
  /* Sync the RTC with GPS if date is Jan 1, 2000 */
  if ((curr_date.Month == RTC_MONTH_JANUARY && curr_date.Date == 1 && curr_date.Year == 0) || HAL_GPIO_ReadPin(RTC_SYNC_GPIO_Port, RTC_SYNC_Pin) == GPIO_PIN_SET) {
 8002fbc:	797b      	ldrb	r3, [r7, #5]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d105      	bne.n	8002fce <main+0x5a>
 8002fc2:	79bb      	ldrb	r3, [r7, #6]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d102      	bne.n	8002fce <main+0x5a>
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d006      	beq.n	8002fdc <main+0x68>
 8002fce:	2104      	movs	r1, #4
 8002fd0:	480a      	ldr	r0, [pc, #40]	@ (8002ffc <main+0x88>)
 8002fd2:	f002 fc1f 	bl	8005814 <HAL_GPIO_ReadPin>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d104      	bne.n	8002fe6 <main+0x72>
      Sync_RTC_With_GPS();
 8002fdc:	f000 fe5c 	bl	8003c98 <Sync_RTC_With_GPS>
      g_tel_diagnostics.rtc_reset = true;
 8002fe0:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <main+0x8c>)
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	701a      	strb	r2, [r3, #0]
//  sd_append(logfile, startup_message);

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002fe6:	f7fe ffcb 	bl	8001f80 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002fea:	f006 fdea 	bl	8009bc2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002fee:	bf00      	nop
 8002ff0:	e7fd      	b.n	8002fee <main+0x7a>
 8002ff2:	bf00      	nop
 8002ff4:	20000828 	.word	0x20000828
 8002ff8:	2000076c 	.word	0x2000076c
 8002ffc:	40010800 	.word	0x40010800
 8003000:	20000700 	.word	0x20000700

08003004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b096      	sub	sp, #88	@ 0x58
 8003008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800300a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800300e:	2228      	movs	r2, #40	@ 0x28
 8003010:	2100      	movs	r1, #0
 8003012:	4618      	mov	r0, r3
 8003014:	f00b f897 	bl	800e146 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003018:	f107 031c 	add.w	r3, r7, #28
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	60da      	str	r2, [r3, #12]
 8003026:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003028:	1d3b      	adds	r3, r7, #4
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	605a      	str	r2, [r3, #4]
 8003030:	609a      	str	r2, [r3, #8]
 8003032:	60da      	str	r2, [r3, #12]
 8003034:	611a      	str	r2, [r3, #16]
 8003036:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8003038:	2305      	movs	r3, #5
 800303a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800303c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003040:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003042:	2300      	movs	r3, #0
 8003044:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003046:	2301      	movs	r3, #1
 8003048:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800304a:	2301      	movs	r3, #1
 800304c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800304e:	2302      	movs	r3, #2
 8003050:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003052:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003056:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003058:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800305c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800305e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003062:	4618      	mov	r0, r3
 8003064:	f004 f8ec 	bl	8007240 <HAL_RCC_OscConfig>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800306e:	f000 f83b 	bl	80030e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003072:	230f      	movs	r3, #15
 8003074:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003076:	2302      	movs	r3, #2
 8003078:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800307a:	2300      	movs	r3, #0
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800307e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003082:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003084:	2300      	movs	r3, #0
 8003086:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003088:	f107 031c 	add.w	r3, r7, #28
 800308c:	2102      	movs	r1, #2
 800308e:	4618      	mov	r0, r3
 8003090:	f004 fb58 	bl	8007744 <HAL_RCC_ClockConfig>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800309a:	f000 f825 	bl	80030e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800309e:	2301      	movs	r3, #1
 80030a0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80030a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030a6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030a8:	1d3b      	adds	r3, r7, #4
 80030aa:	4618      	mov	r0, r3
 80030ac:	f004 fd08 	bl	8007ac0 <HAL_RCCEx_PeriphCLKConfig>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80030b6:	f000 f817 	bl	80030e8 <Error_Handler>
  }
}
 80030ba:	bf00      	nop
 80030bc:	3758      	adds	r7, #88	@ 0x58
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a04      	ldr	r2, [pc, #16]	@ (80030e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d101      	bne.n	80030da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80030d6:	f001 faa9 	bl	800462c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40012c00 	.word	0x40012c00

080030e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030ec:	b672      	cpsid	i
}
 80030ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030f0:	bf00      	nop
 80030f2:	e7fd      	b.n	80030f0 <Error_Handler+0x8>

080030f4 <nmea_GPGGA>:
    else{
        return 0;
    }
}

int nmea_GPGGA(GPS *gps_data, char*inputString){
 80030f4:	b590      	push	{r4, r7, lr}
 80030f6:	b0b7      	sub	sp, #220	@ 0xdc
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 80030fe:	2300      	movs	r3, #0
 8003100:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    memset(values, 0, sizeof(values));
 8003104:	f107 0320 	add.w	r3, r7, #32
 8003108:	2264      	movs	r2, #100	@ 0x64
 800310a:	2100      	movs	r1, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f00b f81a 	bl	800e146 <memset>
    char *marker = strtok(inputString, ",");
 8003112:	49c5      	ldr	r1, [pc, #788]	@ (8003428 <nmea_GPGGA+0x334>)
 8003114:	6838      	ldr	r0, [r7, #0]
 8003116:	f00b f851 	bl	800e1bc <strtok>
 800311a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 800311e:	e027      	b.n	8003170 <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003120:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8003124:	f7fd f88e 	bl	8000244 <strlen>
 8003128:	4603      	mov	r3, r0
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 8003130:	1c63      	adds	r3, r4, #1
 8003132:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003136:	4610      	mov	r0, r2
 8003138:	f009 fad8 	bl	800c6ec <malloc>
 800313c:	4603      	mov	r3, r0
 800313e:	461a      	mov	r2, r3
 8003140:	00a3      	lsls	r3, r4, #2
 8003142:	33d8      	adds	r3, #216	@ 0xd8
 8003144:	443b      	add	r3, r7
 8003146:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 800314a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800314e:	3b01      	subs	r3, #1
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	33d8      	adds	r3, #216	@ 0xd8
 8003154:	443b      	add	r3, r7
 8003156:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 800315a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800315e:	4618      	mov	r0, r3
 8003160:	f00b fedf 	bl	800ef22 <strcpy>
        marker = strtok(NULL, ",");
 8003164:	49b0      	ldr	r1, [pc, #704]	@ (8003428 <nmea_GPGGA+0x334>)
 8003166:	2000      	movs	r0, #0
 8003168:	f00b f828 	bl	800e1bc <strtok>
 800316c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 8003170:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1d3      	bne.n	8003120 <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8003178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    char latSide = values[3][0];
 8003180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	332c      	adds	r3, #44	@ 0x2c
 800318c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f00b fec6 	bl	800ef22 <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 8003196:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800319a:	2b53      	cmp	r3, #83	@ 0x53
 800319c:	d004      	beq.n	80031a8 <nmea_GPGGA+0xb4>
 800319e:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80031a2:	2b4e      	cmp	r3, #78	@ 0x4e
 80031a4:	f040 815f 	bne.w	8003466 <nmea_GPGGA+0x372>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 80031a8:	2300      	movs	r3, #0
 80031aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031ae:	e010      	b.n	80031d2 <nmea_GPGGA+0xde>
 80031b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031b6:	4413      	add	r3, r2
 80031b8:	7819      	ldrb	r1, [r3, #0]
 80031ba:	f107 021c 	add.w	r2, r7, #28
 80031be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031c2:	4413      	add	r3, r2
 80031c4:	460a      	mov	r2, r1
 80031c6:	701a      	strb	r2, [r3, #0]
 80031c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031cc:	3301      	adds	r3, #1
 80031ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	ddea      	ble.n	80031b0 <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 80031da:	2300      	movs	r3, #0
 80031dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031e0:	e011      	b.n	8003206 <nmea_GPGGA+0x112>
 80031e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031e8:	3302      	adds	r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	7819      	ldrb	r1, [r3, #0]
 80031ee:	f107 0214 	add.w	r2, r7, #20
 80031f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031f6:	4413      	add	r3, r2
 80031f8:	460a      	mov	r2, r1
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003200:	3301      	adds	r3, #1
 8003202:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003206:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800320a:	2b05      	cmp	r3, #5
 800320c:	dde9      	ble.n	80031e2 <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 800320e:	f107 031c 	add.w	r3, r7, #28
 8003212:	220a      	movs	r2, #10
 8003214:	2100      	movs	r1, #0
 8003216:	4618      	mov	r0, r3
 8003218:	f00a f9f6 	bl	800d608 <strtol>
 800321c:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8003220:	f107 0314 	add.w	r3, r7, #20
 8003224:	2100      	movs	r1, #0
 8003226:	4618      	mov	r0, r3
 8003228:	f00a f91a 	bl	800d460 <strtof>
 800322c:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 8003230:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8003234:	f7fd fdcc 	bl	8000dd0 <__aeabi_i2f>
 8003238:	4604      	mov	r4, r0
 800323a:	497c      	ldr	r1, [pc, #496]	@ (800342c <nmea_GPGGA+0x338>)
 800323c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8003240:	f7fd fece 	bl	8000fe0 <__aeabi_fdiv>
 8003244:	4603      	mov	r3, r0
 8003246:	4619      	mov	r1, r3
 8003248:	4620      	mov	r0, r4
 800324a:	f7fd fd0d 	bl	8000c68 <__addsf3>
 800324e:	4603      	mov	r3, r0
 8003250:	4618      	mov	r0, r3
 8003252:	f7fd f963 	bl	800051c <__aeabi_f2d>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 800325e:	2300      	movs	r3, #0
 8003260:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003264:	e010      	b.n	8003288 <nmea_GPGGA+0x194>
 8003266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003268:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800326c:	4413      	add	r3, r2
 800326e:	7819      	ldrb	r1, [r3, #0]
 8003270:	f107 0210 	add.w	r2, r7, #16
 8003274:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003278:	4413      	add	r3, r2
 800327a:	460a      	mov	r2, r1
 800327c:	701a      	strb	r2, [r3, #0]
 800327e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003282:	3301      	adds	r3, #1
 8003284:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003288:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800328c:	2b02      	cmp	r3, #2
 800328e:	ddea      	ble.n	8003266 <nmea_GPGGA+0x172>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8003290:	2300      	movs	r3, #0
 8003292:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003296:	e011      	b.n	80032bc <nmea_GPGGA+0x1c8>
 8003298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800329a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800329e:	3303      	adds	r3, #3
 80032a0:	4413      	add	r3, r2
 80032a2:	7819      	ldrb	r1, [r3, #0]
 80032a4:	f107 0208 	add.w	r2, r7, #8
 80032a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032ac:	4413      	add	r3, r2
 80032ae:	460a      	mov	r2, r1
 80032b0:	701a      	strb	r2, [r3, #0]
 80032b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032b6:	3301      	adds	r3, #1
 80032b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032c0:	2b05      	cmp	r3, #5
 80032c2:	dde9      	ble.n	8003298 <nmea_GPGGA+0x1a4>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 80032c4:	f107 0310 	add.w	r3, r7, #16
 80032c8:	220a      	movs	r2, #10
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f00a f99b 	bl	800d608 <strtol>
 80032d2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 80032d6:	f107 0308 	add.w	r3, r7, #8
 80032da:	2100      	movs	r1, #0
 80032dc:	4618      	mov	r0, r3
 80032de:	f00a f8bf 	bl	800d460 <strtof>
 80032e2:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 80032e6:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80032ea:	f7fd fd71 	bl	8000dd0 <__aeabi_i2f>
 80032ee:	4604      	mov	r4, r0
 80032f0:	494e      	ldr	r1, [pc, #312]	@ (800342c <nmea_GPGGA+0x338>)
 80032f2:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80032f6:	f7fd fe73 	bl	8000fe0 <__aeabi_fdiv>
 80032fa:	4603      	mov	r3, r0
 80032fc:	4619      	mov	r1, r3
 80032fe:	4620      	mov	r0, r4
 8003300:	f7fd fcb2 	bl	8000c68 <__addsf3>
 8003304:	4603      	mov	r3, r0
 8003306:	4618      	mov	r0, r3
 8003308:	f7fd f908 	bl	800051c <__aeabi_f2d>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003320:	f7fd fbbc 	bl	8000a9c <__aeabi_dcmpeq>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d17a      	bne.n	8003420 <nmea_GPGGA+0x32c>
 800332a:	f04f 0200 	mov.w	r2, #0
 800332e:	f04f 0300 	mov.w	r3, #0
 8003332:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8003336:	f7fd fbb1 	bl	8000a9c <__aeabi_dcmpeq>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d16f      	bne.n	8003420 <nmea_GPGGA+0x32c>
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	4b3a      	ldr	r3, [pc, #232]	@ (8003430 <nmea_GPGGA+0x33c>)
 8003346:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 800334a:	f7fd fbb1 	bl	8000ab0 <__aeabi_dcmplt>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d065      	beq.n	8003420 <nmea_GPGGA+0x32c>
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	4b36      	ldr	r3, [pc, #216]	@ (8003434 <nmea_GPGGA+0x340>)
 800335a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800335e:	f7fd fba7 	bl	8000ab0 <__aeabi_dcmplt>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d05b      	beq.n	8003420 <nmea_GPGGA+0x32c>
            gps_data->latitude = lat_deg;
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800336e:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8003378:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003380:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 800338a:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 800338c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800338e:	2100      	movs	r1, #0
 8003390:	4618      	mov	r0, r3
 8003392:	f00a f865 	bl	800d460 <strtof>
 8003396:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 800339a:	f04f 0100 	mov.w	r1, #0
 800339e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80033a2:	f7fd fefd 	bl	80011a0 <__aeabi_fcmpeq>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d002      	beq.n	80033b2 <nmea_GPGGA+0x2be>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	e001      	b.n	80033b6 <nmea_GPGGA+0x2c2>
 80033b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 80033ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033bc:	220a      	movs	r2, #10
 80033be:	2100      	movs	r1, #0
 80033c0:	4618      	mov	r0, r3
 80033c2:	f00a f921 	bl	800d608 <strtol>
 80033c6:	4602      	mov	r2, r0
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	625a      	str	r2, [r3, #36]	@ 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 80033cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ce:	220a      	movs	r2, #10
 80033d0:	2100      	movs	r1, #0
 80033d2:	4618      	mov	r0, r3
 80033d4:	f00a f918 	bl	800d608 <strtol>
 80033d8:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 80033dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	bfcc      	ite	gt
 80033e4:	2301      	movgt	r3, #1
 80033e6:	2300      	movle	r3, #0
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	461a      	mov	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	629a      	str	r2, [r3, #40]	@ 0x28

            float hdop = strtof(values[8], NULL);
 80033f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033f2:	2100      	movs	r1, #0
 80033f4:	4618      	mov	r0, r3
 80033f6:	f00a f833 	bl	800d460 <strtof>
 80033fa:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 80033fe:	f04f 0100 	mov.w	r1, #0
 8003402:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8003406:	f7fd fecb 	bl	80011a0 <__aeabi_fcmpeq>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d002      	beq.n	8003416 <nmea_GPGGA+0x322>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	e001      	b.n	800341a <nmea_GPGGA+0x326>
 8003416:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 800341e:	e022      	b.n	8003466 <nmea_GPGGA+0x372>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 8003420:	2300      	movs	r3, #0
 8003422:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003426:	e016      	b.n	8003456 <nmea_GPGGA+0x362>
 8003428:	080121c8 	.word	0x080121c8
 800342c:	42700000 	.word	0x42700000
 8003430:	40568000 	.word	0x40568000
 8003434:	40668000 	.word	0x40668000
 8003438:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	33d8      	adds	r3, #216	@ 0xd8
 8003440:	443b      	add	r3, r7
 8003442:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8003446:	4618      	mov	r0, r3
 8003448:	f009 f958 	bl	800c6fc <free>
 800344c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003450:	3301      	adds	r3, #1
 8003452:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003456:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800345a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800345e:	429a      	cmp	r2, r3
 8003460:	dbea      	blt.n	8003438 <nmea_GPGGA+0x344>
            return 0;
 8003462:	2300      	movs	r3, #0
 8003464:	e019      	b.n	800349a <nmea_GPGGA+0x3a6>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 8003466:	2300      	movs	r3, #0
 8003468:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800346c:	e00e      	b.n	800348c <nmea_GPGGA+0x398>
 800346e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	33d8      	adds	r3, #216	@ 0xd8
 8003476:	443b      	add	r3, r7
 8003478:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 800347c:	4618      	mov	r0, r3
 800347e:	f009 f93d 	bl	800c6fc <free>
 8003482:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003486:	3301      	adds	r3, #1
 8003488:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800348c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003490:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003494:	429a      	cmp	r2, r3
 8003496:	dbea      	blt.n	800346e <nmea_GPGGA+0x37a>
    return 1;
 8003498:	2301      	movs	r3, #1
}
 800349a:	4618      	mov	r0, r3
 800349c:	37dc      	adds	r7, #220	@ 0xdc
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd90      	pop	{r4, r7, pc}
 80034a2:	bf00      	nop

080034a4 <nmea_GPGSA>:


int nmea_GPGSA(GPS *gps_data, char*inputString){
 80034a4:	b590      	push	{r4, r7, lr}
 80034a6:	b0a3      	sub	sp, #140	@ 0x8c
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    memset(values, 0, sizeof(values));
 80034b4:	f107 030c 	add.w	r3, r7, #12
 80034b8:	2264      	movs	r2, #100	@ 0x64
 80034ba:	2100      	movs	r1, #0
 80034bc:	4618      	mov	r0, r3
 80034be:	f00a fe42 	bl	800e146 <memset>
    char *marker = strtok(inputString, ",");
 80034c2:	493b      	ldr	r1, [pc, #236]	@ (80035b0 <nmea_GPGSA+0x10c>)
 80034c4:	6838      	ldr	r0, [r7, #0]
 80034c6:	f00a fe79 	bl	800e1bc <strtok>
 80034ca:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    while (marker != NULL) {
 80034ce:	e027      	b.n	8003520 <nmea_GPGSA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 80034d0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80034d4:	f7fc feb6 	bl	8000244 <strlen>
 80034d8:	4603      	mov	r3, r0
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
 80034e0:	1c63      	adds	r3, r4, #1
 80034e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80034e6:	4610      	mov	r0, r2
 80034e8:	f009 f900 	bl	800c6ec <malloc>
 80034ec:	4603      	mov	r3, r0
 80034ee:	461a      	mov	r2, r3
 80034f0:	00a3      	lsls	r3, r4, #2
 80034f2:	3388      	adds	r3, #136	@ 0x88
 80034f4:	443b      	add	r3, r7
 80034f6:	f843 2c7c 	str.w	r2, [r3, #-124]
        strcpy(values[counter - 1], marker);
 80034fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034fe:	3b01      	subs	r3, #1
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	3388      	adds	r3, #136	@ 0x88
 8003504:	443b      	add	r3, r7
 8003506:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 800350a:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800350e:	4618      	mov	r0, r3
 8003510:	f00b fd07 	bl	800ef22 <strcpy>
        marker = strtok(NULL, ",");
 8003514:	4926      	ldr	r1, [pc, #152]	@ (80035b0 <nmea_GPGSA+0x10c>)
 8003516:	2000      	movs	r0, #0
 8003518:	f00a fe50 	bl	800e1bc <strtok>
 800351c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    while (marker != NULL) {
 8003520:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1d3      	bne.n	80034d0 <nmea_GPGSA+0x2c>
    }
    int fix = strtol(values[2], NULL, 10);
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	220a      	movs	r2, #10
 800352c:	2100      	movs	r1, #0
 800352e:	4618      	mov	r0, r3
 8003530:	f00a f86a 	bl	800d608 <strtol>
 8003534:	6738      	str	r0, [r7, #112]	@ 0x70
    gps_data->fix = fix > 1 ? 1 : 0;
 8003536:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003538:	2b01      	cmp	r3, #1
 800353a:	bfcc      	ite	gt
 800353c:	2301      	movgt	r3, #1
 800353e:	2300      	movle	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	461a      	mov	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	629a      	str	r2, [r3, #40]	@ 0x28
    int satelliteCount = 0;
 8003548:	2300      	movs	r3, #0
 800354a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for(int i=3; i<15; i++){
 800354c:	2303      	movs	r3, #3
 800354e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003550:	e00e      	b.n	8003570 <nmea_GPGSA+0xcc>
        if(values[i][0] != '\0'){
 8003552:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	3388      	adds	r3, #136	@ 0x88
 8003558:	443b      	add	r3, r7
 800355a:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <nmea_GPGSA+0xc6>
            satelliteCount++;
 8003564:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003566:	3301      	adds	r3, #1
 8003568:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for(int i=3; i<15; i++){
 800356a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800356c:	3301      	adds	r3, #1
 800356e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003570:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003572:	2b0e      	cmp	r3, #14
 8003574:	dded      	ble.n	8003552 <nmea_GPGSA+0xae>
        }
    }
    gps_data->satelliteCount = satelliteCount;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800357a:	625a      	str	r2, [r3, #36]	@ 0x24
    for(int i=0; i<counter; i++) free(values[i]);
 800357c:	2300      	movs	r3, #0
 800357e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003580:	e00b      	b.n	800359a <nmea_GPGSA+0xf6>
 8003582:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	3388      	adds	r3, #136	@ 0x88
 8003588:	443b      	add	r3, r7
 800358a:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 800358e:	4618      	mov	r0, r3
 8003590:	f009 f8b4 	bl	800c6fc <free>
 8003594:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003596:	3301      	adds	r3, #1
 8003598:	677b      	str	r3, [r7, #116]	@ 0x74
 800359a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800359c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035a0:	429a      	cmp	r2, r3
 80035a2:	dbee      	blt.n	8003582 <nmea_GPGSA+0xde>
    return 1;
 80035a4:	2301      	movs	r3, #1
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	378c      	adds	r7, #140	@ 0x8c
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd90      	pop	{r4, r7, pc}
 80035ae:	bf00      	nop
 80035b0:	080121c8 	.word	0x080121c8

080035b4 <nmea_GPGLL>:



int nmea_GPGLL(GPS *gps_data, char*inputString) {
 80035b4:	b590      	push	{r4, r7, lr}
 80035b6:	b0b7      	sub	sp, #220	@ 0xdc
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]

    char *values[25];
    int counter = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    memset(values, 0, sizeof(values));
 80035c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035c8:	2264      	movs	r2, #100	@ 0x64
 80035ca:	2100      	movs	r1, #0
 80035cc:	4618      	mov	r0, r3
 80035ce:	f00a fdba 	bl	800e146 <memset>
    char *marker = strtok(inputString, ",");
 80035d2:	49b0      	ldr	r1, [pc, #704]	@ (8003894 <nmea_GPGLL+0x2e0>)
 80035d4:	6838      	ldr	r0, [r7, #0]
 80035d6:	f00a fdf1 	bl	800e1bc <strtok>
 80035da:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 80035de:	e027      	b.n	8003630 <nmea_GPGLL+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 80035e0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80035e4:	f7fc fe2e 	bl	8000244 <strlen>
 80035e8:	4603      	mov	r3, r0
 80035ea:	1c5a      	adds	r2, r3, #1
 80035ec:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 80035f0:	1c63      	adds	r3, r4, #1
 80035f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80035f6:	4610      	mov	r0, r2
 80035f8:	f009 f878 	bl	800c6ec <malloc>
 80035fc:	4603      	mov	r3, r0
 80035fe:	461a      	mov	r2, r3
 8003600:	00a3      	lsls	r3, r4, #2
 8003602:	33d8      	adds	r3, #216	@ 0xd8
 8003604:	443b      	add	r3, r7
 8003606:	f843 2cb4 	str.w	r2, [r3, #-180]
        strcpy(values[counter - 1], marker);
 800360a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800360e:	3b01      	subs	r3, #1
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	33d8      	adds	r3, #216	@ 0xd8
 8003614:	443b      	add	r3, r7
 8003616:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 800361a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800361e:	4618      	mov	r0, r3
 8003620:	f00b fc7f 	bl	800ef22 <strcpy>
        marker = strtok(NULL, ",");
 8003624:	499b      	ldr	r1, [pc, #620]	@ (8003894 <nmea_GPGLL+0x2e0>)
 8003626:	2000      	movs	r0, #0
 8003628:	f00a fdc8 	bl	800e1bc <strtok>
 800362c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 8003630:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1d3      	bne.n	80035e0 <nmea_GPGLL+0x2c>
    }
    char latSide = values[2][0];
 8003638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    if (latSide == 'S' || latSide == 'N') { //check if data is sorta intact
 8003640:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8003644:	2b53      	cmp	r3, #83	@ 0x53
 8003646:	d004      	beq.n	8003652 <nmea_GPGLL+0x9e>
 8003648:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800364c:	2b4e      	cmp	r3, #78	@ 0x4e
 800364e:	f040 811c 	bne.w	800388a <nmea_GPGLL+0x2d6>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[1][z];
 8003652:	2300      	movs	r3, #0
 8003654:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003658:	e010      	b.n	800367c <nmea_GPGLL+0xc8>
 800365a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800365c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003660:	4413      	add	r3, r2
 8003662:	7819      	ldrb	r1, [r3, #0]
 8003664:	f107 0220 	add.w	r2, r7, #32
 8003668:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800366c:	4413      	add	r3, r2
 800366e:	460a      	mov	r2, r1
 8003670:	701a      	strb	r2, [r3, #0]
 8003672:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003676:	3301      	adds	r3, #1
 8003678:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800367c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003680:	2b01      	cmp	r3, #1
 8003682:	ddea      	ble.n	800365a <nmea_GPGLL+0xa6>
        for (int z = 0; z < 6; z++) lat_m[z] = values[1][z + 2];
 8003684:	2300      	movs	r3, #0
 8003686:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800368a:	e011      	b.n	80036b0 <nmea_GPGLL+0xfc>
 800368c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800368e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003692:	3302      	adds	r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	7819      	ldrb	r1, [r3, #0]
 8003698:	f107 0218 	add.w	r2, r7, #24
 800369c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036a0:	4413      	add	r3, r2
 80036a2:	460a      	mov	r2, r1
 80036a4:	701a      	strb	r2, [r3, #0]
 80036a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036aa:	3301      	adds	r3, #1
 80036ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036b4:	2b05      	cmp	r3, #5
 80036b6:	dde9      	ble.n	800368c <nmea_GPGLL+0xd8>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 80036b8:	f107 0320 	add.w	r3, r7, #32
 80036bc:	220a      	movs	r2, #10
 80036be:	2100      	movs	r1, #0
 80036c0:	4618      	mov	r0, r3
 80036c2:	f009 ffa1 	bl	800d608 <strtol>
 80036c6:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 80036ca:	f107 0318 	add.w	r3, r7, #24
 80036ce:	2100      	movs	r1, #0
 80036d0:	4618      	mov	r0, r3
 80036d2:	f009 fec5 	bl	800d460 <strtof>
 80036d6:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 80036da:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 80036de:	f7fd fb77 	bl	8000dd0 <__aeabi_i2f>
 80036e2:	4604      	mov	r4, r0
 80036e4:	496c      	ldr	r1, [pc, #432]	@ (8003898 <nmea_GPGLL+0x2e4>)
 80036e6:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80036ea:	f7fd fc79 	bl	8000fe0 <__aeabi_fdiv>
 80036ee:	4603      	mov	r3, r0
 80036f0:	4619      	mov	r1, r3
 80036f2:	4620      	mov	r0, r4
 80036f4:	f7fd fab8 	bl	8000c68 <__addsf3>
 80036f8:	4603      	mov	r3, r0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fc ff0e 	bl	800051c <__aeabi_f2d>
 8003700:	4602      	mov	r2, r0
 8003702:	460b      	mov	r3, r1
 8003704:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

        char lon_d[3];
        char lon_m[7];
        char lonSide = values[4][0];
 8003708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
        for (int z = 0; z < 3; z++) lon_d[z] = values[3][z];
 8003710:	2300      	movs	r3, #0
 8003712:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003716:	e010      	b.n	800373a <nmea_GPGLL+0x186>
 8003718:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800371a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800371e:	4413      	add	r3, r2
 8003720:	7819      	ldrb	r1, [r3, #0]
 8003722:	f107 0214 	add.w	r2, r7, #20
 8003726:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800372a:	4413      	add	r3, r2
 800372c:	460a      	mov	r2, r1
 800372e:	701a      	strb	r2, [r3, #0]
 8003730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003734:	3301      	adds	r3, #1
 8003736:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800373a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800373e:	2b02      	cmp	r3, #2
 8003740:	ddea      	ble.n	8003718 <nmea_GPGLL+0x164>
        for (int z = 0; z < 6; z++) lon_m[z] = values[3][z + 3];
 8003742:	2300      	movs	r3, #0
 8003744:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003748:	e011      	b.n	800376e <nmea_GPGLL+0x1ba>
 800374a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800374c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003750:	3303      	adds	r3, #3
 8003752:	4413      	add	r3, r2
 8003754:	7819      	ldrb	r1, [r3, #0]
 8003756:	f107 020c 	add.w	r2, r7, #12
 800375a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800375e:	4413      	add	r3, r2
 8003760:	460a      	mov	r2, r1
 8003762:	701a      	strb	r2, [r3, #0]
 8003764:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003768:	3301      	adds	r3, #1
 800376a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800376e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003772:	2b05      	cmp	r3, #5
 8003774:	dde9      	ble.n	800374a <nmea_GPGLL+0x196>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8003776:	f107 0314 	add.w	r3, r7, #20
 800377a:	220a      	movs	r2, #10
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f009 ff42 	bl	800d608 <strtol>
 8003784:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
        float lon_min_strtof = strtof(lon_m, NULL);
 8003788:	f107 030c 	add.w	r3, r7, #12
 800378c:	2100      	movs	r1, #0
 800378e:	4618      	mov	r0, r3
 8003790:	f009 fe66 	bl	800d460 <strtof>
 8003794:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8003798:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800379c:	f7fd fb18 	bl	8000dd0 <__aeabi_i2f>
 80037a0:	4604      	mov	r4, r0
 80037a2:	493d      	ldr	r1, [pc, #244]	@ (8003898 <nmea_GPGLL+0x2e4>)
 80037a4:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80037a8:	f7fd fc1a 	bl	8000fe0 <__aeabi_fdiv>
 80037ac:	4603      	mov	r3, r0
 80037ae:	4619      	mov	r1, r3
 80037b0:	4620      	mov	r0, r4
 80037b2:	f7fd fa59 	bl	8000c68 <__addsf3>
 80037b6:	4603      	mov	r3, r0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fc feaf 	bl	800051c <__aeabi_f2d>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
        //confirm that we aren't on null island
        if(lon_deg_strtol == 0 || lon_min_strtof == 0 || lat_deg_strtol == 0 || lat_min_strtof == 0) {
 80037c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d015      	beq.n	80037fa <nmea_GPGLL+0x246>
 80037ce:	f04f 0100 	mov.w	r1, #0
 80037d2:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80037d6:	f7fd fce3 	bl	80011a0 <__aeabi_fcmpeq>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10c      	bne.n	80037fa <nmea_GPGLL+0x246>
 80037e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <nmea_GPGLL+0x246>
 80037e8:	f04f 0100 	mov.w	r1, #0
 80037ec:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80037f0:	f7fd fcd6 	bl	80011a0 <__aeabi_fcmpeq>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d01a      	beq.n	8003830 <nmea_GPGLL+0x27c>
            for(int i = 0; i<counter; i++) free(values[i]);
 80037fa:	2300      	movs	r3, #0
 80037fc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003800:	e00e      	b.n	8003820 <nmea_GPGLL+0x26c>
 8003802:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	33d8      	adds	r3, #216	@ 0xd8
 800380a:	443b      	add	r3, r7
 800380c:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8003810:	4618      	mov	r0, r3
 8003812:	f008 ff73 	bl	800c6fc <free>
 8003816:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800381a:	3301      	adds	r3, #1
 800381c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003820:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003824:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003828:	429a      	cmp	r2, r3
 800382a:	dbea      	blt.n	8003802 <nmea_GPGLL+0x24e>
            return 0;
 800382c:	2300      	movs	r3, #0
 800382e:	e02d      	b.n	800388c <nmea_GPGLL+0x2d8>
        }
        else{
            gps_data->latitude = lat_deg;
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8003836:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->longitude = lon_deg;
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003840:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->latSide = latSide;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 800384a:	721a      	strb	r2, [r3, #8]
            gps_data->lonSide = lonSide;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8003852:	761a      	strb	r2, [r3, #24]
            for(int i = 0; i<counter; i++) free(values[i]);
 8003854:	2300      	movs	r3, #0
 8003856:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800385a:	e00e      	b.n	800387a <nmea_GPGLL+0x2c6>
 800385c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	33d8      	adds	r3, #216	@ 0xd8
 8003864:	443b      	add	r3, r7
 8003866:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 800386a:	4618      	mov	r0, r3
 800386c:	f008 ff46 	bl	800c6fc <free>
 8003870:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003874:	3301      	adds	r3, #1
 8003876:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800387a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800387e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003882:	429a      	cmp	r2, r3
 8003884:	dbea      	blt.n	800385c <nmea_GPGLL+0x2a8>
            return 1;
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <nmea_GPGLL+0x2d8>
        }
    }
    else return 0;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	37dc      	adds	r7, #220	@ 0xdc
 8003890:	46bd      	mov	sp, r7
 8003892:	bd90      	pop	{r4, r7, pc}
 8003894:	080121c8 	.word	0x080121c8
 8003898:	42700000 	.word	0x42700000

0800389c <nmea_GPRMC>:


int nmea_GPRMC(GPS *gps_data, char* inputString) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b0a0      	sub	sp, #128	@ 0x80
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]

    char *values[25];
    int counter = 0;
 80038a6:	2300      	movs	r3, #0
 80038a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    memset(values, 0, sizeof(values));
 80038aa:	f107 0308 	add.w	r3, r7, #8
 80038ae:	2264      	movs	r2, #100	@ 0x64
 80038b0:	2100      	movs	r1, #0
 80038b2:	4618      	mov	r0, r3
 80038b4:	f00a fc47 	bl	800e146 <memset>
    char *start = inputString;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	67bb      	str	r3, [r7, #120]	@ 0x78
    char *end;

    // Loop until the end of the string is reached.
    while (start != NULL && *start != '\0') {
 80038bc:	e058      	b.n	8003970 <nmea_GPRMC+0xd4>
        end = strchr(start, ',');
 80038be:	212c      	movs	r1, #44	@ 0x2c
 80038c0:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80038c2:	f00a fc48 	bl	800e156 <strchr>
 80038c6:	6778      	str	r0, [r7, #116]	@ 0x74
        if (end == NULL) {
 80038c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d106      	bne.n	80038dc <nmea_GPRMC+0x40>
            // Last token reached.
            end = start + strlen(start);
 80038ce:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80038d0:	f7fc fcb8 	bl	8000244 <strlen>
 80038d4:	4602      	mov	r2, r0
 80038d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038d8:	4413      	add	r3, r2
 80038da:	677b      	str	r3, [r7, #116]	@ 0x74
        }

        if (end == start) {
 80038dc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80038de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d113      	bne.n	800390c <nmea_GPRMC+0x70>
            // Empty field found.
            values[counter] = malloc(1); // Allocate space for a single character
 80038e4:	2001      	movs	r0, #1
 80038e6:	f008 ff01 	bl	800c6ec <malloc>
 80038ea:	4603      	mov	r3, r0
 80038ec:	461a      	mov	r2, r3
 80038ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	3380      	adds	r3, #128	@ 0x80
 80038f4:	443b      	add	r3, r7
 80038f6:	f843 2c78 	str.w	r2, [r3, #-120]
            values[counter][0] = '\0';   // Set it to the empty string
 80038fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	3380      	adds	r3, #128	@ 0x80
 8003900:	443b      	add	r3, r7
 8003902:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8003906:	2200      	movs	r2, #0
 8003908:	701a      	strb	r2, [r3, #0]
 800390a:	e027      	b.n	800395c <nmea_GPRMC+0xc0>
        } else {
            // Non-empty field found.
            values[counter] = malloc(end - start + 1); // Allocate space for the token
 800390c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800390e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	3301      	adds	r3, #1
 8003914:	4618      	mov	r0, r3
 8003916:	f008 fee9 	bl	800c6ec <malloc>
 800391a:	4603      	mov	r3, r0
 800391c:	461a      	mov	r2, r3
 800391e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	3380      	adds	r3, #128	@ 0x80
 8003924:	443b      	add	r3, r7
 8003926:	f843 2c78 	str.w	r2, [r3, #-120]
            strncpy(values[counter], start, end - start); // Copy the token
 800392a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	3380      	adds	r3, #128	@ 0x80
 8003930:	443b      	add	r3, r7
 8003932:	f853 0c78 	ldr.w	r0, [r3, #-120]
 8003936:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	461a      	mov	r2, r3
 800393e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003940:	f00a fc28 	bl	800e194 <strncpy>
            values[counter][end - start] = '\0'; // Null-terminate it
 8003944:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	3380      	adds	r3, #128	@ 0x80
 800394a:	443b      	add	r3, r7
 800394c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8003950:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003952:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003954:	1a8a      	subs	r2, r1, r2
 8003956:	4413      	add	r3, r2
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
        }

        counter++;
 800395c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800395e:	3301      	adds	r3, #1
 8003960:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (*end == '\0') {
 8003962:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00a      	beq.n	8003980 <nmea_GPRMC+0xe4>
            // End of the string reached.
            break;
        }
        start = end + 1; // Move to the start of the next token.
 800396a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800396c:	3301      	adds	r3, #1
 800396e:	67bb      	str	r3, [r7, #120]	@ 0x78
    while (start != NULL && *start != '\0') {
 8003970:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <nmea_GPRMC+0xe6>
 8003976:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d19f      	bne.n	80038be <nmea_GPRMC+0x22>
 800397e:	e000      	b.n	8003982 <nmea_GPRMC+0xe6>
            break;
 8003980:	bf00      	nop
    }

    // ... (Rest of your code for checking and handling the date and freeing memory)

    // Make sure to check if the date was successfully extracted
    if (counter > 9 && strlen(values[9]) == 6) {
 8003982:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003984:	2b09      	cmp	r3, #9
 8003986:	dd2a      	ble.n	80039de <nmea_GPRMC+0x142>
 8003988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800398a:	4618      	mov	r0, r3
 800398c:	f7fc fc5a 	bl	8000244 <strlen>
 8003990:	4603      	mov	r3, r0
 8003992:	2b06      	cmp	r3, #6
 8003994:	d123      	bne.n	80039de <nmea_GPRMC+0x142>
        strncpy(gps_data->date, values[9], 6);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3336      	adds	r3, #54	@ 0x36
 800399a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800399c:	2206      	movs	r2, #6
 800399e:	4618      	mov	r0, r3
 80039a0:	f00a fbf8 	bl	800e194 <strncpy>
        gps_data->date[6] = '\0';
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        // Free allocated memory
        for (int i = 0; i < counter; i++) free(values[i]);
 80039ac:	2300      	movs	r3, #0
 80039ae:	673b      	str	r3, [r7, #112]	@ 0x70
 80039b0:	e00b      	b.n	80039ca <nmea_GPRMC+0x12e>
 80039b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	3380      	adds	r3, #128	@ 0x80
 80039b8:	443b      	add	r3, r7
 80039ba:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80039be:	4618      	mov	r0, r3
 80039c0:	f008 fe9c 	bl	800c6fc <free>
 80039c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039c6:	3301      	adds	r3, #1
 80039c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80039ca:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80039cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039ce:	429a      	cmp	r2, r3
 80039d0:	dbef      	blt.n	80039b2 <nmea_GPRMC+0x116>
        gps_data->RMC_Flag = 1;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        return 1; // Success
 80039da:	2301      	movs	r3, #1
 80039dc:	e013      	b.n	8003a06 <nmea_GPRMC+0x16a>
    } else {
        // Free allocated memory before returning
        for (int i = 0; i < counter; i++) free(values[i]);
 80039de:	2300      	movs	r3, #0
 80039e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039e2:	e00b      	b.n	80039fc <nmea_GPRMC+0x160>
 80039e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	3380      	adds	r3, #128	@ 0x80
 80039ea:	443b      	add	r3, r7
 80039ec:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f008 fe83 	bl	800c6fc <free>
 80039f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039f8:	3301      	adds	r3, #1
 80039fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a00:	429a      	cmp	r2, r3
 8003a02:	dbef      	blt.n	80039e4 <nmea_GPRMC+0x148>
        return 0; // Failure
 8003a04:	2300      	movs	r3, #0
    }
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3780      	adds	r7, #128	@ 0x80
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
	...

08003a10 <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 8003a10:	b590      	push	{r4, r7, lr}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 8003a1a:	223c      	movs	r2, #60	@ 0x3c
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	485e      	ldr	r0, [pc, #376]	@ (8003b98 <nmea_parse+0x188>)
 8003a20:	f00a fb91 	bl	800e146 <memset>
    char * token = strtok(buffer, "$"); // TODO: Check if buffer can be casted to a char * for strtok argument
 8003a24:	495d      	ldr	r1, [pc, #372]	@ (8003b9c <nmea_parse+0x18c>)
 8003a26:	6838      	ldr	r0, [r7, #0]
 8003a28:	f00a fbc8 	bl	800e1bc <strtok>
 8003a2c:	6178      	str	r0, [r7, #20]
    int cnt = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	613b      	str	r3, [r7, #16]
    while(token !=NULL){
 8003a32:	e01d      	b.n	8003a70 <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 8003a34:	6978      	ldr	r0, [r7, #20]
 8003a36:	f7fc fc05 	bl	8000244 <strlen>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	693c      	ldr	r4, [r7, #16]
 8003a40:	1c63      	adds	r3, r4, #1
 8003a42:	613b      	str	r3, [r7, #16]
 8003a44:	4610      	mov	r0, r2
 8003a46:	f008 fe51 	bl	800c6ec <malloc>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	4b52      	ldr	r3, [pc, #328]	@ (8003b98 <nmea_parse+0x188>)
 8003a50:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	3b01      	subs	r3, #1
 8003a58:	4a4f      	ldr	r2, [pc, #316]	@ (8003b98 <nmea_parse+0x188>)
 8003a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5e:	6979      	ldr	r1, [r7, #20]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f00b fa5e 	bl	800ef22 <strcpy>
        token = strtok(NULL, "$");
 8003a66:	494d      	ldr	r1, [pc, #308]	@ (8003b9c <nmea_parse+0x18c>)
 8003a68:	2000      	movs	r0, #0
 8003a6a:	f00a fba7 	bl	800e1bc <strtok>
 8003a6e:	6178      	str	r0, [r7, #20]
    while(token !=NULL){
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1de      	bne.n	8003a34 <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	e072      	b.n	8003b62 <nmea_parse+0x152>
       if(strstr(data[i], "\r\n")!=NULL){
 8003a7c:	4a46      	ldr	r2, [pc, #280]	@ (8003b98 <nmea_parse+0x188>)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a84:	4946      	ldr	r1, [pc, #280]	@ (8003ba0 <nmea_parse+0x190>)
 8003a86:	4618      	mov	r0, r3
 8003a88:	f00a fbf4 	bl	800e274 <strstr>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d064      	beq.n	8003b5c <nmea_parse+0x14c>
           if(strstr(data[i], "GPGLL")!=NULL){
 8003a92:	4a41      	ldr	r2, [pc, #260]	@ (8003b98 <nmea_parse+0x188>)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9a:	4942      	ldr	r1, [pc, #264]	@ (8003ba4 <nmea_parse+0x194>)
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f00a fbe9 	bl	800e274 <strstr>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d008      	beq.n	8003aba <nmea_parse+0xaa>
               nmea_GPGLL(gps_data, data[i]);
 8003aa8:	4a3b      	ldr	r2, [pc, #236]	@ (8003b98 <nmea_parse+0x188>)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7ff fd7e 	bl	80035b4 <nmea_GPGLL>
 8003ab8:	e050      	b.n	8003b5c <nmea_parse+0x14c>
           }
           else if(strstr(data[i], "GPGSA")!=NULL){
 8003aba:	4a37      	ldr	r2, [pc, #220]	@ (8003b98 <nmea_parse+0x188>)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ac2:	4939      	ldr	r1, [pc, #228]	@ (8003ba8 <nmea_parse+0x198>)
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f00a fbd5 	bl	800e274 <strstr>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d008      	beq.n	8003ae2 <nmea_parse+0xd2>
               nmea_GPGSA(gps_data, data[i]);
 8003ad0:	4a31      	ldr	r2, [pc, #196]	@ (8003b98 <nmea_parse+0x188>)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad8:	4619      	mov	r1, r3
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff fce2 	bl	80034a4 <nmea_GPGSA>
 8003ae0:	e03c      	b.n	8003b5c <nmea_parse+0x14c>
           }
           else if(strstr(data[i], "GNGGA") != NULL || (strstr(data[i], "GPGGA"))!=NULL){
 8003ae2:	4a2d      	ldr	r2, [pc, #180]	@ (8003b98 <nmea_parse+0x188>)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aea:	4930      	ldr	r1, [pc, #192]	@ (8003bac <nmea_parse+0x19c>)
 8003aec:	4618      	mov	r0, r3
 8003aee:	f00a fbc1 	bl	800e274 <strstr>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10a      	bne.n	8003b0e <nmea_parse+0xfe>
 8003af8:	4a27      	ldr	r2, [pc, #156]	@ (8003b98 <nmea_parse+0x188>)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b00:	492b      	ldr	r1, [pc, #172]	@ (8003bb0 <nmea_parse+0x1a0>)
 8003b02:	4618      	mov	r0, r3
 8003b04:	f00a fbb6 	bl	800e274 <strstr>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <nmea_parse+0x110>
               nmea_GPGGA(gps_data, data[i]);
 8003b0e:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <nmea_parse+0x188>)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b16:	4619      	mov	r1, r3
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff faeb 	bl	80030f4 <nmea_GPGGA>
 8003b1e:	e01d      	b.n	8003b5c <nmea_parse+0x14c>
           }
           else if(strstr(data[i], "GNRMC") != NULL || (strstr(data[i], "GPRMC"))!=NULL){
 8003b20:	4a1d      	ldr	r2, [pc, #116]	@ (8003b98 <nmea_parse+0x188>)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b28:	4922      	ldr	r1, [pc, #136]	@ (8003bb4 <nmea_parse+0x1a4>)
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f00a fba2 	bl	800e274 <strstr>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10a      	bne.n	8003b4c <nmea_parse+0x13c>
 8003b36:	4a18      	ldr	r2, [pc, #96]	@ (8003b98 <nmea_parse+0x188>)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3e:	491e      	ldr	r1, [pc, #120]	@ (8003bb8 <nmea_parse+0x1a8>)
 8003b40:	4618      	mov	r0, r3
 8003b42:	f00a fb97 	bl	800e274 <strstr>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d007      	beq.n	8003b5c <nmea_parse+0x14c>
	       nmea_GPRMC(gps_data, data[i]);
 8003b4c:	4a12      	ldr	r2, [pc, #72]	@ (8003b98 <nmea_parse+0x188>)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b54:	4619      	mov	r1, r3
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7ff fea0 	bl	800389c <nmea_GPRMC>
    for(int i = 0; i<cnt; i++){
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	db88      	blt.n	8003a7c <nmea_parse+0x6c>
	   }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	e009      	b.n	8003b84 <nmea_parse+0x174>
 8003b70:	4a09      	ldr	r2, [pc, #36]	@ (8003b98 <nmea_parse+0x188>)
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f008 fdbf 	bl	800c6fc <free>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	3301      	adds	r3, #1
 8003b82:	60bb      	str	r3, [r7, #8]
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	dbf1      	blt.n	8003b70 <nmea_parse+0x160>


}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	371c      	adds	r7, #28
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd90      	pop	{r4, r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20000730 	.word	0x20000730
 8003b9c:	080121cc 	.word	0x080121cc
 8003ba0:	080121d0 	.word	0x080121d0
 8003ba4:	080121d4 	.word	0x080121d4
 8003ba8:	080121dc 	.word	0x080121dc
 8003bac:	080121e4 	.word	0x080121e4
 8003bb0:	080121ec 	.word	0x080121ec
 8003bb4:	080121f4 	.word	0x080121f4
 8003bb8:	080121fc 	.word	0x080121fc

08003bbc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003bc2:	1d3b      	adds	r3, r7, #4
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	460a      	mov	r2, r1
 8003bc8:	801a      	strh	r2, [r3, #0]
 8003bca:	460a      	mov	r2, r1
 8003bcc:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003bce:	2300      	movs	r3, #0
 8003bd0:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c48 <MX_RTC_Init+0x8c>)
 8003bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c4c <MX_RTC_Init+0x90>)
 8003bd6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c48 <MX_RTC_Init+0x8c>)
 8003bda:	f04f 32ff 	mov.w	r2, #4294967295
 8003bde:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8003be0:	4b19      	ldr	r3, [pc, #100]	@ (8003c48 <MX_RTC_Init+0x8c>)
 8003be2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003be6:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003be8:	4817      	ldr	r0, [pc, #92]	@ (8003c48 <MX_RTC_Init+0x8c>)
 8003bea:	f004 f8f7 	bl	8007ddc <HAL_RTC_Init>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8003bf4:	f7ff fa78 	bl	80030e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003c04:	1d3b      	adds	r3, r7, #4
 8003c06:	2201      	movs	r2, #1
 8003c08:	4619      	mov	r1, r3
 8003c0a:	480f      	ldr	r0, [pc, #60]	@ (8003c48 <MX_RTC_Init+0x8c>)
 8003c0c:	f004 f972 	bl	8007ef4 <HAL_RTC_SetTime>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8003c16:	f7ff fa67 	bl	80030e8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8003c22:	2301      	movs	r3, #1
 8003c24:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8003c26:	2300      	movs	r3, #0
 8003c28:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8003c2a:	463b      	mov	r3, r7
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4805      	ldr	r0, [pc, #20]	@ (8003c48 <MX_RTC_Init+0x8c>)
 8003c32:	f004 facf 	bl	80081d4 <HAL_RTC_SetDate>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8003c3c:	f7ff fa54 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003c40:	bf00      	nop
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	2000076c 	.word	0x2000076c
 8003c4c:	40002800 	.word	0x40002800

08003c50 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c8c <HAL_RTC_MspInit+0x3c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d110      	bne.n	8003c84 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8003c62:	f003 fae1 	bl	8007228 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8003c66:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <HAL_RTC_MspInit+0x40>)
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	4a09      	ldr	r2, [pc, #36]	@ (8003c90 <HAL_RTC_MspInit+0x40>)
 8003c6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003c70:	61d3      	str	r3, [r2, #28]
 8003c72:	4b07      	ldr	r3, [pc, #28]	@ (8003c90 <HAL_RTC_MspInit+0x40>)
 8003c74:	69db      	ldr	r3, [r3, #28]
 8003c76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003c7e:	4b05      	ldr	r3, [pc, #20]	@ (8003c94 <HAL_RTC_MspInit+0x44>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003c84:	bf00      	nop
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40002800 	.word	0x40002800
 8003c90:	40021000 	.word	0x40021000
 8003c94:	4242043c 	.word	0x4242043c

08003c98 <Sync_RTC_With_GPS>:

/* USER CODE BEGIN 1 */


void Sync_RTC_With_GPS()
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8003c9e:	af02      	add	r7, sp, #8
  /* Buffers for the GPSTime and GPSDate */
  char GPSTime[256];
  char GPSDate[256];

  /* Flag to track if the sync is complete */
  uint8_t RTC_Sync_Flag = 0;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f

  uint32_t gps_sync_start_time = HAL_GetTick();
 8003ca6:	f000 fcd3 	bl	8004650 <HAL_GetTick>
 8003caa:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
  while(RTC_Sync_Flag == 0 && HAL_GetTick() - gps_sync_start_time < GPS_SYNC_TIMEOUT) {
 8003cae:	e119      	b.n	8003ee4 <Sync_RTC_With_GPS+0x24c>
      printf("Still syncing\n\r");
 8003cb0:	489b      	ldr	r0, [pc, #620]	@ (8003f20 <Sync_RTC_With_GPS+0x288>)
 8003cb2:	f00a f9d1 	bl	800e058 <iprintf>
    /* Read in an NMEA message into the buffer */
    if(HAL_I2C_IsDeviceReady(&hi2c1, GPS_DEVICE_ADDRESS, 1, HAL_MAX_DELAY) == HAL_OK) {
 8003cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cba:	2201      	movs	r2, #1
 8003cbc:	2184      	movs	r1, #132	@ 0x84
 8003cbe:	4899      	ldr	r0, [pc, #612]	@ (8003f24 <Sync_RTC_With_GPS+0x28c>)
 8003cc0:	f002 fd02 	bl	80066c8 <HAL_I2C_IsDeviceReady>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f040 810c 	bne.w	8003ee4 <Sync_RTC_With_GPS+0x24c>
	    HAL_I2C_Master_Receive(&hi2c1, GPS_DEVICE_ADDRESS, receive_buffer, sizeof(receive_buffer), HAL_MAX_DELAY);
 8003ccc:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8003cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cda:	2184      	movs	r1, #132	@ 0x84
 8003cdc:	4891      	ldr	r0, [pc, #580]	@ (8003f24 <Sync_RTC_With_GPS+0x28c>)
 8003cde:	f001 ff25 	bl	8005b2c <HAL_I2C_Master_Receive>
	    //printf("Got Data\n\r");

	    GPS myData;
      nmea_parse(&myData, &receive_buffer);
 8003ce2:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8003ce6:	463b      	mov	r3, r7
 8003ce8:	4611      	mov	r1, r2
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff fe90 	bl	8003a10 <nmea_parse>

      /*
       * lastMeasure is a null-terminated string and has the format hhmmss.sss
       * Make sure there's a valid fix and that there is an RMC message
       */
      if(myData.fix == 1 && myData.RMC_Flag == 1) {
 8003cf0:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003cf4:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	f040 80f2 	bne.w	8003ee4 <Sync_RTC_With_GPS+0x24c>
 8003d00:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d04:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8003d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	f040 80e9 	bne.w	8003ee4 <Sync_RTC_With_GPS+0x24c>
        //printf("Setting the RTC now\n\r");
        /* Copy the GPS time to GPSTime */
        strncpy(GPSTime, myData.lastMeasure, 10);
 8003d12:	463b      	mov	r3, r7
 8003d14:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8003d18:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003d1c:	220a      	movs	r2, #10
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f00a fa38 	bl	800e194 <strncpy>
        GPSTime[10] = '\0'; // Ensure null termination
 8003d24:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d28:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	729a      	strb	r2, [r3, #10]

        /* Copy the GPS date to GPSDate */
        strncpy(GPSDate, myData.date, 6);
 8003d30:	463b      	mov	r3, r7
 8003d32:	f103 0136 	add.w	r1, r3, #54	@ 0x36
 8003d36:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003d3a:	2206      	movs	r2, #6
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f00a fa29 	bl	800e194 <strncpy>
        GPSDate[6] = '\0'; // Ensure null termination
 8003d42:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d46:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	719a      	strb	r2, [r3, #6]

        /* Initialize Time and Date Objects */
        RTC_TimeTypeDef sTime = {0};
 8003d4e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d52:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003d56:	2100      	movs	r1, #0
 8003d58:	460a      	mov	r2, r1
 8003d5a:	801a      	strh	r2, [r3, #0]
 8003d5c:	460a      	mov	r2, r1
 8003d5e:	709a      	strb	r2, [r3, #2]
        RTC_DateTypeDef sDate = {0};
 8003d60:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d64:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]

        /* Manually parsing the hours, minutes, and seconds */
        sTime.Hours   = (GPSTime[0] - '0') * 10 + (GPSTime[1] - '0');
 8003d6c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d70:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	3b30      	subs	r3, #48	@ 0x30
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	0092      	lsls	r2, r2, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d88:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003d8c:	785b      	ldrb	r3, [r3, #1]
 8003d8e:	4413      	add	r3, r2
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	3b30      	subs	r3, #48	@ 0x30
 8003d94:	b2da      	uxtb	r2, r3
 8003d96:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003d9a:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003d9e:	701a      	strb	r2, [r3, #0]
        sTime.Minutes = (GPSTime[2] - '0') * 10 + (GPSTime[3] - '0');
 8003da0:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003da4:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003da8:	789b      	ldrb	r3, [r3, #2]
 8003daa:	3b30      	subs	r3, #48	@ 0x30
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	461a      	mov	r2, r3
 8003db0:	0092      	lsls	r2, r2, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003dbc:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003dc0:	78db      	ldrb	r3, [r3, #3]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	3b30      	subs	r3, #48	@ 0x30
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003dce:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003dd2:	705a      	strb	r2, [r3, #1]
        sTime.Seconds = (GPSTime[4] - '0') * 10 + (GPSTime[5] - '0');
 8003dd4:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003dd8:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003ddc:	791b      	ldrb	r3, [r3, #4]
 8003dde:	3b30      	subs	r3, #48	@ 0x30
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	0092      	lsls	r2, r2, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003df0:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003df4:	795b      	ldrb	r3, [r3, #5]
 8003df6:	4413      	add	r3, r2
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	3b30      	subs	r3, #48	@ 0x30
 8003dfc:	b2da      	uxtb	r2, r3
 8003dfe:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e02:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003e06:	709a      	strb	r2, [r3, #2]

        /* Set the RTC time with these settings */
        HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003e08:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4845      	ldr	r0, [pc, #276]	@ (8003f28 <Sync_RTC_With_GPS+0x290>)
 8003e12:	f004 f86f 	bl	8007ef4 <HAL_RTC_SetTime>

        //printf("Time -- H: %u, M: %u, S: %u\n\r", sTime.Hours, sTime.Minutes, sTime.Seconds);

        /* Manually parsing the date, month, and year */
        sDate.Date  = (GPSDate[0] - '0') * 10 + (GPSDate[1] - '0');
 8003e16:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e1a:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	3b30      	subs	r3, #48	@ 0x30
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	461a      	mov	r2, r3
 8003e26:	0092      	lsls	r2, r2, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e32:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e36:	785b      	ldrb	r3, [r3, #1]
 8003e38:	4413      	add	r3, r2
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	3b30      	subs	r3, #48	@ 0x30
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e44:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003e48:	709a      	strb	r2, [r3, #2]
        sDate.Month = (GPSDate[2] - '0') * 10 + (GPSDate[3] - '0');
 8003e4a:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e4e:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e52:	789b      	ldrb	r3, [r3, #2]
 8003e54:	3b30      	subs	r3, #48	@ 0x30
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	0092      	lsls	r2, r2, #2
 8003e5c:	4413      	add	r3, r2
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e66:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e6a:	78db      	ldrb	r3, [r3, #3]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	3b30      	subs	r3, #48	@ 0x30
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e78:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003e7c:	705a      	strb	r2, [r3, #1]
        sDate.Year  = (GPSDate[4] - '0') * 10 + (GPSDate[5] - '0');
 8003e7e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e82:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e86:	791b      	ldrb	r3, [r3, #4]
 8003e88:	3b30      	subs	r3, #48	@ 0x30
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	0092      	lsls	r2, r2, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e9a:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e9e:	795b      	ldrb	r3, [r3, #5]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	3b30      	subs	r3, #48	@ 0x30
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003eac:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003eb0:	70da      	strb	r2, [r3, #3]

        /* Set the RTC Date with these settings */
        HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8003eb2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	4619      	mov	r1, r3
 8003eba:	481b      	ldr	r0, [pc, #108]	@ (8003f28 <Sync_RTC_With_GPS+0x290>)
 8003ebc:	f004 f98a 	bl	80081d4 <HAL_RTC_SetDate>

        printf("Set the time to %d:%d\n", sTime.Hours, sTime.Minutes);
 8003ec0:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003ec4:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003ed0:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003ed4:	785b      	ldrb	r3, [r3, #1]
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	4814      	ldr	r0, [pc, #80]	@ (8003f2c <Sync_RTC_With_GPS+0x294>)
 8003eda:	f00a f8bd 	bl	800e058 <iprintf>

        //printf("Date -- D: %u, M: %u, Y: %u\n\r", sDate.Date, sDate.Month, sDate.Year);

        /* Set the flag to 1 indicating that the RTC has been sync'd */
        RTC_Sync_Flag = 1;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f
  while(RTC_Sync_Flag == 0 && HAL_GetTick() - gps_sync_start_time < GPS_SYNC_TIMEOUT) {
 8003ee4:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d109      	bne.n	8003f00 <Sync_RTC_With_GPS+0x268>
 8003eec:	f000 fbb0 	bl	8004650 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003efc:	f4ff aed8 	bcc.w	8003cb0 <Sync_RTC_With_GPS+0x18>
      }
    }
  }

  printf("Sync complete\n\r");
 8003f00:	480b      	ldr	r0, [pc, #44]	@ (8003f30 <Sync_RTC_With_GPS+0x298>)
 8003f02:	f00a f8a9 	bl	800e058 <iprintf>

  if (RTC_Sync_Flag == 0) {
 8003f06:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d102      	bne.n	8003f14 <Sync_RTC_With_GPS+0x27c>
    g_tel_diagnostics.gps_sync_fail = true;
 8003f0e:	4b09      	ldr	r3, [pc, #36]	@ (8003f34 <Sync_RTC_With_GPS+0x29c>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	705a      	strb	r2, [r3, #1]
  }

  /* Can turn on the TEL board LED here to indicate that the RTC is SYNC'd  */
}
 8003f14:	bf00      	nop
 8003f16:	f507 678a 	add.w	r7, r7, #1104	@ 0x450
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	08012204 	.word	0x08012204
 8003f24:	20000658 	.word	0x20000658
 8003f28:	2000076c 	.word	0x2000076c
 8003f2c:	08012214 	.word	0x08012214
 8003f30:	0801222c 	.word	0x0801222c
 8003f34:	20000700 	.word	0x20000700

08003f38 <get_current_timestamp>:

double get_current_timestamp()
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
  /* Initialize Time and Date objects */
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003f3e:	1d3b      	adds	r3, r7, #4
 8003f40:	2200      	movs	r2, #0
 8003f42:	4619      	mov	r1, r3
 8003f44:	480b      	ldr	r0, [pc, #44]	@ (8003f74 <get_current_timestamp+0x3c>)
 8003f46:	f004 f86d 	bl	8008024 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8003f4a:	463b      	mov	r3, r7
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	4619      	mov	r1, r3
 8003f50:	4808      	ldr	r0, [pc, #32]	@ (8003f74 <get_current_timestamp+0x3c>)
 8003f52:	f004 f9f5 	bl	8008340 <HAL_RTC_GetDate>
  double epochTime = convertToEpochTime(&sTime, &sDate);
 8003f56:	463a      	mov	r2, r7
 8003f58:	1d3b      	adds	r3, r7, #4
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 f80b 	bl	8003f78 <convertToEpochTime>
 8003f62:	e9c7 0102 	strd	r0, r1, [r7, #8]

  /* Return the resulting epoch time */
  return epochTime;
 8003f66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	2000076c 	.word	0x2000076c

08003f78 <convertToEpochTime>:

/* Used to get current time stamp */
double convertToEpochTime(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8003f78:	b5b0      	push	{r4, r5, r7, lr}
 8003f7a:	b08c      	sub	sp, #48	@ 0x30
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
    /* Initialize tm struct - from time.h library */
    struct tm t;

    /* Populate the tm structure fields from the RTC time and date */
    t.tm_year = sDate->Year + 100;  // Year since 1900, so add 100 to the year from the RTC (which starts at 2000).
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	78db      	ldrb	r3, [r3, #3]
 8003f86:	3364      	adds	r3, #100	@ 0x64
 8003f88:	61fb      	str	r3, [r7, #28]
    t.tm_mon = sDate->Month - 1;    // tm_mon is 0-11, so subtract 1 from the RTC month (which starts at 1).
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	785b      	ldrb	r3, [r3, #1]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	61bb      	str	r3, [r7, #24]
    t.tm_mday = sDate->Date;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	789b      	ldrb	r3, [r3, #2]
 8003f96:	617b      	str	r3, [r7, #20]
    t.tm_hour = sTime->Hours;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	613b      	str	r3, [r7, #16]
    t.tm_min = sTime->Minutes;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	785b      	ldrb	r3, [r3, #1]
 8003fa2:	60fb      	str	r3, [r7, #12]
    t.tm_sec = sTime->Seconds;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	789b      	ldrb	r3, [r3, #2]
 8003fa8:	60bb      	str	r3, [r7, #8]
    t.tm_isdst = 0;                // Disable daylight saving time adjustments.
 8003faa:	2300      	movs	r3, #0
 8003fac:	62bb      	str	r3, [r7, #40]	@ 0x28
//            t.tm_mday = lastDayOfMonth(t.tm_mon, t.tm_year + 1900);
//        }
//    }

    /* Convert to epoch time - Function from time.h library */
    long int epoch_secs = (long int) mktime(&t);
 8003fae:	f107 0308 	add.w	r3, r7, #8
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f00a fa48 	bl	800e448 <mktime>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Convert to double and add milliseconds with GetTick() */
    return (double) epoch_secs + (double)(HAL_GetTick() % 1000) / 1000.0;
 8003fc0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003fc2:	f7fc fa99 	bl	80004f8 <__aeabi_i2d>
 8003fc6:	4604      	mov	r4, r0
 8003fc8:	460d      	mov	r5, r1
 8003fca:	f000 fb41 	bl	8004650 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800400c <convertToEpochTime+0x94>)
 8003fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8003fd6:	099b      	lsrs	r3, r3, #6
 8003fd8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003fdc:	fb01 f303 	mul.w	r3, r1, r3
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc fa78 	bl	80004d8 <__aeabi_ui2d>
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	4b08      	ldr	r3, [pc, #32]	@ (8004010 <convertToEpochTime+0x98>)
 8003fee:	f7fc fc17 	bl	8000820 <__aeabi_ddiv>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4620      	mov	r0, r4
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	f7fc f931 	bl	8000260 <__adddf3>
 8003ffe:	4602      	mov	r2, r0
 8004000:	460b      	mov	r3, r1
}
 8004002:	4610      	mov	r0, r2
 8004004:	4619      	mov	r1, r3
 8004006:	3730      	adds	r7, #48	@ 0x30
 8004008:	46bd      	mov	sp, r7
 800400a:	bdb0      	pop	{r4, r5, r7, pc}
 800400c:	10624dd3 	.word	0x10624dd3
 8004010:	408f4000 	.word	0x408f4000

08004014 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004018:	4b17      	ldr	r3, [pc, #92]	@ (8004078 <MX_SPI1_Init+0x64>)
 800401a:	4a18      	ldr	r2, [pc, #96]	@ (800407c <MX_SPI1_Init+0x68>)
 800401c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800401e:	4b16      	ldr	r3, [pc, #88]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004020:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004024:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004026:	4b14      	ldr	r3, [pc, #80]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004028:	2200      	movs	r2, #0
 800402a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800402c:	4b12      	ldr	r3, [pc, #72]	@ (8004078 <MX_SPI1_Init+0x64>)
 800402e:	2200      	movs	r2, #0
 8004030:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004032:	4b11      	ldr	r3, [pc, #68]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004034:	2200      	movs	r2, #0
 8004036:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004038:	4b0f      	ldr	r3, [pc, #60]	@ (8004078 <MX_SPI1_Init+0x64>)
 800403a:	2200      	movs	r2, #0
 800403c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800403e:	4b0e      	ldr	r3, [pc, #56]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004040:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004044:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004046:	4b0c      	ldr	r3, [pc, #48]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004048:	2208      	movs	r2, #8
 800404a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800404c:	4b0a      	ldr	r3, [pc, #40]	@ (8004078 <MX_SPI1_Init+0x64>)
 800404e:	2200      	movs	r2, #0
 8004050:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004052:	4b09      	ldr	r3, [pc, #36]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004054:	2200      	movs	r2, #0
 8004056:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004058:	4b07      	ldr	r3, [pc, #28]	@ (8004078 <MX_SPI1_Init+0x64>)
 800405a:	2200      	movs	r2, #0
 800405c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800405e:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004060:	220a      	movs	r2, #10
 8004062:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004064:	4804      	ldr	r0, [pc, #16]	@ (8004078 <MX_SPI1_Init+0x64>)
 8004066:	f004 fc61 	bl	800892c <HAL_SPI_Init>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004070:	f7ff f83a 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004074:	bf00      	nop
 8004076:	bd80      	pop	{r7, pc}
 8004078:	20000780 	.word	0x20000780
 800407c:	40013000 	.word	0x40013000

08004080 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004088:	f107 0310 	add.w	r3, r7, #16
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	609a      	str	r2, [r3, #8]
 8004094:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a1b      	ldr	r2, [pc, #108]	@ (8004108 <HAL_SPI_MspInit+0x88>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d12f      	bne.n	8004100 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80040a0:	4b1a      	ldr	r3, [pc, #104]	@ (800410c <HAL_SPI_MspInit+0x8c>)
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	4a19      	ldr	r2, [pc, #100]	@ (800410c <HAL_SPI_MspInit+0x8c>)
 80040a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040aa:	6193      	str	r3, [r2, #24]
 80040ac:	4b17      	ldr	r3, [pc, #92]	@ (800410c <HAL_SPI_MspInit+0x8c>)
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b8:	4b14      	ldr	r3, [pc, #80]	@ (800410c <HAL_SPI_MspInit+0x8c>)
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	4a13      	ldr	r2, [pc, #76]	@ (800410c <HAL_SPI_MspInit+0x8c>)
 80040be:	f043 0304 	orr.w	r3, r3, #4
 80040c2:	6193      	str	r3, [r2, #24]
 80040c4:	4b11      	ldr	r3, [pc, #68]	@ (800410c <HAL_SPI_MspInit+0x8c>)
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SDL_CLK_Pin|SDL_MOSI_Pin;
 80040d0:	23a0      	movs	r3, #160	@ 0xa0
 80040d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040d4:	2302      	movs	r3, #2
 80040d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040d8:	2303      	movs	r3, #3
 80040da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040dc:	f107 0310 	add.w	r3, r7, #16
 80040e0:	4619      	mov	r1, r3
 80040e2:	480b      	ldr	r0, [pc, #44]	@ (8004110 <HAL_SPI_MspInit+0x90>)
 80040e4:	f001 fa02 	bl	80054ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDL_MISO_Pin;
 80040e8:	2340      	movs	r3, #64	@ 0x40
 80040ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f0:	2300      	movs	r3, #0
 80040f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SDL_MISO_GPIO_Port, &GPIO_InitStruct);
 80040f4:	f107 0310 	add.w	r3, r7, #16
 80040f8:	4619      	mov	r1, r3
 80040fa:	4805      	ldr	r0, [pc, #20]	@ (8004110 <HAL_SPI_MspInit+0x90>)
 80040fc:	f001 f9f6 	bl	80054ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004100:	bf00      	nop
 8004102:	3720      	adds	r7, #32
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40013000 	.word	0x40013000
 800410c:	40021000 	.word	0x40021000
 8004110:	40010800 	.word	0x40010800

08004114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800411a:	4b18      	ldr	r3, [pc, #96]	@ (800417c <HAL_MspInit+0x68>)
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	4a17      	ldr	r2, [pc, #92]	@ (800417c <HAL_MspInit+0x68>)
 8004120:	f043 0301 	orr.w	r3, r3, #1
 8004124:	6193      	str	r3, [r2, #24]
 8004126:	4b15      	ldr	r3, [pc, #84]	@ (800417c <HAL_MspInit+0x68>)
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	60bb      	str	r3, [r7, #8]
 8004130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004132:	4b12      	ldr	r3, [pc, #72]	@ (800417c <HAL_MspInit+0x68>)
 8004134:	69db      	ldr	r3, [r3, #28]
 8004136:	4a11      	ldr	r2, [pc, #68]	@ (800417c <HAL_MspInit+0x68>)
 8004138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800413c:	61d3      	str	r3, [r2, #28]
 800413e:	4b0f      	ldr	r3, [pc, #60]	@ (800417c <HAL_MspInit+0x68>)
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004146:	607b      	str	r3, [r7, #4]
 8004148:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800414a:	2200      	movs	r2, #0
 800414c:	210f      	movs	r1, #15
 800414e:	f06f 0001 	mvn.w	r0, #1
 8004152:	f001 f9a0 	bl	8005496 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004156:	4b0a      	ldr	r3, [pc, #40]	@ (8004180 <HAL_MspInit+0x6c>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	4a04      	ldr	r2, [pc, #16]	@ (8004180 <HAL_MspInit+0x6c>)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004172:	bf00      	nop
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40021000 	.word	0x40021000
 8004180:	40010000 	.word	0x40010000

08004184 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b08c      	sub	sp, #48	@ 0x30
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800419a:	4b2e      	ldr	r3, [pc, #184]	@ (8004254 <HAL_InitTick+0xd0>)
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	4a2d      	ldr	r2, [pc, #180]	@ (8004254 <HAL_InitTick+0xd0>)
 80041a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80041a4:	6193      	str	r3, [r2, #24]
 80041a6:	4b2b      	ldr	r3, [pc, #172]	@ (8004254 <HAL_InitTick+0xd0>)
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041ae:	60bb      	str	r3, [r7, #8]
 80041b0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80041b2:	f107 020c 	add.w	r2, r7, #12
 80041b6:	f107 0310 	add.w	r3, r7, #16
 80041ba:	4611      	mov	r1, r2
 80041bc:	4618      	mov	r0, r3
 80041be:	f003 fc31 	bl	8007a24 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80041c2:	f003 fc1b 	bl	80079fc <HAL_RCC_GetPCLK2Freq>
 80041c6:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80041c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ca:	4a23      	ldr	r2, [pc, #140]	@ (8004258 <HAL_InitTick+0xd4>)
 80041cc:	fba2 2303 	umull	r2, r3, r2, r3
 80041d0:	0c9b      	lsrs	r3, r3, #18
 80041d2:	3b01      	subs	r3, #1
 80041d4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80041d6:	4b21      	ldr	r3, [pc, #132]	@ (800425c <HAL_InitTick+0xd8>)
 80041d8:	4a21      	ldr	r2, [pc, #132]	@ (8004260 <HAL_InitTick+0xdc>)
 80041da:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80041dc:	4b1f      	ldr	r3, [pc, #124]	@ (800425c <HAL_InitTick+0xd8>)
 80041de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80041e2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80041e4:	4a1d      	ldr	r2, [pc, #116]	@ (800425c <HAL_InitTick+0xd8>)
 80041e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80041ea:	4b1c      	ldr	r3, [pc, #112]	@ (800425c <HAL_InitTick+0xd8>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041f0:	4b1a      	ldr	r3, [pc, #104]	@ (800425c <HAL_InitTick+0xd8>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041f6:	4b19      	ldr	r3, [pc, #100]	@ (800425c <HAL_InitTick+0xd8>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80041fc:	4817      	ldr	r0, [pc, #92]	@ (800425c <HAL_InitTick+0xd8>)
 80041fe:	f004 ffb3 	bl	8009168 <HAL_TIM_Base_Init>
 8004202:	4603      	mov	r3, r0
 8004204:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8004208:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800420c:	2b00      	cmp	r3, #0
 800420e:	d11b      	bne.n	8004248 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004210:	4812      	ldr	r0, [pc, #72]	@ (800425c <HAL_InitTick+0xd8>)
 8004212:	f005 f801 	bl	8009218 <HAL_TIM_Base_Start_IT>
 8004216:	4603      	mov	r3, r0
 8004218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800421c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004220:	2b00      	cmp	r3, #0
 8004222:	d111      	bne.n	8004248 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004224:	2019      	movs	r0, #25
 8004226:	f001 f952 	bl	80054ce <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b0f      	cmp	r3, #15
 800422e:	d808      	bhi.n	8004242 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8004230:	2200      	movs	r2, #0
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	2019      	movs	r0, #25
 8004236:	f001 f92e 	bl	8005496 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800423a:	4a0a      	ldr	r2, [pc, #40]	@ (8004264 <HAL_InitTick+0xe0>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6013      	str	r3, [r2, #0]
 8004240:	e002      	b.n	8004248 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004248:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800424c:	4618      	mov	r0, r3
 800424e:	3730      	adds	r7, #48	@ 0x30
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40021000 	.word	0x40021000
 8004258:	431bde83 	.word	0x431bde83
 800425c:	200007d8 	.word	0x200007d8
 8004260:	40012c00 	.word	0x40012c00
 8004264:	200000e4 	.word	0x200000e4

08004268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800426c:	bf00      	nop
 800426e:	e7fd      	b.n	800426c <NMI_Handler+0x4>

08004270 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004270:	b480      	push	{r7}
 8004272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004274:	bf00      	nop
 8004276:	e7fd      	b.n	8004274 <HardFault_Handler+0x4>

08004278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800427c:	bf00      	nop
 800427e:	e7fd      	b.n	800427c <MemManage_Handler+0x4>

08004280 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004284:	bf00      	nop
 8004286:	e7fd      	b.n	8004284 <BusFault_Handler+0x4>

08004288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800428c:	bf00      	nop
 800428e:	e7fd      	b.n	800428c <UsageFault_Handler+0x4>

08004290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004294:	bf00      	nop
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr

0800429c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80042a0:	4802      	ldr	r0, [pc, #8]	@ (80042ac <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80042a2:	f000 fe20 	bl	8004ee6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80042a6:	bf00      	nop
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000354 	.word	0x20000354

080042b0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80042b4:	4802      	ldr	r0, [pc, #8]	@ (80042c0 <TIM1_UP_IRQHandler+0x10>)
 80042b6:	f005 f80f 	bl	80092d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80042ba:	bf00      	nop
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	200007d8 	.word	0x200007d8

080042c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	af00      	add	r7, sp, #0
  return 1;
 80042c8:	2301      	movs	r3, #1
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bc80      	pop	{r7}
 80042d0:	4770      	bx	lr

080042d2 <_kill>:

int _kill(int pid, int sig)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80042dc:	f00a fdf2 	bl	800eec4 <__errno>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2216      	movs	r2, #22
 80042e4:	601a      	str	r2, [r3, #0]
  return -1;
 80042e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <_exit>:

void _exit (int status)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b082      	sub	sp, #8
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80042fa:	f04f 31ff 	mov.w	r1, #4294967295
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7ff ffe7 	bl	80042d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004304:	bf00      	nop
 8004306:	e7fd      	b.n	8004304 <_exit+0x12>

08004308 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004310:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004314:	4618      	mov	r0, r3
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800432e:	605a      	str	r2, [r3, #4]
  return 0;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr

0800433c <_isatty>:

int _isatty(int file)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004344:	2301      	movs	r3, #1
}
 8004346:	4618      	mov	r0, r3
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr

08004368 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004370:	4a14      	ldr	r2, [pc, #80]	@ (80043c4 <_sbrk+0x5c>)
 8004372:	4b15      	ldr	r3, [pc, #84]	@ (80043c8 <_sbrk+0x60>)
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800437c:	4b13      	ldr	r3, [pc, #76]	@ (80043cc <_sbrk+0x64>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d102      	bne.n	800438a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004384:	4b11      	ldr	r3, [pc, #68]	@ (80043cc <_sbrk+0x64>)
 8004386:	4a12      	ldr	r2, [pc, #72]	@ (80043d0 <_sbrk+0x68>)
 8004388:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800438a:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <_sbrk+0x64>)
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4413      	add	r3, r2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	429a      	cmp	r2, r3
 8004396:	d207      	bcs.n	80043a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004398:	f00a fd94 	bl	800eec4 <__errno>
 800439c:	4603      	mov	r3, r0
 800439e:	220c      	movs	r2, #12
 80043a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043a2:	f04f 33ff 	mov.w	r3, #4294967295
 80043a6:	e009      	b.n	80043bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043a8:	4b08      	ldr	r3, [pc, #32]	@ (80043cc <_sbrk+0x64>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043ae:	4b07      	ldr	r3, [pc, #28]	@ (80043cc <_sbrk+0x64>)
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4413      	add	r3, r2
 80043b6:	4a05      	ldr	r2, [pc, #20]	@ (80043cc <_sbrk+0x64>)
 80043b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043ba:	68fb      	ldr	r3, [r7, #12]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3718      	adds	r7, #24
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	2000c000 	.word	0x2000c000
 80043c8:	00000400 	.word	0x00000400
 80043cc:	20000824 	.word	0x20000824
 80043d0:	20005b90 	.word	0x20005b90

080043d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043d8:	bf00      	nop
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr

080043e0 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80043e4:	4b11      	ldr	r3, [pc, #68]	@ (800442c <MX_UART5_Init+0x4c>)
 80043e6:	4a12      	ldr	r2, [pc, #72]	@ (8004430 <MX_UART5_Init+0x50>)
 80043e8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80043ea:	4b10      	ldr	r3, [pc, #64]	@ (800442c <MX_UART5_Init+0x4c>)
 80043ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80043f0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80043f2:	4b0e      	ldr	r3, [pc, #56]	@ (800442c <MX_UART5_Init+0x4c>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_2;
 80043f8:	4b0c      	ldr	r3, [pc, #48]	@ (800442c <MX_UART5_Init+0x4c>)
 80043fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043fe:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8004400:	4b0a      	ldr	r3, [pc, #40]	@ (800442c <MX_UART5_Init+0x4c>)
 8004402:	2200      	movs	r2, #0
 8004404:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004406:	4b09      	ldr	r3, [pc, #36]	@ (800442c <MX_UART5_Init+0x4c>)
 8004408:	220c      	movs	r2, #12
 800440a:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800440c:	4b07      	ldr	r3, [pc, #28]	@ (800442c <MX_UART5_Init+0x4c>)
 800440e:	2200      	movs	r2, #0
 8004410:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8004412:	4b06      	ldr	r3, [pc, #24]	@ (800442c <MX_UART5_Init+0x4c>)
 8004414:	2200      	movs	r2, #0
 8004416:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004418:	4804      	ldr	r0, [pc, #16]	@ (800442c <MX_UART5_Init+0x4c>)
 800441a:	f005 f915 	bl	8009648 <HAL_UART_Init>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d001      	beq.n	8004428 <MX_UART5_Init+0x48>
  {
    Error_Handler();
 8004424:	f7fe fe60 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004428:	bf00      	nop
 800442a:	bd80      	pop	{r7, pc}
 800442c:	20000828 	.word	0x20000828
 8004430:	40005000 	.word	0x40005000

08004434 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004438:	4b11      	ldr	r3, [pc, #68]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 800443a:	4a12      	ldr	r2, [pc, #72]	@ (8004484 <MX_USART1_UART_Init+0x50>)
 800443c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800443e:	4b10      	ldr	r3, [pc, #64]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 8004440:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8004444:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004446:	4b0e      	ldr	r3, [pc, #56]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 8004448:	2200      	movs	r2, #0
 800444a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800444c:	4b0c      	ldr	r3, [pc, #48]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 800444e:	2200      	movs	r2, #0
 8004450:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004452:	4b0b      	ldr	r3, [pc, #44]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 8004454:	2200      	movs	r2, #0
 8004456:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004458:	4b09      	ldr	r3, [pc, #36]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 800445a:	220c      	movs	r2, #12
 800445c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800445e:	4b08      	ldr	r3, [pc, #32]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 8004460:	2200      	movs	r2, #0
 8004462:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004464:	4b06      	ldr	r3, [pc, #24]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 8004466:	2200      	movs	r2, #0
 8004468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800446a:	4805      	ldr	r0, [pc, #20]	@ (8004480 <MX_USART1_UART_Init+0x4c>)
 800446c:	f005 f8ec 	bl	8009648 <HAL_UART_Init>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004476:	f7fe fe37 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800447a:	bf00      	nop
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	20000870 	.word	0x20000870
 8004484:	40013800 	.word	0x40013800

08004488 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b08c      	sub	sp, #48	@ 0x30
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004490:	f107 0320 	add.w	r3, r7, #32
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]
 8004498:	605a      	str	r2, [r3, #4]
 800449a:	609a      	str	r2, [r3, #8]
 800449c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART5)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a3e      	ldr	r2, [pc, #248]	@ (800459c <HAL_UART_MspInit+0x114>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d13d      	bne.n	8004524 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80044a8:	4b3d      	ldr	r3, [pc, #244]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	4a3c      	ldr	r2, [pc, #240]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044b2:	61d3      	str	r3, [r2, #28]
 80044b4:	4b3a      	ldr	r3, [pc, #232]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044bc:	61fb      	str	r3, [r7, #28]
 80044be:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044c0:	4b37      	ldr	r3, [pc, #220]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	4a36      	ldr	r2, [pc, #216]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044c6:	f043 0310 	orr.w	r3, r3, #16
 80044ca:	6193      	str	r3, [r2, #24]
 80044cc:	4b34      	ldr	r3, [pc, #208]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	f003 0310 	and.w	r3, r3, #16
 80044d4:	61bb      	str	r3, [r7, #24]
 80044d6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044d8:	4b31      	ldr	r3, [pc, #196]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	4a30      	ldr	r2, [pc, #192]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044de:	f043 0320 	orr.w	r3, r3, #32
 80044e2:	6193      	str	r3, [r2, #24]
 80044e4:	4b2e      	ldr	r3, [pc, #184]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	f003 0320 	and.w	r3, r3, #32
 80044ec:	617b      	str	r3, [r7, #20]
 80044ee:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80044f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f6:	2302      	movs	r3, #2
 80044f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044fa:	2303      	movs	r3, #3
 80044fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044fe:	f107 0320 	add.w	r3, r7, #32
 8004502:	4619      	mov	r1, r3
 8004504:	4827      	ldr	r0, [pc, #156]	@ (80045a4 <HAL_UART_MspInit+0x11c>)
 8004506:	f000 fff1 	bl	80054ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800450a:	2304      	movs	r3, #4
 800450c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800450e:	2300      	movs	r3, #0
 8004510:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004512:	2300      	movs	r3, #0
 8004514:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004516:	f107 0320 	add.w	r3, r7, #32
 800451a:	4619      	mov	r1, r3
 800451c:	4822      	ldr	r0, [pc, #136]	@ (80045a8 <HAL_UART_MspInit+0x120>)
 800451e:	f000 ffe5 	bl	80054ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004522:	e036      	b.n	8004592 <HAL_UART_MspInit+0x10a>
  else if(uartHandle->Instance==USART1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a20      	ldr	r2, [pc, #128]	@ (80045ac <HAL_UART_MspInit+0x124>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d131      	bne.n	8004592 <HAL_UART_MspInit+0x10a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800452e:	4b1c      	ldr	r3, [pc, #112]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	4a1b      	ldr	r2, [pc, #108]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 8004534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004538:	6193      	str	r3, [r2, #24]
 800453a:	4b19      	ldr	r3, [pc, #100]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004542:	613b      	str	r3, [r7, #16]
 8004544:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004546:	4b16      	ldr	r3, [pc, #88]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	4a15      	ldr	r2, [pc, #84]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 800454c:	f043 0304 	orr.w	r3, r3, #4
 8004550:	6193      	str	r3, [r2, #24]
 8004552:	4b13      	ldr	r3, [pc, #76]	@ (80045a0 <HAL_UART_MspInit+0x118>)
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RADIO_TX_Pin;
 800455e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004564:	2302      	movs	r3, #2
 8004566:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004568:	2303      	movs	r3, #3
 800456a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(RADIO_TX_GPIO_Port, &GPIO_InitStruct);
 800456c:	f107 0320 	add.w	r3, r7, #32
 8004570:	4619      	mov	r1, r3
 8004572:	480f      	ldr	r0, [pc, #60]	@ (80045b0 <HAL_UART_MspInit+0x128>)
 8004574:	f000 ffba 	bl	80054ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RADIO_RX_Pin;
 8004578:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800457c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800457e:	2300      	movs	r3, #0
 8004580:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004582:	2300      	movs	r3, #0
 8004584:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(RADIO_RX_GPIO_Port, &GPIO_InitStruct);
 8004586:	f107 0320 	add.w	r3, r7, #32
 800458a:	4619      	mov	r1, r3
 800458c:	4808      	ldr	r0, [pc, #32]	@ (80045b0 <HAL_UART_MspInit+0x128>)
 800458e:	f000 ffad 	bl	80054ec <HAL_GPIO_Init>
}
 8004592:	bf00      	nop
 8004594:	3730      	adds	r7, #48	@ 0x30
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40005000 	.word	0x40005000
 80045a0:	40021000 	.word	0x40021000
 80045a4:	40011000 	.word	0x40011000
 80045a8:	40011400 	.word	0x40011400
 80045ac:	40013800 	.word	0x40013800
 80045b0:	40010800 	.word	0x40010800

080045b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80045b4:	f7ff ff0e 	bl	80043d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045b8:	480b      	ldr	r0, [pc, #44]	@ (80045e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80045ba:	490c      	ldr	r1, [pc, #48]	@ (80045ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80045bc:	4a0c      	ldr	r2, [pc, #48]	@ (80045f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80045be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045c0:	e002      	b.n	80045c8 <LoopCopyDataInit>

080045c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045c6:	3304      	adds	r3, #4

080045c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045cc:	d3f9      	bcc.n	80045c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045ce:	4a09      	ldr	r2, [pc, #36]	@ (80045f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80045d0:	4c09      	ldr	r4, [pc, #36]	@ (80045f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80045d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045d4:	e001      	b.n	80045da <LoopFillZerobss>

080045d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045d8:	3204      	adds	r2, #4

080045da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045dc:	d3fb      	bcc.n	80045d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80045de:	f00a fc77 	bl	800eed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80045e2:	f7fe fcc7 	bl	8002f74 <main>
  bx lr
 80045e6:	4770      	bx	lr
  ldr r0, =_sdata
 80045e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045ec:	20000330 	.word	0x20000330
  ldr r2, =_sidata
 80045f0:	08012898 	.word	0x08012898
  ldr r2, =_sbss
 80045f4:	20000330 	.word	0x20000330
  ldr r4, =_ebss
 80045f8:	20005b8c 	.word	0x20005b8c

080045fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80045fc:	e7fe      	b.n	80045fc <ADC1_2_IRQHandler>
	...

08004600 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004604:	4b08      	ldr	r3, [pc, #32]	@ (8004628 <HAL_Init+0x28>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a07      	ldr	r2, [pc, #28]	@ (8004628 <HAL_Init+0x28>)
 800460a:	f043 0310 	orr.w	r3, r3, #16
 800460e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004610:	2003      	movs	r0, #3
 8004612:	f000 ff35 	bl	8005480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004616:	200f      	movs	r0, #15
 8004618:	f7ff fdb4 	bl	8004184 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800461c:	f7ff fd7a 	bl	8004114 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40022000 	.word	0x40022000

0800462c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004630:	4b05      	ldr	r3, [pc, #20]	@ (8004648 <HAL_IncTick+0x1c>)
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	461a      	mov	r2, r3
 8004636:	4b05      	ldr	r3, [pc, #20]	@ (800464c <HAL_IncTick+0x20>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4413      	add	r3, r2
 800463c:	4a03      	ldr	r2, [pc, #12]	@ (800464c <HAL_IncTick+0x20>)
 800463e:	6013      	str	r3, [r2, #0]
}
 8004640:	bf00      	nop
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr
 8004648:	200000e8 	.word	0x200000e8
 800464c:	200008b8 	.word	0x200008b8

08004650 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
  return uwTick;
 8004654:	4b02      	ldr	r3, [pc, #8]	@ (8004660 <HAL_GetTick+0x10>)
 8004656:	681b      	ldr	r3, [r3, #0]
}
 8004658:	4618      	mov	r0, r3
 800465a:	46bd      	mov	sp, r7
 800465c:	bc80      	pop	{r7}
 800465e:	4770      	bx	lr
 8004660:	200008b8 	.word	0x200008b8

08004664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800466c:	f7ff fff0 	bl	8004650 <HAL_GetTick>
 8004670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d005      	beq.n	800468a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800467e:	4b0a      	ldr	r3, [pc, #40]	@ (80046a8 <HAL_Delay+0x44>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	461a      	mov	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4413      	add	r3, r2
 8004688:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800468a:	bf00      	nop
 800468c:	f7ff ffe0 	bl	8004650 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	429a      	cmp	r2, r3
 800469a:	d8f7      	bhi.n	800468c <HAL_Delay+0x28>
  {
  }
}
 800469c:	bf00      	nop
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	200000e8 	.word	0x200000e8

080046ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e0ed      	b.n	800489a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d102      	bne.n	80046d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fc fe1c 	bl	8001308 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0201 	orr.w	r2, r2, #1
 80046de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80046e0:	f7ff ffb6 	bl	8004650 <HAL_GetTick>
 80046e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80046e6:	e012      	b.n	800470e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80046e8:	f7ff ffb2 	bl	8004650 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b0a      	cmp	r3, #10
 80046f4:	d90b      	bls.n	800470e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2205      	movs	r2, #5
 8004706:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e0c5      	b.n	800489a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f003 0301 	and.w	r3, r3, #1
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0e5      	beq.n	80046e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0202 	bic.w	r2, r2, #2
 800472a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800472c:	f7ff ff90 	bl	8004650 <HAL_GetTick>
 8004730:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004732:	e012      	b.n	800475a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004734:	f7ff ff8c 	bl	8004650 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b0a      	cmp	r3, #10
 8004740:	d90b      	bls.n	800475a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004746:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2205      	movs	r2, #5
 8004752:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e09f      	b.n	800489a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1e5      	bne.n	8004734 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	7e1b      	ldrb	r3, [r3, #24]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d108      	bne.n	8004782 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	e007      	b.n	8004792 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004790:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	7e5b      	ldrb	r3, [r3, #25]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d108      	bne.n	80047ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047a8:	601a      	str	r2, [r3, #0]
 80047aa:	e007      	b.n	80047bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	7e9b      	ldrb	r3, [r3, #26]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d108      	bne.n	80047d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0220 	orr.w	r2, r2, #32
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	e007      	b.n	80047e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0220 	bic.w	r2, r2, #32
 80047e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	7edb      	ldrb	r3, [r3, #27]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d108      	bne.n	8004800 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0210 	bic.w	r2, r2, #16
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	e007      	b.n	8004810 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0210 	orr.w	r2, r2, #16
 800480e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	7f1b      	ldrb	r3, [r3, #28]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d108      	bne.n	800482a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0208 	orr.w	r2, r2, #8
 8004826:	601a      	str	r2, [r3, #0]
 8004828:	e007      	b.n	800483a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0208 	bic.w	r2, r2, #8
 8004838:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	7f5b      	ldrb	r3, [r3, #29]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d108      	bne.n	8004854 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0204 	orr.w	r2, r2, #4
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	e007      	b.n	8004864 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0204 	bic.w	r2, r2, #4
 8004862:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	431a      	orrs	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	431a      	orrs	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	ea42 0103 	orr.w	r1, r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	1e5a      	subs	r2, r3, #1
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b087      	sub	sp, #28
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
 80048aa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048b8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80048ba:	7cfb      	ldrb	r3, [r7, #19]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d003      	beq.n	80048c8 <HAL_CAN_ConfigFilter+0x26>
 80048c0:	7cfb      	ldrb	r3, [r7, #19]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	f040 80aa 	bne.w	8004a1c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80048ce:	f043 0201 	orr.w	r2, r3, #1
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	f003 031f 	and.w	r3, r3, #31
 80048e0:	2201      	movs	r2, #1
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	43db      	mvns	r3, r3
 80048f2:	401a      	ands	r2, r3
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d123      	bne.n	800494a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	43db      	mvns	r3, r3
 800490c:	401a      	ands	r2, r3
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004920:	683a      	ldr	r2, [r7, #0]
 8004922:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004924:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	3248      	adds	r2, #72	@ 0x48
 800492a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800493e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004940:	6979      	ldr	r1, [r7, #20]
 8004942:	3348      	adds	r3, #72	@ 0x48
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	440b      	add	r3, r1
 8004948:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d122      	bne.n	8004998 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	431a      	orrs	r2, r3
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004972:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	3248      	adds	r2, #72	@ 0x48
 8004978:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800498c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800498e:	6979      	ldr	r1, [r7, #20]
 8004990:	3348      	adds	r3, #72	@ 0x48
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	440b      	add	r3, r1
 8004996:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d109      	bne.n	80049b4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	43db      	mvns	r3, r3
 80049aa:	401a      	ands	r2, r3
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80049b2:	e007      	b.n	80049c4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	431a      	orrs	r2, r3
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d109      	bne.n	80049e0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	43db      	mvns	r3, r3
 80049d6:	401a      	ands	r2, r3
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80049de:	e007      	b.n	80049f0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	431a      	orrs	r2, r3
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d107      	bne.n	8004a08 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	431a      	orrs	r2, r3
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004a0e:	f023 0201 	bic.w	r2, r3, #1
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	e006      	b.n	8004a2a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a20:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
  }
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	371c      	adds	r7, #28
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr

08004a34 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d12e      	bne.n	8004aa6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0201 	bic.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a60:	f7ff fdf6 	bl	8004650 <HAL_GetTick>
 8004a64:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004a66:	e012      	b.n	8004a8e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004a68:	f7ff fdf2 	bl	8004650 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b0a      	cmp	r3, #10
 8004a74:	d90b      	bls.n	8004a8e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2205      	movs	r2, #5
 8004a86:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e012      	b.n	8004ab4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1e5      	bne.n	8004a68 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	e006      	b.n	8004ab4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
  }
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3710      	adds	r7, #16
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b089      	sub	sp, #36	@ 0x24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ad0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004ada:	7ffb      	ldrb	r3, [r7, #31]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d003      	beq.n	8004ae8 <HAL_CAN_AddTxMessage+0x2c>
 8004ae0:	7ffb      	ldrb	r3, [r7, #31]
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	f040 80ad 	bne.w	8004c42 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10a      	bne.n	8004b08 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d105      	bne.n	8004b08 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 8095 	beq.w	8004c32 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	0e1b      	lsrs	r3, r3, #24
 8004b0c:	f003 0303 	and.w	r3, r3, #3
 8004b10:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004b12:	2201      	movs	r2, #1
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	409a      	lsls	r2, r3
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10d      	bne.n	8004b40 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004b2e:	68f9      	ldr	r1, [r7, #12]
 8004b30:	6809      	ldr	r1, [r1, #0]
 8004b32:	431a      	orrs	r2, r3
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	3318      	adds	r3, #24
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	440b      	add	r3, r1
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	e00f      	b.n	8004b60 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004b4a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004b50:	68f9      	ldr	r1, [r7, #12]
 8004b52:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004b54:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	3318      	adds	r3, #24
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	440b      	add	r3, r1
 8004b5e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6819      	ldr	r1, [r3, #0]
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	3318      	adds	r3, #24
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	440b      	add	r3, r1
 8004b70:	3304      	adds	r3, #4
 8004b72:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	7d1b      	ldrb	r3, [r3, #20]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d111      	bne.n	8004ba0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	3318      	adds	r3, #24
 8004b84:	011b      	lsls	r3, r3, #4
 8004b86:	4413      	add	r3, r2
 8004b88:	3304      	adds	r3, #4
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	6811      	ldr	r1, [r2, #0]
 8004b90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	3318      	adds	r3, #24
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3307      	adds	r3, #7
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	061a      	lsls	r2, r3, #24
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3306      	adds	r3, #6
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	041b      	lsls	r3, r3, #16
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3305      	adds	r3, #5
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	021b      	lsls	r3, r3, #8
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	3204      	adds	r2, #4
 8004bc0:	7812      	ldrb	r2, [r2, #0]
 8004bc2:	4610      	mov	r0, r2
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	6811      	ldr	r1, [r2, #0]
 8004bc8:	ea43 0200 	orr.w	r2, r3, r0
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	440b      	add	r3, r1
 8004bd2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004bd6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	3303      	adds	r3, #3
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	061a      	lsls	r2, r3, #24
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3302      	adds	r3, #2
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	041b      	lsls	r3, r3, #16
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3301      	adds	r3, #1
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	021b      	lsls	r3, r3, #8
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	7812      	ldrb	r2, [r2, #0]
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	6811      	ldr	r1, [r2, #0]
 8004bfe:	ea43 0200 	orr.w	r2, r3, r0
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	440b      	add	r3, r1
 8004c08:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004c0c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	3318      	adds	r3, #24
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	4413      	add	r3, r2
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	6811      	ldr	r1, [r2, #0]
 8004c20:	f043 0201 	orr.w	r2, r3, #1
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	3318      	adds	r3, #24
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	440b      	add	r3, r1
 8004c2c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	e00e      	b.n	8004c50 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c36:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e006      	b.n	8004c50 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
  }
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3724      	adds	r7, #36	@ 0x24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bc80      	pop	{r7}
 8004c58:	4770      	bx	lr

08004c5a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b087      	sub	sp, #28
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	607a      	str	r2, [r7, #4]
 8004c66:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c6e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c70:	7dfb      	ldrb	r3, [r7, #23]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d003      	beq.n	8004c7e <HAL_CAN_GetRxMessage+0x24>
 8004c76:	7dfb      	ldrb	r3, [r7, #23]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	f040 8103 	bne.w	8004e84 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10e      	bne.n	8004ca2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	f003 0303 	and.w	r3, r3, #3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d116      	bne.n	8004cc0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c96:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e0f7      	b.n	8004e92 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	f003 0303 	and.w	r3, r3, #3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d107      	bne.n	8004cc0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e0e8      	b.n	8004e92 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	331b      	adds	r3, #27
 8004cc8:	011b      	lsls	r3, r3, #4
 8004cca:	4413      	add	r3, r2
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0204 	and.w	r2, r3, #4
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10c      	bne.n	8004cf8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	331b      	adds	r3, #27
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	4413      	add	r3, r2
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	0d5b      	lsrs	r3, r3, #21
 8004cee:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	601a      	str	r2, [r3, #0]
 8004cf6:	e00b      	b.n	8004d10 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	331b      	adds	r3, #27
 8004d00:	011b      	lsls	r3, r3, #4
 8004d02:	4413      	add	r3, r2
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	08db      	lsrs	r3, r3, #3
 8004d08:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	331b      	adds	r3, #27
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	4413      	add	r3, r2
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0202 	and.w	r2, r3, #2
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	331b      	adds	r3, #27
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	4413      	add	r3, r2
 8004d32:	3304      	adds	r3, #4
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0308 	and.w	r3, r3, #8
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2208      	movs	r2, #8
 8004d42:	611a      	str	r2, [r3, #16]
 8004d44:	e00b      	b.n	8004d5e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	331b      	adds	r3, #27
 8004d4e:	011b      	lsls	r3, r3, #4
 8004d50:	4413      	add	r3, r2
 8004d52:	3304      	adds	r3, #4
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 020f 	and.w	r2, r3, #15
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	331b      	adds	r3, #27
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	4413      	add	r3, r2
 8004d6a:	3304      	adds	r3, #4
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	0a1b      	lsrs	r3, r3, #8
 8004d70:	b2da      	uxtb	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	331b      	adds	r3, #27
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	4413      	add	r3, r2
 8004d82:	3304      	adds	r3, #4
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	0c1b      	lsrs	r3, r3, #16
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	0a1a      	lsrs	r2, r3, #8
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	3301      	adds	r3, #1
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	0c1a      	lsrs	r2, r3, #16
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	3302      	adds	r3, #2
 8004dd4:	b2d2      	uxtb	r2, r2
 8004dd6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	011b      	lsls	r3, r3, #4
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	0e1a      	lsrs	r2, r3, #24
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	3303      	adds	r3, #3
 8004dee:	b2d2      	uxtb	r2, r2
 8004df0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	3304      	adds	r3, #4
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	011b      	lsls	r3, r3, #4
 8004e12:	4413      	add	r3, r2
 8004e14:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	0a1a      	lsrs	r2, r3, #8
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	3305      	adds	r3, #5
 8004e20:	b2d2      	uxtb	r2, r2
 8004e22:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	0c1a      	lsrs	r2, r3, #16
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	3306      	adds	r3, #6
 8004e3a:	b2d2      	uxtb	r2, r2
 8004e3c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	011b      	lsls	r3, r3, #4
 8004e46:	4413      	add	r3, r2
 8004e48:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	0e1a      	lsrs	r2, r3, #24
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	3307      	adds	r3, #7
 8004e54:	b2d2      	uxtb	r2, r2
 8004e56:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d108      	bne.n	8004e70 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68da      	ldr	r2, [r3, #12]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0220 	orr.w	r2, r2, #32
 8004e6c:	60da      	str	r2, [r3, #12]
 8004e6e:	e007      	b.n	8004e80 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	691a      	ldr	r2, [r3, #16]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0220 	orr.w	r2, r2, #32
 8004e7e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004e80:	2300      	movs	r3, #0
 8004e82:	e006      	b.n	8004e92 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e88:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
  }
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	371c      	adds	r7, #28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004eac:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004eae:	7bfb      	ldrb	r3, [r7, #15]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d002      	beq.n	8004eba <HAL_CAN_ActivateNotification+0x1e>
 8004eb4:	7bfb      	ldrb	r3, [r7, #15]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d109      	bne.n	8004ece <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6959      	ldr	r1, [r3, #20]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	683a      	ldr	r2, [r7, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	e006      	b.n	8004edc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
  }
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bc80      	pop	{r7}
 8004ee4:	4770      	bx	lr

08004ee6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b08a      	sub	sp, #40	@ 0x28
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d07c      	beq.n	8005026 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d023      	beq.n	8004f7e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d003      	beq.n	8004f50 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f983 	bl	8005254 <HAL_CAN_TxMailbox0CompleteCallback>
 8004f4e:	e016      	b.n	8004f7e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	f003 0304 	and.w	r3, r3, #4
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d004      	beq.n	8004f64 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f62:	e00c      	b.n	8004f7e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d004      	beq.n	8004f78 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f76:	e002      	b.n	8004f7e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f000 f986 	bl	800528a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d024      	beq.n	8004fd2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f90:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 f962 	bl	8005266 <HAL_CAN_TxMailbox1CompleteCallback>
 8004fa2:	e016      	b.n	8004fd2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d004      	beq.n	8004fb8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb6:	e00c      	b.n	8004fd2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d004      	beq.n	8004fcc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fca:	e002      	b.n	8004fd2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f965 	bl	800529c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d024      	beq.n	8005026 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004fe4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f941 	bl	8005278 <HAL_CAN_TxMailbox2CompleteCallback>
 8004ff6:	e016      	b.n	8005026 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d004      	beq.n	800500c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005004:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005008:	627b      	str	r3, [r7, #36]	@ 0x24
 800500a:	e00c      	b.n	8005026 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d004      	beq.n	8005020 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005018:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800501c:	627b      	str	r3, [r7, #36]	@ 0x24
 800501e:	e002      	b.n	8005026 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f944 	bl	80052ae <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00c      	beq.n	800504a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	f003 0310 	and.w	r3, r3, #16
 8005036:	2b00      	cmp	r3, #0
 8005038:	d007      	beq.n	800504a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800503a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005040:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2210      	movs	r2, #16
 8005048:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00b      	beq.n	800506c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f003 0308 	and.w	r3, r3, #8
 800505a:	2b00      	cmp	r3, #0
 800505c:	d006      	beq.n	800506c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2208      	movs	r2, #8
 8005064:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f92a 	bl	80052c0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800506c:	6a3b      	ldr	r3, [r7, #32]
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d009      	beq.n	800508a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	f003 0303 	and.w	r3, r3, #3
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7fc f9e9 	bl	800145c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00c      	beq.n	80050ae <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f003 0310 	and.w	r3, r3, #16
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80050a4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2210      	movs	r2, #16
 80050ac:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80050ae:	6a3b      	ldr	r3, [r7, #32]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00b      	beq.n	80050d0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d006      	beq.n	80050d0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2208      	movs	r2, #8
 80050c8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f90a 	bl	80052e4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80050d0:	6a3b      	ldr	r3, [r7, #32]
 80050d2:	f003 0310 	and.w	r3, r3, #16
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d009      	beq.n	80050ee <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f8f2 	bl	80052d2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00b      	beq.n	8005110 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d006      	beq.n	8005110 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2210      	movs	r2, #16
 8005108:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f8f3 	bl	80052f6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00b      	beq.n	8005132 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	f003 0308 	and.w	r3, r3, #8
 8005120:	2b00      	cmp	r3, #0
 8005122:	d006      	beq.n	8005132 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2208      	movs	r2, #8
 800512a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 f8eb 	bl	8005308 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d07b      	beq.n	8005234 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	f003 0304 	and.w	r3, r3, #4
 8005142:	2b00      	cmp	r3, #0
 8005144:	d072      	beq.n	800522c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005146:	6a3b      	ldr	r3, [r7, #32]
 8005148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800514c:	2b00      	cmp	r3, #0
 800514e:	d008      	beq.n	8005162 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005156:	2b00      	cmp	r3, #0
 8005158:	d003      	beq.n	8005162 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	f043 0301 	orr.w	r3, r3, #1
 8005160:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005168:	2b00      	cmp	r3, #0
 800516a:	d008      	beq.n	800517e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005178:	f043 0302 	orr.w	r3, r3, #2
 800517c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800517e:	6a3b      	ldr	r3, [r7, #32]
 8005180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005184:	2b00      	cmp	r3, #0
 8005186:	d008      	beq.n	800519a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005194:	f043 0304 	orr.w	r3, r3, #4
 8005198:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800519a:	6a3b      	ldr	r3, [r7, #32]
 800519c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d043      	beq.n	800522c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d03e      	beq.n	800522c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051b4:	2b60      	cmp	r3, #96	@ 0x60
 80051b6:	d02b      	beq.n	8005210 <HAL_CAN_IRQHandler+0x32a>
 80051b8:	2b60      	cmp	r3, #96	@ 0x60
 80051ba:	d82e      	bhi.n	800521a <HAL_CAN_IRQHandler+0x334>
 80051bc:	2b50      	cmp	r3, #80	@ 0x50
 80051be:	d022      	beq.n	8005206 <HAL_CAN_IRQHandler+0x320>
 80051c0:	2b50      	cmp	r3, #80	@ 0x50
 80051c2:	d82a      	bhi.n	800521a <HAL_CAN_IRQHandler+0x334>
 80051c4:	2b40      	cmp	r3, #64	@ 0x40
 80051c6:	d019      	beq.n	80051fc <HAL_CAN_IRQHandler+0x316>
 80051c8:	2b40      	cmp	r3, #64	@ 0x40
 80051ca:	d826      	bhi.n	800521a <HAL_CAN_IRQHandler+0x334>
 80051cc:	2b30      	cmp	r3, #48	@ 0x30
 80051ce:	d010      	beq.n	80051f2 <HAL_CAN_IRQHandler+0x30c>
 80051d0:	2b30      	cmp	r3, #48	@ 0x30
 80051d2:	d822      	bhi.n	800521a <HAL_CAN_IRQHandler+0x334>
 80051d4:	2b10      	cmp	r3, #16
 80051d6:	d002      	beq.n	80051de <HAL_CAN_IRQHandler+0x2f8>
 80051d8:	2b20      	cmp	r3, #32
 80051da:	d005      	beq.n	80051e8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80051dc:	e01d      	b.n	800521a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	f043 0308 	orr.w	r3, r3, #8
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051e6:	e019      	b.n	800521c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80051e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ea:	f043 0310 	orr.w	r3, r3, #16
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051f0:	e014      	b.n	800521c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	f043 0320 	orr.w	r3, r3, #32
 80051f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051fa:	e00f      	b.n	800521c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80051fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005204:	e00a      	b.n	800521c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800520c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800520e:	e005      	b.n	800521c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005216:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005218:	e000      	b.n	800521c <HAL_CAN_IRQHandler+0x336>
            break;
 800521a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	699a      	ldr	r2, [r3, #24]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800522a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2204      	movs	r2, #4
 8005232:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005236:	2b00      	cmp	r3, #0
 8005238:	d008      	beq.n	800524c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 f867 	bl	800531a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800524c:	bf00      	nop
 800524e:	3728      	adds	r7, #40	@ 0x28
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	bc80      	pop	{r7}
 8005264:	4770      	bx	lr

08005266 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005266:	b480      	push	{r7}
 8005268:	b083      	sub	sp, #12
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	bc80      	pop	{r7}
 8005276:	4770      	bx	lr

08005278 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	bc80      	pop	{r7}
 8005288:	4770      	bx	lr

0800528a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800528a:	b480      	push	{r7}
 800528c:	b083      	sub	sp, #12
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005292:	bf00      	nop
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	bc80      	pop	{r7}
 800529a:	4770      	bx	lr

0800529c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bc80      	pop	{r7}
 80052ac:	4770      	bx	lr

080052ae <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b083      	sub	sp, #12
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80052b6:	bf00      	nop
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr

080052c0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bc80      	pop	{r7}
 80052d0:	4770      	bx	lr

080052d2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b083      	sub	sp, #12
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80052da:	bf00      	nop
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	bc80      	pop	{r7}
 80052e2:	4770      	bx	lr

080052e4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bc80      	pop	{r7}
 80052f4:	4770      	bx	lr

080052f6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80052fe:	bf00      	nop
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr

08005308 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	bc80      	pop	{r7}
 8005318:	4770      	bx	lr

0800531a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	bc80      	pop	{r7}
 800532a:	4770      	bx	lr

0800532c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800533c:	4b0c      	ldr	r3, [pc, #48]	@ (8005370 <__NVIC_SetPriorityGrouping+0x44>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005342:	68ba      	ldr	r2, [r7, #8]
 8005344:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005348:	4013      	ands	r3, r2
 800534a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005354:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800535c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800535e:	4a04      	ldr	r2, [pc, #16]	@ (8005370 <__NVIC_SetPriorityGrouping+0x44>)
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	60d3      	str	r3, [r2, #12]
}
 8005364:	bf00      	nop
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	bc80      	pop	{r7}
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	e000ed00 	.word	0xe000ed00

08005374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005378:	4b04      	ldr	r3, [pc, #16]	@ (800538c <__NVIC_GetPriorityGrouping+0x18>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	0a1b      	lsrs	r3, r3, #8
 800537e:	f003 0307 	and.w	r3, r3, #7
}
 8005382:	4618      	mov	r0, r3
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	e000ed00 	.word	0xe000ed00

08005390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	4603      	mov	r3, r0
 8005398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800539a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	db0b      	blt.n	80053ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	f003 021f 	and.w	r2, r3, #31
 80053a8:	4906      	ldr	r1, [pc, #24]	@ (80053c4 <__NVIC_EnableIRQ+0x34>)
 80053aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ae:	095b      	lsrs	r3, r3, #5
 80053b0:	2001      	movs	r0, #1
 80053b2:	fa00 f202 	lsl.w	r2, r0, r2
 80053b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr
 80053c4:	e000e100 	.word	0xe000e100

080053c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	4603      	mov	r3, r0
 80053d0:	6039      	str	r1, [r7, #0]
 80053d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	db0a      	blt.n	80053f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	b2da      	uxtb	r2, r3
 80053e0:	490c      	ldr	r1, [pc, #48]	@ (8005414 <__NVIC_SetPriority+0x4c>)
 80053e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053e6:	0112      	lsls	r2, r2, #4
 80053e8:	b2d2      	uxtb	r2, r2
 80053ea:	440b      	add	r3, r1
 80053ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80053f0:	e00a      	b.n	8005408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	4908      	ldr	r1, [pc, #32]	@ (8005418 <__NVIC_SetPriority+0x50>)
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	f003 030f 	and.w	r3, r3, #15
 80053fe:	3b04      	subs	r3, #4
 8005400:	0112      	lsls	r2, r2, #4
 8005402:	b2d2      	uxtb	r2, r2
 8005404:	440b      	add	r3, r1
 8005406:	761a      	strb	r2, [r3, #24]
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	bc80      	pop	{r7}
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	e000e100 	.word	0xe000e100
 8005418:	e000ed00 	.word	0xe000ed00

0800541c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800541c:	b480      	push	{r7}
 800541e:	b089      	sub	sp, #36	@ 0x24
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f003 0307 	and.w	r3, r3, #7
 800542e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	f1c3 0307 	rsb	r3, r3, #7
 8005436:	2b04      	cmp	r3, #4
 8005438:	bf28      	it	cs
 800543a:	2304      	movcs	r3, #4
 800543c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	3304      	adds	r3, #4
 8005442:	2b06      	cmp	r3, #6
 8005444:	d902      	bls.n	800544c <NVIC_EncodePriority+0x30>
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	3b03      	subs	r3, #3
 800544a:	e000      	b.n	800544e <NVIC_EncodePriority+0x32>
 800544c:	2300      	movs	r3, #0
 800544e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005450:	f04f 32ff 	mov.w	r2, #4294967295
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	fa02 f303 	lsl.w	r3, r2, r3
 800545a:	43da      	mvns	r2, r3
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	401a      	ands	r2, r3
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005464:	f04f 31ff 	mov.w	r1, #4294967295
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	fa01 f303 	lsl.w	r3, r1, r3
 800546e:	43d9      	mvns	r1, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005474:	4313      	orrs	r3, r2
         );
}
 8005476:	4618      	mov	r0, r3
 8005478:	3724      	adds	r7, #36	@ 0x24
 800547a:	46bd      	mov	sp, r7
 800547c:	bc80      	pop	{r7}
 800547e:	4770      	bx	lr

08005480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7ff ff4f 	bl	800532c <__NVIC_SetPriorityGrouping>
}
 800548e:	bf00      	nop
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005496:	b580      	push	{r7, lr}
 8005498:	b086      	sub	sp, #24
 800549a:	af00      	add	r7, sp, #0
 800549c:	4603      	mov	r3, r0
 800549e:	60b9      	str	r1, [r7, #8]
 80054a0:	607a      	str	r2, [r7, #4]
 80054a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80054a8:	f7ff ff64 	bl	8005374 <__NVIC_GetPriorityGrouping>
 80054ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	68b9      	ldr	r1, [r7, #8]
 80054b2:	6978      	ldr	r0, [r7, #20]
 80054b4:	f7ff ffb2 	bl	800541c <NVIC_EncodePriority>
 80054b8:	4602      	mov	r2, r0
 80054ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054be:	4611      	mov	r1, r2
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff ff81 	bl	80053c8 <__NVIC_SetPriority>
}
 80054c6:	bf00      	nop
 80054c8:	3718      	adds	r7, #24
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b082      	sub	sp, #8
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	4603      	mov	r3, r0
 80054d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80054d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054dc:	4618      	mov	r0, r3
 80054de:	f7ff ff57 	bl	8005390 <__NVIC_EnableIRQ>
}
 80054e2:	bf00      	nop
 80054e4:	3708      	adds	r7, #8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
	...

080054ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b08b      	sub	sp, #44	@ 0x2c
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80054f6:	2300      	movs	r3, #0
 80054f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80054fa:	2300      	movs	r3, #0
 80054fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054fe:	e179      	b.n	80057f4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005500:	2201      	movs	r2, #1
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	69fa      	ldr	r2, [r7, #28]
 8005510:	4013      	ands	r3, r2
 8005512:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005514:	69ba      	ldr	r2, [r7, #24]
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	429a      	cmp	r2, r3
 800551a:	f040 8168 	bne.w	80057ee <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	4a96      	ldr	r2, [pc, #600]	@ (800577c <HAL_GPIO_Init+0x290>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d05e      	beq.n	80055e6 <HAL_GPIO_Init+0xfa>
 8005528:	4a94      	ldr	r2, [pc, #592]	@ (800577c <HAL_GPIO_Init+0x290>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d875      	bhi.n	800561a <HAL_GPIO_Init+0x12e>
 800552e:	4a94      	ldr	r2, [pc, #592]	@ (8005780 <HAL_GPIO_Init+0x294>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d058      	beq.n	80055e6 <HAL_GPIO_Init+0xfa>
 8005534:	4a92      	ldr	r2, [pc, #584]	@ (8005780 <HAL_GPIO_Init+0x294>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d86f      	bhi.n	800561a <HAL_GPIO_Init+0x12e>
 800553a:	4a92      	ldr	r2, [pc, #584]	@ (8005784 <HAL_GPIO_Init+0x298>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d052      	beq.n	80055e6 <HAL_GPIO_Init+0xfa>
 8005540:	4a90      	ldr	r2, [pc, #576]	@ (8005784 <HAL_GPIO_Init+0x298>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d869      	bhi.n	800561a <HAL_GPIO_Init+0x12e>
 8005546:	4a90      	ldr	r2, [pc, #576]	@ (8005788 <HAL_GPIO_Init+0x29c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d04c      	beq.n	80055e6 <HAL_GPIO_Init+0xfa>
 800554c:	4a8e      	ldr	r2, [pc, #568]	@ (8005788 <HAL_GPIO_Init+0x29c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d863      	bhi.n	800561a <HAL_GPIO_Init+0x12e>
 8005552:	4a8e      	ldr	r2, [pc, #568]	@ (800578c <HAL_GPIO_Init+0x2a0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d046      	beq.n	80055e6 <HAL_GPIO_Init+0xfa>
 8005558:	4a8c      	ldr	r2, [pc, #560]	@ (800578c <HAL_GPIO_Init+0x2a0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d85d      	bhi.n	800561a <HAL_GPIO_Init+0x12e>
 800555e:	2b12      	cmp	r3, #18
 8005560:	d82a      	bhi.n	80055b8 <HAL_GPIO_Init+0xcc>
 8005562:	2b12      	cmp	r3, #18
 8005564:	d859      	bhi.n	800561a <HAL_GPIO_Init+0x12e>
 8005566:	a201      	add	r2, pc, #4	@ (adr r2, 800556c <HAL_GPIO_Init+0x80>)
 8005568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556c:	080055e7 	.word	0x080055e7
 8005570:	080055c1 	.word	0x080055c1
 8005574:	080055d3 	.word	0x080055d3
 8005578:	08005615 	.word	0x08005615
 800557c:	0800561b 	.word	0x0800561b
 8005580:	0800561b 	.word	0x0800561b
 8005584:	0800561b 	.word	0x0800561b
 8005588:	0800561b 	.word	0x0800561b
 800558c:	0800561b 	.word	0x0800561b
 8005590:	0800561b 	.word	0x0800561b
 8005594:	0800561b 	.word	0x0800561b
 8005598:	0800561b 	.word	0x0800561b
 800559c:	0800561b 	.word	0x0800561b
 80055a0:	0800561b 	.word	0x0800561b
 80055a4:	0800561b 	.word	0x0800561b
 80055a8:	0800561b 	.word	0x0800561b
 80055ac:	0800561b 	.word	0x0800561b
 80055b0:	080055c9 	.word	0x080055c9
 80055b4:	080055dd 	.word	0x080055dd
 80055b8:	4a75      	ldr	r2, [pc, #468]	@ (8005790 <HAL_GPIO_Init+0x2a4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d013      	beq.n	80055e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80055be:	e02c      	b.n	800561a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	623b      	str	r3, [r7, #32]
          break;
 80055c6:	e029      	b.n	800561c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	3304      	adds	r3, #4
 80055ce:	623b      	str	r3, [r7, #32]
          break;
 80055d0:	e024      	b.n	800561c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	3308      	adds	r3, #8
 80055d8:	623b      	str	r3, [r7, #32]
          break;
 80055da:	e01f      	b.n	800561c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	330c      	adds	r3, #12
 80055e2:	623b      	str	r3, [r7, #32]
          break;
 80055e4:	e01a      	b.n	800561c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d102      	bne.n	80055f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80055ee:	2304      	movs	r3, #4
 80055f0:	623b      	str	r3, [r7, #32]
          break;
 80055f2:	e013      	b.n	800561c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d105      	bne.n	8005608 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80055fc:	2308      	movs	r3, #8
 80055fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	69fa      	ldr	r2, [r7, #28]
 8005604:	611a      	str	r2, [r3, #16]
          break;
 8005606:	e009      	b.n	800561c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005608:	2308      	movs	r3, #8
 800560a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69fa      	ldr	r2, [r7, #28]
 8005610:	615a      	str	r2, [r3, #20]
          break;
 8005612:	e003      	b.n	800561c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005614:	2300      	movs	r3, #0
 8005616:	623b      	str	r3, [r7, #32]
          break;
 8005618:	e000      	b.n	800561c <HAL_GPIO_Init+0x130>
          break;
 800561a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	2bff      	cmp	r3, #255	@ 0xff
 8005620:	d801      	bhi.n	8005626 <HAL_GPIO_Init+0x13a>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	e001      	b.n	800562a <HAL_GPIO_Init+0x13e>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	3304      	adds	r3, #4
 800562a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	2bff      	cmp	r3, #255	@ 0xff
 8005630:	d802      	bhi.n	8005638 <HAL_GPIO_Init+0x14c>
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	e002      	b.n	800563e <HAL_GPIO_Init+0x152>
 8005638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563a:	3b08      	subs	r3, #8
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	210f      	movs	r1, #15
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	fa01 f303 	lsl.w	r3, r1, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	401a      	ands	r2, r3
 8005650:	6a39      	ldr	r1, [r7, #32]
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	fa01 f303 	lsl.w	r3, r1, r3
 8005658:	431a      	orrs	r2, r3
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 80c1 	beq.w	80057ee <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800566c:	4b49      	ldr	r3, [pc, #292]	@ (8005794 <HAL_GPIO_Init+0x2a8>)
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	4a48      	ldr	r2, [pc, #288]	@ (8005794 <HAL_GPIO_Init+0x2a8>)
 8005672:	f043 0301 	orr.w	r3, r3, #1
 8005676:	6193      	str	r3, [r2, #24]
 8005678:	4b46      	ldr	r3, [pc, #280]	@ (8005794 <HAL_GPIO_Init+0x2a8>)
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005684:	4a44      	ldr	r2, [pc, #272]	@ (8005798 <HAL_GPIO_Init+0x2ac>)
 8005686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005688:	089b      	lsrs	r3, r3, #2
 800568a:	3302      	adds	r3, #2
 800568c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005690:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	f003 0303 	and.w	r3, r3, #3
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	220f      	movs	r2, #15
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4013      	ands	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a3c      	ldr	r2, [pc, #240]	@ (800579c <HAL_GPIO_Init+0x2b0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d01f      	beq.n	80056f0 <HAL_GPIO_Init+0x204>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a3b      	ldr	r2, [pc, #236]	@ (80057a0 <HAL_GPIO_Init+0x2b4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d019      	beq.n	80056ec <HAL_GPIO_Init+0x200>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a3a      	ldr	r2, [pc, #232]	@ (80057a4 <HAL_GPIO_Init+0x2b8>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d013      	beq.n	80056e8 <HAL_GPIO_Init+0x1fc>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a39      	ldr	r2, [pc, #228]	@ (80057a8 <HAL_GPIO_Init+0x2bc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d00d      	beq.n	80056e4 <HAL_GPIO_Init+0x1f8>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a38      	ldr	r2, [pc, #224]	@ (80057ac <HAL_GPIO_Init+0x2c0>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d007      	beq.n	80056e0 <HAL_GPIO_Init+0x1f4>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a37      	ldr	r2, [pc, #220]	@ (80057b0 <HAL_GPIO_Init+0x2c4>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d101      	bne.n	80056dc <HAL_GPIO_Init+0x1f0>
 80056d8:	2305      	movs	r3, #5
 80056da:	e00a      	b.n	80056f2 <HAL_GPIO_Init+0x206>
 80056dc:	2306      	movs	r3, #6
 80056de:	e008      	b.n	80056f2 <HAL_GPIO_Init+0x206>
 80056e0:	2304      	movs	r3, #4
 80056e2:	e006      	b.n	80056f2 <HAL_GPIO_Init+0x206>
 80056e4:	2303      	movs	r3, #3
 80056e6:	e004      	b.n	80056f2 <HAL_GPIO_Init+0x206>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e002      	b.n	80056f2 <HAL_GPIO_Init+0x206>
 80056ec:	2301      	movs	r3, #1
 80056ee:	e000      	b.n	80056f2 <HAL_GPIO_Init+0x206>
 80056f0:	2300      	movs	r3, #0
 80056f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056f4:	f002 0203 	and.w	r2, r2, #3
 80056f8:	0092      	lsls	r2, r2, #2
 80056fa:	4093      	lsls	r3, r2
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005702:	4925      	ldr	r1, [pc, #148]	@ (8005798 <HAL_GPIO_Init+0x2ac>)
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	089b      	lsrs	r3, r3, #2
 8005708:	3302      	adds	r3, #2
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800571c:	4b25      	ldr	r3, [pc, #148]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 800571e:	689a      	ldr	r2, [r3, #8]
 8005720:	4924      	ldr	r1, [pc, #144]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	4313      	orrs	r3, r2
 8005726:	608b      	str	r3, [r1, #8]
 8005728:	e006      	b.n	8005738 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800572a:	4b22      	ldr	r3, [pc, #136]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 800572c:	689a      	ldr	r2, [r3, #8]
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	43db      	mvns	r3, r3
 8005732:	4920      	ldr	r1, [pc, #128]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 8005734:	4013      	ands	r3, r2
 8005736:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d006      	beq.n	8005752 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005744:	4b1b      	ldr	r3, [pc, #108]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 8005746:	68da      	ldr	r2, [r3, #12]
 8005748:	491a      	ldr	r1, [pc, #104]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	4313      	orrs	r3, r2
 800574e:	60cb      	str	r3, [r1, #12]
 8005750:	e006      	b.n	8005760 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005752:	4b18      	ldr	r3, [pc, #96]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	43db      	mvns	r3, r3
 800575a:	4916      	ldr	r1, [pc, #88]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 800575c:	4013      	ands	r3, r2
 800575e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d025      	beq.n	80057b8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800576c:	4b11      	ldr	r3, [pc, #68]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	4910      	ldr	r1, [pc, #64]	@ (80057b4 <HAL_GPIO_Init+0x2c8>)
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	4313      	orrs	r3, r2
 8005776:	604b      	str	r3, [r1, #4]
 8005778:	e025      	b.n	80057c6 <HAL_GPIO_Init+0x2da>
 800577a:	bf00      	nop
 800577c:	10320000 	.word	0x10320000
 8005780:	10310000 	.word	0x10310000
 8005784:	10220000 	.word	0x10220000
 8005788:	10210000 	.word	0x10210000
 800578c:	10120000 	.word	0x10120000
 8005790:	10110000 	.word	0x10110000
 8005794:	40021000 	.word	0x40021000
 8005798:	40010000 	.word	0x40010000
 800579c:	40010800 	.word	0x40010800
 80057a0:	40010c00 	.word	0x40010c00
 80057a4:	40011000 	.word	0x40011000
 80057a8:	40011400 	.word	0x40011400
 80057ac:	40011800 	.word	0x40011800
 80057b0:	40011c00 	.word	0x40011c00
 80057b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80057b8:	4b15      	ldr	r3, [pc, #84]	@ (8005810 <HAL_GPIO_Init+0x324>)
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	43db      	mvns	r3, r3
 80057c0:	4913      	ldr	r1, [pc, #76]	@ (8005810 <HAL_GPIO_Init+0x324>)
 80057c2:	4013      	ands	r3, r2
 80057c4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d006      	beq.n	80057e0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80057d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005810 <HAL_GPIO_Init+0x324>)
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	490e      	ldr	r1, [pc, #56]	@ (8005810 <HAL_GPIO_Init+0x324>)
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	4313      	orrs	r3, r2
 80057dc:	600b      	str	r3, [r1, #0]
 80057de:	e006      	b.n	80057ee <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80057e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005810 <HAL_GPIO_Init+0x324>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	43db      	mvns	r3, r3
 80057e8:	4909      	ldr	r1, [pc, #36]	@ (8005810 <HAL_GPIO_Init+0x324>)
 80057ea:	4013      	ands	r3, r2
 80057ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80057ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f0:	3301      	adds	r3, #1
 80057f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fa:	fa22 f303 	lsr.w	r3, r2, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f47f ae7e 	bne.w	8005500 <HAL_GPIO_Init+0x14>
  }
}
 8005804:	bf00      	nop
 8005806:	bf00      	nop
 8005808:	372c      	adds	r7, #44	@ 0x2c
 800580a:	46bd      	mov	sp, r7
 800580c:	bc80      	pop	{r7}
 800580e:	4770      	bx	lr
 8005810:	40010400 	.word	0x40010400

08005814 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689a      	ldr	r2, [r3, #8]
 8005824:	887b      	ldrh	r3, [r7, #2]
 8005826:	4013      	ands	r3, r2
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800582c:	2301      	movs	r3, #1
 800582e:	73fb      	strb	r3, [r7, #15]
 8005830:	e001      	b.n	8005836 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005832:	2300      	movs	r3, #0
 8005834:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005836:	7bfb      	ldrb	r3, [r7, #15]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3714      	adds	r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	bc80      	pop	{r7}
 8005840:	4770      	bx	lr

08005842 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
 800584a:	460b      	mov	r3, r1
 800584c:	807b      	strh	r3, [r7, #2]
 800584e:	4613      	mov	r3, r2
 8005850:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005852:	787b      	ldrb	r3, [r7, #1]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005858:	887a      	ldrh	r2, [r7, #2]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800585e:	e003      	b.n	8005868 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005860:	887b      	ldrh	r3, [r7, #2]
 8005862:	041a      	lsls	r2, r3, #16
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	611a      	str	r2, [r3, #16]
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	bc80      	pop	{r7}
 8005870:	4770      	bx	lr

08005872 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005872:	b480      	push	{r7}
 8005874:	b085      	sub	sp, #20
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
 800587a:	460b      	mov	r3, r1
 800587c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005884:	887a      	ldrh	r2, [r7, #2]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4013      	ands	r3, r2
 800588a:	041a      	lsls	r2, r3, #16
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	43d9      	mvns	r1, r3
 8005890:	887b      	ldrh	r3, [r7, #2]
 8005892:	400b      	ands	r3, r1
 8005894:	431a      	orrs	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	611a      	str	r2, [r3, #16]
}
 800589a:	bf00      	nop
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	bc80      	pop	{r7}
 80058a2:	4770      	bx	lr

080058a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e12b      	b.n	8005b0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d106      	bne.n	80058d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f7fd fa1c 	bl	8002d08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2224      	movs	r2, #36	@ 0x24
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0201 	bic.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005906:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005908:	f002 f864 	bl	80079d4 <HAL_RCC_GetPCLK1Freq>
 800590c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	4a81      	ldr	r2, [pc, #516]	@ (8005b18 <HAL_I2C_Init+0x274>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d807      	bhi.n	8005928 <HAL_I2C_Init+0x84>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4a80      	ldr	r2, [pc, #512]	@ (8005b1c <HAL_I2C_Init+0x278>)
 800591c:	4293      	cmp	r3, r2
 800591e:	bf94      	ite	ls
 8005920:	2301      	movls	r3, #1
 8005922:	2300      	movhi	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	e006      	b.n	8005936 <HAL_I2C_Init+0x92>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b20 <HAL_I2C_Init+0x27c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	bf94      	ite	ls
 8005930:	2301      	movls	r3, #1
 8005932:	2300      	movhi	r3, #0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e0e7      	b.n	8005b0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	4a78      	ldr	r2, [pc, #480]	@ (8005b24 <HAL_I2C_Init+0x280>)
 8005942:	fba2 2303 	umull	r2, r3, r2, r3
 8005946:	0c9b      	lsrs	r3, r3, #18
 8005948:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	430a      	orrs	r2, r1
 800595c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	4a6a      	ldr	r2, [pc, #424]	@ (8005b18 <HAL_I2C_Init+0x274>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d802      	bhi.n	8005978 <HAL_I2C_Init+0xd4>
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	3301      	adds	r3, #1
 8005976:	e009      	b.n	800598c <HAL_I2C_Init+0xe8>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	4a69      	ldr	r2, [pc, #420]	@ (8005b28 <HAL_I2C_Init+0x284>)
 8005984:	fba2 2303 	umull	r2, r3, r2, r3
 8005988:	099b      	lsrs	r3, r3, #6
 800598a:	3301      	adds	r3, #1
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	430b      	orrs	r3, r1
 8005992:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800599e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	495c      	ldr	r1, [pc, #368]	@ (8005b18 <HAL_I2C_Init+0x274>)
 80059a8:	428b      	cmp	r3, r1
 80059aa:	d819      	bhi.n	80059e0 <HAL_I2C_Init+0x13c>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	1e59      	subs	r1, r3, #1
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80059ba:	1c59      	adds	r1, r3, #1
 80059bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80059c0:	400b      	ands	r3, r1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <HAL_I2C_Init+0x138>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1e59      	subs	r1, r3, #1
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80059d4:	3301      	adds	r3, #1
 80059d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059da:	e051      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 80059dc:	2304      	movs	r3, #4
 80059de:	e04f      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d111      	bne.n	8005a0c <HAL_I2C_Init+0x168>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	1e58      	subs	r0, r3, #1
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6859      	ldr	r1, [r3, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	005b      	lsls	r3, r3, #1
 80059f4:	440b      	add	r3, r1
 80059f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80059fa:	3301      	adds	r3, #1
 80059fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	bf0c      	ite	eq
 8005a04:	2301      	moveq	r3, #1
 8005a06:	2300      	movne	r3, #0
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	e012      	b.n	8005a32 <HAL_I2C_Init+0x18e>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	1e58      	subs	r0, r3, #1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6859      	ldr	r1, [r3, #4]
 8005a14:	460b      	mov	r3, r1
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	440b      	add	r3, r1
 8005a1a:	0099      	lsls	r1, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a22:	3301      	adds	r3, #1
 8005a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bf0c      	ite	eq
 8005a2c:	2301      	moveq	r3, #1
 8005a2e:	2300      	movne	r3, #0
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <HAL_I2C_Init+0x196>
 8005a36:	2301      	movs	r3, #1
 8005a38:	e022      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10e      	bne.n	8005a60 <HAL_I2C_Init+0x1bc>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	1e58      	subs	r0, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6859      	ldr	r1, [r3, #4]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	440b      	add	r3, r1
 8005a50:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a54:	3301      	adds	r3, #1
 8005a56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a5e:	e00f      	b.n	8005a80 <HAL_I2C_Init+0x1dc>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	1e58      	subs	r0, r3, #1
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6859      	ldr	r1, [r3, #4]
 8005a68:	460b      	mov	r3, r1
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	0099      	lsls	r1, r3, #2
 8005a70:	440b      	add	r3, r1
 8005a72:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a76:	3301      	adds	r3, #1
 8005a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a7c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	6809      	ldr	r1, [r1, #0]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005aae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	6911      	ldr	r1, [r2, #16]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	68d2      	ldr	r2, [r2, #12]
 8005aba:	4311      	orrs	r1, r2
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	430b      	orrs	r3, r1
 8005ac2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	695a      	ldr	r2, [r3, #20]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	430a      	orrs	r2, r1
 8005ade:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f042 0201 	orr.w	r2, r2, #1
 8005aee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	000186a0 	.word	0x000186a0
 8005b1c:	001e847f 	.word	0x001e847f
 8005b20:	003d08ff 	.word	0x003d08ff
 8005b24:	431bde83 	.word	0x431bde83
 8005b28:	10624dd3 	.word	0x10624dd3

08005b2c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08c      	sub	sp, #48	@ 0x30
 8005b30:	af02      	add	r7, sp, #8
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	461a      	mov	r2, r3
 8005b38:	460b      	mov	r3, r1
 8005b3a:	817b      	strh	r3, [r7, #10]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005b40:	2300      	movs	r3, #0
 8005b42:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b44:	f7fe fd84 	bl	8004650 <HAL_GetTick>
 8005b48:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b20      	cmp	r3, #32
 8005b54:	f040 824b 	bne.w	8005fee <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	2319      	movs	r3, #25
 8005b5e:	2201      	movs	r2, #1
 8005b60:	497f      	ldr	r1, [pc, #508]	@ (8005d60 <HAL_I2C_Master_Receive+0x234>)
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f001 f92a 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8005b6e:	2302      	movs	r3, #2
 8005b70:	e23e      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d101      	bne.n	8005b80 <HAL_I2C_Master_Receive+0x54>
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	e237      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d007      	beq.n	8005ba6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0201 	orr.w	r2, r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2222      	movs	r2, #34	@ 0x22
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2210      	movs	r2, #16
 8005bc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	893a      	ldrh	r2, [r7, #8]
 8005bd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	4a5f      	ldr	r2, [pc, #380]	@ (8005d64 <HAL_I2C_Master_Receive+0x238>)
 8005be6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005be8:	8979      	ldrh	r1, [r7, #10]
 8005bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f000 fe98 	bl	8006924 <I2C_MasterRequestRead>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e1f8      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d113      	bne.n	8005c2e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c06:	2300      	movs	r3, #0
 8005c08:	61fb      	str	r3, [r7, #28]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	61fb      	str	r3, [r7, #28]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	61fb      	str	r3, [r7, #28]
 8005c1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c2a:	601a      	str	r2, [r3, #0]
 8005c2c:	e1cc      	b.n	8005fc8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d11e      	bne.n	8005c74 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005c46:	b672      	cpsid	i
}
 8005c48:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	61bb      	str	r3, [r7, #24]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	61bb      	str	r3, [r7, #24]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005c70:	b662      	cpsie	i
}
 8005c72:	e035      	b.n	8005ce0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d11e      	bne.n	8005cba <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005c8c:	b672      	cpsid	i
}
 8005c8e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c90:	2300      	movs	r3, #0
 8005c92:	617b      	str	r3, [r7, #20]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	617b      	str	r3, [r7, #20]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cb4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005cb6:	b662      	cpsie	i
}
 8005cb8:	e012      	b.n	8005ce0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005cc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cca:	2300      	movs	r3, #0
 8005ccc:	613b      	str	r3, [r7, #16]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	613b      	str	r3, [r7, #16]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	613b      	str	r3, [r7, #16]
 8005cde:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005ce0:	e172      	b.n	8005fc8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce6:	2b03      	cmp	r3, #3
 8005ce8:	f200 811f 	bhi.w	8005f2a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d123      	bne.n	8005d3c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f001 fa09 	bl	8007110 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e173      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	691a      	ldr	r2, [r3, #16]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d12:	b2d2      	uxtb	r2, r2
 8005d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d3a:	e145      	b.n	8005fc8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d152      	bne.n	8005dea <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	4906      	ldr	r1, [pc, #24]	@ (8005d68 <HAL_I2C_Master_Receive+0x23c>)
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f001 f834 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d008      	beq.n	8005d6c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e148      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
 8005d5e:	bf00      	nop
 8005d60:	00100002 	.word	0x00100002
 8005d64:	ffff0000 	.word	0xffff0000
 8005d68:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005d6c:	b672      	cpsid	i
}
 8005d6e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	691a      	ldr	r2, [r3, #16]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005db2:	b662      	cpsie	i
}
 8005db4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	691a      	ldr	r2, [r3, #16]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc0:	b2d2      	uxtb	r2, r2
 8005dc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc8:	1c5a      	adds	r2, r3, #1
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005de8:	e0ee      	b.n	8005fc8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df0:	2200      	movs	r2, #0
 8005df2:	4981      	ldr	r1, [pc, #516]	@ (8005ff8 <HAL_I2C_Master_Receive+0x4cc>)
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 ffe1 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e0f5      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005e14:	b672      	cpsid	i
}
 8005e16:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	691a      	ldr	r2, [r3, #16]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e22:	b2d2      	uxtb	r2, r2
 8005e24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	1c5a      	adds	r2, r3, #1
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e34:	3b01      	subs	r3, #1
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	3b01      	subs	r3, #1
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005e4a:	4b6c      	ldr	r3, [pc, #432]	@ (8005ffc <HAL_I2C_Master_Receive+0x4d0>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	08db      	lsrs	r3, r3, #3
 8005e50:	4a6b      	ldr	r2, [pc, #428]	@ (8006000 <HAL_I2C_Master_Receive+0x4d4>)
 8005e52:	fba2 2303 	umull	r2, r3, r2, r3
 8005e56:	0a1a      	lsrs	r2, r3, #8
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	00da      	lsls	r2, r3, #3
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	3b01      	subs	r3, #1
 8005e68:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005e6a:	6a3b      	ldr	r3, [r7, #32]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d118      	bne.n	8005ea2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8a:	f043 0220 	orr.w	r2, r3, #32
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005e92:	b662      	cpsie	i
}
 8005e94:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e0a6      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	f003 0304 	and.w	r3, r3, #4
 8005eac:	2b04      	cmp	r3, #4
 8005eae:	d1d9      	bne.n	8005e64 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ebe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691a      	ldr	r2, [r3, #16]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005edc:	3b01      	subs	r3, #1
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b01      	subs	r3, #1
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005ef2:	b662      	cpsie	i
}
 8005ef4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f12:	3b01      	subs	r3, #1
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	3b01      	subs	r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f28:	e04e      	b.n	8005fc8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f001 f8ee 	bl	8007110 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e058      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	691a      	ldr	r2, [r3, #16]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	b29a      	uxth	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	f003 0304 	and.w	r3, r3, #4
 8005f7a:	2b04      	cmp	r3, #4
 8005f7c:	d124      	bne.n	8005fc8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f82:	2b03      	cmp	r3, #3
 8005f84:	d107      	bne.n	8005f96 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f94:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	691a      	ldr	r2, [r3, #16]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa0:	b2d2      	uxtb	r2, r2
 8005fa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa8:	1c5a      	adds	r2, r3, #1
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f47f ae88 	bne.w	8005ce2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	e000      	b.n	8005ff0 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8005fee:	2302      	movs	r3, #2
  }
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3728      	adds	r7, #40	@ 0x28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	00010004 	.word	0x00010004
 8005ffc:	200000e0 	.word	0x200000e0
 8006000:	14f8b589 	.word	0x14f8b589

08006004 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b088      	sub	sp, #32
 8006008:	af02      	add	r7, sp, #8
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	461a      	mov	r2, r3
 8006012:	4603      	mov	r3, r0
 8006014:	817b      	strh	r3, [r7, #10]
 8006016:	460b      	mov	r3, r1
 8006018:	813b      	strh	r3, [r7, #8]
 800601a:	4613      	mov	r3, r2
 800601c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800601e:	f7fe fb17 	bl	8004650 <HAL_GetTick>
 8006022:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b20      	cmp	r3, #32
 800602e:	f040 80d9 	bne.w	80061e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	2319      	movs	r3, #25
 8006038:	2201      	movs	r2, #1
 800603a:	496d      	ldr	r1, [pc, #436]	@ (80061f0 <HAL_I2C_Mem_Write+0x1ec>)
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 febd 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006048:	2302      	movs	r3, #2
 800604a:	e0cc      	b.n	80061e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006052:	2b01      	cmp	r3, #1
 8006054:	d101      	bne.n	800605a <HAL_I2C_Mem_Write+0x56>
 8006056:	2302      	movs	r3, #2
 8006058:	e0c5      	b.n	80061e6 <HAL_I2C_Mem_Write+0x1e2>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b01      	cmp	r3, #1
 800606e:	d007      	beq.n	8006080 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800608e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2221      	movs	r2, #33	@ 0x21
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2240      	movs	r2, #64	@ 0x40
 800609c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a3a      	ldr	r2, [r7, #32]
 80060aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80060b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4a4d      	ldr	r2, [pc, #308]	@ (80061f4 <HAL_I2C_Mem_Write+0x1f0>)
 80060c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060c2:	88f8      	ldrh	r0, [r7, #6]
 80060c4:	893a      	ldrh	r2, [r7, #8]
 80060c6:	8979      	ldrh	r1, [r7, #10]
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ce:	9300      	str	r3, [sp, #0]
 80060d0:	4603      	mov	r3, r0
 80060d2:	68f8      	ldr	r0, [r7, #12]
 80060d4:	f000 fcf4 	bl	8006ac0 <I2C_RequestMemoryWrite>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d052      	beq.n	8006184 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e081      	b.n	80061e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060e6:	68f8      	ldr	r0, [r7, #12]
 80060e8:	f000 ff82 	bl	8006ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00d      	beq.n	800610e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	2b04      	cmp	r3, #4
 80060f8:	d107      	bne.n	800610a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006108:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e06b      	b.n	80061e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	781a      	ldrb	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800611e:	1c5a      	adds	r2, r3, #1
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006128:	3b01      	subs	r3, #1
 800612a:	b29a      	uxth	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006134:	b29b      	uxth	r3, r3
 8006136:	3b01      	subs	r3, #1
 8006138:	b29a      	uxth	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b04      	cmp	r3, #4
 800614a:	d11b      	bne.n	8006184 <HAL_I2C_Mem_Write+0x180>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006150:	2b00      	cmp	r3, #0
 8006152:	d017      	beq.n	8006184 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006158:	781a      	ldrb	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800616e:	3b01      	subs	r3, #1
 8006170:	b29a      	uxth	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617a:	b29b      	uxth	r3, r3
 800617c:	3b01      	subs	r3, #1
 800617e:	b29a      	uxth	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1aa      	bne.n	80060e2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f000 ff75 	bl	8007080 <I2C_WaitOnBTFFlagUntilTimeout>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d00d      	beq.n	80061b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a0:	2b04      	cmp	r3, #4
 80061a2:	d107      	bne.n	80061b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e016      	b.n	80061e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061e0:	2300      	movs	r3, #0
 80061e2:	e000      	b.n	80061e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80061e4:	2302      	movs	r3, #2
  }
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3718      	adds	r7, #24
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	00100002 	.word	0x00100002
 80061f4:	ffff0000 	.word	0xffff0000

080061f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b08c      	sub	sp, #48	@ 0x30
 80061fc:	af02      	add	r7, sp, #8
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	4608      	mov	r0, r1
 8006202:	4611      	mov	r1, r2
 8006204:	461a      	mov	r2, r3
 8006206:	4603      	mov	r3, r0
 8006208:	817b      	strh	r3, [r7, #10]
 800620a:	460b      	mov	r3, r1
 800620c:	813b      	strh	r3, [r7, #8]
 800620e:	4613      	mov	r3, r2
 8006210:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006212:	2300      	movs	r3, #0
 8006214:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006216:	f7fe fa1b 	bl	8004650 <HAL_GetTick>
 800621a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b20      	cmp	r3, #32
 8006226:	f040 8244 	bne.w	80066b2 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	2319      	movs	r3, #25
 8006230:	2201      	movs	r2, #1
 8006232:	4982      	ldr	r1, [pc, #520]	@ (800643c <HAL_I2C_Mem_Read+0x244>)
 8006234:	68f8      	ldr	r0, [r7, #12]
 8006236:	f000 fdc1 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d001      	beq.n	8006244 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006240:	2302      	movs	r3, #2
 8006242:	e237      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800624a:	2b01      	cmp	r3, #1
 800624c:	d101      	bne.n	8006252 <HAL_I2C_Mem_Read+0x5a>
 800624e:	2302      	movs	r3, #2
 8006250:	e230      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0301 	and.w	r3, r3, #1
 8006264:	2b01      	cmp	r3, #1
 8006266:	d007      	beq.n	8006278 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f042 0201 	orr.w	r2, r2, #1
 8006276:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006286:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2222      	movs	r2, #34	@ 0x22
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2240      	movs	r2, #64	@ 0x40
 8006294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2200      	movs	r2, #0
 800629c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80062a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	4a62      	ldr	r2, [pc, #392]	@ (8006440 <HAL_I2C_Mem_Read+0x248>)
 80062b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80062ba:	88f8      	ldrh	r0, [r7, #6]
 80062bc:	893a      	ldrh	r2, [r7, #8]
 80062be:	8979      	ldrh	r1, [r7, #10]
 80062c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c2:	9301      	str	r3, [sp, #4]
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	4603      	mov	r3, r0
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 fc8e 	bl	8006bec <I2C_RequestMemoryRead>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e1ec      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d113      	bne.n	800630a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062e2:	2300      	movs	r3, #0
 80062e4:	61fb      	str	r3, [r7, #28]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	695b      	ldr	r3, [r3, #20]
 80062ec:	61fb      	str	r3, [r7, #28]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	61fb      	str	r3, [r7, #28]
 80062f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006306:	601a      	str	r2, [r3, #0]
 8006308:	e1c0      	b.n	800668c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800630e:	2b01      	cmp	r3, #1
 8006310:	d11e      	bne.n	8006350 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006320:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006322:	b672      	cpsid	i
}
 8006324:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006326:	2300      	movs	r3, #0
 8006328:	61bb      	str	r3, [r7, #24]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	61bb      	str	r3, [r7, #24]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	699b      	ldr	r3, [r3, #24]
 8006338:	61bb      	str	r3, [r7, #24]
 800633a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800634a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800634c:	b662      	cpsie	i
}
 800634e:	e035      	b.n	80063bc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006354:	2b02      	cmp	r3, #2
 8006356:	d11e      	bne.n	8006396 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006366:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006368:	b672      	cpsid	i
}
 800636a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800636c:	2300      	movs	r3, #0
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	617b      	str	r3, [r7, #20]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006390:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006392:	b662      	cpsie	i
}
 8006394:	e012      	b.n	80063bc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80063a4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063a6:	2300      	movs	r3, #0
 80063a8:	613b      	str	r3, [r7, #16]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	613b      	str	r3, [r7, #16]
 80063ba:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80063bc:	e166      	b.n	800668c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c2:	2b03      	cmp	r3, #3
 80063c4:	f200 811f 	bhi.w	8006606 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d123      	bne.n	8006418 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063d2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f000 fe9b 	bl	8007110 <I2C_WaitOnRXNEFlagUntilTimeout>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d001      	beq.n	80063e4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e167      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691a      	ldr	r2, [r3, #16]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ee:	b2d2      	uxtb	r2, r2
 80063f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006400:	3b01      	subs	r3, #1
 8006402:	b29a      	uxth	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800640c:	b29b      	uxth	r3, r3
 800640e:	3b01      	subs	r3, #1
 8006410:	b29a      	uxth	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006416:	e139      	b.n	800668c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800641c:	2b02      	cmp	r3, #2
 800641e:	d152      	bne.n	80064c6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006426:	2200      	movs	r2, #0
 8006428:	4906      	ldr	r1, [pc, #24]	@ (8006444 <HAL_I2C_Mem_Read+0x24c>)
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f000 fcc6 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d008      	beq.n	8006448 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e13c      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
 800643a:	bf00      	nop
 800643c:	00100002 	.word	0x00100002
 8006440:	ffff0000 	.word	0xffff0000
 8006444:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006448:	b672      	cpsid	i
}
 800644a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800645a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	691a      	ldr	r2, [r3, #16]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	1c5a      	adds	r2, r3, #1
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006478:	3b01      	subs	r3, #1
 800647a:	b29a      	uxth	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006484:	b29b      	uxth	r3, r3
 8006486:	3b01      	subs	r3, #1
 8006488:	b29a      	uxth	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800648e:	b662      	cpsie	i
}
 8006490:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	b2d2      	uxtb	r2, r2
 800649e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064c4:	e0e2      	b.n	800668c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064cc:	2200      	movs	r2, #0
 80064ce:	497b      	ldr	r1, [pc, #492]	@ (80066bc <HAL_I2C_Mem_Read+0x4c4>)
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f000 fc73 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e0e9      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ee:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80064f0:	b672      	cpsid	i
}
 80064f2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	691a      	ldr	r2, [r3, #16]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fe:	b2d2      	uxtb	r2, r2
 8006500:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006526:	4b66      	ldr	r3, [pc, #408]	@ (80066c0 <HAL_I2C_Mem_Read+0x4c8>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	08db      	lsrs	r3, r3, #3
 800652c:	4a65      	ldr	r2, [pc, #404]	@ (80066c4 <HAL_I2C_Mem_Read+0x4cc>)
 800652e:	fba2 2303 	umull	r2, r3, r2, r3
 8006532:	0a1a      	lsrs	r2, r3, #8
 8006534:	4613      	mov	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4413      	add	r3, r2
 800653a:	00da      	lsls	r2, r3, #3
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006540:	6a3b      	ldr	r3, [r7, #32]
 8006542:	3b01      	subs	r3, #1
 8006544:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d118      	bne.n	800657e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2220      	movs	r2, #32
 8006556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006566:	f043 0220 	orr.w	r2, r3, #32
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800656e:	b662      	cpsie	i
}
 8006570:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e09a      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	f003 0304 	and.w	r3, r3, #4
 8006588:	2b04      	cmp	r3, #4
 800658a:	d1d9      	bne.n	8006540 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800659a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	691a      	ldr	r2, [r3, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a6:	b2d2      	uxtb	r2, r2
 80065a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ae:	1c5a      	adds	r2, r3, #1
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065b8:	3b01      	subs	r3, #1
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80065ce:	b662      	cpsie	i
}
 80065d0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	691a      	ldr	r2, [r3, #16]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065dc:	b2d2      	uxtb	r2, r2
 80065de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e4:	1c5a      	adds	r2, r3, #1
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ee:	3b01      	subs	r3, #1
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	3b01      	subs	r3, #1
 80065fe:	b29a      	uxth	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006604:	e042      	b.n	800668c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006608:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f000 fd80 	bl	8007110 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e04c      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	691a      	ldr	r2, [r3, #16]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006624:	b2d2      	uxtb	r2, r2
 8006626:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006636:	3b01      	subs	r3, #1
 8006638:	b29a      	uxth	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006642:	b29b      	uxth	r3, r3
 8006644:	3b01      	subs	r3, #1
 8006646:	b29a      	uxth	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	f003 0304 	and.w	r3, r3, #4
 8006656:	2b04      	cmp	r3, #4
 8006658:	d118      	bne.n	800668c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	691a      	ldr	r2, [r3, #16]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006664:	b2d2      	uxtb	r2, r2
 8006666:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006676:	3b01      	subs	r3, #1
 8006678:	b29a      	uxth	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006682:	b29b      	uxth	r3, r3
 8006684:	3b01      	subs	r3, #1
 8006686:	b29a      	uxth	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006690:	2b00      	cmp	r3, #0
 8006692:	f47f ae94 	bne.w	80063be <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2220      	movs	r2, #32
 800669a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	e000      	b.n	80066b4 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80066b2:	2302      	movs	r3, #2
  }
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3728      	adds	r7, #40	@ 0x28
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	00010004 	.word	0x00010004
 80066c0:	200000e0 	.word	0x200000e0
 80066c4:	14f8b589 	.word	0x14f8b589

080066c8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b08a      	sub	sp, #40	@ 0x28
 80066cc:	af02      	add	r7, sp, #8
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	607a      	str	r2, [r7, #4]
 80066d2:	603b      	str	r3, [r7, #0]
 80066d4:	460b      	mov	r3, r1
 80066d6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80066d8:	f7fd ffba 	bl	8004650 <HAL_GetTick>
 80066dc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80066de:	2300      	movs	r3, #0
 80066e0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	f040 8111 	bne.w	8006912 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	2319      	movs	r3, #25
 80066f6:	2201      	movs	r2, #1
 80066f8:	4988      	ldr	r1, [pc, #544]	@ (800691c <HAL_I2C_IsDeviceReady+0x254>)
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f000 fb5e 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006706:	2302      	movs	r3, #2
 8006708:	e104      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d101      	bne.n	8006718 <HAL_I2C_IsDeviceReady+0x50>
 8006714:	2302      	movs	r3, #2
 8006716:	e0fd      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b01      	cmp	r3, #1
 800672c:	d007      	beq.n	800673e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0201 	orr.w	r2, r2, #1
 800673c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800674c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2224      	movs	r2, #36	@ 0x24
 8006752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4a70      	ldr	r2, [pc, #448]	@ (8006920 <HAL_I2C_IsDeviceReady+0x258>)
 8006760:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006770:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2200      	movs	r2, #0
 800677a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f000 fb1c 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00d      	beq.n	80067a6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006794:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006798:	d103      	bne.n	80067a2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067a0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e0b6      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067a6:	897b      	ldrh	r3, [r7, #10]
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80067b4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80067b6:	f7fd ff4b 	bl	8004650 <HAL_GetTick>
 80067ba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	bf0c      	ite	eq
 80067ca:	2301      	moveq	r3, #1
 80067cc:	2300      	movne	r3, #0
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	695b      	ldr	r3, [r3, #20]
 80067d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067e0:	bf0c      	ite	eq
 80067e2:	2301      	moveq	r3, #1
 80067e4:	2300      	movne	r3, #0
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80067ea:	e025      	b.n	8006838 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80067ec:	f7fd ff30 	bl	8004650 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d302      	bcc.n	8006802 <HAL_I2C_IsDeviceReady+0x13a>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d103      	bne.n	800680a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	22a0      	movs	r2, #160	@ 0xa0
 8006806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	f003 0302 	and.w	r3, r3, #2
 8006814:	2b02      	cmp	r3, #2
 8006816:	bf0c      	ite	eq
 8006818:	2301      	moveq	r3, #1
 800681a:	2300      	movne	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800682a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800683e:	b2db      	uxtb	r3, r3
 8006840:	2ba0      	cmp	r3, #160	@ 0xa0
 8006842:	d005      	beq.n	8006850 <HAL_I2C_IsDeviceReady+0x188>
 8006844:	7dfb      	ldrb	r3, [r7, #23]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d102      	bne.n	8006850 <HAL_I2C_IsDeviceReady+0x188>
 800684a:	7dbb      	ldrb	r3, [r7, #22]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0cd      	beq.n	80067ec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2220      	movs	r2, #32
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b02      	cmp	r3, #2
 8006864:	d129      	bne.n	80068ba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006874:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006876:	2300      	movs	r3, #0
 8006878:	613b      	str	r3, [r7, #16]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	613b      	str	r3, [r7, #16]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	613b      	str	r3, [r7, #16]
 800688a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	2319      	movs	r3, #25
 8006892:	2201      	movs	r2, #1
 8006894:	4921      	ldr	r1, [pc, #132]	@ (800691c <HAL_I2C_IsDeviceReady+0x254>)
 8006896:	68f8      	ldr	r0, [r7, #12]
 8006898:	f000 fa90 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 800689c:	4603      	mov	r3, r0
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e036      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	e02c      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068c8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80068d2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	2319      	movs	r3, #25
 80068da:	2201      	movs	r2, #1
 80068dc:	490f      	ldr	r1, [pc, #60]	@ (800691c <HAL_I2C_IsDeviceReady+0x254>)
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f000 fa6c 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d001      	beq.n	80068ee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e012      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	3301      	adds	r3, #1
 80068f2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80068f4:	69ba      	ldr	r2, [r7, #24]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	f4ff af32 	bcc.w	8006762 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2220      	movs	r2, #32
 8006902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e000      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006912:	2302      	movs	r3, #2
  }
}
 8006914:	4618      	mov	r0, r3
 8006916:	3720      	adds	r7, #32
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	00100002 	.word	0x00100002
 8006920:	ffff0000 	.word	0xffff0000

08006924 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af02      	add	r7, sp, #8
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	607a      	str	r2, [r7, #4]
 800692e:	603b      	str	r3, [r7, #0]
 8006930:	460b      	mov	r3, r1
 8006932:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006938:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006948:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	2b08      	cmp	r3, #8
 800694e:	d006      	beq.n	800695e <I2C_MasterRequestRead+0x3a>
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d003      	beq.n	800695e <I2C_MasterRequestRead+0x3a>
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800695c:	d108      	bne.n	8006970 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	e00b      	b.n	8006988 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006974:	2b11      	cmp	r3, #17
 8006976:	d107      	bne.n	8006988 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006986:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 fa11 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00d      	beq.n	80069bc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ae:	d103      	bne.n	80069b8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	e079      	b.n	8006ab0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069c4:	d108      	bne.n	80069d8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80069c6:	897b      	ldrh	r3, [r7, #10]
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	f043 0301 	orr.w	r3, r3, #1
 80069ce:	b2da      	uxtb	r2, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	611a      	str	r2, [r3, #16]
 80069d6:	e05f      	b.n	8006a98 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80069d8:	897b      	ldrh	r3, [r7, #10]
 80069da:	11db      	asrs	r3, r3, #7
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	f003 0306 	and.w	r3, r3, #6
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	f063 030f 	orn	r3, r3, #15
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	4930      	ldr	r1, [pc, #192]	@ (8006ab8 <I2C_MasterRequestRead+0x194>)
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f000 fa5a 	bl	8006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d001      	beq.n	8006a06 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e054      	b.n	8006ab0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006a06:	897b      	ldrh	r3, [r7, #10]
 8006a08:	b2da      	uxtb	r2, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	4929      	ldr	r1, [pc, #164]	@ (8006abc <I2C_MasterRequestRead+0x198>)
 8006a16:	68f8      	ldr	r0, [r7, #12]
 8006a18:	f000 fa4a 	bl	8006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d001      	beq.n	8006a26 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e044      	b.n	8006ab0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a26:	2300      	movs	r3, #0
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	695b      	ldr	r3, [r3, #20]
 8006a30:	613b      	str	r3, [r7, #16]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	613b      	str	r3, [r7, #16]
 8006a3a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a4a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 f9af 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d00d      	beq.n	8006a80 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a72:	d103      	bne.n	8006a7c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a7a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e017      	b.n	8006ab0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006a80:	897b      	ldrh	r3, [r7, #10]
 8006a82:	11db      	asrs	r3, r3, #7
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	f003 0306 	and.w	r3, r3, #6
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	f063 030e 	orn	r3, r3, #14
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	4907      	ldr	r1, [pc, #28]	@ (8006abc <I2C_MasterRequestRead+0x198>)
 8006a9e:	68f8      	ldr	r0, [r7, #12]
 8006aa0:	f000 fa06 	bl	8006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d001      	beq.n	8006aae <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e000      	b.n	8006ab0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006aae:	2300      	movs	r3, #0
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3718      	adds	r7, #24
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	00010008 	.word	0x00010008
 8006abc:	00010002 	.word	0x00010002

08006ac0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	af02      	add	r7, sp, #8
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	4608      	mov	r0, r1
 8006aca:	4611      	mov	r1, r2
 8006acc:	461a      	mov	r2, r3
 8006ace:	4603      	mov	r3, r0
 8006ad0:	817b      	strh	r3, [r7, #10]
 8006ad2:	460b      	mov	r3, r1
 8006ad4:	813b      	strh	r3, [r7, #8]
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ae8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aec:	9300      	str	r3, [sp, #0]
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f000 f960 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00d      	beq.n	8006b1e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b10:	d103      	bne.n	8006b1a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b18:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e05f      	b.n	8006bde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b1e:	897b      	ldrh	r3, [r7, #10]
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	461a      	mov	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006b2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b30:	6a3a      	ldr	r2, [r7, #32]
 8006b32:	492d      	ldr	r1, [pc, #180]	@ (8006be8 <I2C_RequestMemoryWrite+0x128>)
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f000 f9bb 	bl	8006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d001      	beq.n	8006b44 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e04c      	b.n	8006bde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	617b      	str	r3, [r7, #20]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	617b      	str	r3, [r7, #20]
 8006b58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b5c:	6a39      	ldr	r1, [r7, #32]
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 fa46 	bl	8006ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00d      	beq.n	8006b86 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6e:	2b04      	cmp	r3, #4
 8006b70:	d107      	bne.n	8006b82 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e02b      	b.n	8006bde <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b86:	88fb      	ldrh	r3, [r7, #6]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d105      	bne.n	8006b98 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b8c:	893b      	ldrh	r3, [r7, #8]
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	611a      	str	r2, [r3, #16]
 8006b96:	e021      	b.n	8006bdc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006b98:	893b      	ldrh	r3, [r7, #8]
 8006b9a:	0a1b      	lsrs	r3, r3, #8
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	b2da      	uxtb	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ba8:	6a39      	ldr	r1, [r7, #32]
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f000 fa20 	bl	8006ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00d      	beq.n	8006bd2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bba:	2b04      	cmp	r3, #4
 8006bbc:	d107      	bne.n	8006bce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e005      	b.n	8006bde <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006bd2:	893b      	ldrh	r3, [r7, #8]
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3718      	adds	r7, #24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	00010002 	.word	0x00010002

08006bec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b088      	sub	sp, #32
 8006bf0:	af02      	add	r7, sp, #8
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	4608      	mov	r0, r1
 8006bf6:	4611      	mov	r1, r2
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	817b      	strh	r3, [r7, #10]
 8006bfe:	460b      	mov	r3, r1
 8006c00:	813b      	strh	r3, [r7, #8]
 8006c02:	4613      	mov	r3, r2
 8006c04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	6a3b      	ldr	r3, [r7, #32]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 f8c2 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00d      	beq.n	8006c5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c4c:	d103      	bne.n	8006c56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006c56:	2303      	movs	r3, #3
 8006c58:	e0aa      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c5a:	897b      	ldrh	r3, [r7, #10]
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	461a      	mov	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006c68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	6a3a      	ldr	r2, [r7, #32]
 8006c6e:	4952      	ldr	r1, [pc, #328]	@ (8006db8 <I2C_RequestMemoryRead+0x1cc>)
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f000 f91d 	bl	8006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e097      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c80:	2300      	movs	r3, #0
 8006c82:	617b      	str	r3, [r7, #20]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	617b      	str	r3, [r7, #20]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c98:	6a39      	ldr	r1, [r7, #32]
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 f9a8 	bl	8006ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00d      	beq.n	8006cc2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006caa:	2b04      	cmp	r3, #4
 8006cac:	d107      	bne.n	8006cbe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cbc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e076      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006cc2:	88fb      	ldrh	r3, [r7, #6]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d105      	bne.n	8006cd4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cc8:	893b      	ldrh	r3, [r7, #8]
 8006cca:	b2da      	uxtb	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	611a      	str	r2, [r3, #16]
 8006cd2:	e021      	b.n	8006d18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006cd4:	893b      	ldrh	r3, [r7, #8]
 8006cd6:	0a1b      	lsrs	r3, r3, #8
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ce4:	6a39      	ldr	r1, [r7, #32]
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f000 f982 	bl	8006ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00d      	beq.n	8006d0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf6:	2b04      	cmp	r3, #4
 8006cf8:	d107      	bne.n	8006d0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e050      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d0e:	893b      	ldrh	r3, [r7, #8]
 8006d10:	b2da      	uxtb	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d1a:	6a39      	ldr	r1, [r7, #32]
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f000 f967 	bl	8006ff0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00d      	beq.n	8006d44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2c:	2b04      	cmp	r3, #4
 8006d2e:	d107      	bne.n	8006d40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e035      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d56:	9300      	str	r3, [sp, #0]
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 f82b 	bl	8006dbc <I2C_WaitOnFlagUntilTimeout>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00d      	beq.n	8006d88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d7a:	d103      	bne.n	8006d84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e013      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d88:	897b      	ldrh	r3, [r7, #10]
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	f043 0301 	orr.w	r3, r3, #1
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9a:	6a3a      	ldr	r2, [r7, #32]
 8006d9c:	4906      	ldr	r1, [pc, #24]	@ (8006db8 <I2C_RequestMemoryRead+0x1cc>)
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 f886 	bl	8006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e000      	b.n	8006db0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3718      	adds	r7, #24
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	00010002 	.word	0x00010002

08006dbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	603b      	str	r3, [r7, #0]
 8006dc8:	4613      	mov	r3, r2
 8006dca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006dcc:	e048      	b.n	8006e60 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd4:	d044      	beq.n	8006e60 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dd6:	f7fd fc3b 	bl	8004650 <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d302      	bcc.n	8006dec <I2C_WaitOnFlagUntilTimeout+0x30>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d139      	bne.n	8006e60 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	0c1b      	lsrs	r3, r3, #16
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d10d      	bne.n	8006e12 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	43da      	mvns	r2, r3
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	4013      	ands	r3, r2
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	bf0c      	ite	eq
 8006e08:	2301      	moveq	r3, #1
 8006e0a:	2300      	movne	r3, #0
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	461a      	mov	r2, r3
 8006e10:	e00c      	b.n	8006e2c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	43da      	mvns	r2, r3
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	bf0c      	ite	eq
 8006e24:	2301      	moveq	r3, #1
 8006e26:	2300      	movne	r3, #0
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	79fb      	ldrb	r3, [r7, #7]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d116      	bne.n	8006e60 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4c:	f043 0220 	orr.w	r2, r3, #32
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e023      	b.n	8006ea8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	0c1b      	lsrs	r3, r3, #16
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d10d      	bne.n	8006e86 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	43da      	mvns	r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	4013      	ands	r3, r2
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	bf0c      	ite	eq
 8006e7c:	2301      	moveq	r3, #1
 8006e7e:	2300      	movne	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	461a      	mov	r2, r3
 8006e84:	e00c      	b.n	8006ea0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	43da      	mvns	r2, r3
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	4013      	ands	r3, r2
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	bf0c      	ite	eq
 8006e98:	2301      	moveq	r3, #1
 8006e9a:	2300      	movne	r3, #0
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	79fb      	ldrb	r3, [r7, #7]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d093      	beq.n	8006dce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3710      	adds	r7, #16
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	607a      	str	r2, [r7, #4]
 8006ebc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006ebe:	e071      	b.n	8006fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ece:	d123      	bne.n	8006f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ede:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ee8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f04:	f043 0204 	orr.w	r2, r3, #4
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e067      	b.n	8006fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d041      	beq.n	8006fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f20:	f7fd fb96 	bl	8004650 <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d302      	bcc.n	8006f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d136      	bne.n	8006fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	0c1b      	lsrs	r3, r3, #16
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d10c      	bne.n	8006f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	43da      	mvns	r2, r3
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	bf14      	ite	ne
 8006f52:	2301      	movne	r3, #1
 8006f54:	2300      	moveq	r3, #0
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	e00b      	b.n	8006f72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	43da      	mvns	r2, r3
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	4013      	ands	r3, r2
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	bf14      	ite	ne
 8006f6c:	2301      	movne	r3, #1
 8006f6e:	2300      	moveq	r3, #0
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d016      	beq.n	8006fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f90:	f043 0220 	orr.w	r2, r3, #32
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e021      	b.n	8006fe8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	0c1b      	lsrs	r3, r3, #16
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d10c      	bne.n	8006fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	43da      	mvns	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	4013      	ands	r3, r2
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	bf14      	ite	ne
 8006fc0:	2301      	movne	r3, #1
 8006fc2:	2300      	moveq	r3, #0
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	e00b      	b.n	8006fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	43da      	mvns	r2, r3
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	bf14      	ite	ne
 8006fda:	2301      	movne	r3, #1
 8006fdc:	2300      	moveq	r3, #0
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f47f af6d 	bne.w	8006ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ffc:	e034      	b.n	8007068 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 f8e3 	bl	80071ca <I2C_IsAcknowledgeFailed>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e034      	b.n	8007078 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007014:	d028      	beq.n	8007068 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007016:	f7fd fb1b 	bl	8004650 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	68ba      	ldr	r2, [r7, #8]
 8007022:	429a      	cmp	r2, r3
 8007024:	d302      	bcc.n	800702c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d11d      	bne.n	8007068 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007036:	2b80      	cmp	r3, #128	@ 0x80
 8007038:	d016      	beq.n	8007068 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2220      	movs	r2, #32
 8007044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2200      	movs	r2, #0
 800704c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007054:	f043 0220 	orr.w	r2, r3, #32
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e007      	b.n	8007078 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007072:	2b80      	cmp	r3, #128	@ 0x80
 8007074:	d1c3      	bne.n	8006ffe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800708c:	e034      	b.n	80070f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 f89b 	bl	80071ca <I2C_IsAcknowledgeFailed>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e034      	b.n	8007108 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a4:	d028      	beq.n	80070f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070a6:	f7fd fad3 	bl	8004650 <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	68ba      	ldr	r2, [r7, #8]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d302      	bcc.n	80070bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d11d      	bne.n	80070f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	695b      	ldr	r3, [r3, #20]
 80070c2:	f003 0304 	and.w	r3, r3, #4
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d016      	beq.n	80070f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2220      	movs	r2, #32
 80070d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e4:	f043 0220 	orr.w	r2, r3, #32
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	e007      	b.n	8007108 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b04      	cmp	r3, #4
 8007104:	d1c3      	bne.n	800708e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b084      	sub	sp, #16
 8007114:	af00      	add	r7, sp, #0
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800711c:	e049      	b.n	80071b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	695b      	ldr	r3, [r3, #20]
 8007124:	f003 0310 	and.w	r3, r3, #16
 8007128:	2b10      	cmp	r3, #16
 800712a:	d119      	bne.n	8007160 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f06f 0210 	mvn.w	r2, #16
 8007134:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2220      	movs	r2, #32
 8007140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e030      	b.n	80071c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007160:	f7fd fa76 	bl	8004650 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	429a      	cmp	r2, r3
 800716e:	d302      	bcc.n	8007176 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d11d      	bne.n	80071b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007180:	2b40      	cmp	r3, #64	@ 0x40
 8007182:	d016      	beq.n	80071b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2220      	movs	r2, #32
 800718e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719e:	f043 0220 	orr.w	r2, r3, #32
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e007      	b.n	80071c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071bc:	2b40      	cmp	r3, #64	@ 0x40
 80071be:	d1ae      	bne.n	800711e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3710      	adds	r7, #16
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}

080071ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80071ca:	b480      	push	{r7}
 80071cc:	b083      	sub	sp, #12
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	695b      	ldr	r3, [r3, #20]
 80071d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071e0:	d11b      	bne.n	800721a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80071ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2220      	movs	r2, #32
 80071f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007206:	f043 0204 	orr.w	r2, r3, #4
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e000      	b.n	800721c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	370c      	adds	r7, #12
 8007220:	46bd      	mov	sp, r7
 8007222:	bc80      	pop	{r7}
 8007224:	4770      	bx	lr
	...

08007228 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007228:	b480      	push	{r7}
 800722a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800722c:	4b03      	ldr	r3, [pc, #12]	@ (800723c <HAL_PWR_EnableBkUpAccess+0x14>)
 800722e:	2201      	movs	r2, #1
 8007230:	601a      	str	r2, [r3, #0]
}
 8007232:	bf00      	nop
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	420e0020 	.word	0x420e0020

08007240 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e272      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 8087 	beq.w	800736e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007260:	4b92      	ldr	r3, [pc, #584]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	f003 030c 	and.w	r3, r3, #12
 8007268:	2b04      	cmp	r3, #4
 800726a:	d00c      	beq.n	8007286 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800726c:	4b8f      	ldr	r3, [pc, #572]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	f003 030c 	and.w	r3, r3, #12
 8007274:	2b08      	cmp	r3, #8
 8007276:	d112      	bne.n	800729e <HAL_RCC_OscConfig+0x5e>
 8007278:	4b8c      	ldr	r3, [pc, #560]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007284:	d10b      	bne.n	800729e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007286:	4b89      	ldr	r3, [pc, #548]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800728e:	2b00      	cmp	r3, #0
 8007290:	d06c      	beq.n	800736c <HAL_RCC_OscConfig+0x12c>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d168      	bne.n	800736c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e24c      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a6:	d106      	bne.n	80072b6 <HAL_RCC_OscConfig+0x76>
 80072a8:	4b80      	ldr	r3, [pc, #512]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a7f      	ldr	r2, [pc, #508]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072b2:	6013      	str	r3, [r2, #0]
 80072b4:	e02e      	b.n	8007314 <HAL_RCC_OscConfig+0xd4>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10c      	bne.n	80072d8 <HAL_RCC_OscConfig+0x98>
 80072be:	4b7b      	ldr	r3, [pc, #492]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a7a      	ldr	r2, [pc, #488]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	4b78      	ldr	r3, [pc, #480]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a77      	ldr	r2, [pc, #476]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072d4:	6013      	str	r3, [r2, #0]
 80072d6:	e01d      	b.n	8007314 <HAL_RCC_OscConfig+0xd4>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072e0:	d10c      	bne.n	80072fc <HAL_RCC_OscConfig+0xbc>
 80072e2:	4b72      	ldr	r3, [pc, #456]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a71      	ldr	r2, [pc, #452]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	4b6f      	ldr	r3, [pc, #444]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a6e      	ldr	r2, [pc, #440]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072f8:	6013      	str	r3, [r2, #0]
 80072fa:	e00b      	b.n	8007314 <HAL_RCC_OscConfig+0xd4>
 80072fc:	4b6b      	ldr	r3, [pc, #428]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a6a      	ldr	r2, [pc, #424]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007306:	6013      	str	r3, [r2, #0]
 8007308:	4b68      	ldr	r3, [pc, #416]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a67      	ldr	r2, [pc, #412]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 800730e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007312:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d013      	beq.n	8007344 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800731c:	f7fd f998 	bl	8004650 <HAL_GetTick>
 8007320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007322:	e008      	b.n	8007336 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007324:	f7fd f994 	bl	8004650 <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b64      	cmp	r3, #100	@ 0x64
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e200      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007336:	4b5d      	ldr	r3, [pc, #372]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0f0      	beq.n	8007324 <HAL_RCC_OscConfig+0xe4>
 8007342:	e014      	b.n	800736e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007344:	f7fd f984 	bl	8004650 <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800734c:	f7fd f980 	bl	8004650 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b64      	cmp	r3, #100	@ 0x64
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e1ec      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800735e:	4b53      	ldr	r3, [pc, #332]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1f0      	bne.n	800734c <HAL_RCC_OscConfig+0x10c>
 800736a:	e000      	b.n	800736e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800736c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0302 	and.w	r3, r3, #2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d063      	beq.n	8007442 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800737a:	4b4c      	ldr	r3, [pc, #304]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f003 030c 	and.w	r3, r3, #12
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00b      	beq.n	800739e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007386:	4b49      	ldr	r3, [pc, #292]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f003 030c 	and.w	r3, r3, #12
 800738e:	2b08      	cmp	r3, #8
 8007390:	d11c      	bne.n	80073cc <HAL_RCC_OscConfig+0x18c>
 8007392:	4b46      	ldr	r3, [pc, #280]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d116      	bne.n	80073cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800739e:	4b43      	ldr	r3, [pc, #268]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d005      	beq.n	80073b6 <HAL_RCC_OscConfig+0x176>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d001      	beq.n	80073b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e1c0      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073b6:	4b3d      	ldr	r3, [pc, #244]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	695b      	ldr	r3, [r3, #20]
 80073c2:	00db      	lsls	r3, r3, #3
 80073c4:	4939      	ldr	r1, [pc, #228]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ca:	e03a      	b.n	8007442 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d020      	beq.n	8007416 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073d4:	4b36      	ldr	r3, [pc, #216]	@ (80074b0 <HAL_RCC_OscConfig+0x270>)
 80073d6:	2201      	movs	r2, #1
 80073d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073da:	f7fd f939 	bl	8004650 <HAL_GetTick>
 80073de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073e0:	e008      	b.n	80073f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073e2:	f7fd f935 	bl	8004650 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d901      	bls.n	80073f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e1a1      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073f4:	4b2d      	ldr	r3, [pc, #180]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d0f0      	beq.n	80073e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007400:	4b2a      	ldr	r3, [pc, #168]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	695b      	ldr	r3, [r3, #20]
 800740c:	00db      	lsls	r3, r3, #3
 800740e:	4927      	ldr	r1, [pc, #156]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007410:	4313      	orrs	r3, r2
 8007412:	600b      	str	r3, [r1, #0]
 8007414:	e015      	b.n	8007442 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007416:	4b26      	ldr	r3, [pc, #152]	@ (80074b0 <HAL_RCC_OscConfig+0x270>)
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800741c:	f7fd f918 	bl	8004650 <HAL_GetTick>
 8007420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007422:	e008      	b.n	8007436 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007424:	f7fd f914 	bl	8004650 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e180      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007436:	4b1d      	ldr	r3, [pc, #116]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1f0      	bne.n	8007424 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0308 	and.w	r3, r3, #8
 800744a:	2b00      	cmp	r3, #0
 800744c:	d03a      	beq.n	80074c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d019      	beq.n	800748a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007456:	4b17      	ldr	r3, [pc, #92]	@ (80074b4 <HAL_RCC_OscConfig+0x274>)
 8007458:	2201      	movs	r2, #1
 800745a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800745c:	f7fd f8f8 	bl	8004650 <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007462:	e008      	b.n	8007476 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007464:	f7fd f8f4 	bl	8004650 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d901      	bls.n	8007476 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e160      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007476:	4b0d      	ldr	r3, [pc, #52]	@ (80074ac <HAL_RCC_OscConfig+0x26c>)
 8007478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d0f0      	beq.n	8007464 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007482:	2001      	movs	r0, #1
 8007484:	f000 fafe 	bl	8007a84 <RCC_Delay>
 8007488:	e01c      	b.n	80074c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800748a:	4b0a      	ldr	r3, [pc, #40]	@ (80074b4 <HAL_RCC_OscConfig+0x274>)
 800748c:	2200      	movs	r2, #0
 800748e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007490:	f7fd f8de 	bl	8004650 <HAL_GetTick>
 8007494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007496:	e00f      	b.n	80074b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007498:	f7fd f8da 	bl	8004650 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d908      	bls.n	80074b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e146      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
 80074aa:	bf00      	nop
 80074ac:	40021000 	.word	0x40021000
 80074b0:	42420000 	.word	0x42420000
 80074b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074b8:	4b92      	ldr	r3, [pc, #584]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80074ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074bc:	f003 0302 	and.w	r3, r3, #2
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1e9      	bne.n	8007498 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f000 80a6 	beq.w	800761e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074d2:	2300      	movs	r3, #0
 80074d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074d6:	4b8b      	ldr	r3, [pc, #556]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10d      	bne.n	80074fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074e2:	4b88      	ldr	r3, [pc, #544]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	4a87      	ldr	r2, [pc, #540]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80074e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074ec:	61d3      	str	r3, [r2, #28]
 80074ee:	4b85      	ldr	r3, [pc, #532]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80074f0:	69db      	ldr	r3, [r3, #28]
 80074f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074f6:	60bb      	str	r3, [r7, #8]
 80074f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074fa:	2301      	movs	r3, #1
 80074fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074fe:	4b82      	ldr	r3, [pc, #520]	@ (8007708 <HAL_RCC_OscConfig+0x4c8>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007506:	2b00      	cmp	r3, #0
 8007508:	d118      	bne.n	800753c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800750a:	4b7f      	ldr	r3, [pc, #508]	@ (8007708 <HAL_RCC_OscConfig+0x4c8>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a7e      	ldr	r2, [pc, #504]	@ (8007708 <HAL_RCC_OscConfig+0x4c8>)
 8007510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007516:	f7fd f89b 	bl	8004650 <HAL_GetTick>
 800751a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800751c:	e008      	b.n	8007530 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800751e:	f7fd f897 	bl	8004650 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	2b64      	cmp	r3, #100	@ 0x64
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e103      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007530:	4b75      	ldr	r3, [pc, #468]	@ (8007708 <HAL_RCC_OscConfig+0x4c8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0f0      	beq.n	800751e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	2b01      	cmp	r3, #1
 8007542:	d106      	bne.n	8007552 <HAL_RCC_OscConfig+0x312>
 8007544:	4b6f      	ldr	r3, [pc, #444]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007546:	6a1b      	ldr	r3, [r3, #32]
 8007548:	4a6e      	ldr	r2, [pc, #440]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800754a:	f043 0301 	orr.w	r3, r3, #1
 800754e:	6213      	str	r3, [r2, #32]
 8007550:	e02d      	b.n	80075ae <HAL_RCC_OscConfig+0x36e>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10c      	bne.n	8007574 <HAL_RCC_OscConfig+0x334>
 800755a:	4b6a      	ldr	r3, [pc, #424]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800755c:	6a1b      	ldr	r3, [r3, #32]
 800755e:	4a69      	ldr	r2, [pc, #420]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007560:	f023 0301 	bic.w	r3, r3, #1
 8007564:	6213      	str	r3, [r2, #32]
 8007566:	4b67      	ldr	r3, [pc, #412]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007568:	6a1b      	ldr	r3, [r3, #32]
 800756a:	4a66      	ldr	r2, [pc, #408]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800756c:	f023 0304 	bic.w	r3, r3, #4
 8007570:	6213      	str	r3, [r2, #32]
 8007572:	e01c      	b.n	80075ae <HAL_RCC_OscConfig+0x36e>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	2b05      	cmp	r3, #5
 800757a:	d10c      	bne.n	8007596 <HAL_RCC_OscConfig+0x356>
 800757c:	4b61      	ldr	r3, [pc, #388]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800757e:	6a1b      	ldr	r3, [r3, #32]
 8007580:	4a60      	ldr	r2, [pc, #384]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007582:	f043 0304 	orr.w	r3, r3, #4
 8007586:	6213      	str	r3, [r2, #32]
 8007588:	4b5e      	ldr	r3, [pc, #376]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	4a5d      	ldr	r2, [pc, #372]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800758e:	f043 0301 	orr.w	r3, r3, #1
 8007592:	6213      	str	r3, [r2, #32]
 8007594:	e00b      	b.n	80075ae <HAL_RCC_OscConfig+0x36e>
 8007596:	4b5b      	ldr	r3, [pc, #364]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007598:	6a1b      	ldr	r3, [r3, #32]
 800759a:	4a5a      	ldr	r2, [pc, #360]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800759c:	f023 0301 	bic.w	r3, r3, #1
 80075a0:	6213      	str	r3, [r2, #32]
 80075a2:	4b58      	ldr	r3, [pc, #352]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	4a57      	ldr	r2, [pc, #348]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80075a8:	f023 0304 	bic.w	r3, r3, #4
 80075ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d015      	beq.n	80075e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075b6:	f7fd f84b 	bl	8004650 <HAL_GetTick>
 80075ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075bc:	e00a      	b.n	80075d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075be:	f7fd f847 	bl	8004650 <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d901      	bls.n	80075d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80075d0:	2303      	movs	r3, #3
 80075d2:	e0b1      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075d4:	4b4b      	ldr	r3, [pc, #300]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80075d6:	6a1b      	ldr	r3, [r3, #32]
 80075d8:	f003 0302 	and.w	r3, r3, #2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d0ee      	beq.n	80075be <HAL_RCC_OscConfig+0x37e>
 80075e0:	e014      	b.n	800760c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075e2:	f7fd f835 	bl	8004650 <HAL_GetTick>
 80075e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075e8:	e00a      	b.n	8007600 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ea:	f7fd f831 	bl	8004650 <HAL_GetTick>
 80075ee:	4602      	mov	r2, r0
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d901      	bls.n	8007600 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e09b      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007600:	4b40      	ldr	r3, [pc, #256]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007602:	6a1b      	ldr	r3, [r3, #32]
 8007604:	f003 0302 	and.w	r3, r3, #2
 8007608:	2b00      	cmp	r3, #0
 800760a:	d1ee      	bne.n	80075ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800760c:	7dfb      	ldrb	r3, [r7, #23]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d105      	bne.n	800761e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007612:	4b3c      	ldr	r3, [pc, #240]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007614:	69db      	ldr	r3, [r3, #28]
 8007616:	4a3b      	ldr	r2, [pc, #236]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007618:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800761c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	69db      	ldr	r3, [r3, #28]
 8007622:	2b00      	cmp	r3, #0
 8007624:	f000 8087 	beq.w	8007736 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007628:	4b36      	ldr	r3, [pc, #216]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	f003 030c 	and.w	r3, r3, #12
 8007630:	2b08      	cmp	r3, #8
 8007632:	d061      	beq.n	80076f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	69db      	ldr	r3, [r3, #28]
 8007638:	2b02      	cmp	r3, #2
 800763a:	d146      	bne.n	80076ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800763c:	4b33      	ldr	r3, [pc, #204]	@ (800770c <HAL_RCC_OscConfig+0x4cc>)
 800763e:	2200      	movs	r2, #0
 8007640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007642:	f7fd f805 	bl	8004650 <HAL_GetTick>
 8007646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007648:	e008      	b.n	800765c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800764a:	f7fd f801 	bl	8004650 <HAL_GetTick>
 800764e:	4602      	mov	r2, r0
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	2b02      	cmp	r3, #2
 8007656:	d901      	bls.n	800765c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e06d      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800765c:	4b29      	ldr	r3, [pc, #164]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1f0      	bne.n	800764a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a1b      	ldr	r3, [r3, #32]
 800766c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007670:	d108      	bne.n	8007684 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007672:	4b24      	ldr	r3, [pc, #144]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	4921      	ldr	r1, [pc, #132]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007680:	4313      	orrs	r3, r2
 8007682:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007684:	4b1f      	ldr	r3, [pc, #124]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a19      	ldr	r1, [r3, #32]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007694:	430b      	orrs	r3, r1
 8007696:	491b      	ldr	r1, [pc, #108]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 8007698:	4313      	orrs	r3, r2
 800769a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800769c:	4b1b      	ldr	r3, [pc, #108]	@ (800770c <HAL_RCC_OscConfig+0x4cc>)
 800769e:	2201      	movs	r2, #1
 80076a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076a2:	f7fc ffd5 	bl	8004650 <HAL_GetTick>
 80076a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80076a8:	e008      	b.n	80076bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076aa:	f7fc ffd1 	bl	8004650 <HAL_GetTick>
 80076ae:	4602      	mov	r2, r0
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d901      	bls.n	80076bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e03d      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80076bc:	4b11      	ldr	r3, [pc, #68]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d0f0      	beq.n	80076aa <HAL_RCC_OscConfig+0x46a>
 80076c8:	e035      	b.n	8007736 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076ca:	4b10      	ldr	r3, [pc, #64]	@ (800770c <HAL_RCC_OscConfig+0x4cc>)
 80076cc:	2200      	movs	r2, #0
 80076ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076d0:	f7fc ffbe 	bl	8004650 <HAL_GetTick>
 80076d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076d6:	e008      	b.n	80076ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076d8:	f7fc ffba 	bl	8004650 <HAL_GetTick>
 80076dc:	4602      	mov	r2, r0
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	d901      	bls.n	80076ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e026      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076ea:	4b06      	ldr	r3, [pc, #24]	@ (8007704 <HAL_RCC_OscConfig+0x4c4>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1f0      	bne.n	80076d8 <HAL_RCC_OscConfig+0x498>
 80076f6:	e01e      	b.n	8007736 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	69db      	ldr	r3, [r3, #28]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d107      	bne.n	8007710 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e019      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
 8007704:	40021000 	.word	0x40021000
 8007708:	40007000 	.word	0x40007000
 800770c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007710:	4b0b      	ldr	r3, [pc, #44]	@ (8007740 <HAL_RCC_OscConfig+0x500>)
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6a1b      	ldr	r3, [r3, #32]
 8007720:	429a      	cmp	r2, r3
 8007722:	d106      	bne.n	8007732 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800772e:	429a      	cmp	r2, r3
 8007730:	d001      	beq.n	8007736 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e000      	b.n	8007738 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3718      	adds	r7, #24
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}
 8007740:	40021000 	.word	0x40021000

08007744 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e0d0      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007758:	4b6a      	ldr	r3, [pc, #424]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f003 0307 	and.w	r3, r3, #7
 8007760:	683a      	ldr	r2, [r7, #0]
 8007762:	429a      	cmp	r2, r3
 8007764:	d910      	bls.n	8007788 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007766:	4b67      	ldr	r3, [pc, #412]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f023 0207 	bic.w	r2, r3, #7
 800776e:	4965      	ldr	r1, [pc, #404]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	4313      	orrs	r3, r2
 8007774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007776:	4b63      	ldr	r3, [pc, #396]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 0307 	and.w	r3, r3, #7
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	429a      	cmp	r2, r3
 8007782:	d001      	beq.n	8007788 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e0b8      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0302 	and.w	r3, r3, #2
 8007790:	2b00      	cmp	r3, #0
 8007792:	d020      	beq.n	80077d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f003 0304 	and.w	r3, r3, #4
 800779c:	2b00      	cmp	r3, #0
 800779e:	d005      	beq.n	80077ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077a0:	4b59      	ldr	r3, [pc, #356]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	4a58      	ldr	r2, [pc, #352]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80077aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0308 	and.w	r3, r3, #8
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d005      	beq.n	80077c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077b8:	4b53      	ldr	r3, [pc, #332]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	4a52      	ldr	r2, [pc, #328]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077be:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80077c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077c4:	4b50      	ldr	r3, [pc, #320]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	494d      	ldr	r1, [pc, #308]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077d2:	4313      	orrs	r3, r2
 80077d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d040      	beq.n	8007864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d107      	bne.n	80077fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077ea:	4b47      	ldr	r3, [pc, #284]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d115      	bne.n	8007822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e07f      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d107      	bne.n	8007812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007802:	4b41      	ldr	r3, [pc, #260]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800780a:	2b00      	cmp	r3, #0
 800780c:	d109      	bne.n	8007822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	e073      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007812:	4b3d      	ldr	r3, [pc, #244]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0302 	and.w	r3, r3, #2
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e06b      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007822:	4b39      	ldr	r3, [pc, #228]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	f023 0203 	bic.w	r2, r3, #3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	4936      	ldr	r1, [pc, #216]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007830:	4313      	orrs	r3, r2
 8007832:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007834:	f7fc ff0c 	bl	8004650 <HAL_GetTick>
 8007838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800783a:	e00a      	b.n	8007852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800783c:	f7fc ff08 	bl	8004650 <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800784a:	4293      	cmp	r3, r2
 800784c:	d901      	bls.n	8007852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800784e:	2303      	movs	r3, #3
 8007850:	e053      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007852:	4b2d      	ldr	r3, [pc, #180]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	f003 020c 	and.w	r2, r3, #12
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	429a      	cmp	r2, r3
 8007862:	d1eb      	bne.n	800783c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007864:	4b27      	ldr	r3, [pc, #156]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0307 	and.w	r3, r3, #7
 800786c:	683a      	ldr	r2, [r7, #0]
 800786e:	429a      	cmp	r2, r3
 8007870:	d210      	bcs.n	8007894 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007872:	4b24      	ldr	r3, [pc, #144]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f023 0207 	bic.w	r2, r3, #7
 800787a:	4922      	ldr	r1, [pc, #136]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	4313      	orrs	r3, r2
 8007880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007882:	4b20      	ldr	r3, [pc, #128]	@ (8007904 <HAL_RCC_ClockConfig+0x1c0>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	429a      	cmp	r2, r3
 800788e:	d001      	beq.n	8007894 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e032      	b.n	80078fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0304 	and.w	r3, r3, #4
 800789c:	2b00      	cmp	r3, #0
 800789e:	d008      	beq.n	80078b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078a0:	4b19      	ldr	r3, [pc, #100]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	4916      	ldr	r1, [pc, #88]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80078ae:	4313      	orrs	r3, r2
 80078b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0308 	and.w	r3, r3, #8
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d009      	beq.n	80078d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80078be:	4b12      	ldr	r3, [pc, #72]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	00db      	lsls	r3, r3, #3
 80078cc:	490e      	ldr	r1, [pc, #56]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078d2:	f000 f821 	bl	8007918 <HAL_RCC_GetSysClockFreq>
 80078d6:	4602      	mov	r2, r0
 80078d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007908 <HAL_RCC_ClockConfig+0x1c4>)
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	091b      	lsrs	r3, r3, #4
 80078de:	f003 030f 	and.w	r3, r3, #15
 80078e2:	490a      	ldr	r1, [pc, #40]	@ (800790c <HAL_RCC_ClockConfig+0x1c8>)
 80078e4:	5ccb      	ldrb	r3, [r1, r3]
 80078e6:	fa22 f303 	lsr.w	r3, r2, r3
 80078ea:	4a09      	ldr	r2, [pc, #36]	@ (8007910 <HAL_RCC_ClockConfig+0x1cc>)
 80078ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80078ee:	4b09      	ldr	r3, [pc, #36]	@ (8007914 <HAL_RCC_ClockConfig+0x1d0>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4618      	mov	r0, r3
 80078f4:	f7fc fc46 	bl	8004184 <HAL_InitTick>

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	40022000 	.word	0x40022000
 8007908:	40021000 	.word	0x40021000
 800790c:	0801229c 	.word	0x0801229c
 8007910:	200000e0 	.word	0x200000e0
 8007914:	200000e4 	.word	0x200000e4

08007918 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007918:	b480      	push	{r7}
 800791a:	b087      	sub	sp, #28
 800791c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800791e:	2300      	movs	r3, #0
 8007920:	60fb      	str	r3, [r7, #12]
 8007922:	2300      	movs	r3, #0
 8007924:	60bb      	str	r3, [r7, #8]
 8007926:	2300      	movs	r3, #0
 8007928:	617b      	str	r3, [r7, #20]
 800792a:	2300      	movs	r3, #0
 800792c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007932:	4b1e      	ldr	r3, [pc, #120]	@ (80079ac <HAL_RCC_GetSysClockFreq+0x94>)
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f003 030c 	and.w	r3, r3, #12
 800793e:	2b04      	cmp	r3, #4
 8007940:	d002      	beq.n	8007948 <HAL_RCC_GetSysClockFreq+0x30>
 8007942:	2b08      	cmp	r3, #8
 8007944:	d003      	beq.n	800794e <HAL_RCC_GetSysClockFreq+0x36>
 8007946:	e027      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007948:	4b19      	ldr	r3, [pc, #100]	@ (80079b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800794a:	613b      	str	r3, [r7, #16]
      break;
 800794c:	e027      	b.n	800799e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	0c9b      	lsrs	r3, r3, #18
 8007952:	f003 030f 	and.w	r3, r3, #15
 8007956:	4a17      	ldr	r2, [pc, #92]	@ (80079b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007958:	5cd3      	ldrb	r3, [r2, r3]
 800795a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007962:	2b00      	cmp	r3, #0
 8007964:	d010      	beq.n	8007988 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007966:	4b11      	ldr	r3, [pc, #68]	@ (80079ac <HAL_RCC_GetSysClockFreq+0x94>)
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	0c5b      	lsrs	r3, r3, #17
 800796c:	f003 0301 	and.w	r3, r3, #1
 8007970:	4a11      	ldr	r2, [pc, #68]	@ (80079b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007972:	5cd3      	ldrb	r3, [r2, r3]
 8007974:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a0d      	ldr	r2, [pc, #52]	@ (80079b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800797a:	fb03 f202 	mul.w	r2, r3, r2
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	fbb2 f3f3 	udiv	r3, r2, r3
 8007984:	617b      	str	r3, [r7, #20]
 8007986:	e004      	b.n	8007992 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a0c      	ldr	r2, [pc, #48]	@ (80079bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800798c:	fb02 f303 	mul.w	r3, r2, r3
 8007990:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	613b      	str	r3, [r7, #16]
      break;
 8007996:	e002      	b.n	800799e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007998:	4b05      	ldr	r3, [pc, #20]	@ (80079b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800799a:	613b      	str	r3, [r7, #16]
      break;
 800799c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800799e:	693b      	ldr	r3, [r7, #16]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	371c      	adds	r7, #28
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bc80      	pop	{r7}
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	40021000 	.word	0x40021000
 80079b0:	007a1200 	.word	0x007a1200
 80079b4:	080122b4 	.word	0x080122b4
 80079b8:	080122c4 	.word	0x080122c4
 80079bc:	003d0900 	.word	0x003d0900

080079c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079c0:	b480      	push	{r7}
 80079c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80079c4:	4b02      	ldr	r3, [pc, #8]	@ (80079d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80079c6:	681b      	ldr	r3, [r3, #0]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr
 80079d0:	200000e0 	.word	0x200000e0

080079d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80079d8:	f7ff fff2 	bl	80079c0 <HAL_RCC_GetHCLKFreq>
 80079dc:	4602      	mov	r2, r0
 80079de:	4b05      	ldr	r3, [pc, #20]	@ (80079f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	0a1b      	lsrs	r3, r3, #8
 80079e4:	f003 0307 	and.w	r3, r3, #7
 80079e8:	4903      	ldr	r1, [pc, #12]	@ (80079f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079ea:	5ccb      	ldrb	r3, [r1, r3]
 80079ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	40021000 	.word	0x40021000
 80079f8:	080122ac 	.word	0x080122ac

080079fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007a00:	f7ff ffde 	bl	80079c0 <HAL_RCC_GetHCLKFreq>
 8007a04:	4602      	mov	r2, r0
 8007a06:	4b05      	ldr	r3, [pc, #20]	@ (8007a1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	0adb      	lsrs	r3, r3, #11
 8007a0c:	f003 0307 	and.w	r3, r3, #7
 8007a10:	4903      	ldr	r1, [pc, #12]	@ (8007a20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a12:	5ccb      	ldrb	r3, [r1, r3]
 8007a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	080122ac 	.word	0x080122ac

08007a24 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	220f      	movs	r2, #15
 8007a32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007a34:	4b11      	ldr	r3, [pc, #68]	@ (8007a7c <HAL_RCC_GetClockConfig+0x58>)
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f003 0203 	and.w	r2, r3, #3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007a40:	4b0e      	ldr	r3, [pc, #56]	@ (8007a7c <HAL_RCC_GetClockConfig+0x58>)
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a7c <HAL_RCC_GetClockConfig+0x58>)
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007a58:	4b08      	ldr	r3, [pc, #32]	@ (8007a7c <HAL_RCC_GetClockConfig+0x58>)
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	08db      	lsrs	r3, r3, #3
 8007a5e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007a66:	4b06      	ldr	r3, [pc, #24]	@ (8007a80 <HAL_RCC_GetClockConfig+0x5c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f003 0207 	and.w	r2, r3, #7
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8007a72:	bf00      	nop
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bc80      	pop	{r7}
 8007a7a:	4770      	bx	lr
 8007a7c:	40021000 	.word	0x40021000
 8007a80:	40022000 	.word	0x40022000

08007a84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab8 <RCC_Delay+0x34>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a0a      	ldr	r2, [pc, #40]	@ (8007abc <RCC_Delay+0x38>)
 8007a92:	fba2 2303 	umull	r2, r3, r2, r3
 8007a96:	0a5b      	lsrs	r3, r3, #9
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	fb02 f303 	mul.w	r3, r2, r3
 8007a9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007aa0:	bf00      	nop
  }
  while (Delay --);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	1e5a      	subs	r2, r3, #1
 8007aa6:	60fa      	str	r2, [r7, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1f9      	bne.n	8007aa0 <RCC_Delay+0x1c>
}
 8007aac:	bf00      	nop
 8007aae:	bf00      	nop
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bc80      	pop	{r7}
 8007ab6:	4770      	bx	lr
 8007ab8:	200000e0 	.word	0x200000e0
 8007abc:	10624dd3 	.word	0x10624dd3

08007ac0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b086      	sub	sp, #24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	613b      	str	r3, [r7, #16]
 8007acc:	2300      	movs	r3, #0
 8007ace:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0301 	and.w	r3, r3, #1
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d07d      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007adc:	2300      	movs	r3, #0
 8007ade:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ae0:	4b4f      	ldr	r3, [pc, #316]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d10d      	bne.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007aec:	4b4c      	ldr	r3, [pc, #304]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007aee:	69db      	ldr	r3, [r3, #28]
 8007af0:	4a4b      	ldr	r2, [pc, #300]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007af6:	61d3      	str	r3, [r2, #28]
 8007af8:	4b49      	ldr	r3, [pc, #292]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b00:	60bb      	str	r3, [r7, #8]
 8007b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b04:	2301      	movs	r3, #1
 8007b06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b08:	4b46      	ldr	r3, [pc, #280]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d118      	bne.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b14:	4b43      	ldr	r3, [pc, #268]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a42      	ldr	r2, [pc, #264]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b20:	f7fc fd96 	bl	8004650 <HAL_GetTick>
 8007b24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b26:	e008      	b.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b28:	f7fc fd92 	bl	8004650 <HAL_GetTick>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	2b64      	cmp	r3, #100	@ 0x64
 8007b34:	d901      	bls.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e06d      	b.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b3a:	4b3a      	ldr	r3, [pc, #232]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d0f0      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b46:	4b36      	ldr	r3, [pc, #216]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d02e      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d027      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b64:	4b2e      	ldr	r3, [pc, #184]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b66:	6a1b      	ldr	r3, [r3, #32]
 8007b68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8007c28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b70:	2201      	movs	r2, #1
 8007b72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b74:	4b2c      	ldr	r3, [pc, #176]	@ (8007c28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b76:	2200      	movs	r2, #0
 8007b78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007b7a:	4a29      	ldr	r2, [pc, #164]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f003 0301 	and.w	r3, r3, #1
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d014      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b8a:	f7fc fd61 	bl	8004650 <HAL_GetTick>
 8007b8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b90:	e00a      	b.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b92:	f7fc fd5d 	bl	8004650 <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d901      	bls.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e036      	b.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007baa:	6a1b      	ldr	r3, [r3, #32]
 8007bac:	f003 0302 	and.w	r3, r3, #2
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0ee      	beq.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bb6:	6a1b      	ldr	r3, [r3, #32]
 8007bb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	4917      	ldr	r1, [pc, #92]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007bc6:	7dfb      	ldrb	r3, [r7, #23]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d105      	bne.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bcc:	4b14      	ldr	r3, [pc, #80]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bce:	69db      	ldr	r3, [r3, #28]
 8007bd0:	4a13      	ldr	r2, [pc, #76]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0302 	and.w	r3, r3, #2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d008      	beq.n	8007bf6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007be4:	4b0e      	ldr	r3, [pc, #56]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	490b      	ldr	r1, [pc, #44]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 0310 	and.w	r3, r3, #16
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d008      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c02:	4b07      	ldr	r3, [pc, #28]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	4904      	ldr	r1, [pc, #16]	@ (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c10:	4313      	orrs	r3, r2
 8007c12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3718      	adds	r7, #24
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	40021000 	.word	0x40021000
 8007c24:	40007000 	.word	0x40007000
 8007c28:	42420440 	.word	0x42420440

08007c2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b088      	sub	sp, #32
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	617b      	str	r3, [r7, #20]
 8007c38:	2300      	movs	r3, #0
 8007c3a:	61fb      	str	r3, [r7, #28]
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007c40:	2300      	movs	r3, #0
 8007c42:	60fb      	str	r3, [r7, #12]
 8007c44:	2300      	movs	r3, #0
 8007c46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	2b0f      	cmp	r3, #15
 8007c4e:	f200 80af 	bhi.w	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8007c52:	a201      	add	r2, pc, #4	@ (adr r2, 8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8007c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c58:	08007d2f 	.word	0x08007d2f
 8007c5c:	08007d95 	.word	0x08007d95
 8007c60:	08007db1 	.word	0x08007db1
 8007c64:	08007d1f 	.word	0x08007d1f
 8007c68:	08007db1 	.word	0x08007db1
 8007c6c:	08007db1 	.word	0x08007db1
 8007c70:	08007db1 	.word	0x08007db1
 8007c74:	08007d27 	.word	0x08007d27
 8007c78:	08007db1 	.word	0x08007db1
 8007c7c:	08007db1 	.word	0x08007db1
 8007c80:	08007db1 	.word	0x08007db1
 8007c84:	08007db1 	.word	0x08007db1
 8007c88:	08007db1 	.word	0x08007db1
 8007c8c:	08007db1 	.word	0x08007db1
 8007c90:	08007db1 	.word	0x08007db1
 8007c94:	08007c99 	.word	0x08007c99
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8007c98:	4b4a      	ldr	r3, [pc, #296]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007c9e:	4b49      	ldr	r3, [pc, #292]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 8084 	beq.w	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	0c9b      	lsrs	r3, r3, #18
 8007cb0:	f003 030f 	and.w	r3, r3, #15
 8007cb4:	4a44      	ldr	r2, [pc, #272]	@ (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8007cb6:	5cd3      	ldrb	r3, [r2, r3]
 8007cb8:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d015      	beq.n	8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	0c5b      	lsrs	r3, r3, #17
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	4a3f      	ldr	r2, [pc, #252]	@ (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8007cd0:	5cd3      	ldrb	r3, [r2, r3]
 8007cd2:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00d      	beq.n	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007cde:	4a3c      	ldr	r2, [pc, #240]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	fb02 f303 	mul.w	r3, r2, r3
 8007cec:	61fb      	str	r3, [r7, #28]
 8007cee:	e004      	b.n	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	4a38      	ldr	r2, [pc, #224]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8007cf4:	fb02 f303 	mul.w	r3, r2, r3
 8007cf8:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007cfa:	4b32      	ldr	r3, [pc, #200]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d06:	d102      	bne.n	8007d0e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8007d0c:	e052      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	4a31      	ldr	r2, [pc, #196]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8007d14:	fba2 2303 	umull	r2, r3, r2, r3
 8007d18:	085b      	lsrs	r3, r3, #1
 8007d1a:	61bb      	str	r3, [r7, #24]
      break;
 8007d1c:	e04a      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007d1e:	f7ff fdfb 	bl	8007918 <HAL_RCC_GetSysClockFreq>
 8007d22:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007d24:	e049      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007d26:	f7ff fdf7 	bl	8007918 <HAL_RCC_GetSysClockFreq>
 8007d2a:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007d2c:	e045      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8007d2e:	4b25      	ldr	r3, [pc, #148]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d3e:	d108      	bne.n	8007d52 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f003 0302 	and.w	r3, r3, #2
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d003      	beq.n	8007d52 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8007d4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d4e:	61bb      	str	r3, [r7, #24]
 8007d50:	e01f      	b.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d5c:	d109      	bne.n	8007d72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007d5e:	4b19      	ldr	r3, [pc, #100]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d62:	f003 0302 	and.w	r3, r3, #2
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d003      	beq.n	8007d72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8007d6a:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8007d6e:	61bb      	str	r3, [r7, #24]
 8007d70:	e00f      	b.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d7c:	d11c      	bne.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007d7e:	4b11      	ldr	r3, [pc, #68]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d016      	beq.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8007d8a:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007d8e:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8007d90:	e012      	b.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007d92:	e011      	b.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007d94:	f7ff fe32 	bl	80079fc <HAL_RCC_GetPCLK2Freq>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	0b9b      	lsrs	r3, r3, #14
 8007da0:	f003 0303 	and.w	r3, r3, #3
 8007da4:	3301      	adds	r3, #1
 8007da6:	005b      	lsls	r3, r3, #1
 8007da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dac:	61bb      	str	r3, [r7, #24]
      break;
 8007dae:	e004      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8007db0:	bf00      	nop
 8007db2:	e002      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007db4:	bf00      	nop
 8007db6:	e000      	b.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007db8:	bf00      	nop
    }
  }
  return (frequency);
 8007dba:	69bb      	ldr	r3, [r7, #24]
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3720      	adds	r7, #32
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	40021000 	.word	0x40021000
 8007dc8:	080122c8 	.word	0x080122c8
 8007dcc:	080122d8 	.word	0x080122d8
 8007dd0:	007a1200 	.word	0x007a1200
 8007dd4:	003d0900 	.word	0x003d0900
 8007dd8:	aaaaaaab 	.word	0xaaaaaaab

08007ddc <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d101      	bne.n	8007df2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	e07a      	b.n	8007ee8 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	7c5b      	ldrb	r3, [r3, #17]
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d105      	bne.n	8007e08 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f7fb ff24 	bl	8003c50 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 faea 	bl	80083e8 <HAL_RTC_WaitForSynchro>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d004      	beq.n	8007e24 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2204      	movs	r2, #4
 8007e1e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	e061      	b.n	8007ee8 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 fba3 	bl	8008570 <RTC_EnterInitMode>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d004      	beq.n	8007e3a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2204      	movs	r2, #4
 8007e34:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e056      	b.n	8007ee8 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f022 0207 	bic.w	r2, r2, #7
 8007e48:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d005      	beq.n	8007e5e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8007e52:	4b27      	ldr	r3, [pc, #156]	@ (8007ef0 <HAL_RTC_Init+0x114>)
 8007e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e56:	4a26      	ldr	r2, [pc, #152]	@ (8007ef0 <HAL_RTC_Init+0x114>)
 8007e58:	f023 0301 	bic.w	r3, r3, #1
 8007e5c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8007e5e:	4b24      	ldr	r3, [pc, #144]	@ (8007ef0 <HAL_RTC_Init+0x114>)
 8007e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e62:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	4921      	ldr	r1, [pc, #132]	@ (8007ef0 <HAL_RTC_Init+0x114>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e78:	d003      	beq.n	8007e82 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	60fb      	str	r3, [r7, #12]
 8007e80:	e00e      	b.n	8007ea0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007e82:	2001      	movs	r0, #1
 8007e84:	f7ff fed2 	bl	8007c2c <HAL_RCCEx_GetPeriphCLKFreq>
 8007e88:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2204      	movs	r2, #4
 8007e94:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e026      	b.n	8007ee8 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	0c1a      	lsrs	r2, r3, #16
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f002 020f 	and.w	r2, r2, #15
 8007eac:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	b292      	uxth	r2, r2
 8007eb6:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fb81 	bl	80085c0 <RTC_ExitInitMode>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d004      	beq.n	8007ece <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2204      	movs	r2, #4
 8007ec8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e00c      	b.n	8007ee8 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8007ee6:	2300      	movs	r3, #0
  }
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	40006c00 	.word	0x40006c00

08007ef4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007ef4:	b590      	push	{r4, r7, lr}
 8007ef6:	b087      	sub	sp, #28
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8007f00:	2300      	movs	r3, #0
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	2300      	movs	r3, #0
 8007f06:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d002      	beq.n	8007f14 <HAL_RTC_SetTime+0x20>
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d101      	bne.n	8007f18 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e080      	b.n	800801a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	7c1b      	ldrb	r3, [r3, #16]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d101      	bne.n	8007f24 <HAL_RTC_SetTime+0x30>
 8007f20:	2302      	movs	r3, #2
 8007f22:	e07a      	b.n	800801a <HAL_RTC_SetTime+0x126>
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2201      	movs	r2, #1
 8007f28:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d113      	bne.n	8007f5e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007f40:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	785b      	ldrb	r3, [r3, #1]
 8007f48:	4619      	mov	r1, r3
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	011b      	lsls	r3, r3, #4
 8007f4e:	1a5b      	subs	r3, r3, r1
 8007f50:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007f52:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8007f54:	68ba      	ldr	r2, [r7, #8]
 8007f56:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007f58:	4413      	add	r3, r2
 8007f5a:	617b      	str	r3, [r7, #20]
 8007f5c:	e01e      	b.n	8007f9c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 fb71 	bl	800864a <RTC_Bcd2ToByte>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007f70:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	785b      	ldrb	r3, [r3, #1]
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f000 fb66 	bl	800864a <RTC_Bcd2ToByte>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	461a      	mov	r2, r3
 8007f82:	4613      	mov	r3, r2
 8007f84:	011b      	lsls	r3, r3, #4
 8007f86:	1a9b      	subs	r3, r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007f8a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	789b      	ldrb	r3, [r3, #2]
 8007f90:	4618      	mov	r0, r3
 8007f92:	f000 fb5a 	bl	800864a <RTC_Bcd2ToByte>
 8007f96:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007f98:	4423      	add	r3, r4
 8007f9a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007f9c:	6979      	ldr	r1, [r7, #20]
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f000 fa7f 	bl	80084a2 <RTC_WriteTimeCounter>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d007      	beq.n	8007fba <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2204      	movs	r2, #4
 8007fae:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e02f      	b.n	800801a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	685a      	ldr	r2, [r3, #4]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f022 0205 	bic.w	r2, r2, #5
 8007fc8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007fca:	68f8      	ldr	r0, [r7, #12]
 8007fcc:	f000 fa90 	bl	80084f0 <RTC_ReadAlarmCounter>
 8007fd0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd8:	d018      	beq.n	800800c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d214      	bcs.n	800800c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8007fe8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007fec:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007fee:	6939      	ldr	r1, [r7, #16]
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 fa96 	bl	8008522 <RTC_WriteAlarmCounter>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d007      	beq.n	800800c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2204      	movs	r2, #4
 8008000:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e006      	b.n	800801a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2201      	movs	r2, #1
 8008010:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2200      	movs	r2, #0
 8008016:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8008018:	2300      	movs	r3, #0
  }
}
 800801a:	4618      	mov	r0, r3
 800801c:	371c      	adds	r7, #28
 800801e:	46bd      	mov	sp, r7
 8008020:	bd90      	pop	{r4, r7, pc}
	...

08008024 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b088      	sub	sp, #32
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	61bb      	str	r3, [r7, #24]
 8008034:	2300      	movs	r3, #0
 8008036:	61fb      	str	r3, [r7, #28]
 8008038:	2300      	movs	r3, #0
 800803a:	617b      	str	r3, [r7, #20]
 800803c:	2300      	movs	r3, #0
 800803e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d002      	beq.n	800804c <HAL_RTC_GetTime+0x28>
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d101      	bne.n	8008050 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	e0b5      	b.n	80081bc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	f003 0304 	and.w	r3, r3, #4
 800805a:	2b00      	cmp	r3, #0
 800805c:	d001      	beq.n	8008062 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e0ac      	b.n	80081bc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 f9ed 	bl	8008442 <RTC_ReadTimeCounter>
 8008068:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	4a55      	ldr	r2, [pc, #340]	@ (80081c4 <HAL_RTC_GetTime+0x1a0>)
 800806e:	fba2 2303 	umull	r2, r3, r2, r3
 8008072:	0adb      	lsrs	r3, r3, #11
 8008074:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8008076:	69ba      	ldr	r2, [r7, #24]
 8008078:	4b52      	ldr	r3, [pc, #328]	@ (80081c4 <HAL_RTC_GetTime+0x1a0>)
 800807a:	fba3 1302 	umull	r1, r3, r3, r2
 800807e:	0adb      	lsrs	r3, r3, #11
 8008080:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8008084:	fb01 f303 	mul.w	r3, r1, r3
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	4a4f      	ldr	r2, [pc, #316]	@ (80081c8 <HAL_RTC_GetTime+0x1a4>)
 800808c:	fba2 2303 	umull	r2, r3, r2, r3
 8008090:	095b      	lsrs	r3, r3, #5
 8008092:	b2da      	uxtb	r2, r3
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	4a4a      	ldr	r2, [pc, #296]	@ (80081c4 <HAL_RTC_GetTime+0x1a0>)
 800809c:	fba2 1203 	umull	r1, r2, r2, r3
 80080a0:	0ad2      	lsrs	r2, r2, #11
 80080a2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80080a6:	fb01 f202 	mul.w	r2, r1, r2
 80080aa:	1a9a      	subs	r2, r3, r2
 80080ac:	4b46      	ldr	r3, [pc, #280]	@ (80081c8 <HAL_RTC_GetTime+0x1a4>)
 80080ae:	fba3 1302 	umull	r1, r3, r3, r2
 80080b2:	0959      	lsrs	r1, r3, #5
 80080b4:	460b      	mov	r3, r1
 80080b6:	011b      	lsls	r3, r3, #4
 80080b8:	1a5b      	subs	r3, r3, r1
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	1ad1      	subs	r1, r2, r3
 80080be:	b2ca      	uxtb	r2, r1
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	2b17      	cmp	r3, #23
 80080c8:	d955      	bls.n	8008176 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	4a3f      	ldr	r2, [pc, #252]	@ (80081cc <HAL_RTC_GetTime+0x1a8>)
 80080ce:	fba2 2303 	umull	r2, r3, r2, r3
 80080d2:	091b      	lsrs	r3, r3, #4
 80080d4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80080d6:	6939      	ldr	r1, [r7, #16]
 80080d8:	4b3c      	ldr	r3, [pc, #240]	@ (80081cc <HAL_RTC_GetTime+0x1a8>)
 80080da:	fba3 2301 	umull	r2, r3, r3, r1
 80080de:	091a      	lsrs	r2, r3, #4
 80080e0:	4613      	mov	r3, r2
 80080e2:	005b      	lsls	r3, r3, #1
 80080e4:	4413      	add	r3, r2
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	1aca      	subs	r2, r1, r3
 80080ea:	b2d2      	uxtb	r2, r2
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f000 f9fd 	bl	80084f0 <RTC_ReadAlarmCounter>
 80080f6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080fe:	d008      	beq.n	8008112 <HAL_RTC_GetTime+0xee>
 8008100:	69fa      	ldr	r2, [r7, #28]
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	429a      	cmp	r2, r3
 8008106:	d904      	bls.n	8008112 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8008108:	69fa      	ldr	r2, [r7, #28]
 800810a:	69bb      	ldr	r3, [r7, #24]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	61fb      	str	r3, [r7, #28]
 8008110:	e002      	b.n	8008118 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8008112:	f04f 33ff 	mov.w	r3, #4294967295
 8008116:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	4a2d      	ldr	r2, [pc, #180]	@ (80081d0 <HAL_RTC_GetTime+0x1ac>)
 800811c:	fb02 f303 	mul.w	r3, r2, r3
 8008120:	69ba      	ldr	r2, [r7, #24]
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008126:	69b9      	ldr	r1, [r7, #24]
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f000 f9ba 	bl	80084a2 <RTC_WriteTimeCounter>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d001      	beq.n	8008138 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8008134:	2301      	movs	r3, #1
 8008136:	e041      	b.n	80081bc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008138:	69fb      	ldr	r3, [r7, #28]
 800813a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813e:	d00c      	beq.n	800815a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8008140:	69fa      	ldr	r2, [r7, #28]
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	4413      	add	r3, r2
 8008146:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008148:	69f9      	ldr	r1, [r7, #28]
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f000 f9e9 	bl	8008522 <RTC_WriteAlarmCounter>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00a      	beq.n	800816c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e030      	b.n	80081bc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800815a:	69f9      	ldr	r1, [r7, #28]
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 f9e0 	bl	8008522 <RTC_WriteAlarmCounter>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e027      	b.n	80081bc <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800816c:	6979      	ldr	r1, [r7, #20]
 800816e:	68f8      	ldr	r0, [r7, #12]
 8008170:	f000 fa88 	bl	8008684 <RTC_DateUpdate>
 8008174:	e003      	b.n	800817e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	b2da      	uxtb	r2, r3
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01a      	beq.n	80081ba <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	4618      	mov	r0, r3
 800818a:	f000 fa41 	bl	8008610 <RTC_ByteToBcd2>
 800818e:	4603      	mov	r3, r0
 8008190:	461a      	mov	r2, r3
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	785b      	ldrb	r3, [r3, #1]
 800819a:	4618      	mov	r0, r3
 800819c:	f000 fa38 	bl	8008610 <RTC_ByteToBcd2>
 80081a0:	4603      	mov	r3, r0
 80081a2:	461a      	mov	r2, r3
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	789b      	ldrb	r3, [r3, #2]
 80081ac:	4618      	mov	r0, r3
 80081ae:	f000 fa2f 	bl	8008610 <RTC_ByteToBcd2>
 80081b2:	4603      	mov	r3, r0
 80081b4:	461a      	mov	r2, r3
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3720      	adds	r7, #32
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	91a2b3c5 	.word	0x91a2b3c5
 80081c8:	88888889 	.word	0x88888889
 80081cc:	aaaaaaab 	.word	0xaaaaaaab
 80081d0:	00015180 	.word	0x00015180

080081d4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80081e0:	2300      	movs	r3, #0
 80081e2:	61fb      	str	r3, [r7, #28]
 80081e4:	2300      	movs	r3, #0
 80081e6:	61bb      	str	r3, [r7, #24]
 80081e8:	2300      	movs	r3, #0
 80081ea:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <HAL_RTC_SetDate+0x24>
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e097      	b.n	800832c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	7c1b      	ldrb	r3, [r3, #16]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d101      	bne.n	8008208 <HAL_RTC_SetDate+0x34>
 8008204:	2302      	movs	r3, #2
 8008206:	e091      	b.n	800832c <HAL_RTC_SetDate+0x158>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2201      	movs	r2, #1
 800820c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2202      	movs	r2, #2
 8008212:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10c      	bne.n	8008234 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	78da      	ldrb	r2, [r3, #3]
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	785a      	ldrb	r2, [r3, #1]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	789a      	ldrb	r2, [r3, #2]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	739a      	strb	r2, [r3, #14]
 8008232:	e01a      	b.n	800826a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	78db      	ldrb	r3, [r3, #3]
 8008238:	4618      	mov	r0, r3
 800823a:	f000 fa06 	bl	800864a <RTC_Bcd2ToByte>
 800823e:	4603      	mov	r3, r0
 8008240:	461a      	mov	r2, r3
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	785b      	ldrb	r3, [r3, #1]
 800824a:	4618      	mov	r0, r3
 800824c:	f000 f9fd 	bl	800864a <RTC_Bcd2ToByte>
 8008250:	4603      	mov	r3, r0
 8008252:	461a      	mov	r2, r3
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	789b      	ldrb	r3, [r3, #2]
 800825c:	4618      	mov	r0, r3
 800825e:	f000 f9f4 	bl	800864a <RTC_Bcd2ToByte>
 8008262:	4603      	mov	r3, r0
 8008264:	461a      	mov	r2, r3
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	7bdb      	ldrb	r3, [r3, #15]
 800826e:	4618      	mov	r0, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	7b59      	ldrb	r1, [r3, #13]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	7b9b      	ldrb	r3, [r3, #14]
 8008278:	461a      	mov	r2, r3
 800827a:	f000 fadf 	bl	800883c <RTC_WeekDayNum>
 800827e:	4603      	mov	r3, r0
 8008280:	461a      	mov	r2, r3
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	7b1a      	ldrb	r2, [r3, #12]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800828e:	68f8      	ldr	r0, [r7, #12]
 8008290:	f000 f8d7 	bl	8008442 <RTC_ReadTimeCounter>
 8008294:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	4a26      	ldr	r2, [pc, #152]	@ (8008334 <HAL_RTC_SetDate+0x160>)
 800829a:	fba2 2303 	umull	r2, r3, r2, r3
 800829e:	0adb      	lsrs	r3, r3, #11
 80082a0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	2b18      	cmp	r3, #24
 80082a6:	d93a      	bls.n	800831e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	4a23      	ldr	r2, [pc, #140]	@ (8008338 <HAL_RTC_SetDate+0x164>)
 80082ac:	fba2 2303 	umull	r2, r3, r2, r3
 80082b0:	091b      	lsrs	r3, r3, #4
 80082b2:	4a22      	ldr	r2, [pc, #136]	@ (800833c <HAL_RTC_SetDate+0x168>)
 80082b4:	fb02 f303 	mul.w	r3, r2, r3
 80082b8:	69fa      	ldr	r2, [r7, #28]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80082be:	69f9      	ldr	r1, [r7, #28]
 80082c0:	68f8      	ldr	r0, [r7, #12]
 80082c2:	f000 f8ee 	bl	80084a2 <RTC_WriteTimeCounter>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d007      	beq.n	80082dc <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2204      	movs	r2, #4
 80082d0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80082d8:	2301      	movs	r3, #1
 80082da:	e027      	b.n	800832c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 f907 	bl	80084f0 <RTC_ReadAlarmCounter>
 80082e2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ea:	d018      	beq.n	800831e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80082ec:	69ba      	ldr	r2, [r7, #24]
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d214      	bcs.n	800831e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80082fa:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80082fe:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008300:	69b9      	ldr	r1, [r7, #24]
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f000 f90d 	bl	8008522 <RTC_WriteAlarmCounter>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d007      	beq.n	800831e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2204      	movs	r2, #4
 8008312:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2200      	movs	r2, #0
 8008318:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e006      	b.n	800832c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2201      	movs	r2, #1
 8008322:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2200      	movs	r2, #0
 8008328:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800832a:	2300      	movs	r3, #0
}
 800832c:	4618      	mov	r0, r3
 800832e:	3720      	adds	r7, #32
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	91a2b3c5 	.word	0x91a2b3c5
 8008338:	aaaaaaab 	.word	0xaaaaaaab
 800833c:	00015180 	.word	0x00015180

08008340 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b086      	sub	sp, #24
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	60b9      	str	r1, [r7, #8]
 800834a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 800834c:	f107 0314 	add.w	r3, r7, #20
 8008350:	2100      	movs	r1, #0
 8008352:	460a      	mov	r2, r1
 8008354:	801a      	strh	r2, [r3, #0]
 8008356:	460a      	mov	r2, r1
 8008358:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d002      	beq.n	8008366 <HAL_RTC_GetDate+0x26>
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d101      	bne.n	800836a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	e03a      	b.n	80083e0 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800836a:	f107 0314 	add.w	r3, r7, #20
 800836e:	2200      	movs	r2, #0
 8008370:	4619      	mov	r1, r3
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	f7ff fe56 	bl	8008024 <HAL_RTC_GetTime>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d001      	beq.n	8008382 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e02e      	b.n	80083e0 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	7b1a      	ldrb	r2, [r3, #12]
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	7bda      	ldrb	r2, [r3, #15]
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	7b5a      	ldrb	r2, [r3, #13]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	7b9a      	ldrb	r2, [r3, #14]
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d01a      	beq.n	80083de <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	78db      	ldrb	r3, [r3, #3]
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 f92f 	bl	8008610 <RTC_ByteToBcd2>
 80083b2:	4603      	mov	r3, r0
 80083b4:	461a      	mov	r2, r3
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	785b      	ldrb	r3, [r3, #1]
 80083be:	4618      	mov	r0, r3
 80083c0:	f000 f926 	bl	8008610 <RTC_ByteToBcd2>
 80083c4:	4603      	mov	r3, r0
 80083c6:	461a      	mov	r2, r3
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	789b      	ldrb	r3, [r3, #2]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 f91d 	bl	8008610 <RTC_ByteToBcd2>
 80083d6:	4603      	mov	r3, r0
 80083d8:	461a      	mov	r2, r3
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083f0:	2300      	movs	r3, #0
 80083f2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e01d      	b.n	800843a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	685a      	ldr	r2, [r3, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f022 0208 	bic.w	r2, r2, #8
 800840c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800840e:	f7fc f91f 	bl	8004650 <HAL_GetTick>
 8008412:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008414:	e009      	b.n	800842a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008416:	f7fc f91b 	bl	8004650 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008424:	d901      	bls.n	800842a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8008426:	2303      	movs	r3, #3
 8008428:	e007      	b.n	800843a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	f003 0308 	and.w	r3, r3, #8
 8008434:	2b00      	cmp	r3, #0
 8008436:	d0ee      	beq.n	8008416 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8008438:	2300      	movs	r3, #0
}
 800843a:	4618      	mov	r0, r3
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8008442:	b480      	push	{r7}
 8008444:	b087      	sub	sp, #28
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800844a:	2300      	movs	r3, #0
 800844c:	827b      	strh	r3, [r7, #18]
 800844e:	2300      	movs	r3, #0
 8008450:	823b      	strh	r3, [r7, #16]
 8008452:	2300      	movs	r3, #0
 8008454:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8008456:	2300      	movs	r3, #0
 8008458:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	699b      	ldr	r3, [r3, #24]
 8008460:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	69db      	ldr	r3, [r3, #28]
 8008468:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	699b      	ldr	r3, [r3, #24]
 8008470:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8008472:	8a7a      	ldrh	r2, [r7, #18]
 8008474:	8a3b      	ldrh	r3, [r7, #16]
 8008476:	429a      	cmp	r2, r3
 8008478:	d008      	beq.n	800848c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800847a:	8a3b      	ldrh	r3, [r7, #16]
 800847c:	041a      	lsls	r2, r3, #16
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	69db      	ldr	r3, [r3, #28]
 8008484:	b29b      	uxth	r3, r3
 8008486:	4313      	orrs	r3, r2
 8008488:	617b      	str	r3, [r7, #20]
 800848a:	e004      	b.n	8008496 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800848c:	8a7b      	ldrh	r3, [r7, #18]
 800848e:	041a      	lsls	r2, r3, #16
 8008490:	89fb      	ldrh	r3, [r7, #14]
 8008492:	4313      	orrs	r3, r2
 8008494:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8008496:	697b      	ldr	r3, [r7, #20]
}
 8008498:	4618      	mov	r0, r3
 800849a:	371c      	adds	r7, #28
 800849c:	46bd      	mov	sp, r7
 800849e:	bc80      	pop	{r7}
 80084a0:	4770      	bx	lr

080084a2 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084ac:	2300      	movs	r3, #0
 80084ae:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 f85d 	bl	8008570 <RTC_EnterInitMode>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	73fb      	strb	r3, [r7, #15]
 80084c0:	e011      	b.n	80084e6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	683a      	ldr	r2, [r7, #0]
 80084c8:	0c12      	lsrs	r2, r2, #16
 80084ca:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	683a      	ldr	r2, [r7, #0]
 80084d2:	b292      	uxth	r2, r2
 80084d4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f872 	bl	80085c0 <RTC_ExitInitMode>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3710      	adds	r7, #16
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80084f8:	2300      	movs	r3, #0
 80084fa:	81fb      	strh	r3, [r7, #14]
 80084fc:	2300      	movs	r3, #0
 80084fe:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	6a1b      	ldr	r3, [r3, #32]
 8008506:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850e:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8008510:	89fb      	ldrh	r3, [r7, #14]
 8008512:	041a      	lsls	r2, r3, #16
 8008514:	89bb      	ldrh	r3, [r7, #12]
 8008516:	4313      	orrs	r3, r2
}
 8008518:	4618      	mov	r0, r3
 800851a:	3714      	adds	r7, #20
 800851c:	46bd      	mov	sp, r7
 800851e:	bc80      	pop	{r7}
 8008520:	4770      	bx	lr

08008522 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b084      	sub	sp, #16
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
 800852a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800852c:	2300      	movs	r3, #0
 800852e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 f81d 	bl	8008570 <RTC_EnterInitMode>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d002      	beq.n	8008542 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800853c:	2301      	movs	r3, #1
 800853e:	73fb      	strb	r3, [r7, #15]
 8008540:	e011      	b.n	8008566 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	0c12      	lsrs	r2, r2, #16
 800854a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	b292      	uxth	r2, r2
 8008554:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f832 	bl	80085c0 <RTC_ExitInitMode>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d001      	beq.n	8008566 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008566:	7bfb      	ldrb	r3, [r7, #15]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008578:	2300      	movs	r3, #0
 800857a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800857c:	f7fc f868 	bl	8004650 <HAL_GetTick>
 8008580:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008582:	e009      	b.n	8008598 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008584:	f7fc f864 	bl	8004650 <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008592:	d901      	bls.n	8008598 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8008594:	2303      	movs	r3, #3
 8008596:	e00f      	b.n	80085b8 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	f003 0320 	and.w	r3, r3, #32
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0ee      	beq.n	8008584 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f042 0210 	orr.w	r2, r2, #16
 80085b4:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80085b6:	2300      	movs	r3, #0
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3710      	adds	r7, #16
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80085c8:	2300      	movs	r3, #0
 80085ca:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685a      	ldr	r2, [r3, #4]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f022 0210 	bic.w	r2, r2, #16
 80085da:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80085dc:	f7fc f838 	bl	8004650 <HAL_GetTick>
 80085e0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80085e2:	e009      	b.n	80085f8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80085e4:	f7fc f834 	bl	8004650 <HAL_GetTick>
 80085e8:	4602      	mov	r2, r0
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085f2:	d901      	bls.n	80085f8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	e007      	b.n	8008608 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	f003 0320 	and.w	r3, r3, #32
 8008602:	2b00      	cmp	r3, #0
 8008604:	d0ee      	beq.n	80085e4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8008606:	2300      	movs	r3, #0
}
 8008608:	4618      	mov	r0, r3
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800861a:	2300      	movs	r3, #0
 800861c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800861e:	e005      	b.n	800862c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	3301      	adds	r3, #1
 8008624:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	3b0a      	subs	r3, #10
 800862a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800862c:	79fb      	ldrb	r3, [r7, #7]
 800862e:	2b09      	cmp	r3, #9
 8008630:	d8f6      	bhi.n	8008620 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	b2db      	uxtb	r3, r3
 8008636:	011b      	lsls	r3, r3, #4
 8008638:	b2da      	uxtb	r2, r3
 800863a:	79fb      	ldrb	r3, [r7, #7]
 800863c:	4313      	orrs	r3, r2
 800863e:	b2db      	uxtb	r3, r3
}
 8008640:	4618      	mov	r0, r3
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	bc80      	pop	{r7}
 8008648:	4770      	bx	lr

0800864a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800864a:	b480      	push	{r7}
 800864c:	b085      	sub	sp, #20
 800864e:	af00      	add	r7, sp, #0
 8008650:	4603      	mov	r3, r0
 8008652:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8008654:	2300      	movs	r3, #0
 8008656:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008658:	79fb      	ldrb	r3, [r7, #7]
 800865a:	091b      	lsrs	r3, r3, #4
 800865c:	b2db      	uxtb	r3, r3
 800865e:	461a      	mov	r2, r3
 8008660:	4613      	mov	r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4413      	add	r3, r2
 8008666:	005b      	lsls	r3, r3, #1
 8008668:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800866a:	79fb      	ldrb	r3, [r7, #7]
 800866c:	f003 030f 	and.w	r3, r3, #15
 8008670:	b2da      	uxtb	r2, r3
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	b2db      	uxtb	r3, r3
 8008676:	4413      	add	r3, r2
 8008678:	b2db      	uxtb	r3, r3
}
 800867a:	4618      	mov	r0, r3
 800867c:	3714      	adds	r7, #20
 800867e:	46bd      	mov	sp, r7
 8008680:	bc80      	pop	{r7}
 8008682:	4770      	bx	lr

08008684 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b086      	sub	sp, #24
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800868e:	2300      	movs	r3, #0
 8008690:	617b      	str	r3, [r7, #20]
 8008692:	2300      	movs	r3, #0
 8008694:	613b      	str	r3, [r7, #16]
 8008696:	2300      	movs	r3, #0
 8008698:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800869a:	2300      	movs	r3, #0
 800869c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	7bdb      	ldrb	r3, [r3, #15]
 80086a2:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	7b5b      	ldrb	r3, [r3, #13]
 80086a8:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	7b9b      	ldrb	r3, [r3, #14]
 80086ae:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80086b0:	2300      	movs	r3, #0
 80086b2:	60bb      	str	r3, [r7, #8]
 80086b4:	e06f      	b.n	8008796 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d011      	beq.n	80086e0 <RTC_DateUpdate+0x5c>
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	2b03      	cmp	r3, #3
 80086c0:	d00e      	beq.n	80086e0 <RTC_DateUpdate+0x5c>
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	2b05      	cmp	r3, #5
 80086c6:	d00b      	beq.n	80086e0 <RTC_DateUpdate+0x5c>
 80086c8:	693b      	ldr	r3, [r7, #16]
 80086ca:	2b07      	cmp	r3, #7
 80086cc:	d008      	beq.n	80086e0 <RTC_DateUpdate+0x5c>
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2b08      	cmp	r3, #8
 80086d2:	d005      	beq.n	80086e0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	2b0a      	cmp	r3, #10
 80086d8:	d002      	beq.n	80086e0 <RTC_DateUpdate+0x5c>
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	2b0c      	cmp	r3, #12
 80086de:	d117      	bne.n	8008710 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2b1e      	cmp	r3, #30
 80086e4:	d803      	bhi.n	80086ee <RTC_DateUpdate+0x6a>
      {
        day++;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	3301      	adds	r3, #1
 80086ea:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80086ec:	e050      	b.n	8008790 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	2b0c      	cmp	r3, #12
 80086f2:	d005      	beq.n	8008700 <RTC_DateUpdate+0x7c>
        {
          month++;
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	3301      	adds	r3, #1
 80086f8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80086fa:	2301      	movs	r3, #1
 80086fc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80086fe:	e047      	b.n	8008790 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8008700:	2301      	movs	r3, #1
 8008702:	613b      	str	r3, [r7, #16]
          day = 1U;
 8008704:	2301      	movs	r3, #1
 8008706:	60fb      	str	r3, [r7, #12]
          year++;
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	3301      	adds	r3, #1
 800870c:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800870e:	e03f      	b.n	8008790 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	2b04      	cmp	r3, #4
 8008714:	d008      	beq.n	8008728 <RTC_DateUpdate+0xa4>
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	2b06      	cmp	r3, #6
 800871a:	d005      	beq.n	8008728 <RTC_DateUpdate+0xa4>
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	2b09      	cmp	r3, #9
 8008720:	d002      	beq.n	8008728 <RTC_DateUpdate+0xa4>
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	2b0b      	cmp	r3, #11
 8008726:	d10c      	bne.n	8008742 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2b1d      	cmp	r3, #29
 800872c:	d803      	bhi.n	8008736 <RTC_DateUpdate+0xb2>
      {
        day++;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3301      	adds	r3, #1
 8008732:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8008734:	e02c      	b.n	8008790 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	3301      	adds	r3, #1
 800873a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800873c:	2301      	movs	r3, #1
 800873e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8008740:	e026      	b.n	8008790 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	2b02      	cmp	r3, #2
 8008746:	d123      	bne.n	8008790 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2b1b      	cmp	r3, #27
 800874c:	d803      	bhi.n	8008756 <RTC_DateUpdate+0xd2>
      {
        day++;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	3301      	adds	r3, #1
 8008752:	60fb      	str	r3, [r7, #12]
 8008754:	e01c      	b.n	8008790 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2b1c      	cmp	r3, #28
 800875a:	d111      	bne.n	8008780 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	b29b      	uxth	r3, r3
 8008760:	4618      	mov	r0, r3
 8008762:	f000 f839 	bl	80087d8 <RTC_IsLeapYear>
 8008766:	4603      	mov	r3, r0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d003      	beq.n	8008774 <RTC_DateUpdate+0xf0>
        {
          day++;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	3301      	adds	r3, #1
 8008770:	60fb      	str	r3, [r7, #12]
 8008772:	e00d      	b.n	8008790 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	3301      	adds	r3, #1
 8008778:	613b      	str	r3, [r7, #16]
          day = 1U;
 800877a:	2301      	movs	r3, #1
 800877c:	60fb      	str	r3, [r7, #12]
 800877e:	e007      	b.n	8008790 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2b1d      	cmp	r3, #29
 8008784:	d104      	bne.n	8008790 <RTC_DateUpdate+0x10c>
      {
        month++;
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	3301      	adds	r3, #1
 800878a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800878c:	2301      	movs	r3, #1
 800878e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	3301      	adds	r3, #1
 8008794:	60bb      	str	r3, [r7, #8]
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	429a      	cmp	r2, r3
 800879c:	d38b      	bcc.n	80086b6 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	b2da      	uxtb	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	b2da      	uxtb	r2, r3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	b2da      	uxtb	r2, r3
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	b2d2      	uxtb	r2, r2
 80087be:	4619      	mov	r1, r3
 80087c0:	6978      	ldr	r0, [r7, #20]
 80087c2:	f000 f83b 	bl	800883c <RTC_WeekDayNum>
 80087c6:	4603      	mov	r3, r0
 80087c8:	461a      	mov	r2, r3
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	731a      	strb	r2, [r3, #12]
}
 80087ce:	bf00      	nop
 80087d0:	3718      	adds	r7, #24
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
	...

080087d8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	4603      	mov	r3, r0
 80087e0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80087e2:	88fb      	ldrh	r3, [r7, #6]
 80087e4:	f003 0303 	and.w	r3, r3, #3
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80087ee:	2300      	movs	r3, #0
 80087f0:	e01d      	b.n	800882e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80087f2:	88fb      	ldrh	r3, [r7, #6]
 80087f4:	4a10      	ldr	r2, [pc, #64]	@ (8008838 <RTC_IsLeapYear+0x60>)
 80087f6:	fba2 1203 	umull	r1, r2, r2, r3
 80087fa:	0952      	lsrs	r2, r2, #5
 80087fc:	2164      	movs	r1, #100	@ 0x64
 80087fe:	fb01 f202 	mul.w	r2, r1, r2
 8008802:	1a9b      	subs	r3, r3, r2
 8008804:	b29b      	uxth	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d001      	beq.n	800880e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800880a:	2301      	movs	r3, #1
 800880c:	e00f      	b.n	800882e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800880e:	88fb      	ldrh	r3, [r7, #6]
 8008810:	4a09      	ldr	r2, [pc, #36]	@ (8008838 <RTC_IsLeapYear+0x60>)
 8008812:	fba2 1203 	umull	r1, r2, r2, r3
 8008816:	09d2      	lsrs	r2, r2, #7
 8008818:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800881c:	fb01 f202 	mul.w	r2, r1, r2
 8008820:	1a9b      	subs	r3, r3, r2
 8008822:	b29b      	uxth	r3, r3
 8008824:	2b00      	cmp	r3, #0
 8008826:	d101      	bne.n	800882c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8008828:	2301      	movs	r3, #1
 800882a:	e000      	b.n	800882e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800882c:	2300      	movs	r3, #0
  }
}
 800882e:	4618      	mov	r0, r3
 8008830:	370c      	adds	r7, #12
 8008832:	46bd      	mov	sp, r7
 8008834:	bc80      	pop	{r7}
 8008836:	4770      	bx	lr
 8008838:	51eb851f 	.word	0x51eb851f

0800883c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800883c:	b480      	push	{r7}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	70fb      	strb	r3, [r7, #3]
 8008848:	4613      	mov	r3, r2
 800884a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800884c:	2300      	movs	r3, #0
 800884e:	60bb      	str	r3, [r7, #8]
 8008850:	2300      	movs	r3, #0
 8008852:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800885a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800885c:	78fb      	ldrb	r3, [r7, #3]
 800885e:	2b02      	cmp	r3, #2
 8008860:	d82d      	bhi.n	80088be <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8008862:	78fa      	ldrb	r2, [r7, #3]
 8008864:	4613      	mov	r3, r2
 8008866:	005b      	lsls	r3, r3, #1
 8008868:	4413      	add	r3, r2
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	1a9b      	subs	r3, r3, r2
 800886e:	4a2c      	ldr	r2, [pc, #176]	@ (8008920 <RTC_WeekDayNum+0xe4>)
 8008870:	fba2 2303 	umull	r2, r3, r2, r3
 8008874:	085a      	lsrs	r2, r3, #1
 8008876:	78bb      	ldrb	r3, [r7, #2]
 8008878:	441a      	add	r2, r3
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	441a      	add	r2, r3
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	3b01      	subs	r3, #1
 8008882:	089b      	lsrs	r3, r3, #2
 8008884:	441a      	add	r2, r3
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	3b01      	subs	r3, #1
 800888a:	4926      	ldr	r1, [pc, #152]	@ (8008924 <RTC_WeekDayNum+0xe8>)
 800888c:	fba1 1303 	umull	r1, r3, r1, r3
 8008890:	095b      	lsrs	r3, r3, #5
 8008892:	1ad2      	subs	r2, r2, r3
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	3b01      	subs	r3, #1
 8008898:	4922      	ldr	r1, [pc, #136]	@ (8008924 <RTC_WeekDayNum+0xe8>)
 800889a:	fba1 1303 	umull	r1, r3, r1, r3
 800889e:	09db      	lsrs	r3, r3, #7
 80088a0:	4413      	add	r3, r2
 80088a2:	1d1a      	adds	r2, r3, #4
 80088a4:	4b20      	ldr	r3, [pc, #128]	@ (8008928 <RTC_WeekDayNum+0xec>)
 80088a6:	fba3 1302 	umull	r1, r3, r3, r2
 80088aa:	1ad1      	subs	r1, r2, r3
 80088ac:	0849      	lsrs	r1, r1, #1
 80088ae:	440b      	add	r3, r1
 80088b0:	0899      	lsrs	r1, r3, #2
 80088b2:	460b      	mov	r3, r1
 80088b4:	00db      	lsls	r3, r3, #3
 80088b6:	1a5b      	subs	r3, r3, r1
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	60fb      	str	r3, [r7, #12]
 80088bc:	e029      	b.n	8008912 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80088be:	78fa      	ldrb	r2, [r7, #3]
 80088c0:	4613      	mov	r3, r2
 80088c2:	005b      	lsls	r3, r3, #1
 80088c4:	4413      	add	r3, r2
 80088c6:	00db      	lsls	r3, r3, #3
 80088c8:	1a9b      	subs	r3, r3, r2
 80088ca:	4a15      	ldr	r2, [pc, #84]	@ (8008920 <RTC_WeekDayNum+0xe4>)
 80088cc:	fba2 2303 	umull	r2, r3, r2, r3
 80088d0:	085a      	lsrs	r2, r3, #1
 80088d2:	78bb      	ldrb	r3, [r7, #2]
 80088d4:	441a      	add	r2, r3
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	441a      	add	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	089b      	lsrs	r3, r3, #2
 80088de:	441a      	add	r2, r3
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	4910      	ldr	r1, [pc, #64]	@ (8008924 <RTC_WeekDayNum+0xe8>)
 80088e4:	fba1 1303 	umull	r1, r3, r1, r3
 80088e8:	095b      	lsrs	r3, r3, #5
 80088ea:	1ad2      	subs	r2, r2, r3
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	490d      	ldr	r1, [pc, #52]	@ (8008924 <RTC_WeekDayNum+0xe8>)
 80088f0:	fba1 1303 	umull	r1, r3, r1, r3
 80088f4:	09db      	lsrs	r3, r3, #7
 80088f6:	4413      	add	r3, r2
 80088f8:	1c9a      	adds	r2, r3, #2
 80088fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008928 <RTC_WeekDayNum+0xec>)
 80088fc:	fba3 1302 	umull	r1, r3, r3, r2
 8008900:	1ad1      	subs	r1, r2, r3
 8008902:	0849      	lsrs	r1, r1, #1
 8008904:	440b      	add	r3, r1
 8008906:	0899      	lsrs	r1, r3, #2
 8008908:	460b      	mov	r3, r1
 800890a:	00db      	lsls	r3, r3, #3
 800890c:	1a5b      	subs	r3, r3, r1
 800890e:	1ad3      	subs	r3, r2, r3
 8008910:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	b2db      	uxtb	r3, r3
}
 8008916:	4618      	mov	r0, r3
 8008918:	3714      	adds	r7, #20
 800891a:	46bd      	mov	sp, r7
 800891c:	bc80      	pop	{r7}
 800891e:	4770      	bx	lr
 8008920:	38e38e39 	.word	0x38e38e39
 8008924:	51eb851f 	.word	0x51eb851f
 8008928:	24924925 	.word	0x24924925

0800892c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d101      	bne.n	800893e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	e076      	b.n	8008a2c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008942:	2b00      	cmp	r3, #0
 8008944:	d108      	bne.n	8008958 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800894e:	d009      	beq.n	8008964 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	61da      	str	r2, [r3, #28]
 8008956:	e005      	b.n	8008964 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d106      	bne.n	8008984 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7fb fb7e 	bl	8004080 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681a      	ldr	r2, [r3, #0]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800899a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80089ac:	431a      	orrs	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089b6:	431a      	orrs	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	f003 0302 	and.w	r3, r3, #2
 80089c0:	431a      	orrs	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	695b      	ldr	r3, [r3, #20]
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	431a      	orrs	r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089d4:	431a      	orrs	r2, r3
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80089de:	431a      	orrs	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089e8:	ea42 0103 	orr.w	r1, r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	430a      	orrs	r2, r1
 80089fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	699b      	ldr	r3, [r3, #24]
 8008a00:	0c1a      	lsrs	r2, r3, #16
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f002 0204 	and.w	r2, r2, #4
 8008a0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	69da      	ldr	r2, [r3, #28]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3708      	adds	r7, #8
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b088      	sub	sp, #32
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	603b      	str	r3, [r7, #0]
 8008a40:	4613      	mov	r3, r2
 8008a42:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a44:	2300      	movs	r3, #0
 8008a46:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d101      	bne.n	8008a56 <HAL_SPI_Transmit+0x22>
 8008a52:	2302      	movs	r3, #2
 8008a54:	e12d      	b.n	8008cb2 <HAL_SPI_Transmit+0x27e>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a5e:	f7fb fdf7 	bl	8004650 <HAL_GetTick>
 8008a62:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008a64:	88fb      	ldrh	r3, [r7, #6]
 8008a66:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d002      	beq.n	8008a7a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008a74:	2302      	movs	r3, #2
 8008a76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008a78:	e116      	b.n	8008ca8 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d002      	beq.n	8008a86 <HAL_SPI_Transmit+0x52>
 8008a80:	88fb      	ldrh	r3, [r7, #6]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008a86:	2301      	movs	r3, #1
 8008a88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008a8a:	e10d      	b.n	8008ca8 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2203      	movs	r2, #3
 8008a90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2200      	movs	r2, #0
 8008a98:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	68ba      	ldr	r2, [r7, #8]
 8008a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	88fa      	ldrh	r2, [r7, #6]
 8008aa4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	88fa      	ldrh	r2, [r7, #6]
 8008aaa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2200      	movs	r2, #0
 8008abc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ad2:	d10f      	bne.n	8008af4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ae2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008af2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008afe:	2b40      	cmp	r3, #64	@ 0x40
 8008b00:	d007      	beq.n	8008b12 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	681a      	ldr	r2, [r3, #0]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b1a:	d14f      	bne.n	8008bbc <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d002      	beq.n	8008b2a <HAL_SPI_Transmit+0xf6>
 8008b24:	8afb      	ldrh	r3, [r7, #22]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d142      	bne.n	8008bb0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b2e:	881a      	ldrh	r2, [r3, #0]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b3a:	1c9a      	adds	r2, r3, #2
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	3b01      	subs	r3, #1
 8008b48:	b29a      	uxth	r2, r3
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008b4e:	e02f      	b.n	8008bb0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	f003 0302 	and.w	r3, r3, #2
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d112      	bne.n	8008b84 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b62:	881a      	ldrh	r2, [r3, #0]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b6e:	1c9a      	adds	r2, r3, #2
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	b29a      	uxth	r2, r3
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008b82:	e015      	b.n	8008bb0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b84:	f7fb fd64 	bl	8004650 <HAL_GetTick>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	1ad3      	subs	r3, r2, r3
 8008b8e:	683a      	ldr	r2, [r7, #0]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d803      	bhi.n	8008b9c <HAL_SPI_Transmit+0x168>
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b9a:	d102      	bne.n	8008ba2 <HAL_SPI_Transmit+0x16e>
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d106      	bne.n	8008bb0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8008ba2:	2303      	movs	r3, #3
 8008ba4:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8008bae:	e07b      	b.n	8008ca8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d1ca      	bne.n	8008b50 <HAL_SPI_Transmit+0x11c>
 8008bba:	e050      	b.n	8008c5e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d002      	beq.n	8008bca <HAL_SPI_Transmit+0x196>
 8008bc4:	8afb      	ldrh	r3, [r7, #22]
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d144      	bne.n	8008c54 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	330c      	adds	r3, #12
 8008bd4:	7812      	ldrb	r2, [r2, #0]
 8008bd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bdc:	1c5a      	adds	r2, r3, #1
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	3b01      	subs	r3, #1
 8008bea:	b29a      	uxth	r2, r3
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008bf0:	e030      	b.n	8008c54 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	f003 0302 	and.w	r3, r3, #2
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d113      	bne.n	8008c28 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	330c      	adds	r3, #12
 8008c0a:	7812      	ldrb	r2, [r2, #0]
 8008c0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c12:	1c5a      	adds	r2, r3, #1
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	b29a      	uxth	r2, r3
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008c26:	e015      	b.n	8008c54 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c28:	f7fb fd12 	bl	8004650 <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	683a      	ldr	r2, [r7, #0]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d803      	bhi.n	8008c40 <HAL_SPI_Transmit+0x20c>
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3e:	d102      	bne.n	8008c46 <HAL_SPI_Transmit+0x212>
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d106      	bne.n	8008c54 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8008c46:	2303      	movs	r3, #3
 8008c48:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8008c52:	e029      	b.n	8008ca8 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1c9      	bne.n	8008bf2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c5e:	69ba      	ldr	r2, [r7, #24]
 8008c60:	6839      	ldr	r1, [r7, #0]
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f000 fa62 	bl	800912c <SPI_EndRxTxTransaction>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2220      	movs	r2, #32
 8008c72:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10a      	bne.n	8008c92 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	613b      	str	r3, [r7, #16]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	613b      	str	r3, [r7, #16]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	613b      	str	r3, [r7, #16]
 8008c90:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d002      	beq.n	8008ca0 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	77fb      	strb	r3, [r7, #31]
 8008c9e:	e003      	b.n	8008ca8 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8008cb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3720      	adds	r7, #32
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b08c      	sub	sp, #48	@ 0x30
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	60f8      	str	r0, [r7, #12]
 8008cc2:	60b9      	str	r1, [r7, #8]
 8008cc4:	607a      	str	r2, [r7, #4]
 8008cc6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d101      	bne.n	8008ce0 <HAL_SPI_TransmitReceive+0x26>
 8008cdc:	2302      	movs	r3, #2
 8008cde:	e198      	b.n	8009012 <HAL_SPI_TransmitReceive+0x358>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ce8:	f7fb fcb2 	bl	8004650 <HAL_GetTick>
 8008cec:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008cf4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008cfe:	887b      	ldrh	r3, [r7, #2]
 8008d00:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d00f      	beq.n	8008d2a <HAL_SPI_TransmitReceive+0x70>
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d10:	d107      	bne.n	8008d22 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d103      	bne.n	8008d22 <HAL_SPI_TransmitReceive+0x68>
 8008d1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008d1e:	2b04      	cmp	r3, #4
 8008d20:	d003      	beq.n	8008d2a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008d22:	2302      	movs	r3, #2
 8008d24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008d28:	e16d      	b.n	8009006 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d005      	beq.n	8008d3c <HAL_SPI_TransmitReceive+0x82>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d002      	beq.n	8008d3c <HAL_SPI_TransmitReceive+0x82>
 8008d36:	887b      	ldrh	r3, [r7, #2]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d103      	bne.n	8008d44 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008d42:	e160      	b.n	8009006 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b04      	cmp	r3, #4
 8008d4e:	d003      	beq.n	8008d58 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2205      	movs	r2, #5
 8008d54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	887a      	ldrh	r2, [r7, #2]
 8008d68:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	887a      	ldrh	r2, [r7, #2]
 8008d6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	68ba      	ldr	r2, [r7, #8]
 8008d74:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	887a      	ldrh	r2, [r7, #2]
 8008d7a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	887a      	ldrh	r2, [r7, #2]
 8008d80:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d98:	2b40      	cmp	r3, #64	@ 0x40
 8008d9a:	d007      	beq.n	8008dac <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008daa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008db4:	d17c      	bne.n	8008eb0 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d002      	beq.n	8008dc4 <HAL_SPI_TransmitReceive+0x10a>
 8008dbe:	8b7b      	ldrh	r3, [r7, #26]
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d16a      	bne.n	8008e9a <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dc8:	881a      	ldrh	r2, [r3, #0]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dd4:	1c9a      	adds	r2, r3, #2
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	3b01      	subs	r3, #1
 8008de2:	b29a      	uxth	r2, r3
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008de8:	e057      	b.n	8008e9a <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	f003 0302 	and.w	r3, r3, #2
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d11b      	bne.n	8008e30 <HAL_SPI_TransmitReceive+0x176>
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d016      	beq.n	8008e30 <HAL_SPI_TransmitReceive+0x176>
 8008e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d113      	bne.n	8008e30 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e0c:	881a      	ldrh	r2, [r3, #0]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e18:	1c9a      	adds	r2, r3, #2
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	3b01      	subs	r3, #1
 8008e26:	b29a      	uxth	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f003 0301 	and.w	r3, r3, #1
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d119      	bne.n	8008e72 <HAL_SPI_TransmitReceive+0x1b8>
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d014      	beq.n	8008e72 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68da      	ldr	r2, [r3, #12]
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e52:	b292      	uxth	r2, r2
 8008e54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e5a:	1c9a      	adds	r2, r3, #2
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	3b01      	subs	r3, #1
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e72:	f7fb fbed 	bl	8004650 <HAL_GetTick>
 8008e76:	4602      	mov	r2, r0
 8008e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7a:	1ad3      	subs	r3, r2, r3
 8008e7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d80b      	bhi.n	8008e9a <HAL_SPI_TransmitReceive+0x1e0>
 8008e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e88:	d007      	beq.n	8008e9a <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8008e8a:	2303      	movs	r3, #3
 8008e8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8008e98:	e0b5      	b.n	8009006 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1a2      	bne.n	8008dea <HAL_SPI_TransmitReceive+0x130>
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d19d      	bne.n	8008dea <HAL_SPI_TransmitReceive+0x130>
 8008eae:	e080      	b.n	8008fb2 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d002      	beq.n	8008ebe <HAL_SPI_TransmitReceive+0x204>
 8008eb8:	8b7b      	ldrh	r3, [r7, #26]
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d16f      	bne.n	8008f9e <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	330c      	adds	r3, #12
 8008ec8:	7812      	ldrb	r2, [r2, #0]
 8008eca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ed0:	1c5a      	adds	r2, r3, #1
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	3b01      	subs	r3, #1
 8008ede:	b29a      	uxth	r2, r3
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ee4:	e05b      	b.n	8008f9e <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	f003 0302 	and.w	r3, r3, #2
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d11c      	bne.n	8008f2e <HAL_SPI_TransmitReceive+0x274>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d017      	beq.n	8008f2e <HAL_SPI_TransmitReceive+0x274>
 8008efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d114      	bne.n	8008f2e <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	330c      	adds	r3, #12
 8008f0e:	7812      	ldrb	r2, [r2, #0]
 8008f10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f16:	1c5a      	adds	r2, r3, #1
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	3b01      	subs	r3, #1
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	f003 0301 	and.w	r3, r3, #1
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d119      	bne.n	8008f70 <HAL_SPI_TransmitReceive+0x2b6>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d014      	beq.n	8008f70 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	68da      	ldr	r2, [r3, #12]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f50:	b2d2      	uxtb	r2, r2
 8008f52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f58:	1c5a      	adds	r2, r3, #1
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	3b01      	subs	r3, #1
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f70:	f7fb fb6e 	bl	8004650 <HAL_GetTick>
 8008f74:	4602      	mov	r2, r0
 8008f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d803      	bhi.n	8008f88 <HAL_SPI_TransmitReceive+0x2ce>
 8008f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f86:	d102      	bne.n	8008f8e <HAL_SPI_TransmitReceive+0x2d4>
 8008f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d107      	bne.n	8008f9e <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8008f9c:	e033      	b.n	8009006 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d19e      	bne.n	8008ee6 <HAL_SPI_TransmitReceive+0x22c>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d199      	bne.n	8008ee6 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fb4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008fb6:	68f8      	ldr	r0, [r7, #12]
 8008fb8:	f000 f8b8 	bl	800912c <SPI_EndRxTxTransaction>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d006      	beq.n	8008fd0 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2220      	movs	r2, #32
 8008fcc:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8008fce:	e01a      	b.n	8009006 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d10a      	bne.n	8008fee <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fd8:	2300      	movs	r3, #0
 8008fda:	617b      	str	r3, [r7, #20]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	617b      	str	r3, [r7, #20]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	617b      	str	r3, [r7, #20]
 8008fec:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d003      	beq.n	8008ffe <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ffc:	e003      	b.n	8009006 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2201      	movs	r2, #1
 8009002:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800900e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8009012:	4618      	mov	r0, r3
 8009014:	3730      	adds	r7, #48	@ 0x30
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
	...

0800901c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b088      	sub	sp, #32
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	603b      	str	r3, [r7, #0]
 8009028:	4613      	mov	r3, r2
 800902a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800902c:	f7fb fb10 	bl	8004650 <HAL_GetTick>
 8009030:	4602      	mov	r2, r0
 8009032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009034:	1a9b      	subs	r3, r3, r2
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	4413      	add	r3, r2
 800903a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800903c:	f7fb fb08 	bl	8004650 <HAL_GetTick>
 8009040:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009042:	4b39      	ldr	r3, [pc, #228]	@ (8009128 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	015b      	lsls	r3, r3, #5
 8009048:	0d1b      	lsrs	r3, r3, #20
 800904a:	69fa      	ldr	r2, [r7, #28]
 800904c:	fb02 f303 	mul.w	r3, r2, r3
 8009050:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009052:	e054      	b.n	80090fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800905a:	d050      	beq.n	80090fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800905c:	f7fb faf8 	bl	8004650 <HAL_GetTick>
 8009060:	4602      	mov	r2, r0
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	1ad3      	subs	r3, r2, r3
 8009066:	69fa      	ldr	r2, [r7, #28]
 8009068:	429a      	cmp	r2, r3
 800906a:	d902      	bls.n	8009072 <SPI_WaitFlagStateUntilTimeout+0x56>
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d13d      	bne.n	80090ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	685a      	ldr	r2, [r3, #4]
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009080:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800908a:	d111      	bne.n	80090b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009094:	d004      	beq.n	80090a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800909e:	d107      	bne.n	80090b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090b8:	d10f      	bne.n	80090da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090c8:	601a      	str	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2200      	movs	r2, #0
 80090e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e017      	b.n	800911e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d101      	bne.n	80090f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80090f4:	2300      	movs	r3, #0
 80090f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	3b01      	subs	r3, #1
 80090fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	689a      	ldr	r2, [r3, #8]
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	4013      	ands	r3, r2
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	429a      	cmp	r2, r3
 800910c:	bf0c      	ite	eq
 800910e:	2301      	moveq	r3, #1
 8009110:	2300      	movne	r3, #0
 8009112:	b2db      	uxtb	r3, r3
 8009114:	461a      	mov	r2, r3
 8009116:	79fb      	ldrb	r3, [r7, #7]
 8009118:	429a      	cmp	r2, r3
 800911a:	d19b      	bne.n	8009054 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3720      	adds	r7, #32
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	200000e0 	.word	0x200000e0

0800912c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b086      	sub	sp, #24
 8009130:	af02      	add	r7, sp, #8
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	9300      	str	r3, [sp, #0]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	2200      	movs	r2, #0
 8009140:	2180      	movs	r1, #128	@ 0x80
 8009142:	68f8      	ldr	r0, [r7, #12]
 8009144:	f7ff ff6a 	bl	800901c <SPI_WaitFlagStateUntilTimeout>
 8009148:	4603      	mov	r3, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	d007      	beq.n	800915e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009152:	f043 0220 	orr.w	r2, r3, #32
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800915a:	2303      	movs	r3, #3
 800915c:	e000      	b.n	8009160 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d101      	bne.n	800917a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	e041      	b.n	80091fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009180:	b2db      	uxtb	r3, r3
 8009182:	2b00      	cmp	r3, #0
 8009184:	d106      	bne.n	8009194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 f839 	bl	8009206 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	3304      	adds	r3, #4
 80091a4:	4619      	mov	r1, r3
 80091a6:	4610      	mov	r0, r2
 80091a8:	f000 f9c2 	bl	8009530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091fc:	2300      	movs	r3, #0
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3708      	adds	r7, #8
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}

08009206 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009206:	b480      	push	{r7}
 8009208:	b083      	sub	sp, #12
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800920e:	bf00      	nop
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	bc80      	pop	{r7}
 8009216:	4770      	bx	lr

08009218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b01      	cmp	r3, #1
 800922a:	d001      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e044      	b.n	80092ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68da      	ldr	r2, [r3, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f042 0201 	orr.w	r2, r2, #1
 8009246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a1d      	ldr	r2, [pc, #116]	@ (80092c4 <HAL_TIM_Base_Start_IT+0xac>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d018      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a1c      	ldr	r2, [pc, #112]	@ (80092c8 <HAL_TIM_Base_Start_IT+0xb0>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d013      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009264:	d00e      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a18      	ldr	r2, [pc, #96]	@ (80092cc <HAL_TIM_Base_Start_IT+0xb4>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d009      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a16      	ldr	r2, [pc, #88]	@ (80092d0 <HAL_TIM_Base_Start_IT+0xb8>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d004      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a15      	ldr	r2, [pc, #84]	@ (80092d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d111      	bne.n	80092a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2b06      	cmp	r3, #6
 8009294:	d010      	beq.n	80092b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f042 0201 	orr.w	r2, r2, #1
 80092a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092a6:	e007      	b.n	80092b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f042 0201 	orr.w	r2, r2, #1
 80092b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092b8:	2300      	movs	r3, #0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3714      	adds	r7, #20
 80092be:	46bd      	mov	sp, r7
 80092c0:	bc80      	pop	{r7}
 80092c2:	4770      	bx	lr
 80092c4:	40012c00 	.word	0x40012c00
 80092c8:	40013400 	.word	0x40013400
 80092cc:	40000400 	.word	0x40000400
 80092d0:	40000800 	.word	0x40000800
 80092d4:	40000c00 	.word	0x40000c00

080092d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	f003 0302 	and.w	r3, r3, #2
 80092ea:	2b02      	cmp	r3, #2
 80092ec:	d122      	bne.n	8009334 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	68db      	ldr	r3, [r3, #12]
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d11b      	bne.n	8009334 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f06f 0202 	mvn.w	r2, #2
 8009304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2201      	movs	r2, #1
 800930a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	f003 0303 	and.w	r3, r3, #3
 8009316:	2b00      	cmp	r3, #0
 8009318:	d003      	beq.n	8009322 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f8ed 	bl	80094fa <HAL_TIM_IC_CaptureCallback>
 8009320:	e005      	b.n	800932e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f8e0 	bl	80094e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 f8ef 	bl	800950c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	f003 0304 	and.w	r3, r3, #4
 800933e:	2b04      	cmp	r3, #4
 8009340:	d122      	bne.n	8009388 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	f003 0304 	and.w	r3, r3, #4
 800934c:	2b04      	cmp	r3, #4
 800934e:	d11b      	bne.n	8009388 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f06f 0204 	mvn.w	r2, #4
 8009358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2202      	movs	r2, #2
 800935e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	699b      	ldr	r3, [r3, #24]
 8009366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800936a:	2b00      	cmp	r3, #0
 800936c:	d003      	beq.n	8009376 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f8c3 	bl	80094fa <HAL_TIM_IC_CaptureCallback>
 8009374:	e005      	b.n	8009382 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 f8b6 	bl	80094e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 f8c5 	bl	800950c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	691b      	ldr	r3, [r3, #16]
 800938e:	f003 0308 	and.w	r3, r3, #8
 8009392:	2b08      	cmp	r3, #8
 8009394:	d122      	bne.n	80093dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	68db      	ldr	r3, [r3, #12]
 800939c:	f003 0308 	and.w	r3, r3, #8
 80093a0:	2b08      	cmp	r3, #8
 80093a2:	d11b      	bne.n	80093dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f06f 0208 	mvn.w	r2, #8
 80093ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2204      	movs	r2, #4
 80093b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	69db      	ldr	r3, [r3, #28]
 80093ba:	f003 0303 	and.w	r3, r3, #3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 f899 	bl	80094fa <HAL_TIM_IC_CaptureCallback>
 80093c8:	e005      	b.n	80093d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 f88c 	bl	80094e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 f89b 	bl	800950c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	691b      	ldr	r3, [r3, #16]
 80093e2:	f003 0310 	and.w	r3, r3, #16
 80093e6:	2b10      	cmp	r3, #16
 80093e8:	d122      	bne.n	8009430 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	f003 0310 	and.w	r3, r3, #16
 80093f4:	2b10      	cmp	r3, #16
 80093f6:	d11b      	bne.n	8009430 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f06f 0210 	mvn.w	r2, #16
 8009400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2208      	movs	r2, #8
 8009406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	69db      	ldr	r3, [r3, #28]
 800940e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009412:	2b00      	cmp	r3, #0
 8009414:	d003      	beq.n	800941e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f86f 	bl	80094fa <HAL_TIM_IC_CaptureCallback>
 800941c:	e005      	b.n	800942a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 f862 	bl	80094e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 f871 	bl	800950c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	f003 0301 	and.w	r3, r3, #1
 800943a:	2b01      	cmp	r3, #1
 800943c:	d10e      	bne.n	800945c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	f003 0301 	and.w	r3, r3, #1
 8009448:	2b01      	cmp	r3, #1
 800944a:	d107      	bne.n	800945c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f06f 0201 	mvn.w	r2, #1
 8009454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f7f9 fe34 	bl	80030c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	691b      	ldr	r3, [r3, #16]
 8009462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009466:	2b80      	cmp	r3, #128	@ 0x80
 8009468:	d10e      	bne.n	8009488 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009474:	2b80      	cmp	r3, #128	@ 0x80
 8009476:	d107      	bne.n	8009488 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 f8d7 	bl	8009636 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	691b      	ldr	r3, [r3, #16]
 800948e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009492:	2b40      	cmp	r3, #64	@ 0x40
 8009494:	d10e      	bne.n	80094b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094a0:	2b40      	cmp	r3, #64	@ 0x40
 80094a2:	d107      	bne.n	80094b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80094ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f835 	bl	800951e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	f003 0320 	and.w	r3, r3, #32
 80094be:	2b20      	cmp	r3, #32
 80094c0:	d10e      	bne.n	80094e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	f003 0320 	and.w	r3, r3, #32
 80094cc:	2b20      	cmp	r3, #32
 80094ce:	d107      	bne.n	80094e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f06f 0220 	mvn.w	r2, #32
 80094d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 f8a2 	bl	8009624 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094e0:	bf00      	nop
 80094e2:	3708      	adds	r7, #8
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b083      	sub	sp, #12
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80094f0:	bf00      	nop
 80094f2:	370c      	adds	r7, #12
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bc80      	pop	{r7}
 80094f8:	4770      	bx	lr

080094fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b083      	sub	sp, #12
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009502:	bf00      	nop
 8009504:	370c      	adds	r7, #12
 8009506:	46bd      	mov	sp, r7
 8009508:	bc80      	pop	{r7}
 800950a:	4770      	bx	lr

0800950c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009514:	bf00      	nop
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	bc80      	pop	{r7}
 800951c:	4770      	bx	lr

0800951e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800951e:	b480      	push	{r7}
 8009520:	b083      	sub	sp, #12
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009526:	bf00      	nop
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	bc80      	pop	{r7}
 800952e:	4770      	bx	lr

08009530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009530:	b480      	push	{r7}
 8009532:	b085      	sub	sp, #20
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a33      	ldr	r2, [pc, #204]	@ (8009610 <TIM_Base_SetConfig+0xe0>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d013      	beq.n	8009570 <TIM_Base_SetConfig+0x40>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a32      	ldr	r2, [pc, #200]	@ (8009614 <TIM_Base_SetConfig+0xe4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d00f      	beq.n	8009570 <TIM_Base_SetConfig+0x40>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009556:	d00b      	beq.n	8009570 <TIM_Base_SetConfig+0x40>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	4a2f      	ldr	r2, [pc, #188]	@ (8009618 <TIM_Base_SetConfig+0xe8>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d007      	beq.n	8009570 <TIM_Base_SetConfig+0x40>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	4a2e      	ldr	r2, [pc, #184]	@ (800961c <TIM_Base_SetConfig+0xec>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d003      	beq.n	8009570 <TIM_Base_SetConfig+0x40>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4a2d      	ldr	r2, [pc, #180]	@ (8009620 <TIM_Base_SetConfig+0xf0>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d108      	bne.n	8009582 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009576:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	68fa      	ldr	r2, [r7, #12]
 800957e:	4313      	orrs	r3, r2
 8009580:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a22      	ldr	r2, [pc, #136]	@ (8009610 <TIM_Base_SetConfig+0xe0>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d013      	beq.n	80095b2 <TIM_Base_SetConfig+0x82>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a21      	ldr	r2, [pc, #132]	@ (8009614 <TIM_Base_SetConfig+0xe4>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d00f      	beq.n	80095b2 <TIM_Base_SetConfig+0x82>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009598:	d00b      	beq.n	80095b2 <TIM_Base_SetConfig+0x82>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4a1e      	ldr	r2, [pc, #120]	@ (8009618 <TIM_Base_SetConfig+0xe8>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d007      	beq.n	80095b2 <TIM_Base_SetConfig+0x82>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4a1d      	ldr	r2, [pc, #116]	@ (800961c <TIM_Base_SetConfig+0xec>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d003      	beq.n	80095b2 <TIM_Base_SetConfig+0x82>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	4a1c      	ldr	r2, [pc, #112]	@ (8009620 <TIM_Base_SetConfig+0xf0>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d108      	bne.n	80095c4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	68db      	ldr	r3, [r3, #12]
 80095be:	68fa      	ldr	r2, [r7, #12]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	689a      	ldr	r2, [r3, #8]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a09      	ldr	r2, [pc, #36]	@ (8009610 <TIM_Base_SetConfig+0xe0>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d003      	beq.n	80095f8 <TIM_Base_SetConfig+0xc8>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a08      	ldr	r2, [pc, #32]	@ (8009614 <TIM_Base_SetConfig+0xe4>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d103      	bne.n	8009600 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	691a      	ldr	r2, [r3, #16]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	615a      	str	r2, [r3, #20]
}
 8009606:	bf00      	nop
 8009608:	3714      	adds	r7, #20
 800960a:	46bd      	mov	sp, r7
 800960c:	bc80      	pop	{r7}
 800960e:	4770      	bx	lr
 8009610:	40012c00 	.word	0x40012c00
 8009614:	40013400 	.word	0x40013400
 8009618:	40000400 	.word	0x40000400
 800961c:	40000800 	.word	0x40000800
 8009620:	40000c00 	.word	0x40000c00

08009624 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	bc80      	pop	{r7}
 8009634:	4770      	bx	lr

08009636 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009636:	b480      	push	{r7}
 8009638:	b083      	sub	sp, #12
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800963e:	bf00      	nop
 8009640:	370c      	adds	r7, #12
 8009642:	46bd      	mov	sp, r7
 8009644:	bc80      	pop	{r7}
 8009646:	4770      	bx	lr

08009648 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	e042      	b.n	80096e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009660:	b2db      	uxtb	r3, r3
 8009662:	2b00      	cmp	r3, #0
 8009664:	d106      	bne.n	8009674 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7fa ff0a 	bl	8004488 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2224      	movs	r2, #36	@ 0x24
 8009678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	68da      	ldr	r2, [r3, #12]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800968a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 f91d 	bl	80098cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	691a      	ldr	r2, [r3, #16]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	695a      	ldr	r2, [r3, #20]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	68da      	ldr	r2, [r3, #12]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2220      	movs	r2, #32
 80096cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2220      	movs	r2, #32
 80096d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80096de:	2300      	movs	r3, #0
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3708      	adds	r7, #8
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b08a      	sub	sp, #40	@ 0x28
 80096ec:	af02      	add	r7, sp, #8
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	603b      	str	r3, [r7, #0]
 80096f4:	4613      	mov	r3, r2
 80096f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80096f8:	2300      	movs	r3, #0
 80096fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009702:	b2db      	uxtb	r3, r3
 8009704:	2b20      	cmp	r3, #32
 8009706:	d16d      	bne.n	80097e4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d002      	beq.n	8009714 <HAL_UART_Transmit+0x2c>
 800970e:	88fb      	ldrh	r3, [r7, #6]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d101      	bne.n	8009718 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e066      	b.n	80097e6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2200      	movs	r2, #0
 800971c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2221      	movs	r2, #33	@ 0x21
 8009722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009726:	f7fa ff93 	bl	8004650 <HAL_GetTick>
 800972a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	88fa      	ldrh	r2, [r7, #6]
 8009730:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	88fa      	ldrh	r2, [r7, #6]
 8009736:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009740:	d108      	bne.n	8009754 <HAL_UART_Transmit+0x6c>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	691b      	ldr	r3, [r3, #16]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d104      	bne.n	8009754 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800974a:	2300      	movs	r3, #0
 800974c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	61bb      	str	r3, [r7, #24]
 8009752:	e003      	b.n	800975c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009758:	2300      	movs	r3, #0
 800975a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800975c:	e02a      	b.n	80097b4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	9300      	str	r3, [sp, #0]
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	2200      	movs	r2, #0
 8009766:	2180      	movs	r1, #128	@ 0x80
 8009768:	68f8      	ldr	r0, [r7, #12]
 800976a:	f000 f840 	bl	80097ee <UART_WaitOnFlagUntilTimeout>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d001      	beq.n	8009778 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8009774:	2303      	movs	r3, #3
 8009776:	e036      	b.n	80097e6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d10b      	bne.n	8009796 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	881b      	ldrh	r3, [r3, #0]
 8009782:	461a      	mov	r2, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800978c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	3302      	adds	r3, #2
 8009792:	61bb      	str	r3, [r7, #24]
 8009794:	e007      	b.n	80097a6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009796:	69fb      	ldr	r3, [r7, #28]
 8009798:	781a      	ldrb	r2, [r3, #0]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	3301      	adds	r3, #1
 80097a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	3b01      	subs	r3, #1
 80097ae:	b29a      	uxth	r2, r3
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097b8:	b29b      	uxth	r3, r3
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1cf      	bne.n	800975e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	2200      	movs	r2, #0
 80097c6:	2140      	movs	r1, #64	@ 0x40
 80097c8:	68f8      	ldr	r0, [r7, #12]
 80097ca:	f000 f810 	bl	80097ee <UART_WaitOnFlagUntilTimeout>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80097d4:	2303      	movs	r3, #3
 80097d6:	e006      	b.n	80097e6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2220      	movs	r2, #32
 80097dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80097e0:	2300      	movs	r3, #0
 80097e2:	e000      	b.n	80097e6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80097e4:	2302      	movs	r3, #2
  }
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3720      	adds	r7, #32
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b090      	sub	sp, #64	@ 0x40
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	60b9      	str	r1, [r7, #8]
 80097f8:	603b      	str	r3, [r7, #0]
 80097fa:	4613      	mov	r3, r2
 80097fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097fe:	e050      	b.n	80098a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009806:	d04c      	beq.n	80098a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800980a:	2b00      	cmp	r3, #0
 800980c:	d007      	beq.n	800981e <UART_WaitOnFlagUntilTimeout+0x30>
 800980e:	f7fa ff1f 	bl	8004650 <HAL_GetTick>
 8009812:	4602      	mov	r2, r0
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	1ad3      	subs	r3, r2, r3
 8009818:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800981a:	429a      	cmp	r2, r3
 800981c:	d241      	bcs.n	80098a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	330c      	adds	r3, #12
 8009824:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009828:	e853 3f00 	ldrex	r3, [r3]
 800982c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800982e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009830:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009834:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	330c      	adds	r3, #12
 800983c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800983e:	637a      	str	r2, [r7, #52]	@ 0x34
 8009840:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009842:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009844:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009846:	e841 2300 	strex	r3, r2, [r1]
 800984a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800984c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984e:	2b00      	cmp	r3, #0
 8009850:	d1e5      	bne.n	800981e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	3314      	adds	r3, #20
 8009858:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	e853 3f00 	ldrex	r3, [r3]
 8009860:	613b      	str	r3, [r7, #16]
   return(result);
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	f023 0301 	bic.w	r3, r3, #1
 8009868:	63bb      	str	r3, [r7, #56]	@ 0x38
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3314      	adds	r3, #20
 8009870:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009872:	623a      	str	r2, [r7, #32]
 8009874:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009876:	69f9      	ldr	r1, [r7, #28]
 8009878:	6a3a      	ldr	r2, [r7, #32]
 800987a:	e841 2300 	strex	r3, r2, [r1]
 800987e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d1e5      	bne.n	8009852 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2220      	movs	r2, #32
 800988a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2220      	movs	r2, #32
 8009892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800989e:	2303      	movs	r3, #3
 80098a0:	e00f      	b.n	80098c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	4013      	ands	r3, r2
 80098ac:	68ba      	ldr	r2, [r7, #8]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	bf0c      	ite	eq
 80098b2:	2301      	moveq	r3, #1
 80098b4:	2300      	movne	r3, #0
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	461a      	mov	r2, r3
 80098ba:	79fb      	ldrb	r3, [r7, #7]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d09f      	beq.n	8009800 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80098c0:	2300      	movs	r3, #0
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3740      	adds	r7, #64	@ 0x40
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
	...

080098cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	68da      	ldr	r2, [r3, #12]
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	430a      	orrs	r2, r1
 80098e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	689a      	ldr	r2, [r3, #8]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	691b      	ldr	r3, [r3, #16]
 80098f2:	431a      	orrs	r2, r3
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	695b      	ldr	r3, [r3, #20]
 80098f8:	4313      	orrs	r3, r2
 80098fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009906:	f023 030c 	bic.w	r3, r3, #12
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	6812      	ldr	r2, [r2, #0]
 800990e:	68b9      	ldr	r1, [r7, #8]
 8009910:	430b      	orrs	r3, r1
 8009912:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	699a      	ldr	r2, [r3, #24]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	430a      	orrs	r2, r1
 8009928:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a2c      	ldr	r2, [pc, #176]	@ (80099e0 <UART_SetConfig+0x114>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d103      	bne.n	800993c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009934:	f7fe f862 	bl	80079fc <HAL_RCC_GetPCLK2Freq>
 8009938:	60f8      	str	r0, [r7, #12]
 800993a:	e002      	b.n	8009942 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800993c:	f7fe f84a 	bl	80079d4 <HAL_RCC_GetPCLK1Freq>
 8009940:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	4613      	mov	r3, r2
 8009946:	009b      	lsls	r3, r3, #2
 8009948:	4413      	add	r3, r2
 800994a:	009a      	lsls	r2, r3, #2
 800994c:	441a      	add	r2, r3
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	fbb2 f3f3 	udiv	r3, r2, r3
 8009958:	4a22      	ldr	r2, [pc, #136]	@ (80099e4 <UART_SetConfig+0x118>)
 800995a:	fba2 2303 	umull	r2, r3, r2, r3
 800995e:	095b      	lsrs	r3, r3, #5
 8009960:	0119      	lsls	r1, r3, #4
 8009962:	68fa      	ldr	r2, [r7, #12]
 8009964:	4613      	mov	r3, r2
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	4413      	add	r3, r2
 800996a:	009a      	lsls	r2, r3, #2
 800996c:	441a      	add	r2, r3
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	fbb2 f2f3 	udiv	r2, r2, r3
 8009978:	4b1a      	ldr	r3, [pc, #104]	@ (80099e4 <UART_SetConfig+0x118>)
 800997a:	fba3 0302 	umull	r0, r3, r3, r2
 800997e:	095b      	lsrs	r3, r3, #5
 8009980:	2064      	movs	r0, #100	@ 0x64
 8009982:	fb00 f303 	mul.w	r3, r0, r3
 8009986:	1ad3      	subs	r3, r2, r3
 8009988:	011b      	lsls	r3, r3, #4
 800998a:	3332      	adds	r3, #50	@ 0x32
 800998c:	4a15      	ldr	r2, [pc, #84]	@ (80099e4 <UART_SetConfig+0x118>)
 800998e:	fba2 2303 	umull	r2, r3, r2, r3
 8009992:	095b      	lsrs	r3, r3, #5
 8009994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009998:	4419      	add	r1, r3
 800999a:	68fa      	ldr	r2, [r7, #12]
 800999c:	4613      	mov	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	4413      	add	r3, r2
 80099a2:	009a      	lsls	r2, r3, #2
 80099a4:	441a      	add	r2, r3
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80099b0:	4b0c      	ldr	r3, [pc, #48]	@ (80099e4 <UART_SetConfig+0x118>)
 80099b2:	fba3 0302 	umull	r0, r3, r3, r2
 80099b6:	095b      	lsrs	r3, r3, #5
 80099b8:	2064      	movs	r0, #100	@ 0x64
 80099ba:	fb00 f303 	mul.w	r3, r0, r3
 80099be:	1ad3      	subs	r3, r2, r3
 80099c0:	011b      	lsls	r3, r3, #4
 80099c2:	3332      	adds	r3, #50	@ 0x32
 80099c4:	4a07      	ldr	r2, [pc, #28]	@ (80099e4 <UART_SetConfig+0x118>)
 80099c6:	fba2 2303 	umull	r2, r3, r2, r3
 80099ca:	095b      	lsrs	r3, r3, #5
 80099cc:	f003 020f 	and.w	r2, r3, #15
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	440a      	add	r2, r1
 80099d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80099d8:	bf00      	nop
 80099da:	3710      	adds	r7, #16
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	40013800 	.word	0x40013800
 80099e4:	51eb851f 	.word	0x51eb851f

080099e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80099ec:	4904      	ldr	r1, [pc, #16]	@ (8009a00 <MX_FATFS_Init+0x18>)
 80099ee:	4805      	ldr	r0, [pc, #20]	@ (8009a04 <MX_FATFS_Init+0x1c>)
 80099f0:	f000 f8b0 	bl	8009b54 <FATFS_LinkDriver>
 80099f4:	4603      	mov	r3, r0
 80099f6:	461a      	mov	r2, r3
 80099f8:	4b03      	ldr	r3, [pc, #12]	@ (8009a08 <MX_FATFS_Init+0x20>)
 80099fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80099fc:	bf00      	nop
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	200008c0 	.word	0x200008c0
 8009a04:	200000ec 	.word	0x200000ec
 8009a08:	200008bc 	.word	0x200008bc

08009a0c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	4603      	mov	r3, r0
 8009a14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
      return SD_disk_initialize(pdrv);
 8009a16:	79fb      	ldrb	r3, [r7, #7]
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f7f7 ff87 	bl	800192c <SD_disk_initialize>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3708      	adds	r7, #8
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b082      	sub	sp, #8
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	4603      	mov	r3, r0
 8009a32:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
      return SD_disk_status(pdrv);
 8009a34:	79fb      	ldrb	r3, [r7, #7]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7f8 f85e 	bl	8001af8 <SD_disk_status>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3708      	adds	r7, #8
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60b9      	str	r1, [r7, #8]
 8009a50:	607a      	str	r2, [r7, #4]
 8009a52:	603b      	str	r3, [r7, #0]
 8009a54:	4603      	mov	r3, r0
 8009a56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
    return SD_disk_read(pdrv, buff, sector, count);
 8009a58:	7bf8      	ldrb	r0, [r7, #15]
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	68b9      	ldr	r1, [r7, #8]
 8009a60:	f7f8 f85e 	bl	8001b20 <SD_disk_read>
 8009a64:	4603      	mov	r3, r0
 8009a66:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3710      	adds	r7, #16
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	60b9      	str	r1, [r7, #8]
 8009a78:	607a      	str	r2, [r7, #4]
 8009a7a:	603b      	str	r3, [r7, #0]
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
      return SD_disk_write(pdrv, buff, sector, count);
 8009a80:	7bf8      	ldrb	r0, [r7, #15]
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	68b9      	ldr	r1, [r7, #8]
 8009a88:	f7f8 f8b4 	bl	8001bf4 <SD_disk_write>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3710      	adds	r7, #16
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b082      	sub	sp, #8
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	603a      	str	r2, [r7, #0]
 8009aa2:	71fb      	strb	r3, [r7, #7]
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
  return SD_disk_ioctl(pdrv, cmd, buff);
 8009aa8:	79fb      	ldrb	r3, [r7, #7]
 8009aaa:	79b9      	ldrb	r1, [r7, #6]
 8009aac:	683a      	ldr	r2, [r7, #0]
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f7f8 f924 	bl	8001cfc <SD_disk_ioctl>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b087      	sub	sp, #28
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	4613      	mov	r3, r2
 8009acc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8009ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009ad8:	7a5b      	ldrb	r3, [r3, #9]
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d831      	bhi.n	8009b44 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009ae2:	7a5b      	ldrb	r3, [r3, #9]
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	461a      	mov	r2, r3
 8009ae8:	4b19      	ldr	r3, [pc, #100]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009aea:	2100      	movs	r1, #0
 8009aec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8009aee:	4b18      	ldr	r3, [pc, #96]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009af0:	7a5b      	ldrb	r3, [r3, #9]
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	4a16      	ldr	r2, [pc, #88]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8009afe:	4b14      	ldr	r3, [pc, #80]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009b00:	7a5b      	ldrb	r3, [r3, #9]
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	461a      	mov	r2, r3
 8009b06:	4b12      	ldr	r3, [pc, #72]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009b08:	4413      	add	r3, r2
 8009b0a:	79fa      	ldrb	r2, [r7, #7]
 8009b0c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009b0e:	4b10      	ldr	r3, [pc, #64]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009b10:	7a5b      	ldrb	r3, [r3, #9]
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	1c5a      	adds	r2, r3, #1
 8009b16:	b2d1      	uxtb	r1, r2
 8009b18:	4a0d      	ldr	r2, [pc, #52]	@ (8009b50 <FATFS_LinkDriverEx+0x90>)
 8009b1a:	7251      	strb	r1, [r2, #9]
 8009b1c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009b1e:	7dbb      	ldrb	r3, [r7, #22]
 8009b20:	3330      	adds	r3, #48	@ 0x30
 8009b22:	b2da      	uxtb	r2, r3
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	223a      	movs	r2, #58	@ 0x3a
 8009b2e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	3302      	adds	r3, #2
 8009b34:	222f      	movs	r2, #47	@ 0x2f
 8009b36:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	3303      	adds	r3, #3
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009b40:	2300      	movs	r3, #0
 8009b42:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8009b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	371c      	adds	r7, #28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bc80      	pop	{r7}
 8009b4e:	4770      	bx	lr
 8009b50:	200008c4 	.word	0x200008c4

08009b54 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b082      	sub	sp, #8
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009b5e:	2200      	movs	r2, #0
 8009b60:	6839      	ldr	r1, [r7, #0]
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f7ff ffac 	bl	8009ac0 <FATFS_LinkDriverEx>
 8009b68:	4603      	mov	r3, r0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3708      	adds	r7, #8
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}

08009b72 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009b72:	b480      	push	{r7}
 8009b74:	b085      	sub	sp, #20
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	4603      	mov	r3, r0
 8009b7a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009b80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009b84:	2b84      	cmp	r3, #132	@ 0x84
 8009b86:	d005      	beq.n	8009b94 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009b88:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	4413      	add	r3, r2
 8009b90:	3303      	adds	r3, #3
 8009b92:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009b94:	68fb      	ldr	r3, [r7, #12]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bc80      	pop	{r7}
 8009b9e:	4770      	bx	lr

08009ba0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b083      	sub	sp, #12
 8009ba4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ba6:	f3ef 8305 	mrs	r3, IPSR
 8009baa:	607b      	str	r3, [r7, #4]
  return(result);
 8009bac:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	bf14      	ite	ne
 8009bb2:	2301      	movne	r3, #1
 8009bb4:	2300      	moveq	r3, #0
 8009bb6:	b2db      	uxtb	r3, r3
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	370c      	adds	r7, #12
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bc80      	pop	{r7}
 8009bc0:	4770      	bx	lr

08009bc2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009bc6:	f001 faad 	bl	800b124 <vTaskStartScheduler>
  
  return osOK;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bd2:	b089      	sub	sp, #36	@ 0x24
 8009bd4:	af04      	add	r7, sp, #16
 8009bd6:	6078      	str	r0, [r7, #4]
 8009bd8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	695b      	ldr	r3, [r3, #20]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d020      	beq.n	8009c24 <osThreadCreate+0x54>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	699b      	ldr	r3, [r3, #24]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d01c      	beq.n	8009c24 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	685c      	ldr	r4, [r3, #4]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	691e      	ldr	r6, [r3, #16]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f7ff ffb8 	bl	8009b72 <makeFreeRtosPriority>
 8009c02:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	695b      	ldr	r3, [r3, #20]
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009c0c:	9202      	str	r2, [sp, #8]
 8009c0e:	9301      	str	r3, [sp, #4]
 8009c10:	9100      	str	r1, [sp, #0]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	4632      	mov	r2, r6
 8009c16:	4629      	mov	r1, r5
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f001 f8a7 	bl	800ad6c <xTaskCreateStatic>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	60fb      	str	r3, [r7, #12]
 8009c22:	e01c      	b.n	8009c5e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	685c      	ldr	r4, [r3, #4]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009c30:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f7ff ff9a 	bl	8009b72 <makeFreeRtosPriority>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	f107 030c 	add.w	r3, r7, #12
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	9200      	str	r2, [sp, #0]
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	4632      	mov	r2, r6
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4620      	mov	r0, r4
 8009c50:	f001 f8eb 	bl	800ae2a <xTaskCreate>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d001      	beq.n	8009c5e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	e000      	b.n	8009c60 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3714      	adds	r7, #20
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009c68 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b084      	sub	sp, #16
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d001      	beq.n	8009c7e <osDelay+0x16>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	e000      	b.n	8009c80 <osDelay+0x18>
 8009c7e:	2301      	movs	r3, #1
 8009c80:	4618      	mov	r0, r3
 8009c82:	f001 fa19 	bl	800b0b8 <vTaskDelay>
  
  return osOK;
 8009c86:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3710      	adds	r7, #16
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b086      	sub	sp, #24
 8009c94:	af02      	add	r7, sp, #8
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8009ca2:	f7ff ff7d 	bl	8009ba0 <inHandlerMode>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d01c      	beq.n	8009ce6 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8009cac:	6839      	ldr	r1, [r7, #0]
 8009cae:	f107 0208 	add.w	r2, r7, #8
 8009cb2:	f107 030c 	add.w	r3, r7, #12
 8009cb6:	9300      	str	r3, [sp, #0]
 8009cb8:	4613      	mov	r3, r2
 8009cba:	2201      	movs	r2, #1
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f002 f809 	bl	800bcd4 <xTaskGenericNotifyFromISR>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d002      	beq.n	8009cce <osSignalSet+0x3e>
      return 0x80000000;
 8009cc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009ccc:	e019      	b.n	8009d02 <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d015      	beq.n	8009d00 <osSignalSet+0x70>
 8009cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8009d0c <osSignalSet+0x7c>)
 8009cd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cda:	601a      	str	r2, [r3, #0]
 8009cdc:	f3bf 8f4f 	dsb	sy
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	e00c      	b.n	8009d00 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8009ce6:	6839      	ldr	r1, [r7, #0]
 8009ce8:	f107 0308 	add.w	r3, r7, #8
 8009cec:	2201      	movs	r2, #1
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f001 ff44 	bl	800bb7c <xTaskGenericNotify>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d002      	beq.n	8009d00 <osSignalSet+0x70>
    return 0x80000000;
 8009cfa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009cfe:	e000      	b.n	8009d02 <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8009d00:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	e000ed04 	.word	0xe000ed04

08009d10 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8009d10:	b590      	push	{r4, r7, lr}
 8009d12:	b089      	sub	sp, #36	@ 0x24
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	60f8      	str	r0, [r7, #12]
 8009d18:	60b9      	str	r1, [r7, #8]
 8009d1a:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8009d20:	2300      	movs	r3, #0
 8009d22:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d2a:	d103      	bne.n	8009d34 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8009d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d30:	61fb      	str	r3, [r7, #28]
 8009d32:	e009      	b.n	8009d48 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d006      	beq.n	8009d48 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d101      	bne.n	8009d48 <osSignalWait+0x38>
      ticks = 1;
 8009d44:	2301      	movs	r3, #1
 8009d46:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8009d48:	f7ff ff2a 	bl	8009ba0 <inHandlerMode>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d002      	beq.n	8009d58 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 8009d52:	2382      	movs	r3, #130	@ 0x82
 8009d54:	613b      	str	r3, [r7, #16]
 8009d56:	e01b      	b.n	8009d90 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8009d58:	68b9      	ldr	r1, [r7, #8]
 8009d5a:	f107 0310 	add.w	r3, r7, #16
 8009d5e:	1d1a      	adds	r2, r3, #4
 8009d60:	69fb      	ldr	r3, [r7, #28]
 8009d62:	2000      	movs	r0, #0
 8009d64:	f001 feaa 	bl	800babc <xTaskNotifyWait>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d008      	beq.n	8009d80 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d102      	bne.n	8009d7a <osSignalWait+0x6a>
 8009d74:	2300      	movs	r3, #0
 8009d76:	613b      	str	r3, [r7, #16]
 8009d78:	e00a      	b.n	8009d90 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8009d7a:	2340      	movs	r3, #64	@ 0x40
 8009d7c:	613b      	str	r3, [r7, #16]
 8009d7e:	e007      	b.n	8009d90 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	da02      	bge.n	8009d8c <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8009d86:	2386      	movs	r3, #134	@ 0x86
 8009d88:	613b      	str	r3, [r7, #16]
 8009d8a:	e001      	b.n	8009d90 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8009d8c:	2308      	movs	r3, #8
 8009d8e:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	461c      	mov	r4, r3
 8009d94:	f107 0310 	add.w	r3, r7, #16
 8009d98:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009da0:	68f8      	ldr	r0, [r7, #12]
 8009da2:	3724      	adds	r7, #36	@ 0x24
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd90      	pop	{r4, r7, pc}

08009da8 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b086      	sub	sp, #24
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	3303      	adds	r3, #3
 8009db6:	f023 0303 	bic.w	r3, r3, #3
 8009dba:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8009dbc:	2014      	movs	r0, #20
 8009dbe:	f002 fab7 	bl	800c330 <pvPortMalloc>
 8009dc2:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d046      	beq.n	8009e58 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	697b      	ldr	r3, [r7, #20]
 8009dd0:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8009dd2:	68fa      	ldr	r2, [r7, #12]
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4618      	mov	r0, r3
 8009de4:	f002 faa4 	bl	800c330 <pvPortMalloc>
 8009de8:	4602      	mov	r2, r0
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d02b      	beq.n	8009e4e <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	68fa      	ldr	r2, [r7, #12]
 8009dfc:	fb02 f303 	mul.w	r3, r2, r3
 8009e00:	4618      	mov	r0, r3
 8009e02:	f002 fa95 	bl	800c330 <pvPortMalloc>
 8009e06:	4602      	mov	r2, r0
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d011      	beq.n	8009e38 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8009e14:	2300      	movs	r3, #0
 8009e16:	613b      	str	r3, [r7, #16]
 8009e18:	e008      	b.n	8009e2c <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	685a      	ldr	r2, [r3, #4]
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	4413      	add	r3, r2
 8009e22:	2200      	movs	r2, #0
 8009e24:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	613b      	str	r3, [r7, #16]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	693a      	ldr	r2, [r7, #16]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d3f1      	bcc.n	8009e1a <osPoolCreate+0x72>
 8009e36:	e00f      	b.n	8009e58 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f002 fb3f 	bl	800c4c0 <vPortFree>
        vPortFree(thePool);
 8009e42:	6978      	ldr	r0, [r7, #20]
 8009e44:	f002 fb3c 	bl	800c4c0 <vPortFree>
        thePool = NULL;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	617b      	str	r3, [r7, #20]
 8009e4c:	e004      	b.n	8009e58 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8009e4e:	6978      	ldr	r0, [r7, #20]
 8009e50:	f002 fb36 	bl	800c4c0 <vPortFree>
      thePool = NULL;
 8009e54:	2300      	movs	r3, #0
 8009e56:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8009e58:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3718      	adds	r7, #24
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b08a      	sub	sp, #40	@ 0x28
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8009e72:	f7ff fe95 	bl	8009ba0 <inHandlerMode>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00e      	beq.n	8009e9a <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e7c:	f3ef 8211 	mrs	r2, BASEPRI
 8009e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e84:	f383 8811 	msr	BASEPRI, r3
 8009e88:	f3bf 8f6f 	isb	sy
 8009e8c:	f3bf 8f4f 	dsb	sy
 8009e90:	617a      	str	r2, [r7, #20]
 8009e92:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e94:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e98:	e001      	b.n	8009e9e <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8009e9a:	f002 f947 	bl	800c12c <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	61fb      	str	r3, [r7, #28]
 8009ea2:	e029      	b.n	8009ef8 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	691a      	ldr	r2, [r3, #16]
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	4413      	add	r3, r2
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	6892      	ldr	r2, [r2, #8]
 8009eb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eb4:	fb01 f202 	mul.w	r2, r1, r2
 8009eb8:	1a9b      	subs	r3, r3, r2
 8009eba:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	685a      	ldr	r2, [r3, #4]
 8009ec0:	69bb      	ldr	r3, [r7, #24]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	781b      	ldrb	r3, [r3, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d113      	bne.n	8009ef2 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	69bb      	ldr	r3, [r7, #24]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4619      	mov	r1, r3
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	69ba      	ldr	r2, [r7, #24]
 8009ee2:	fb02 f303 	mul.w	r3, r2, r3
 8009ee6:	440b      	add	r3, r1
 8009ee8:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	69ba      	ldr	r2, [r7, #24]
 8009eee:	611a      	str	r2, [r3, #16]
      break;
 8009ef0:	e007      	b.n	8009f02 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8009ef2:	69fb      	ldr	r3, [r7, #28]
 8009ef4:	3301      	adds	r3, #1
 8009ef6:	61fb      	str	r3, [r7, #28]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	69fa      	ldr	r2, [r7, #28]
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d3d0      	bcc.n	8009ea4 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8009f02:	f7ff fe4d 	bl	8009ba0 <inHandlerMode>
 8009f06:	4603      	mov	r3, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d005      	beq.n	8009f18 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f16:	e001      	b.n	8009f1c <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8009f18:	f002 f938 	bl	800c18c <vPortExitCritical>
  }
  
  return p;
 8009f1c:	6a3b      	ldr	r3, [r7, #32]
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3728      	adds	r7, #40	@ 0x28
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}

08009f26 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8009f26:	b480      	push	{r7}
 8009f28:	b085      	sub	sp, #20
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]
 8009f2e:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d101      	bne.n	8009f3a <osPoolFree+0x14>
    return osErrorParameter;
 8009f36:	2380      	movs	r3, #128	@ 0x80
 8009f38:	e030      	b.n	8009f9c <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d101      	bne.n	8009f44 <osPoolFree+0x1e>
    return osErrorParameter;
 8009f40:	2380      	movs	r3, #128	@ 0x80
 8009f42:	e02b      	b.n	8009f9c <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d201      	bcs.n	8009f52 <osPoolFree+0x2c>
    return osErrorParameter;
 8009f4e:	2380      	movs	r3, #128	@ 0x80
 8009f50:	e024      	b.n	8009f9c <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	6812      	ldr	r2, [r2, #0]
 8009f58:	1a9b      	subs	r3, r3, r2
 8009f5a:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	68da      	ldr	r2, [r3, #12]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f66:	fb01 f202 	mul.w	r2, r1, r2
 8009f6a:	1a9b      	subs	r3, r3, r2
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d001      	beq.n	8009f74 <osPoolFree+0x4e>
    return osErrorParameter;
 8009f70:	2380      	movs	r3, #128	@ 0x80
 8009f72:	e013      	b.n	8009f9c <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f7e:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d301      	bcc.n	8009f8e <osPoolFree+0x68>
    return osErrorParameter;
 8009f8a:	2380      	movs	r3, #128	@ 0x80
 8009f8c:	e006      	b.n	8009f9c <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	685a      	ldr	r2, [r3, #4]
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	4413      	add	r3, r2
 8009f96:	2200      	movs	r2, #0
 8009f98:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3714      	adds	r7, #20
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bc80      	pop	{r7}
 8009fa4:	4770      	bx	lr

08009fa6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009fa6:	b590      	push	{r4, r7, lr}
 8009fa8:	b085      	sub	sp, #20
 8009faa:	af02      	add	r7, sp, #8
 8009fac:	6078      	str	r0, [r7, #4]
 8009fae:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d011      	beq.n	8009fdc <osMessageCreate+0x36>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d00d      	beq.n	8009fdc <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6818      	ldr	r0, [r3, #0]
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6859      	ldr	r1, [r3, #4]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	689a      	ldr	r2, [r3, #8]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	68db      	ldr	r3, [r3, #12]
 8009fd0:	2400      	movs	r4, #0
 8009fd2:	9400      	str	r4, [sp, #0]
 8009fd4:	f000 f9de 	bl	800a394 <xQueueGenericCreateStatic>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	e008      	b.n	8009fee <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6818      	ldr	r0, [r3, #0]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	f000 fa50 	bl	800a48c <xQueueGenericCreate>
 8009fec:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	370c      	adds	r7, #12
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd90      	pop	{r4, r7, pc}
	...

08009ff8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a004:	2300      	movs	r3, #0
 800a006:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d101      	bne.n	800a016 <osMessagePut+0x1e>
    ticks = 1;
 800a012:	2301      	movs	r3, #1
 800a014:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a016:	f7ff fdc3 	bl	8009ba0 <inHandlerMode>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d018      	beq.n	800a052 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a020:	f107 0210 	add.w	r2, r7, #16
 800a024:	f107 0108 	add.w	r1, r7, #8
 800a028:	2300      	movs	r3, #0
 800a02a:	68f8      	ldr	r0, [r7, #12]
 800a02c:	f000 fb8e 	bl	800a74c <xQueueGenericSendFromISR>
 800a030:	4603      	mov	r3, r0
 800a032:	2b01      	cmp	r3, #1
 800a034:	d001      	beq.n	800a03a <osMessagePut+0x42>
      return osErrorOS;
 800a036:	23ff      	movs	r3, #255	@ 0xff
 800a038:	e018      	b.n	800a06c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d014      	beq.n	800a06a <osMessagePut+0x72>
 800a040:	4b0c      	ldr	r3, [pc, #48]	@ (800a074 <osMessagePut+0x7c>)
 800a042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a046:	601a      	str	r2, [r3, #0]
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	f3bf 8f6f 	isb	sy
 800a050:	e00b      	b.n	800a06a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a052:	f107 0108 	add.w	r1, r7, #8
 800a056:	2300      	movs	r3, #0
 800a058:	697a      	ldr	r2, [r7, #20]
 800a05a:	68f8      	ldr	r0, [r7, #12]
 800a05c:	f000 fa74 	bl	800a548 <xQueueGenericSend>
 800a060:	4603      	mov	r3, r0
 800a062:	2b01      	cmp	r3, #1
 800a064:	d001      	beq.n	800a06a <osMessagePut+0x72>
      return osErrorOS;
 800a066:	23ff      	movs	r3, #255	@ 0xff
 800a068:	e000      	b.n	800a06c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3718      	adds	r7, #24
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}
 800a074:	e000ed04 	.word	0xe000ed04

0800a078 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a078:	b590      	push	{r4, r7, lr}
 800a07a:	b08b      	sub	sp, #44	@ 0x2c
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a088:	2300      	movs	r3, #0
 800a08a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d10a      	bne.n	800a0a8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a092:	2380      	movs	r3, #128	@ 0x80
 800a094:	617b      	str	r3, [r7, #20]
    return event;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	461c      	mov	r4, r3
 800a09a:	f107 0314 	add.w	r3, r7, #20
 800a09e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a0a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a0a6:	e054      	b.n	800a152 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0b6:	d103      	bne.n	800a0c0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a0b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0be:	e009      	b.n	800a0d4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d006      	beq.n	800a0d4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800a0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d101      	bne.n	800a0d4 <osMessageGet+0x5c>
      ticks = 1;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a0d4:	f7ff fd64 	bl	8009ba0 <inHandlerMode>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d01c      	beq.n	800a118 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a0de:	f107 0220 	add.w	r2, r7, #32
 800a0e2:	f107 0314 	add.w	r3, r7, #20
 800a0e6:	3304      	adds	r3, #4
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	68b8      	ldr	r0, [r7, #8]
 800a0ec:	f000 fcac 	bl	800aa48 <xQueueReceiveFromISR>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d102      	bne.n	800a0fc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a0f6:	2310      	movs	r3, #16
 800a0f8:	617b      	str	r3, [r7, #20]
 800a0fa:	e001      	b.n	800a100 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a100:	6a3b      	ldr	r3, [r7, #32]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d01d      	beq.n	800a142 <osMessageGet+0xca>
 800a106:	4b15      	ldr	r3, [pc, #84]	@ (800a15c <osMessageGet+0xe4>)
 800a108:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a10c:	601a      	str	r2, [r3, #0]
 800a10e:	f3bf 8f4f 	dsb	sy
 800a112:	f3bf 8f6f 	isb	sy
 800a116:	e014      	b.n	800a142 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a118:	f107 0314 	add.w	r3, r7, #20
 800a11c:	3304      	adds	r3, #4
 800a11e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a120:	4619      	mov	r1, r3
 800a122:	68b8      	ldr	r0, [r7, #8]
 800a124:	f000 fbae 	bl	800a884 <xQueueReceive>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d102      	bne.n	800a134 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a12e:	2310      	movs	r3, #16
 800a130:	617b      	str	r3, [r7, #20]
 800a132:	e006      	b.n	800a142 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a136:	2b00      	cmp	r3, #0
 800a138:	d101      	bne.n	800a13e <osMessageGet+0xc6>
 800a13a:	2300      	movs	r3, #0
 800a13c:	e000      	b.n	800a140 <osMessageGet+0xc8>
 800a13e:	2340      	movs	r3, #64	@ 0x40
 800a140:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	461c      	mov	r4, r3
 800a146:	f107 0314 	add.w	r3, r7, #20
 800a14a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a14e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	372c      	adds	r7, #44	@ 0x2c
 800a156:	46bd      	mov	sp, r7
 800a158:	bd90      	pop	{r4, r7, pc}
 800a15a:	bf00      	nop
 800a15c:	e000ed04 	.word	0xe000ed04

0800a160 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f103 0208 	add.w	r2, r3, #8
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f04f 32ff 	mov.w	r2, #4294967295
 800a178:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f103 0208 	add.w	r2, r3, #8
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f103 0208 	add.w	r2, r3, #8
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a194:	bf00      	nop
 800a196:	370c      	adds	r7, #12
 800a198:	46bd      	mov	sp, r7
 800a19a:	bc80      	pop	{r7}
 800a19c:	4770      	bx	lr

0800a19e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a19e:	b480      	push	{r7}
 800a1a0:	b083      	sub	sp, #12
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a1ac:	bf00      	nop
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bc80      	pop	{r7}
 800a1b4:	4770      	bx	lr

0800a1b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1b6:	b480      	push	{r7}
 800a1b8:	b085      	sub	sp, #20
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	685b      	ldr	r3, [r3, #4]
 800a1c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689a      	ldr	r2, [r3, #8]
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	683a      	ldr	r2, [r7, #0]
 800a1da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	683a      	ldr	r2, [r7, #0]
 800a1e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	1c5a      	adds	r2, r3, #1
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	601a      	str	r2, [r3, #0]
}
 800a1f2:	bf00      	nop
 800a1f4:	3714      	adds	r7, #20
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bc80      	pop	{r7}
 800a1fa:	4770      	bx	lr

0800a1fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b085      	sub	sp, #20
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a212:	d103      	bne.n	800a21c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	691b      	ldr	r3, [r3, #16]
 800a218:	60fb      	str	r3, [r7, #12]
 800a21a:	e00c      	b.n	800a236 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	3308      	adds	r3, #8
 800a220:	60fb      	str	r3, [r7, #12]
 800a222:	e002      	b.n	800a22a <vListInsert+0x2e>
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	60fb      	str	r3, [r7, #12]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	68ba      	ldr	r2, [r7, #8]
 800a232:	429a      	cmp	r2, r3
 800a234:	d2f6      	bcs.n	800a224 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	685a      	ldr	r2, [r3, #4]
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	683a      	ldr	r2, [r7, #0]
 800a244:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	68fa      	ldr	r2, [r7, #12]
 800a24a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	683a      	ldr	r2, [r7, #0]
 800a250:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	687a      	ldr	r2, [r7, #4]
 800a256:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	1c5a      	adds	r2, r3, #1
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	601a      	str	r2, [r3, #0]
}
 800a262:	bf00      	nop
 800a264:	3714      	adds	r7, #20
 800a266:	46bd      	mov	sp, r7
 800a268:	bc80      	pop	{r7}
 800a26a:	4770      	bx	lr

0800a26c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a26c:	b480      	push	{r7}
 800a26e:	b085      	sub	sp, #20
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	6892      	ldr	r2, [r2, #8]
 800a282:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	6852      	ldr	r2, [r2, #4]
 800a28c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	429a      	cmp	r2, r3
 800a296:	d103      	bne.n	800a2a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	689a      	ldr	r2, [r3, #8]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	1e5a      	subs	r2, r3, #1
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3714      	adds	r7, #20
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bc80      	pop	{r7}
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d10b      	bne.n	800a2ec <xQueueGenericReset+0x2c>
	__asm volatile
 800a2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d8:	f383 8811 	msr	BASEPRI, r3
 800a2dc:	f3bf 8f6f 	isb	sy
 800a2e0:	f3bf 8f4f 	dsb	sy
 800a2e4:	60bb      	str	r3, [r7, #8]
}
 800a2e6:	bf00      	nop
 800a2e8:	bf00      	nop
 800a2ea:	e7fd      	b.n	800a2e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a2ec:	f001 ff1e 	bl	800c12c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2f8:	68f9      	ldr	r1, [r7, #12]
 800a2fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a2fc:	fb01 f303 	mul.w	r3, r1, r3
 800a300:	441a      	add	r2, r3
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a31c:	3b01      	subs	r3, #1
 800a31e:	68f9      	ldr	r1, [r7, #12]
 800a320:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a322:	fb01 f303 	mul.w	r3, r1, r3
 800a326:	441a      	add	r2, r3
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	22ff      	movs	r2, #255	@ 0xff
 800a330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	22ff      	movs	r2, #255	@ 0xff
 800a338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d114      	bne.n	800a36c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	691b      	ldr	r3, [r3, #16]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d01a      	beq.n	800a380 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3310      	adds	r3, #16
 800a34e:	4618      	mov	r0, r3
 800a350:	f001 f944 	bl	800b5dc <xTaskRemoveFromEventList>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d012      	beq.n	800a380 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a35a:	4b0d      	ldr	r3, [pc, #52]	@ (800a390 <xQueueGenericReset+0xd0>)
 800a35c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a360:	601a      	str	r2, [r3, #0]
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	e009      	b.n	800a380 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	3310      	adds	r3, #16
 800a370:	4618      	mov	r0, r3
 800a372:	f7ff fef5 	bl	800a160 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	3324      	adds	r3, #36	@ 0x24
 800a37a:	4618      	mov	r0, r3
 800a37c:	f7ff fef0 	bl	800a160 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a380:	f001 ff04 	bl	800c18c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a384:	2301      	movs	r3, #1
}
 800a386:	4618      	mov	r0, r3
 800a388:	3710      	adds	r7, #16
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	e000ed04 	.word	0xe000ed04

0800a394 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a394:	b580      	push	{r7, lr}
 800a396:	b08e      	sub	sp, #56	@ 0x38
 800a398:	af02      	add	r7, sp, #8
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	607a      	str	r2, [r7, #4]
 800a3a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10b      	bne.n	800a3c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a3a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ac:	f383 8811 	msr	BASEPRI, r3
 800a3b0:	f3bf 8f6f 	isb	sy
 800a3b4:	f3bf 8f4f 	dsb	sy
 800a3b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a3ba:	bf00      	nop
 800a3bc:	bf00      	nop
 800a3be:	e7fd      	b.n	800a3bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d10b      	bne.n	800a3de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a3d8:	bf00      	nop
 800a3da:	bf00      	nop
 800a3dc:	e7fd      	b.n	800a3da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d002      	beq.n	800a3ea <xQueueGenericCreateStatic+0x56>
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d001      	beq.n	800a3ee <xQueueGenericCreateStatic+0x5a>
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	e000      	b.n	800a3f0 <xQueueGenericCreateStatic+0x5c>
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d10b      	bne.n	800a40c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f8:	f383 8811 	msr	BASEPRI, r3
 800a3fc:	f3bf 8f6f 	isb	sy
 800a400:	f3bf 8f4f 	dsb	sy
 800a404:	623b      	str	r3, [r7, #32]
}
 800a406:	bf00      	nop
 800a408:	bf00      	nop
 800a40a:	e7fd      	b.n	800a408 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d102      	bne.n	800a418 <xQueueGenericCreateStatic+0x84>
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d101      	bne.n	800a41c <xQueueGenericCreateStatic+0x88>
 800a418:	2301      	movs	r3, #1
 800a41a:	e000      	b.n	800a41e <xQueueGenericCreateStatic+0x8a>
 800a41c:	2300      	movs	r3, #0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d10b      	bne.n	800a43a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a426:	f383 8811 	msr	BASEPRI, r3
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	f3bf 8f4f 	dsb	sy
 800a432:	61fb      	str	r3, [r7, #28]
}
 800a434:	bf00      	nop
 800a436:	bf00      	nop
 800a438:	e7fd      	b.n	800a436 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a43a:	2348      	movs	r3, #72	@ 0x48
 800a43c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	2b48      	cmp	r3, #72	@ 0x48
 800a442:	d00b      	beq.n	800a45c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a448:	f383 8811 	msr	BASEPRI, r3
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	f3bf 8f4f 	dsb	sy
 800a454:	61bb      	str	r3, [r7, #24]
}
 800a456:	bf00      	nop
 800a458:	bf00      	nop
 800a45a:	e7fd      	b.n	800a458 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00d      	beq.n	800a482 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a46e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	4613      	mov	r3, r2
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	68b9      	ldr	r1, [r7, #8]
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f000 f844 	bl	800a50a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a484:	4618      	mov	r0, r3
 800a486:	3730      	adds	r7, #48	@ 0x30
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}

0800a48c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	@ 0x28
 800a490:	af02      	add	r7, sp, #8
 800a492:	60f8      	str	r0, [r7, #12]
 800a494:	60b9      	str	r1, [r7, #8]
 800a496:	4613      	mov	r3, r2
 800a498:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d10b      	bne.n	800a4b8 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a4:	f383 8811 	msr	BASEPRI, r3
 800a4a8:	f3bf 8f6f 	isb	sy
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	613b      	str	r3, [r7, #16]
}
 800a4b2:	bf00      	nop
 800a4b4:	bf00      	nop
 800a4b6:	e7fd      	b.n	800a4b4 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d102      	bne.n	800a4c4 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	61fb      	str	r3, [r7, #28]
 800a4c2:	e004      	b.n	800a4ce <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	68ba      	ldr	r2, [r7, #8]
 800a4c8:	fb02 f303 	mul.w	r3, r2, r3
 800a4cc:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800a4ce:	69fb      	ldr	r3, [r7, #28]
 800a4d0:	3348      	adds	r3, #72	@ 0x48
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f001 ff2c 	bl	800c330 <pvPortMalloc>
 800a4d8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a4da:	69bb      	ldr	r3, [r7, #24]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00f      	beq.n	800a500 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800a4e0:	69bb      	ldr	r3, [r7, #24]
 800a4e2:	3348      	adds	r3, #72	@ 0x48
 800a4e4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a4e6:	69bb      	ldr	r3, [r7, #24]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a4ee:	79fa      	ldrb	r2, [r7, #7]
 800a4f0:	69bb      	ldr	r3, [r7, #24]
 800a4f2:	9300      	str	r3, [sp, #0]
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	697a      	ldr	r2, [r7, #20]
 800a4f8:	68b9      	ldr	r1, [r7, #8]
 800a4fa:	68f8      	ldr	r0, [r7, #12]
 800a4fc:	f000 f805 	bl	800a50a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a500:	69bb      	ldr	r3, [r7, #24]
	}
 800a502:	4618      	mov	r0, r3
 800a504:	3720      	adds	r7, #32
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}

0800a50a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b084      	sub	sp, #16
 800a50e:	af00      	add	r7, sp, #0
 800a510:	60f8      	str	r0, [r7, #12]
 800a512:	60b9      	str	r1, [r7, #8]
 800a514:	607a      	str	r2, [r7, #4]
 800a516:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d103      	bne.n	800a526 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a51e:	69bb      	ldr	r3, [r7, #24]
 800a520:	69ba      	ldr	r2, [r7, #24]
 800a522:	601a      	str	r2, [r3, #0]
 800a524:	e002      	b.n	800a52c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a526:	69bb      	ldr	r3, [r7, #24]
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a52c:	69bb      	ldr	r3, [r7, #24]
 800a52e:	68fa      	ldr	r2, [r7, #12]
 800a530:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	68ba      	ldr	r2, [r7, #8]
 800a536:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a538:	2101      	movs	r1, #1
 800a53a:	69b8      	ldr	r0, [r7, #24]
 800a53c:	f7ff fec0 	bl	800a2c0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a540:	bf00      	nop
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b08e      	sub	sp, #56	@ 0x38
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	60f8      	str	r0, [r7, #12]
 800a550:	60b9      	str	r1, [r7, #8]
 800a552:	607a      	str	r2, [r7, #4]
 800a554:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a556:	2300      	movs	r3, #0
 800a558:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a560:	2b00      	cmp	r3, #0
 800a562:	d10b      	bne.n	800a57c <xQueueGenericSend+0x34>
	__asm volatile
 800a564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a568:	f383 8811 	msr	BASEPRI, r3
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	f3bf 8f4f 	dsb	sy
 800a574:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a576:	bf00      	nop
 800a578:	bf00      	nop
 800a57a:	e7fd      	b.n	800a578 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d103      	bne.n	800a58a <xQueueGenericSend+0x42>
 800a582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a586:	2b00      	cmp	r3, #0
 800a588:	d101      	bne.n	800a58e <xQueueGenericSend+0x46>
 800a58a:	2301      	movs	r3, #1
 800a58c:	e000      	b.n	800a590 <xQueueGenericSend+0x48>
 800a58e:	2300      	movs	r3, #0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d10b      	bne.n	800a5ac <xQueueGenericSend+0x64>
	__asm volatile
 800a594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a598:	f383 8811 	msr	BASEPRI, r3
 800a59c:	f3bf 8f6f 	isb	sy
 800a5a0:	f3bf 8f4f 	dsb	sy
 800a5a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a5a6:	bf00      	nop
 800a5a8:	bf00      	nop
 800a5aa:	e7fd      	b.n	800a5a8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d103      	bne.n	800a5ba <xQueueGenericSend+0x72>
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d101      	bne.n	800a5be <xQueueGenericSend+0x76>
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e000      	b.n	800a5c0 <xQueueGenericSend+0x78>
 800a5be:	2300      	movs	r3, #0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10b      	bne.n	800a5dc <xQueueGenericSend+0x94>
	__asm volatile
 800a5c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c8:	f383 8811 	msr	BASEPRI, r3
 800a5cc:	f3bf 8f6f 	isb	sy
 800a5d0:	f3bf 8f4f 	dsb	sy
 800a5d4:	623b      	str	r3, [r7, #32]
}
 800a5d6:	bf00      	nop
 800a5d8:	bf00      	nop
 800a5da:	e7fd      	b.n	800a5d8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a5dc:	f001 f9c8 	bl	800b970 <xTaskGetSchedulerState>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d102      	bne.n	800a5ec <xQueueGenericSend+0xa4>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d101      	bne.n	800a5f0 <xQueueGenericSend+0xa8>
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e000      	b.n	800a5f2 <xQueueGenericSend+0xaa>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d10b      	bne.n	800a60e <xQueueGenericSend+0xc6>
	__asm volatile
 800a5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5fa:	f383 8811 	msr	BASEPRI, r3
 800a5fe:	f3bf 8f6f 	isb	sy
 800a602:	f3bf 8f4f 	dsb	sy
 800a606:	61fb      	str	r3, [r7, #28]
}
 800a608:	bf00      	nop
 800a60a:	bf00      	nop
 800a60c:	e7fd      	b.n	800a60a <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a60e:	f001 fd8d 	bl	800c12c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a614:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d302      	bcc.n	800a624 <xQueueGenericSend+0xdc>
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	2b02      	cmp	r3, #2
 800a622:	d129      	bne.n	800a678 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a624:	683a      	ldr	r2, [r7, #0]
 800a626:	68b9      	ldr	r1, [r7, #8]
 800a628:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a62a:	f000 fa8f 	bl	800ab4c <prvCopyDataToQueue>
 800a62e:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a634:	2b00      	cmp	r3, #0
 800a636:	d010      	beq.n	800a65a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63a:	3324      	adds	r3, #36	@ 0x24
 800a63c:	4618      	mov	r0, r3
 800a63e:	f000 ffcd 	bl	800b5dc <xTaskRemoveFromEventList>
 800a642:	4603      	mov	r3, r0
 800a644:	2b00      	cmp	r3, #0
 800a646:	d013      	beq.n	800a670 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a648:	4b3f      	ldr	r3, [pc, #252]	@ (800a748 <xQueueGenericSend+0x200>)
 800a64a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a64e:	601a      	str	r2, [r3, #0]
 800a650:	f3bf 8f4f 	dsb	sy
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	e00a      	b.n	800a670 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d007      	beq.n	800a670 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a660:	4b39      	ldr	r3, [pc, #228]	@ (800a748 <xQueueGenericSend+0x200>)
 800a662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a666:	601a      	str	r2, [r3, #0]
 800a668:	f3bf 8f4f 	dsb	sy
 800a66c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a670:	f001 fd8c 	bl	800c18c <vPortExitCritical>
				return pdPASS;
 800a674:	2301      	movs	r3, #1
 800a676:	e063      	b.n	800a740 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d103      	bne.n	800a686 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a67e:	f001 fd85 	bl	800c18c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a682:	2300      	movs	r3, #0
 800a684:	e05c      	b.n	800a740 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d106      	bne.n	800a69a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a68c:	f107 0314 	add.w	r3, r7, #20
 800a690:	4618      	mov	r0, r3
 800a692:	f001 f807 	bl	800b6a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a696:	2301      	movs	r3, #1
 800a698:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a69a:	f001 fd77 	bl	800c18c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a69e:	f000 fdab 	bl	800b1f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a6a2:	f001 fd43 	bl	800c12c <vPortEnterCritical>
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a6ac:	b25b      	sxtb	r3, r3
 800a6ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b2:	d103      	bne.n	800a6bc <xQueueGenericSend+0x174>
 800a6b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a6bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a6c2:	b25b      	sxtb	r3, r3
 800a6c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6c8:	d103      	bne.n	800a6d2 <xQueueGenericSend+0x18a>
 800a6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a6d2:	f001 fd5b 	bl	800c18c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a6d6:	1d3a      	adds	r2, r7, #4
 800a6d8:	f107 0314 	add.w	r3, r7, #20
 800a6dc:	4611      	mov	r1, r2
 800a6de:	4618      	mov	r0, r3
 800a6e0:	f000 fff6 	bl	800b6d0 <xTaskCheckForTimeOut>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d124      	bne.n	800a734 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a6ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6ec:	f000 fb26 	bl	800ad3c <prvIsQueueFull>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d018      	beq.n	800a728 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f8:	3310      	adds	r3, #16
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	4618      	mov	r0, r3
 800a700:	f000 ff46 	bl	800b590 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a704:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a706:	f000 fab1 	bl	800ac6c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a70a:	f000 fd83 	bl	800b214 <xTaskResumeAll>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	f47f af7c 	bne.w	800a60e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a716:	4b0c      	ldr	r3, [pc, #48]	@ (800a748 <xQueueGenericSend+0x200>)
 800a718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a71c:	601a      	str	r2, [r3, #0]
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	f3bf 8f6f 	isb	sy
 800a726:	e772      	b.n	800a60e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a72a:	f000 fa9f 	bl	800ac6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a72e:	f000 fd71 	bl	800b214 <xTaskResumeAll>
 800a732:	e76c      	b.n	800a60e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a734:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a736:	f000 fa99 	bl	800ac6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a73a:	f000 fd6b 	bl	800b214 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a73e:	2300      	movs	r3, #0
		}
	}
}
 800a740:	4618      	mov	r0, r3
 800a742:	3738      	adds	r7, #56	@ 0x38
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	e000ed04 	.word	0xe000ed04

0800a74c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b08e      	sub	sp, #56	@ 0x38
 800a750:	af00      	add	r7, sp, #0
 800a752:	60f8      	str	r0, [r7, #12]
 800a754:	60b9      	str	r1, [r7, #8]
 800a756:	607a      	str	r2, [r7, #4]
 800a758:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a760:	2b00      	cmp	r3, #0
 800a762:	d10b      	bne.n	800a77c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a768:	f383 8811 	msr	BASEPRI, r3
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f3bf 8f4f 	dsb	sy
 800a774:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a776:	bf00      	nop
 800a778:	bf00      	nop
 800a77a:	e7fd      	b.n	800a778 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d103      	bne.n	800a78a <xQueueGenericSendFromISR+0x3e>
 800a782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a786:	2b00      	cmp	r3, #0
 800a788:	d101      	bne.n	800a78e <xQueueGenericSendFromISR+0x42>
 800a78a:	2301      	movs	r3, #1
 800a78c:	e000      	b.n	800a790 <xQueueGenericSendFromISR+0x44>
 800a78e:	2300      	movs	r3, #0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d10b      	bne.n	800a7ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a798:	f383 8811 	msr	BASEPRI, r3
 800a79c:	f3bf 8f6f 	isb	sy
 800a7a0:	f3bf 8f4f 	dsb	sy
 800a7a4:	623b      	str	r3, [r7, #32]
}
 800a7a6:	bf00      	nop
 800a7a8:	bf00      	nop
 800a7aa:	e7fd      	b.n	800a7a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	2b02      	cmp	r3, #2
 800a7b0:	d103      	bne.n	800a7ba <xQueueGenericSendFromISR+0x6e>
 800a7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d101      	bne.n	800a7be <xQueueGenericSendFromISR+0x72>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <xQueueGenericSendFromISR+0x74>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10b      	bne.n	800a7dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	61fb      	str	r3, [r7, #28]
}
 800a7d6:	bf00      	nop
 800a7d8:	bf00      	nop
 800a7da:	e7fd      	b.n	800a7d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a7dc:	f001 fd68 	bl	800c2b0 <vPortValidateInterruptPriority>
	__asm volatile
 800a7e0:	f3ef 8211 	mrs	r2, BASEPRI
 800a7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7e8:	f383 8811 	msr	BASEPRI, r3
 800a7ec:	f3bf 8f6f 	isb	sy
 800a7f0:	f3bf 8f4f 	dsb	sy
 800a7f4:	61ba      	str	r2, [r7, #24]
 800a7f6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a7f8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a804:	429a      	cmp	r2, r3
 800a806:	d302      	bcc.n	800a80e <xQueueGenericSendFromISR+0xc2>
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	2b02      	cmp	r3, #2
 800a80c:	d12c      	bne.n	800a868 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a810:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a814:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a818:	683a      	ldr	r2, [r7, #0]
 800a81a:	68b9      	ldr	r1, [r7, #8]
 800a81c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a81e:	f000 f995 	bl	800ab4c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a822:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a82a:	d112      	bne.n	800a852 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a82e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a830:	2b00      	cmp	r3, #0
 800a832:	d016      	beq.n	800a862 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a836:	3324      	adds	r3, #36	@ 0x24
 800a838:	4618      	mov	r0, r3
 800a83a:	f000 fecf 	bl	800b5dc <xTaskRemoveFromEventList>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d00e      	beq.n	800a862 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00b      	beq.n	800a862 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2201      	movs	r2, #1
 800a84e:	601a      	str	r2, [r3, #0]
 800a850:	e007      	b.n	800a862 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a852:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a856:	3301      	adds	r3, #1
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	b25a      	sxtb	r2, r3
 800a85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a85e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a862:	2301      	movs	r3, #1
 800a864:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a866:	e001      	b.n	800a86c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a868:	2300      	movs	r3, #0
 800a86a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a86c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a86e:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	f383 8811 	msr	BASEPRI, r3
}
 800a876:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3738      	adds	r7, #56	@ 0x38
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
	...

0800a884 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b08c      	sub	sp, #48	@ 0x30
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	60b9      	str	r1, [r7, #8]
 800a88e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a890:	2300      	movs	r3, #0
 800a892:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10b      	bne.n	800a8b6 <xQueueReceive+0x32>
	__asm volatile
 800a89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a2:	f383 8811 	msr	BASEPRI, r3
 800a8a6:	f3bf 8f6f 	isb	sy
 800a8aa:	f3bf 8f4f 	dsb	sy
 800a8ae:	623b      	str	r3, [r7, #32]
}
 800a8b0:	bf00      	nop
 800a8b2:	bf00      	nop
 800a8b4:	e7fd      	b.n	800a8b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d103      	bne.n	800a8c4 <xQueueReceive+0x40>
 800a8bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d101      	bne.n	800a8c8 <xQueueReceive+0x44>
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e000      	b.n	800a8ca <xQueueReceive+0x46>
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10b      	bne.n	800a8e6 <xQueueReceive+0x62>
	__asm volatile
 800a8ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	61fb      	str	r3, [r7, #28]
}
 800a8e0:	bf00      	nop
 800a8e2:	bf00      	nop
 800a8e4:	e7fd      	b.n	800a8e2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a8e6:	f001 f843 	bl	800b970 <xTaskGetSchedulerState>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d102      	bne.n	800a8f6 <xQueueReceive+0x72>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d101      	bne.n	800a8fa <xQueueReceive+0x76>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e000      	b.n	800a8fc <xQueueReceive+0x78>
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d10b      	bne.n	800a918 <xQueueReceive+0x94>
	__asm volatile
 800a900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a904:	f383 8811 	msr	BASEPRI, r3
 800a908:	f3bf 8f6f 	isb	sy
 800a90c:	f3bf 8f4f 	dsb	sy
 800a910:	61bb      	str	r3, [r7, #24]
}
 800a912:	bf00      	nop
 800a914:	bf00      	nop
 800a916:	e7fd      	b.n	800a914 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a918:	f001 fc08 	bl	800c12c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a91c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a91e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a920:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a924:	2b00      	cmp	r3, #0
 800a926:	d01f      	beq.n	800a968 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a928:	68b9      	ldr	r1, [r7, #8]
 800a92a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a92c:	f000 f978 	bl	800ac20 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a932:	1e5a      	subs	r2, r3, #1
 800a934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a936:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00f      	beq.n	800a960 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a942:	3310      	adds	r3, #16
 800a944:	4618      	mov	r0, r3
 800a946:	f000 fe49 	bl	800b5dc <xTaskRemoveFromEventList>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d007      	beq.n	800a960 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a950:	4b3c      	ldr	r3, [pc, #240]	@ (800aa44 <xQueueReceive+0x1c0>)
 800a952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a956:	601a      	str	r2, [r3, #0]
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a960:	f001 fc14 	bl	800c18c <vPortExitCritical>
				return pdPASS;
 800a964:	2301      	movs	r3, #1
 800a966:	e069      	b.n	800aa3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d103      	bne.n	800a976 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a96e:	f001 fc0d 	bl	800c18c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a972:	2300      	movs	r3, #0
 800a974:	e062      	b.n	800aa3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d106      	bne.n	800a98a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a97c:	f107 0310 	add.w	r3, r7, #16
 800a980:	4618      	mov	r0, r3
 800a982:	f000 fe8f 	bl	800b6a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a986:	2301      	movs	r3, #1
 800a988:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a98a:	f001 fbff 	bl	800c18c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a98e:	f000 fc33 	bl	800b1f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a992:	f001 fbcb 	bl	800c12c <vPortEnterCritical>
 800a996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a998:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a99c:	b25b      	sxtb	r3, r3
 800a99e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a2:	d103      	bne.n	800a9ac <xQueueReceive+0x128>
 800a9a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a9ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9b2:	b25b      	sxtb	r3, r3
 800a9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b8:	d103      	bne.n	800a9c2 <xQueueReceive+0x13e>
 800a9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a9c2:	f001 fbe3 	bl	800c18c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a9c6:	1d3a      	adds	r2, r7, #4
 800a9c8:	f107 0310 	add.w	r3, r7, #16
 800a9cc:	4611      	mov	r1, r2
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 fe7e 	bl	800b6d0 <xTaskCheckForTimeOut>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d123      	bne.n	800aa22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a9da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9dc:	f000 f998 	bl	800ad10 <prvIsQueueEmpty>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d017      	beq.n	800aa16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e8:	3324      	adds	r3, #36	@ 0x24
 800a9ea:	687a      	ldr	r2, [r7, #4]
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f000 fdce 	bl	800b590 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a9f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9f6:	f000 f939 	bl	800ac6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a9fa:	f000 fc0b 	bl	800b214 <xTaskResumeAll>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d189      	bne.n	800a918 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800aa04:	4b0f      	ldr	r3, [pc, #60]	@ (800aa44 <xQueueReceive+0x1c0>)
 800aa06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa0a:	601a      	str	r2, [r3, #0]
 800aa0c:	f3bf 8f4f 	dsb	sy
 800aa10:	f3bf 8f6f 	isb	sy
 800aa14:	e780      	b.n	800a918 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aa16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa18:	f000 f928 	bl	800ac6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa1c:	f000 fbfa 	bl	800b214 <xTaskResumeAll>
 800aa20:	e77a      	b.n	800a918 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aa22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa24:	f000 f922 	bl	800ac6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa28:	f000 fbf4 	bl	800b214 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa2e:	f000 f96f 	bl	800ad10 <prvIsQueueEmpty>
 800aa32:	4603      	mov	r3, r0
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	f43f af6f 	beq.w	800a918 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aa3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3730      	adds	r7, #48	@ 0x30
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	e000ed04 	.word	0xe000ed04

0800aa48 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b08e      	sub	sp, #56	@ 0x38
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800aa58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d10b      	bne.n	800aa76 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800aa5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa62:	f383 8811 	msr	BASEPRI, r3
 800aa66:	f3bf 8f6f 	isb	sy
 800aa6a:	f3bf 8f4f 	dsb	sy
 800aa6e:	623b      	str	r3, [r7, #32]
}
 800aa70:	bf00      	nop
 800aa72:	bf00      	nop
 800aa74:	e7fd      	b.n	800aa72 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d103      	bne.n	800aa84 <xQueueReceiveFromISR+0x3c>
 800aa7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d101      	bne.n	800aa88 <xQueueReceiveFromISR+0x40>
 800aa84:	2301      	movs	r3, #1
 800aa86:	e000      	b.n	800aa8a <xQueueReceiveFromISR+0x42>
 800aa88:	2300      	movs	r3, #0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d10b      	bne.n	800aaa6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800aa8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa92:	f383 8811 	msr	BASEPRI, r3
 800aa96:	f3bf 8f6f 	isb	sy
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	61fb      	str	r3, [r7, #28]
}
 800aaa0:	bf00      	nop
 800aaa2:	bf00      	nop
 800aaa4:	e7fd      	b.n	800aaa2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aaa6:	f001 fc03 	bl	800c2b0 <vPortValidateInterruptPriority>
	__asm volatile
 800aaaa:	f3ef 8211 	mrs	r2, BASEPRI
 800aaae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab2:	f383 8811 	msr	BASEPRI, r3
 800aab6:	f3bf 8f6f 	isb	sy
 800aaba:	f3bf 8f4f 	dsb	sy
 800aabe:	61ba      	str	r2, [r7, #24]
 800aac0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800aac2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaca:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d02f      	beq.n	800ab32 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800aad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aad8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aadc:	68b9      	ldr	r1, [r7, #8]
 800aade:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aae0:	f000 f89e 	bl	800ac20 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae6:	1e5a      	subs	r2, r3, #1
 800aae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaea:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800aaec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aaf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf4:	d112      	bne.n	800ab1c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aaf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf8:	691b      	ldr	r3, [r3, #16]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d016      	beq.n	800ab2c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab00:	3310      	adds	r3, #16
 800ab02:	4618      	mov	r0, r3
 800ab04:	f000 fd6a 	bl	800b5dc <xTaskRemoveFromEventList>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00e      	beq.n	800ab2c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00b      	beq.n	800ab2c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2201      	movs	r2, #1
 800ab18:	601a      	str	r2, [r3, #0]
 800ab1a:	e007      	b.n	800ab2c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ab1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab20:	3301      	adds	r3, #1
 800ab22:	b2db      	uxtb	r3, r3
 800ab24:	b25a      	sxtb	r2, r3
 800ab26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab30:	e001      	b.n	800ab36 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800ab32:	2300      	movs	r3, #0
 800ab34:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab38:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	f383 8811 	msr	BASEPRI, r3
}
 800ab40:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ab42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3738      	adds	r7, #56	@ 0x38
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b086      	sub	sp, #24
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	60f8      	str	r0, [r7, #12]
 800ab54:	60b9      	str	r1, [r7, #8]
 800ab56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab60:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d10d      	bne.n	800ab86 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d14d      	bne.n	800ac0e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	4618      	mov	r0, r3
 800ab78:	f000 ff18 	bl	800b9ac <xTaskPriorityDisinherit>
 800ab7c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2200      	movs	r2, #0
 800ab82:	605a      	str	r2, [r3, #4]
 800ab84:	e043      	b.n	800ac0e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d119      	bne.n	800abc0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	6898      	ldr	r0, [r3, #8]
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab94:	461a      	mov	r2, r3
 800ab96:	68b9      	ldr	r1, [r7, #8]
 800ab98:	f004 f9d9 	bl	800ef4e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	689a      	ldr	r2, [r3, #8]
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aba4:	441a      	add	r2, r3
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	689a      	ldr	r2, [r3, #8]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d32b      	bcc.n	800ac0e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	609a      	str	r2, [r3, #8]
 800abbe:	e026      	b.n	800ac0e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	68d8      	ldr	r0, [r3, #12]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abc8:	461a      	mov	r2, r3
 800abca:	68b9      	ldr	r1, [r7, #8]
 800abcc:	f004 f9bf 	bl	800ef4e <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	68da      	ldr	r2, [r3, #12]
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abd8:	425b      	negs	r3, r3
 800abda:	441a      	add	r2, r3
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	68da      	ldr	r2, [r3, #12]
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d207      	bcs.n	800abfc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	685a      	ldr	r2, [r3, #4]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abf4:	425b      	negs	r3, r3
 800abf6:	441a      	add	r2, r3
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d105      	bne.n	800ac0e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d002      	beq.n	800ac0e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	3b01      	subs	r3, #1
 800ac0c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	1c5a      	adds	r2, r3, #1
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ac16:	697b      	ldr	r3, [r7, #20]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3718      	adds	r7, #24
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d018      	beq.n	800ac64 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	68da      	ldr	r2, [r3, #12]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac3a:	441a      	add	r2, r3
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	68da      	ldr	r2, [r3, #12]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	685b      	ldr	r3, [r3, #4]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d303      	bcc.n	800ac54 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681a      	ldr	r2, [r3, #0]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	68d9      	ldr	r1, [r3, #12]
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	6838      	ldr	r0, [r7, #0]
 800ac60:	f004 f975 	bl	800ef4e <memcpy>
	}
}
 800ac64:	bf00      	nop
 800ac66:	3708      	adds	r7, #8
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b084      	sub	sp, #16
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ac74:	f001 fa5a 	bl	800c12c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ac7e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ac80:	e011      	b.n	800aca6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d012      	beq.n	800acb0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	3324      	adds	r3, #36	@ 0x24
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f000 fca4 	bl	800b5dc <xTaskRemoveFromEventList>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d001      	beq.n	800ac9e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ac9a:	f000 fd7d 	bl	800b798 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ac9e:	7bfb      	ldrb	r3, [r7, #15]
 800aca0:	3b01      	subs	r3, #1
 800aca2:	b2db      	uxtb	r3, r3
 800aca4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	dce9      	bgt.n	800ac82 <prvUnlockQueue+0x16>
 800acae:	e000      	b.n	800acb2 <prvUnlockQueue+0x46>
					break;
 800acb0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	22ff      	movs	r2, #255	@ 0xff
 800acb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800acba:	f001 fa67 	bl	800c18c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800acbe:	f001 fa35 	bl	800c12c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800acc8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800acca:	e011      	b.n	800acf0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	691b      	ldr	r3, [r3, #16]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d012      	beq.n	800acfa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	3310      	adds	r3, #16
 800acd8:	4618      	mov	r0, r3
 800acda:	f000 fc7f 	bl	800b5dc <xTaskRemoveFromEventList>
 800acde:	4603      	mov	r3, r0
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d001      	beq.n	800ace8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ace4:	f000 fd58 	bl	800b798 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ace8:	7bbb      	ldrb	r3, [r7, #14]
 800acea:	3b01      	subs	r3, #1
 800acec:	b2db      	uxtb	r3, r3
 800acee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800acf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	dce9      	bgt.n	800accc <prvUnlockQueue+0x60>
 800acf8:	e000      	b.n	800acfc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800acfa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	22ff      	movs	r2, #255	@ 0xff
 800ad00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ad04:	f001 fa42 	bl	800c18c <vPortExitCritical>
}
 800ad08:	bf00      	nop
 800ad0a:	3710      	adds	r7, #16
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b084      	sub	sp, #16
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad18:	f001 fa08 	bl	800c12c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d102      	bne.n	800ad2a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ad24:	2301      	movs	r3, #1
 800ad26:	60fb      	str	r3, [r7, #12]
 800ad28:	e001      	b.n	800ad2e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad2e:	f001 fa2d 	bl	800c18c <vPortExitCritical>

	return xReturn;
 800ad32:	68fb      	ldr	r3, [r7, #12]
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ad44:	f001 f9f2 	bl	800c12c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d102      	bne.n	800ad5a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ad54:	2301      	movs	r3, #1
 800ad56:	60fb      	str	r3, [r7, #12]
 800ad58:	e001      	b.n	800ad5e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ad5e:	f001 fa15 	bl	800c18c <vPortExitCritical>

	return xReturn;
 800ad62:	68fb      	ldr	r3, [r7, #12]
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b08e      	sub	sp, #56	@ 0x38
 800ad70:	af04      	add	r7, sp, #16
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	607a      	str	r2, [r7, #4]
 800ad78:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ad7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d10b      	bne.n	800ad98 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ad80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad84:	f383 8811 	msr	BASEPRI, r3
 800ad88:	f3bf 8f6f 	isb	sy
 800ad8c:	f3bf 8f4f 	dsb	sy
 800ad90:	623b      	str	r3, [r7, #32]
}
 800ad92:	bf00      	nop
 800ad94:	bf00      	nop
 800ad96:	e7fd      	b.n	800ad94 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ad98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10b      	bne.n	800adb6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	61fb      	str	r3, [r7, #28]
}
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
 800adb4:	e7fd      	b.n	800adb2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800adb6:	23b0      	movs	r3, #176	@ 0xb0
 800adb8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	2bb0      	cmp	r3, #176	@ 0xb0
 800adbe:	d00b      	beq.n	800add8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800adc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc4:	f383 8811 	msr	BASEPRI, r3
 800adc8:	f3bf 8f6f 	isb	sy
 800adcc:	f3bf 8f4f 	dsb	sy
 800add0:	61bb      	str	r3, [r7, #24]
}
 800add2:	bf00      	nop
 800add4:	bf00      	nop
 800add6:	e7fd      	b.n	800add4 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800add8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adda:	2b00      	cmp	r3, #0
 800addc:	d01e      	beq.n	800ae1c <xTaskCreateStatic+0xb0>
 800adde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d01b      	beq.n	800ae1c <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ade4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ade8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800adec:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800adee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adf0:	2202      	movs	r2, #2
 800adf2:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800adf6:	2300      	movs	r3, #0
 800adf8:	9303      	str	r3, [sp, #12]
 800adfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfc:	9302      	str	r3, [sp, #8]
 800adfe:	f107 0314 	add.w	r3, r7, #20
 800ae02:	9301      	str	r3, [sp, #4]
 800ae04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	68b9      	ldr	r1, [r7, #8]
 800ae0e:	68f8      	ldr	r0, [r7, #12]
 800ae10:	f000 f850 	bl	800aeb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ae16:	f000 f8e5 	bl	800afe4 <prvAddNewTaskToReadyList>
 800ae1a:	e001      	b.n	800ae20 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ae20:	697b      	ldr	r3, [r7, #20]
	}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3728      	adds	r7, #40	@ 0x28
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b08c      	sub	sp, #48	@ 0x30
 800ae2e:	af04      	add	r7, sp, #16
 800ae30:	60f8      	str	r0, [r7, #12]
 800ae32:	60b9      	str	r1, [r7, #8]
 800ae34:	603b      	str	r3, [r7, #0]
 800ae36:	4613      	mov	r3, r2
 800ae38:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae3a:	88fb      	ldrh	r3, [r7, #6]
 800ae3c:	009b      	lsls	r3, r3, #2
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f001 fa76 	bl	800c330 <pvPortMalloc>
 800ae44:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d00e      	beq.n	800ae6a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800ae4c:	20b0      	movs	r0, #176	@ 0xb0
 800ae4e:	f001 fa6f 	bl	800c330 <pvPortMalloc>
 800ae52:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d003      	beq.n	800ae62 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	697a      	ldr	r2, [r7, #20]
 800ae5e:	631a      	str	r2, [r3, #48]	@ 0x30
 800ae60:	e005      	b.n	800ae6e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ae62:	6978      	ldr	r0, [r7, #20]
 800ae64:	f001 fb2c 	bl	800c4c0 <vPortFree>
 800ae68:	e001      	b.n	800ae6e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ae6e:	69fb      	ldr	r3, [r7, #28]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d017      	beq.n	800aea4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ae74:	69fb      	ldr	r3, [r7, #28]
 800ae76:	2200      	movs	r2, #0
 800ae78:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ae7c:	88fa      	ldrh	r2, [r7, #6]
 800ae7e:	2300      	movs	r3, #0
 800ae80:	9303      	str	r3, [sp, #12]
 800ae82:	69fb      	ldr	r3, [r7, #28]
 800ae84:	9302      	str	r3, [sp, #8]
 800ae86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	68b9      	ldr	r1, [r7, #8]
 800ae92:	68f8      	ldr	r0, [r7, #12]
 800ae94:	f000 f80e 	bl	800aeb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ae98:	69f8      	ldr	r0, [r7, #28]
 800ae9a:	f000 f8a3 	bl	800afe4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	61bb      	str	r3, [r7, #24]
 800aea2:	e002      	b.n	800aeaa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aea4:	f04f 33ff 	mov.w	r3, #4294967295
 800aea8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aeaa:	69bb      	ldr	r3, [r7, #24]
	}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3720      	adds	r7, #32
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b088      	sub	sp, #32
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
 800aec0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800aec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aec4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aecc:	3b01      	subs	r3, #1
 800aece:	009b      	lsls	r3, r3, #2
 800aed0:	4413      	add	r3, r2
 800aed2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	f023 0307 	bic.w	r3, r3, #7
 800aeda:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aedc:	69bb      	ldr	r3, [r7, #24]
 800aede:	f003 0307 	and.w	r3, r3, #7
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00b      	beq.n	800aefe <prvInitialiseNewTask+0x4a>
	__asm volatile
 800aee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeea:	f383 8811 	msr	BASEPRI, r3
 800aeee:	f3bf 8f6f 	isb	sy
 800aef2:	f3bf 8f4f 	dsb	sy
 800aef6:	617b      	str	r3, [r7, #20]
}
 800aef8:	bf00      	nop
 800aefa:	bf00      	nop
 800aefc:	e7fd      	b.n	800aefa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aefe:	2300      	movs	r3, #0
 800af00:	61fb      	str	r3, [r7, #28]
 800af02:	e012      	b.n	800af2a <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800af04:	68ba      	ldr	r2, [r7, #8]
 800af06:	69fb      	ldr	r3, [r7, #28]
 800af08:	4413      	add	r3, r2
 800af0a:	7819      	ldrb	r1, [r3, #0]
 800af0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af0e:	69fb      	ldr	r3, [r7, #28]
 800af10:	4413      	add	r3, r2
 800af12:	3334      	adds	r3, #52	@ 0x34
 800af14:	460a      	mov	r2, r1
 800af16:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800af18:	68ba      	ldr	r2, [r7, #8]
 800af1a:	69fb      	ldr	r3, [r7, #28]
 800af1c:	4413      	add	r3, r2
 800af1e:	781b      	ldrb	r3, [r3, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d006      	beq.n	800af32 <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800af24:	69fb      	ldr	r3, [r7, #28]
 800af26:	3301      	adds	r3, #1
 800af28:	61fb      	str	r3, [r7, #28]
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	2b1f      	cmp	r3, #31
 800af2e:	d9e9      	bls.n	800af04 <prvInitialiseNewTask+0x50>
 800af30:	e000      	b.n	800af34 <prvInitialiseNewTask+0x80>
		{
			break;
 800af32:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800af34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af36:	2200      	movs	r2, #0
 800af38:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800af3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3e:	2b06      	cmp	r3, #6
 800af40:	d901      	bls.n	800af46 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800af42:	2306      	movs	r3, #6
 800af44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800af4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af50:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800af52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af54:	2200      	movs	r2, #0
 800af56:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800af58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5a:	3304      	adds	r3, #4
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7ff f91e 	bl	800a19e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800af62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af64:	3318      	adds	r3, #24
 800af66:	4618      	mov	r0, r3
 800af68:	f7ff f919 	bl	800a19e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800af6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af74:	f1c3 0207 	rsb	r2, r3, #7
 800af78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800af7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800af82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af84:	2200      	movs	r2, #0
 800af86:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800af92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af94:	335c      	adds	r3, #92	@ 0x5c
 800af96:	224c      	movs	r2, #76	@ 0x4c
 800af98:	2100      	movs	r1, #0
 800af9a:	4618      	mov	r0, r3
 800af9c:	f003 f8d3 	bl	800e146 <memset>
 800afa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa2:	4a0d      	ldr	r2, [pc, #52]	@ (800afd8 <prvInitialiseNewTask+0x124>)
 800afa4:	661a      	str	r2, [r3, #96]	@ 0x60
 800afa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa8:	4a0c      	ldr	r2, [pc, #48]	@ (800afdc <prvInitialiseNewTask+0x128>)
 800afaa:	665a      	str	r2, [r3, #100]	@ 0x64
 800afac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afae:	4a0c      	ldr	r2, [pc, #48]	@ (800afe0 <prvInitialiseNewTask+0x12c>)
 800afb0:	669a      	str	r2, [r3, #104]	@ 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	68f9      	ldr	r1, [r7, #12]
 800afb6:	69b8      	ldr	r0, [r7, #24]
 800afb8:	f000 ffc4 	bl	800bf44 <pxPortInitialiseStack>
 800afbc:	4602      	mov	r2, r0
 800afbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800afc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d002      	beq.n	800afce <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800afc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afce:	bf00      	nop
 800afd0:	3720      	adds	r7, #32
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	20005a24 	.word	0x20005a24
 800afdc:	20005a8c 	.word	0x20005a8c
 800afe0:	20005af4 	.word	0x20005af4

0800afe4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b082      	sub	sp, #8
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800afec:	f001 f89e 	bl	800c12c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aff0:	4b2a      	ldr	r3, [pc, #168]	@ (800b09c <prvAddNewTaskToReadyList+0xb8>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	3301      	adds	r3, #1
 800aff6:	4a29      	ldr	r2, [pc, #164]	@ (800b09c <prvAddNewTaskToReadyList+0xb8>)
 800aff8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800affa:	4b29      	ldr	r3, [pc, #164]	@ (800b0a0 <prvAddNewTaskToReadyList+0xbc>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d109      	bne.n	800b016 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b002:	4a27      	ldr	r2, [pc, #156]	@ (800b0a0 <prvAddNewTaskToReadyList+0xbc>)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b008:	4b24      	ldr	r3, [pc, #144]	@ (800b09c <prvAddNewTaskToReadyList+0xb8>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d110      	bne.n	800b032 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b010:	f000 fbe6 	bl	800b7e0 <prvInitialiseTaskLists>
 800b014:	e00d      	b.n	800b032 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b016:	4b23      	ldr	r3, [pc, #140]	@ (800b0a4 <prvAddNewTaskToReadyList+0xc0>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d109      	bne.n	800b032 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b01e:	4b20      	ldr	r3, [pc, #128]	@ (800b0a0 <prvAddNewTaskToReadyList+0xbc>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b028:	429a      	cmp	r2, r3
 800b02a:	d802      	bhi.n	800b032 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b02c:	4a1c      	ldr	r2, [pc, #112]	@ (800b0a0 <prvAddNewTaskToReadyList+0xbc>)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b032:	4b1d      	ldr	r3, [pc, #116]	@ (800b0a8 <prvAddNewTaskToReadyList+0xc4>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	3301      	adds	r3, #1
 800b038:	4a1b      	ldr	r2, [pc, #108]	@ (800b0a8 <prvAddNewTaskToReadyList+0xc4>)
 800b03a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b040:	2201      	movs	r2, #1
 800b042:	409a      	lsls	r2, r3
 800b044:	4b19      	ldr	r3, [pc, #100]	@ (800b0ac <prvAddNewTaskToReadyList+0xc8>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4313      	orrs	r3, r2
 800b04a:	4a18      	ldr	r2, [pc, #96]	@ (800b0ac <prvAddNewTaskToReadyList+0xc8>)
 800b04c:	6013      	str	r3, [r2, #0]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b052:	4613      	mov	r3, r2
 800b054:	009b      	lsls	r3, r3, #2
 800b056:	4413      	add	r3, r2
 800b058:	009b      	lsls	r3, r3, #2
 800b05a:	4a15      	ldr	r2, [pc, #84]	@ (800b0b0 <prvAddNewTaskToReadyList+0xcc>)
 800b05c:	441a      	add	r2, r3
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	3304      	adds	r3, #4
 800b062:	4619      	mov	r1, r3
 800b064:	4610      	mov	r0, r2
 800b066:	f7ff f8a6 	bl	800a1b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b06a:	f001 f88f 	bl	800c18c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b06e:	4b0d      	ldr	r3, [pc, #52]	@ (800b0a4 <prvAddNewTaskToReadyList+0xc0>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d00e      	beq.n	800b094 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b076:	4b0a      	ldr	r3, [pc, #40]	@ (800b0a0 <prvAddNewTaskToReadyList+0xbc>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b080:	429a      	cmp	r2, r3
 800b082:	d207      	bcs.n	800b094 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b084:	4b0b      	ldr	r3, [pc, #44]	@ (800b0b4 <prvAddNewTaskToReadyList+0xd0>)
 800b086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b08a:	601a      	str	r2, [r3, #0]
 800b08c:	f3bf 8f4f 	dsb	sy
 800b090:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b094:	bf00      	nop
 800b096:	3708      	adds	r7, #8
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}
 800b09c:	200009d0 	.word	0x200009d0
 800b0a0:	200008d0 	.word	0x200008d0
 800b0a4:	200009dc 	.word	0x200009dc
 800b0a8:	200009ec 	.word	0x200009ec
 800b0ac:	200009d8 	.word	0x200009d8
 800b0b0:	200008d4 	.word	0x200008d4
 800b0b4:	e000ed04 	.word	0xe000ed04

0800b0b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d018      	beq.n	800b0fc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b0ca:	4b14      	ldr	r3, [pc, #80]	@ (800b11c <vTaskDelay+0x64>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d00b      	beq.n	800b0ea <vTaskDelay+0x32>
	__asm volatile
 800b0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d6:	f383 8811 	msr	BASEPRI, r3
 800b0da:	f3bf 8f6f 	isb	sy
 800b0de:	f3bf 8f4f 	dsb	sy
 800b0e2:	60bb      	str	r3, [r7, #8]
}
 800b0e4:	bf00      	nop
 800b0e6:	bf00      	nop
 800b0e8:	e7fd      	b.n	800b0e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b0ea:	f000 f885 	bl	800b1f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 fec1 	bl	800be78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b0f6:	f000 f88d 	bl	800b214 <xTaskResumeAll>
 800b0fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d107      	bne.n	800b112 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b102:	4b07      	ldr	r3, [pc, #28]	@ (800b120 <vTaskDelay+0x68>)
 800b104:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	f3bf 8f4f 	dsb	sy
 800b10e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b112:	bf00      	nop
 800b114:	3710      	adds	r7, #16
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	200009f8 	.word	0x200009f8
 800b120:	e000ed04 	.word	0xe000ed04

0800b124 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b08a      	sub	sp, #40	@ 0x28
 800b128:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b12a:	2300      	movs	r3, #0
 800b12c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b12e:	2300      	movs	r3, #0
 800b130:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b132:	463a      	mov	r2, r7
 800b134:	1d39      	adds	r1, r7, #4
 800b136:	f107 0308 	add.w	r3, r7, #8
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7f6 ff08 	bl	8001f50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b140:	6839      	ldr	r1, [r7, #0]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	9202      	str	r2, [sp, #8]
 800b148:	9301      	str	r3, [sp, #4]
 800b14a:	2300      	movs	r3, #0
 800b14c:	9300      	str	r3, [sp, #0]
 800b14e:	2300      	movs	r3, #0
 800b150:	460a      	mov	r2, r1
 800b152:	4921      	ldr	r1, [pc, #132]	@ (800b1d8 <vTaskStartScheduler+0xb4>)
 800b154:	4821      	ldr	r0, [pc, #132]	@ (800b1dc <vTaskStartScheduler+0xb8>)
 800b156:	f7ff fe09 	bl	800ad6c <xTaskCreateStatic>
 800b15a:	4603      	mov	r3, r0
 800b15c:	4a20      	ldr	r2, [pc, #128]	@ (800b1e0 <vTaskStartScheduler+0xbc>)
 800b15e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b160:	4b1f      	ldr	r3, [pc, #124]	@ (800b1e0 <vTaskStartScheduler+0xbc>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d002      	beq.n	800b16e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b168:	2301      	movs	r3, #1
 800b16a:	617b      	str	r3, [r7, #20]
 800b16c:	e001      	b.n	800b172 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b16e:	2300      	movs	r3, #0
 800b170:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	2b01      	cmp	r3, #1
 800b176:	d11b      	bne.n	800b1b0 <vTaskStartScheduler+0x8c>
	__asm volatile
 800b178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b17c:	f383 8811 	msr	BASEPRI, r3
 800b180:	f3bf 8f6f 	isb	sy
 800b184:	f3bf 8f4f 	dsb	sy
 800b188:	613b      	str	r3, [r7, #16]
}
 800b18a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b18c:	4b15      	ldr	r3, [pc, #84]	@ (800b1e4 <vTaskStartScheduler+0xc0>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	335c      	adds	r3, #92	@ 0x5c
 800b192:	4a15      	ldr	r2, [pc, #84]	@ (800b1e8 <vTaskStartScheduler+0xc4>)
 800b194:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b196:	4b15      	ldr	r3, [pc, #84]	@ (800b1ec <vTaskStartScheduler+0xc8>)
 800b198:	f04f 32ff 	mov.w	r2, #4294967295
 800b19c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b19e:	4b14      	ldr	r3, [pc, #80]	@ (800b1f0 <vTaskStartScheduler+0xcc>)
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b1a4:	4b13      	ldr	r3, [pc, #76]	@ (800b1f4 <vTaskStartScheduler+0xd0>)
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b1aa:	f000 ff4d 	bl	800c048 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b1ae:	e00f      	b.n	800b1d0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1b6:	d10b      	bne.n	800b1d0 <vTaskStartScheduler+0xac>
	__asm volatile
 800b1b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1bc:	f383 8811 	msr	BASEPRI, r3
 800b1c0:	f3bf 8f6f 	isb	sy
 800b1c4:	f3bf 8f4f 	dsb	sy
 800b1c8:	60fb      	str	r3, [r7, #12]
}
 800b1ca:	bf00      	nop
 800b1cc:	bf00      	nop
 800b1ce:	e7fd      	b.n	800b1cc <vTaskStartScheduler+0xa8>
}
 800b1d0:	bf00      	nop
 800b1d2:	3718      	adds	r7, #24
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}
 800b1d8:	0801226c 	.word	0x0801226c
 800b1dc:	0800b7b1 	.word	0x0800b7b1
 800b1e0:	200009f4 	.word	0x200009f4
 800b1e4:	200008d0 	.word	0x200008d0
 800b1e8:	20000284 	.word	0x20000284
 800b1ec:	200009f0 	.word	0x200009f0
 800b1f0:	200009dc 	.word	0x200009dc
 800b1f4:	200009d4 	.word	0x200009d4

0800b1f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b1fc:	4b04      	ldr	r3, [pc, #16]	@ (800b210 <vTaskSuspendAll+0x18>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	3301      	adds	r3, #1
 800b202:	4a03      	ldr	r2, [pc, #12]	@ (800b210 <vTaskSuspendAll+0x18>)
 800b204:	6013      	str	r3, [r2, #0]
}
 800b206:	bf00      	nop
 800b208:	46bd      	mov	sp, r7
 800b20a:	bc80      	pop	{r7}
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	200009f8 	.word	0x200009f8

0800b214 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b084      	sub	sp, #16
 800b218:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b21a:	2300      	movs	r3, #0
 800b21c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b21e:	2300      	movs	r3, #0
 800b220:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b222:	4b42      	ldr	r3, [pc, #264]	@ (800b32c <xTaskResumeAll+0x118>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d10b      	bne.n	800b242 <xTaskResumeAll+0x2e>
	__asm volatile
 800b22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b22e:	f383 8811 	msr	BASEPRI, r3
 800b232:	f3bf 8f6f 	isb	sy
 800b236:	f3bf 8f4f 	dsb	sy
 800b23a:	603b      	str	r3, [r7, #0]
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	e7fd      	b.n	800b23e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b242:	f000 ff73 	bl	800c12c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b246:	4b39      	ldr	r3, [pc, #228]	@ (800b32c <xTaskResumeAll+0x118>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	3b01      	subs	r3, #1
 800b24c:	4a37      	ldr	r2, [pc, #220]	@ (800b32c <xTaskResumeAll+0x118>)
 800b24e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b250:	4b36      	ldr	r3, [pc, #216]	@ (800b32c <xTaskResumeAll+0x118>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d161      	bne.n	800b31c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b258:	4b35      	ldr	r3, [pc, #212]	@ (800b330 <xTaskResumeAll+0x11c>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d05d      	beq.n	800b31c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b260:	e02e      	b.n	800b2c0 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b262:	4b34      	ldr	r3, [pc, #208]	@ (800b334 <xTaskResumeAll+0x120>)
 800b264:	68db      	ldr	r3, [r3, #12]
 800b266:	68db      	ldr	r3, [r3, #12]
 800b268:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	3318      	adds	r3, #24
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fe fffc 	bl	800a26c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	3304      	adds	r3, #4
 800b278:	4618      	mov	r0, r3
 800b27a:	f7fe fff7 	bl	800a26c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b282:	2201      	movs	r2, #1
 800b284:	409a      	lsls	r2, r3
 800b286:	4b2c      	ldr	r3, [pc, #176]	@ (800b338 <xTaskResumeAll+0x124>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	4a2a      	ldr	r2, [pc, #168]	@ (800b338 <xTaskResumeAll+0x124>)
 800b28e:	6013      	str	r3, [r2, #0]
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b294:	4613      	mov	r3, r2
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	4413      	add	r3, r2
 800b29a:	009b      	lsls	r3, r3, #2
 800b29c:	4a27      	ldr	r2, [pc, #156]	@ (800b33c <xTaskResumeAll+0x128>)
 800b29e:	441a      	add	r2, r3
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	3304      	adds	r3, #4
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	4610      	mov	r0, r2
 800b2a8:	f7fe ff85 	bl	800a1b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2b0:	4b23      	ldr	r3, [pc, #140]	@ (800b340 <xTaskResumeAll+0x12c>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d302      	bcc.n	800b2c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b2ba:	4b22      	ldr	r3, [pc, #136]	@ (800b344 <xTaskResumeAll+0x130>)
 800b2bc:	2201      	movs	r2, #1
 800b2be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2c0:	4b1c      	ldr	r3, [pc, #112]	@ (800b334 <xTaskResumeAll+0x120>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1cc      	bne.n	800b262 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d001      	beq.n	800b2d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b2ce:	f000 fb2b 	bl	800b928 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b2d2:	4b1d      	ldr	r3, [pc, #116]	@ (800b348 <xTaskResumeAll+0x134>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d010      	beq.n	800b300 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b2de:	f000 f837 	bl	800b350 <xTaskIncrementTick>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d002      	beq.n	800b2ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b2e8:	4b16      	ldr	r3, [pc, #88]	@ (800b344 <xTaskResumeAll+0x130>)
 800b2ea:	2201      	movs	r2, #1
 800b2ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	3b01      	subs	r3, #1
 800b2f2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1f1      	bne.n	800b2de <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800b2fa:	4b13      	ldr	r3, [pc, #76]	@ (800b348 <xTaskResumeAll+0x134>)
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b300:	4b10      	ldr	r3, [pc, #64]	@ (800b344 <xTaskResumeAll+0x130>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d009      	beq.n	800b31c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b308:	2301      	movs	r3, #1
 800b30a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b30c:	4b0f      	ldr	r3, [pc, #60]	@ (800b34c <xTaskResumeAll+0x138>)
 800b30e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b312:	601a      	str	r2, [r3, #0]
 800b314:	f3bf 8f4f 	dsb	sy
 800b318:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b31c:	f000 ff36 	bl	800c18c <vPortExitCritical>

	return xAlreadyYielded;
 800b320:	68bb      	ldr	r3, [r7, #8]
}
 800b322:	4618      	mov	r0, r3
 800b324:	3710      	adds	r7, #16
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	200009f8 	.word	0x200009f8
 800b330:	200009d0 	.word	0x200009d0
 800b334:	20000990 	.word	0x20000990
 800b338:	200009d8 	.word	0x200009d8
 800b33c:	200008d4 	.word	0x200008d4
 800b340:	200008d0 	.word	0x200008d0
 800b344:	200009e4 	.word	0x200009e4
 800b348:	200009e0 	.word	0x200009e0
 800b34c:	e000ed04 	.word	0xe000ed04

0800b350 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b086      	sub	sp, #24
 800b354:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b356:	2300      	movs	r3, #0
 800b358:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b35a:	4b51      	ldr	r3, [pc, #324]	@ (800b4a0 <xTaskIncrementTick+0x150>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f040 808e 	bne.w	800b480 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b364:	4b4f      	ldr	r3, [pc, #316]	@ (800b4a4 <xTaskIncrementTick+0x154>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	3301      	adds	r3, #1
 800b36a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b36c:	4a4d      	ldr	r2, [pc, #308]	@ (800b4a4 <xTaskIncrementTick+0x154>)
 800b36e:	693b      	ldr	r3, [r7, #16]
 800b370:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b372:	693b      	ldr	r3, [r7, #16]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d121      	bne.n	800b3bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b378:	4b4b      	ldr	r3, [pc, #300]	@ (800b4a8 <xTaskIncrementTick+0x158>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d00b      	beq.n	800b39a <xTaskIncrementTick+0x4a>
	__asm volatile
 800b382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b386:	f383 8811 	msr	BASEPRI, r3
 800b38a:	f3bf 8f6f 	isb	sy
 800b38e:	f3bf 8f4f 	dsb	sy
 800b392:	603b      	str	r3, [r7, #0]
}
 800b394:	bf00      	nop
 800b396:	bf00      	nop
 800b398:	e7fd      	b.n	800b396 <xTaskIncrementTick+0x46>
 800b39a:	4b43      	ldr	r3, [pc, #268]	@ (800b4a8 <xTaskIncrementTick+0x158>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	60fb      	str	r3, [r7, #12]
 800b3a0:	4b42      	ldr	r3, [pc, #264]	@ (800b4ac <xTaskIncrementTick+0x15c>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4a40      	ldr	r2, [pc, #256]	@ (800b4a8 <xTaskIncrementTick+0x158>)
 800b3a6:	6013      	str	r3, [r2, #0]
 800b3a8:	4a40      	ldr	r2, [pc, #256]	@ (800b4ac <xTaskIncrementTick+0x15c>)
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	6013      	str	r3, [r2, #0]
 800b3ae:	4b40      	ldr	r3, [pc, #256]	@ (800b4b0 <xTaskIncrementTick+0x160>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	4a3e      	ldr	r2, [pc, #248]	@ (800b4b0 <xTaskIncrementTick+0x160>)
 800b3b6:	6013      	str	r3, [r2, #0]
 800b3b8:	f000 fab6 	bl	800b928 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b3bc:	4b3d      	ldr	r3, [pc, #244]	@ (800b4b4 <xTaskIncrementTick+0x164>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	693a      	ldr	r2, [r7, #16]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d34d      	bcc.n	800b462 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3c6:	4b38      	ldr	r3, [pc, #224]	@ (800b4a8 <xTaskIncrementTick+0x158>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d101      	bne.n	800b3d4 <xTaskIncrementTick+0x84>
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	e000      	b.n	800b3d6 <xTaskIncrementTick+0x86>
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d004      	beq.n	800b3e4 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3da:	4b36      	ldr	r3, [pc, #216]	@ (800b4b4 <xTaskIncrementTick+0x164>)
 800b3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b3e0:	601a      	str	r2, [r3, #0]
					break;
 800b3e2:	e03e      	b.n	800b462 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b3e4:	4b30      	ldr	r3, [pc, #192]	@ (800b4a8 <xTaskIncrementTick+0x158>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	68db      	ldr	r3, [r3, #12]
 800b3ea:	68db      	ldr	r3, [r3, #12]
 800b3ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b3ee:	68bb      	ldr	r3, [r7, #8]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	d203      	bcs.n	800b404 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b3fc:	4a2d      	ldr	r2, [pc, #180]	@ (800b4b4 <xTaskIncrementTick+0x164>)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6013      	str	r3, [r2, #0]
						break;
 800b402:	e02e      	b.n	800b462 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	3304      	adds	r3, #4
 800b408:	4618      	mov	r0, r3
 800b40a:	f7fe ff2f 	bl	800a26c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b412:	2b00      	cmp	r3, #0
 800b414:	d004      	beq.n	800b420 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b416:	68bb      	ldr	r3, [r7, #8]
 800b418:	3318      	adds	r3, #24
 800b41a:	4618      	mov	r0, r3
 800b41c:	f7fe ff26 	bl	800a26c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b424:	2201      	movs	r2, #1
 800b426:	409a      	lsls	r2, r3
 800b428:	4b23      	ldr	r3, [pc, #140]	@ (800b4b8 <xTaskIncrementTick+0x168>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	4313      	orrs	r3, r2
 800b42e:	4a22      	ldr	r2, [pc, #136]	@ (800b4b8 <xTaskIncrementTick+0x168>)
 800b430:	6013      	str	r3, [r2, #0]
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b436:	4613      	mov	r3, r2
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	4413      	add	r3, r2
 800b43c:	009b      	lsls	r3, r3, #2
 800b43e:	4a1f      	ldr	r2, [pc, #124]	@ (800b4bc <xTaskIncrementTick+0x16c>)
 800b440:	441a      	add	r2, r3
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	3304      	adds	r3, #4
 800b446:	4619      	mov	r1, r3
 800b448:	4610      	mov	r0, r2
 800b44a:	f7fe feb4 	bl	800a1b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b452:	4b1b      	ldr	r3, [pc, #108]	@ (800b4c0 <xTaskIncrementTick+0x170>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b458:	429a      	cmp	r2, r3
 800b45a:	d3b4      	bcc.n	800b3c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b45c:	2301      	movs	r3, #1
 800b45e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b460:	e7b1      	b.n	800b3c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b462:	4b17      	ldr	r3, [pc, #92]	@ (800b4c0 <xTaskIncrementTick+0x170>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b468:	4914      	ldr	r1, [pc, #80]	@ (800b4bc <xTaskIncrementTick+0x16c>)
 800b46a:	4613      	mov	r3, r2
 800b46c:	009b      	lsls	r3, r3, #2
 800b46e:	4413      	add	r3, r2
 800b470:	009b      	lsls	r3, r3, #2
 800b472:	440b      	add	r3, r1
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2b01      	cmp	r3, #1
 800b478:	d907      	bls.n	800b48a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b47a:	2301      	movs	r3, #1
 800b47c:	617b      	str	r3, [r7, #20]
 800b47e:	e004      	b.n	800b48a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b480:	4b10      	ldr	r3, [pc, #64]	@ (800b4c4 <xTaskIncrementTick+0x174>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	3301      	adds	r3, #1
 800b486:	4a0f      	ldr	r2, [pc, #60]	@ (800b4c4 <xTaskIncrementTick+0x174>)
 800b488:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b48a:	4b0f      	ldr	r3, [pc, #60]	@ (800b4c8 <xTaskIncrementTick+0x178>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d001      	beq.n	800b496 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800b492:	2301      	movs	r3, #1
 800b494:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b496:	697b      	ldr	r3, [r7, #20]
}
 800b498:	4618      	mov	r0, r3
 800b49a:	3718      	adds	r7, #24
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}
 800b4a0:	200009f8 	.word	0x200009f8
 800b4a4:	200009d4 	.word	0x200009d4
 800b4a8:	20000988 	.word	0x20000988
 800b4ac:	2000098c 	.word	0x2000098c
 800b4b0:	200009e8 	.word	0x200009e8
 800b4b4:	200009f0 	.word	0x200009f0
 800b4b8:	200009d8 	.word	0x200009d8
 800b4bc:	200008d4 	.word	0x200008d4
 800b4c0:	200008d0 	.word	0x200008d0
 800b4c4:	200009e0 	.word	0x200009e0
 800b4c8:	200009e4 	.word	0x200009e4

0800b4cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b087      	sub	sp, #28
 800b4d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b4d2:	4b29      	ldr	r3, [pc, #164]	@ (800b578 <vTaskSwitchContext+0xac>)
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d003      	beq.n	800b4e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b4da:	4b28      	ldr	r3, [pc, #160]	@ (800b57c <vTaskSwitchContext+0xb0>)
 800b4dc:	2201      	movs	r2, #1
 800b4de:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b4e0:	e045      	b.n	800b56e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800b4e2:	4b26      	ldr	r3, [pc, #152]	@ (800b57c <vTaskSwitchContext+0xb0>)
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800b4e8:	4b25      	ldr	r3, [pc, #148]	@ (800b580 <vTaskSwitchContext+0xb4>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	fab3 f383 	clz	r3, r3
 800b4f4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b4f6:	7afb      	ldrb	r3, [r7, #11]
 800b4f8:	f1c3 031f 	rsb	r3, r3, #31
 800b4fc:	617b      	str	r3, [r7, #20]
 800b4fe:	4921      	ldr	r1, [pc, #132]	@ (800b584 <vTaskSwitchContext+0xb8>)
 800b500:	697a      	ldr	r2, [r7, #20]
 800b502:	4613      	mov	r3, r2
 800b504:	009b      	lsls	r3, r3, #2
 800b506:	4413      	add	r3, r2
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	440b      	add	r3, r1
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d10b      	bne.n	800b52a <vTaskSwitchContext+0x5e>
	__asm volatile
 800b512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b516:	f383 8811 	msr	BASEPRI, r3
 800b51a:	f3bf 8f6f 	isb	sy
 800b51e:	f3bf 8f4f 	dsb	sy
 800b522:	607b      	str	r3, [r7, #4]
}
 800b524:	bf00      	nop
 800b526:	bf00      	nop
 800b528:	e7fd      	b.n	800b526 <vTaskSwitchContext+0x5a>
 800b52a:	697a      	ldr	r2, [r7, #20]
 800b52c:	4613      	mov	r3, r2
 800b52e:	009b      	lsls	r3, r3, #2
 800b530:	4413      	add	r3, r2
 800b532:	009b      	lsls	r3, r3, #2
 800b534:	4a13      	ldr	r2, [pc, #76]	@ (800b584 <vTaskSwitchContext+0xb8>)
 800b536:	4413      	add	r3, r2
 800b538:	613b      	str	r3, [r7, #16]
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	685a      	ldr	r2, [r3, #4]
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	605a      	str	r2, [r3, #4]
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	685a      	ldr	r2, [r3, #4]
 800b548:	693b      	ldr	r3, [r7, #16]
 800b54a:	3308      	adds	r3, #8
 800b54c:	429a      	cmp	r2, r3
 800b54e:	d104      	bne.n	800b55a <vTaskSwitchContext+0x8e>
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	685b      	ldr	r3, [r3, #4]
 800b554:	685a      	ldr	r2, [r3, #4]
 800b556:	693b      	ldr	r3, [r7, #16]
 800b558:	605a      	str	r2, [r3, #4]
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	68db      	ldr	r3, [r3, #12]
 800b560:	4a09      	ldr	r2, [pc, #36]	@ (800b588 <vTaskSwitchContext+0xbc>)
 800b562:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b564:	4b08      	ldr	r3, [pc, #32]	@ (800b588 <vTaskSwitchContext+0xbc>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	335c      	adds	r3, #92	@ 0x5c
 800b56a:	4a08      	ldr	r2, [pc, #32]	@ (800b58c <vTaskSwitchContext+0xc0>)
 800b56c:	6013      	str	r3, [r2, #0]
}
 800b56e:	bf00      	nop
 800b570:	371c      	adds	r7, #28
 800b572:	46bd      	mov	sp, r7
 800b574:	bc80      	pop	{r7}
 800b576:	4770      	bx	lr
 800b578:	200009f8 	.word	0x200009f8
 800b57c:	200009e4 	.word	0x200009e4
 800b580:	200009d8 	.word	0x200009d8
 800b584:	200008d4 	.word	0x200008d4
 800b588:	200008d0 	.word	0x200008d0
 800b58c:	20000284 	.word	0x20000284

0800b590 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d10b      	bne.n	800b5b8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a4:	f383 8811 	msr	BASEPRI, r3
 800b5a8:	f3bf 8f6f 	isb	sy
 800b5ac:	f3bf 8f4f 	dsb	sy
 800b5b0:	60fb      	str	r3, [r7, #12]
}
 800b5b2:	bf00      	nop
 800b5b4:	bf00      	nop
 800b5b6:	e7fd      	b.n	800b5b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b5b8:	4b07      	ldr	r3, [pc, #28]	@ (800b5d8 <vTaskPlaceOnEventList+0x48>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	3318      	adds	r3, #24
 800b5be:	4619      	mov	r1, r3
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f7fe fe1b 	bl	800a1fc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b5c6:	2101      	movs	r1, #1
 800b5c8:	6838      	ldr	r0, [r7, #0]
 800b5ca:	f000 fc55 	bl	800be78 <prvAddCurrentTaskToDelayedList>
}
 800b5ce:	bf00      	nop
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	200008d0 	.word	0x200008d0

0800b5dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b086      	sub	sp, #24
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	68db      	ldr	r3, [r3, #12]
 800b5e8:	68db      	ldr	r3, [r3, #12]
 800b5ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d10b      	bne.n	800b60a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f6:	f383 8811 	msr	BASEPRI, r3
 800b5fa:	f3bf 8f6f 	isb	sy
 800b5fe:	f3bf 8f4f 	dsb	sy
 800b602:	60fb      	str	r3, [r7, #12]
}
 800b604:	bf00      	nop
 800b606:	bf00      	nop
 800b608:	e7fd      	b.n	800b606 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	3318      	adds	r3, #24
 800b60e:	4618      	mov	r0, r3
 800b610:	f7fe fe2c 	bl	800a26c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b614:	4b1d      	ldr	r3, [pc, #116]	@ (800b68c <xTaskRemoveFromEventList+0xb0>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d11c      	bne.n	800b656 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	3304      	adds	r3, #4
 800b620:	4618      	mov	r0, r3
 800b622:	f7fe fe23 	bl	800a26c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b62a:	2201      	movs	r2, #1
 800b62c:	409a      	lsls	r2, r3
 800b62e:	4b18      	ldr	r3, [pc, #96]	@ (800b690 <xTaskRemoveFromEventList+0xb4>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4313      	orrs	r3, r2
 800b634:	4a16      	ldr	r2, [pc, #88]	@ (800b690 <xTaskRemoveFromEventList+0xb4>)
 800b636:	6013      	str	r3, [r2, #0]
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b63c:	4613      	mov	r3, r2
 800b63e:	009b      	lsls	r3, r3, #2
 800b640:	4413      	add	r3, r2
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	4a13      	ldr	r2, [pc, #76]	@ (800b694 <xTaskRemoveFromEventList+0xb8>)
 800b646:	441a      	add	r2, r3
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	3304      	adds	r3, #4
 800b64c:	4619      	mov	r1, r3
 800b64e:	4610      	mov	r0, r2
 800b650:	f7fe fdb1 	bl	800a1b6 <vListInsertEnd>
 800b654:	e005      	b.n	800b662 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b656:	693b      	ldr	r3, [r7, #16]
 800b658:	3318      	adds	r3, #24
 800b65a:	4619      	mov	r1, r3
 800b65c:	480e      	ldr	r0, [pc, #56]	@ (800b698 <xTaskRemoveFromEventList+0xbc>)
 800b65e:	f7fe fdaa 	bl	800a1b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b666:	4b0d      	ldr	r3, [pc, #52]	@ (800b69c <xTaskRemoveFromEventList+0xc0>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d905      	bls.n	800b67c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b670:	2301      	movs	r3, #1
 800b672:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b674:	4b0a      	ldr	r3, [pc, #40]	@ (800b6a0 <xTaskRemoveFromEventList+0xc4>)
 800b676:	2201      	movs	r2, #1
 800b678:	601a      	str	r2, [r3, #0]
 800b67a:	e001      	b.n	800b680 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b67c:	2300      	movs	r3, #0
 800b67e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b680:	697b      	ldr	r3, [r7, #20]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3718      	adds	r7, #24
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
 800b68a:	bf00      	nop
 800b68c:	200009f8 	.word	0x200009f8
 800b690:	200009d8 	.word	0x200009d8
 800b694:	200008d4 	.word	0x200008d4
 800b698:	20000990 	.word	0x20000990
 800b69c:	200008d0 	.word	0x200008d0
 800b6a0:	200009e4 	.word	0x200009e4

0800b6a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b083      	sub	sp, #12
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b6ac:	4b06      	ldr	r3, [pc, #24]	@ (800b6c8 <vTaskInternalSetTimeOutState+0x24>)
 800b6ae:	681a      	ldr	r2, [r3, #0]
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b6b4:	4b05      	ldr	r3, [pc, #20]	@ (800b6cc <vTaskInternalSetTimeOutState+0x28>)
 800b6b6:	681a      	ldr	r2, [r3, #0]
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	605a      	str	r2, [r3, #4]
}
 800b6bc:	bf00      	nop
 800b6be:	370c      	adds	r7, #12
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bc80      	pop	{r7}
 800b6c4:	4770      	bx	lr
 800b6c6:	bf00      	nop
 800b6c8:	200009e8 	.word	0x200009e8
 800b6cc:	200009d4 	.word	0x200009d4

0800b6d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b088      	sub	sp, #32
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d10b      	bne.n	800b6f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e4:	f383 8811 	msr	BASEPRI, r3
 800b6e8:	f3bf 8f6f 	isb	sy
 800b6ec:	f3bf 8f4f 	dsb	sy
 800b6f0:	613b      	str	r3, [r7, #16]
}
 800b6f2:	bf00      	nop
 800b6f4:	bf00      	nop
 800b6f6:	e7fd      	b.n	800b6f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d10b      	bne.n	800b716 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	60fb      	str	r3, [r7, #12]
}
 800b710:	bf00      	nop
 800b712:	bf00      	nop
 800b714:	e7fd      	b.n	800b712 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b716:	f000 fd09 	bl	800c12c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b71a:	4b1d      	ldr	r3, [pc, #116]	@ (800b790 <xTaskCheckForTimeOut+0xc0>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	69ba      	ldr	r2, [r7, #24]
 800b726:	1ad3      	subs	r3, r2, r3
 800b728:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b732:	d102      	bne.n	800b73a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b734:	2300      	movs	r3, #0
 800b736:	61fb      	str	r3, [r7, #28]
 800b738:	e023      	b.n	800b782 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681a      	ldr	r2, [r3, #0]
 800b73e:	4b15      	ldr	r3, [pc, #84]	@ (800b794 <xTaskCheckForTimeOut+0xc4>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	429a      	cmp	r2, r3
 800b744:	d007      	beq.n	800b756 <xTaskCheckForTimeOut+0x86>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	685b      	ldr	r3, [r3, #4]
 800b74a:	69ba      	ldr	r2, [r7, #24]
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d302      	bcc.n	800b756 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b750:	2301      	movs	r3, #1
 800b752:	61fb      	str	r3, [r7, #28]
 800b754:	e015      	b.n	800b782 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	697a      	ldr	r2, [r7, #20]
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d20b      	bcs.n	800b778 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	1ad2      	subs	r2, r2, r3
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f7ff ff99 	bl	800b6a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b772:	2300      	movs	r3, #0
 800b774:	61fb      	str	r3, [r7, #28]
 800b776:	e004      	b.n	800b782 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	2200      	movs	r2, #0
 800b77c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b77e:	2301      	movs	r3, #1
 800b780:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b782:	f000 fd03 	bl	800c18c <vPortExitCritical>

	return xReturn;
 800b786:	69fb      	ldr	r3, [r7, #28]
}
 800b788:	4618      	mov	r0, r3
 800b78a:	3720      	adds	r7, #32
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}
 800b790:	200009d4 	.word	0x200009d4
 800b794:	200009e8 	.word	0x200009e8

0800b798 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b798:	b480      	push	{r7}
 800b79a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b79c:	4b03      	ldr	r3, [pc, #12]	@ (800b7ac <vTaskMissedYield+0x14>)
 800b79e:	2201      	movs	r2, #1
 800b7a0:	601a      	str	r2, [r3, #0]
}
 800b7a2:	bf00      	nop
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bc80      	pop	{r7}
 800b7a8:	4770      	bx	lr
 800b7aa:	bf00      	nop
 800b7ac:	200009e4 	.word	0x200009e4

0800b7b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b082      	sub	sp, #8
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b7b8:	f000 f852 	bl	800b860 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b7bc:	4b06      	ldr	r3, [pc, #24]	@ (800b7d8 <prvIdleTask+0x28>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d9f9      	bls.n	800b7b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b7c4:	4b05      	ldr	r3, [pc, #20]	@ (800b7dc <prvIdleTask+0x2c>)
 800b7c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7ca:	601a      	str	r2, [r3, #0]
 800b7cc:	f3bf 8f4f 	dsb	sy
 800b7d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b7d4:	e7f0      	b.n	800b7b8 <prvIdleTask+0x8>
 800b7d6:	bf00      	nop
 800b7d8:	200008d4 	.word	0x200008d4
 800b7dc:	e000ed04 	.word	0xe000ed04

0800b7e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	607b      	str	r3, [r7, #4]
 800b7ea:	e00c      	b.n	800b806 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b7ec:	687a      	ldr	r2, [r7, #4]
 800b7ee:	4613      	mov	r3, r2
 800b7f0:	009b      	lsls	r3, r3, #2
 800b7f2:	4413      	add	r3, r2
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	4a12      	ldr	r2, [pc, #72]	@ (800b840 <prvInitialiseTaskLists+0x60>)
 800b7f8:	4413      	add	r3, r2
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7fe fcb0 	bl	800a160 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	3301      	adds	r3, #1
 800b804:	607b      	str	r3, [r7, #4]
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2b06      	cmp	r3, #6
 800b80a:	d9ef      	bls.n	800b7ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b80c:	480d      	ldr	r0, [pc, #52]	@ (800b844 <prvInitialiseTaskLists+0x64>)
 800b80e:	f7fe fca7 	bl	800a160 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b812:	480d      	ldr	r0, [pc, #52]	@ (800b848 <prvInitialiseTaskLists+0x68>)
 800b814:	f7fe fca4 	bl	800a160 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b818:	480c      	ldr	r0, [pc, #48]	@ (800b84c <prvInitialiseTaskLists+0x6c>)
 800b81a:	f7fe fca1 	bl	800a160 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b81e:	480c      	ldr	r0, [pc, #48]	@ (800b850 <prvInitialiseTaskLists+0x70>)
 800b820:	f7fe fc9e 	bl	800a160 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b824:	480b      	ldr	r0, [pc, #44]	@ (800b854 <prvInitialiseTaskLists+0x74>)
 800b826:	f7fe fc9b 	bl	800a160 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b82a:	4b0b      	ldr	r3, [pc, #44]	@ (800b858 <prvInitialiseTaskLists+0x78>)
 800b82c:	4a05      	ldr	r2, [pc, #20]	@ (800b844 <prvInitialiseTaskLists+0x64>)
 800b82e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b830:	4b0a      	ldr	r3, [pc, #40]	@ (800b85c <prvInitialiseTaskLists+0x7c>)
 800b832:	4a05      	ldr	r2, [pc, #20]	@ (800b848 <prvInitialiseTaskLists+0x68>)
 800b834:	601a      	str	r2, [r3, #0]
}
 800b836:	bf00      	nop
 800b838:	3708      	adds	r7, #8
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}
 800b83e:	bf00      	nop
 800b840:	200008d4 	.word	0x200008d4
 800b844:	20000960 	.word	0x20000960
 800b848:	20000974 	.word	0x20000974
 800b84c:	20000990 	.word	0x20000990
 800b850:	200009a4 	.word	0x200009a4
 800b854:	200009bc 	.word	0x200009bc
 800b858:	20000988 	.word	0x20000988
 800b85c:	2000098c 	.word	0x2000098c

0800b860 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b866:	e019      	b.n	800b89c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b868:	f000 fc60 	bl	800c12c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b86c:	4b10      	ldr	r3, [pc, #64]	@ (800b8b0 <prvCheckTasksWaitingTermination+0x50>)
 800b86e:	68db      	ldr	r3, [r3, #12]
 800b870:	68db      	ldr	r3, [r3, #12]
 800b872:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	3304      	adds	r3, #4
 800b878:	4618      	mov	r0, r3
 800b87a:	f7fe fcf7 	bl	800a26c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b87e:	4b0d      	ldr	r3, [pc, #52]	@ (800b8b4 <prvCheckTasksWaitingTermination+0x54>)
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	3b01      	subs	r3, #1
 800b884:	4a0b      	ldr	r2, [pc, #44]	@ (800b8b4 <prvCheckTasksWaitingTermination+0x54>)
 800b886:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b888:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b8 <prvCheckTasksWaitingTermination+0x58>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	3b01      	subs	r3, #1
 800b88e:	4a0a      	ldr	r2, [pc, #40]	@ (800b8b8 <prvCheckTasksWaitingTermination+0x58>)
 800b890:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b892:	f000 fc7b 	bl	800c18c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f000 f810 	bl	800b8bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b89c:	4b06      	ldr	r3, [pc, #24]	@ (800b8b8 <prvCheckTasksWaitingTermination+0x58>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1e1      	bne.n	800b868 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b8a4:	bf00      	nop
 800b8a6:	bf00      	nop
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	200009a4 	.word	0x200009a4
 800b8b4:	200009d0 	.word	0x200009d0
 800b8b8:	200009b8 	.word	0x200009b8

0800b8bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b084      	sub	sp, #16
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	335c      	adds	r3, #92	@ 0x5c
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f003 fa5f 	bl	800ed8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d108      	bne.n	800b8ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f000 fdef 	bl	800c4c0 <vPortFree>
				vPortFree( pxTCB );
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f000 fdec 	bl	800c4c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b8e8:	e019      	b.n	800b91e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	d103      	bne.n	800b8fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f000 fde3 	bl	800c4c0 <vPortFree>
	}
 800b8fa:	e010      	b.n	800b91e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800b902:	2b02      	cmp	r3, #2
 800b904:	d00b      	beq.n	800b91e <prvDeleteTCB+0x62>
	__asm volatile
 800b906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b90a:	f383 8811 	msr	BASEPRI, r3
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f3bf 8f4f 	dsb	sy
 800b916:	60fb      	str	r3, [r7, #12]
}
 800b918:	bf00      	nop
 800b91a:	bf00      	nop
 800b91c:	e7fd      	b.n	800b91a <prvDeleteTCB+0x5e>
	}
 800b91e:	bf00      	nop
 800b920:	3710      	adds	r7, #16
 800b922:	46bd      	mov	sp, r7
 800b924:	bd80      	pop	{r7, pc}
	...

0800b928 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b92e:	4b0e      	ldr	r3, [pc, #56]	@ (800b968 <prvResetNextTaskUnblockTime+0x40>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d101      	bne.n	800b93c <prvResetNextTaskUnblockTime+0x14>
 800b938:	2301      	movs	r3, #1
 800b93a:	e000      	b.n	800b93e <prvResetNextTaskUnblockTime+0x16>
 800b93c:	2300      	movs	r3, #0
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d004      	beq.n	800b94c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b942:	4b0a      	ldr	r3, [pc, #40]	@ (800b96c <prvResetNextTaskUnblockTime+0x44>)
 800b944:	f04f 32ff 	mov.w	r2, #4294967295
 800b948:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b94a:	e008      	b.n	800b95e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b94c:	4b06      	ldr	r3, [pc, #24]	@ (800b968 <prvResetNextTaskUnblockTime+0x40>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	68db      	ldr	r3, [r3, #12]
 800b952:	68db      	ldr	r3, [r3, #12]
 800b954:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	4a04      	ldr	r2, [pc, #16]	@ (800b96c <prvResetNextTaskUnblockTime+0x44>)
 800b95c:	6013      	str	r3, [r2, #0]
}
 800b95e:	bf00      	nop
 800b960:	370c      	adds	r7, #12
 800b962:	46bd      	mov	sp, r7
 800b964:	bc80      	pop	{r7}
 800b966:	4770      	bx	lr
 800b968:	20000988 	.word	0x20000988
 800b96c:	200009f0 	.word	0x200009f0

0800b970 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b970:	b480      	push	{r7}
 800b972:	b083      	sub	sp, #12
 800b974:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b976:	4b0b      	ldr	r3, [pc, #44]	@ (800b9a4 <xTaskGetSchedulerState+0x34>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d102      	bne.n	800b984 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b97e:	2301      	movs	r3, #1
 800b980:	607b      	str	r3, [r7, #4]
 800b982:	e008      	b.n	800b996 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b984:	4b08      	ldr	r3, [pc, #32]	@ (800b9a8 <xTaskGetSchedulerState+0x38>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d102      	bne.n	800b992 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b98c:	2302      	movs	r3, #2
 800b98e:	607b      	str	r3, [r7, #4]
 800b990:	e001      	b.n	800b996 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b992:	2300      	movs	r3, #0
 800b994:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b996:	687b      	ldr	r3, [r7, #4]
	}
 800b998:	4618      	mov	r0, r3
 800b99a:	370c      	adds	r7, #12
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bc80      	pop	{r7}
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	200009dc 	.word	0x200009dc
 800b9a8:	200009f8 	.word	0x200009f8

0800b9ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b086      	sub	sp, #24
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d070      	beq.n	800baa4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b9c2:	4b3b      	ldr	r3, [pc, #236]	@ (800bab0 <xTaskPriorityDisinherit+0x104>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	693a      	ldr	r2, [r7, #16]
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d00b      	beq.n	800b9e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b9cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9d0:	f383 8811 	msr	BASEPRI, r3
 800b9d4:	f3bf 8f6f 	isb	sy
 800b9d8:	f3bf 8f4f 	dsb	sy
 800b9dc:	60fb      	str	r3, [r7, #12]
}
 800b9de:	bf00      	nop
 800b9e0:	bf00      	nop
 800b9e2:	e7fd      	b.n	800b9e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d10b      	bne.n	800ba04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9f0:	f383 8811 	msr	BASEPRI, r3
 800b9f4:	f3bf 8f6f 	isb	sy
 800b9f8:	f3bf 8f4f 	dsb	sy
 800b9fc:	60bb      	str	r3, [r7, #8]
}
 800b9fe:	bf00      	nop
 800ba00:	bf00      	nop
 800ba02:	e7fd      	b.n	800ba00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba08:	1e5a      	subs	r2, r3, #1
 800ba0a:	693b      	ldr	r3, [r7, #16]
 800ba0c:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d044      	beq.n	800baa4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d140      	bne.n	800baa4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	3304      	adds	r3, #4
 800ba26:	4618      	mov	r0, r3
 800ba28:	f7fe fc20 	bl	800a26c <uxListRemove>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d115      	bne.n	800ba5e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba36:	491f      	ldr	r1, [pc, #124]	@ (800bab4 <xTaskPriorityDisinherit+0x108>)
 800ba38:	4613      	mov	r3, r2
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	4413      	add	r3, r2
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	440b      	add	r3, r1
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10a      	bne.n	800ba5e <xTaskPriorityDisinherit+0xb2>
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ba52:	43da      	mvns	r2, r3
 800ba54:	4b18      	ldr	r3, [pc, #96]	@ (800bab8 <xTaskPriorityDisinherit+0x10c>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	4013      	ands	r3, r2
 800ba5a:	4a17      	ldr	r2, [pc, #92]	@ (800bab8 <xTaskPriorityDisinherit+0x10c>)
 800ba5c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba6a:	f1c3 0207 	rsb	r2, r3, #7
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba76:	2201      	movs	r2, #1
 800ba78:	409a      	lsls	r2, r3
 800ba7a:	4b0f      	ldr	r3, [pc, #60]	@ (800bab8 <xTaskPriorityDisinherit+0x10c>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	4a0d      	ldr	r2, [pc, #52]	@ (800bab8 <xTaskPriorityDisinherit+0x10c>)
 800ba82:	6013      	str	r3, [r2, #0]
 800ba84:	693b      	ldr	r3, [r7, #16]
 800ba86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba88:	4613      	mov	r3, r2
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	4413      	add	r3, r2
 800ba8e:	009b      	lsls	r3, r3, #2
 800ba90:	4a08      	ldr	r2, [pc, #32]	@ (800bab4 <xTaskPriorityDisinherit+0x108>)
 800ba92:	441a      	add	r2, r3
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	3304      	adds	r3, #4
 800ba98:	4619      	mov	r1, r3
 800ba9a:	4610      	mov	r0, r2
 800ba9c:	f7fe fb8b 	bl	800a1b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800baa0:	2301      	movs	r3, #1
 800baa2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800baa4:	697b      	ldr	r3, [r7, #20]
	}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3718      	adds	r7, #24
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	200008d0 	.word	0x200008d0
 800bab4:	200008d4 	.word	0x200008d4
 800bab8:	200009d8 	.word	0x200009d8

0800babc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800babc:	b580      	push	{r7, lr}
 800babe:	b086      	sub	sp, #24
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	60f8      	str	r0, [r7, #12]
 800bac4:	60b9      	str	r1, [r7, #8]
 800bac6:	607a      	str	r2, [r7, #4]
 800bac8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800baca:	f000 fb2f 	bl	800c12c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bace:	4b29      	ldr	r3, [pc, #164]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bad6:	b2db      	uxtb	r3, r3
 800bad8:	2b02      	cmp	r3, #2
 800bada:	d01c      	beq.n	800bb16 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800badc:	4b25      	ldr	r3, [pc, #148]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f8d3 10a8 	ldr.w	r1, [r3, #168]	@ 0xa8
 800bae4:	68fa      	ldr	r2, [r7, #12]
 800bae6:	43d2      	mvns	r2, r2
 800bae8:	400a      	ands	r2, r1
 800baea:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800baee:	4b21      	ldr	r3, [pc, #132]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	2201      	movs	r2, #1
 800baf4:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

				if( xTicksToWait > ( TickType_t ) 0 )
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d00b      	beq.n	800bb16 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bafe:	2101      	movs	r1, #1
 800bb00:	6838      	ldr	r0, [r7, #0]
 800bb02:	f000 f9b9 	bl	800be78 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800bb06:	4b1c      	ldr	r3, [pc, #112]	@ (800bb78 <xTaskNotifyWait+0xbc>)
 800bb08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb0c:	601a      	str	r2, [r3, #0]
 800bb0e:	f3bf 8f4f 	dsb	sy
 800bb12:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bb16:	f000 fb39 	bl	800c18c <vPortExitCritical>

		taskENTER_CRITICAL();
 800bb1a:	f000 fb07 	bl	800c12c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d005      	beq.n	800bb30 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800bb24:	4b13      	ldr	r3, [pc, #76]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bb30:	4b10      	ldr	r3, [pc, #64]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	2b02      	cmp	r3, #2
 800bb3c:	d002      	beq.n	800bb44 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	617b      	str	r3, [r7, #20]
 800bb42:	e00a      	b.n	800bb5a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800bb44:	4b0b      	ldr	r3, [pc, #44]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f8d3 10a8 	ldr.w	r1, [r3, #168]	@ 0xa8
 800bb4c:	68ba      	ldr	r2, [r7, #8]
 800bb4e:	43d2      	mvns	r2, r2
 800bb50:	400a      	ands	r2, r1
 800bb52:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
				xReturn = pdTRUE;
 800bb56:	2301      	movs	r3, #1
 800bb58:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bb5a:	4b06      	ldr	r3, [pc, #24]	@ (800bb74 <xTaskNotifyWait+0xb8>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
		}
		taskEXIT_CRITICAL();
 800bb64:	f000 fb12 	bl	800c18c <vPortExitCritical>

		return xReturn;
 800bb68:	697b      	ldr	r3, [r7, #20]
	}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3718      	adds	r7, #24
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	200008d0 	.word	0x200008d0
 800bb78:	e000ed04 	.word	0xe000ed04

0800bb7c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b08a      	sub	sp, #40	@ 0x28
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	603b      	str	r3, [r7, #0]
 800bb88:	4613      	mov	r3, r2
 800bb8a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d10b      	bne.n	800bbae <xTaskGenericNotify+0x32>
	__asm volatile
 800bb96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9a:	f383 8811 	msr	BASEPRI, r3
 800bb9e:	f3bf 8f6f 	isb	sy
 800bba2:	f3bf 8f4f 	dsb	sy
 800bba6:	61bb      	str	r3, [r7, #24]
}
 800bba8:	bf00      	nop
 800bbaa:	bf00      	nop
 800bbac:	e7fd      	b.n	800bbaa <xTaskGenericNotify+0x2e>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800bbb2:	f000 fabb 	bl	800c12c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d004      	beq.n	800bbc6 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bbbc:	6a3b      	ldr	r3, [r7, #32]
 800bbbe:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bbc6:	6a3b      	ldr	r3, [r7, #32]
 800bbc8:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bbcc:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bbce:	6a3b      	ldr	r3, [r7, #32]
 800bbd0:	2202      	movs	r2, #2
 800bbd2:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

			switch( eAction )
 800bbd6:	79fb      	ldrb	r3, [r7, #7]
 800bbd8:	2b04      	cmp	r3, #4
 800bbda:	d82e      	bhi.n	800bc3a <xTaskGenericNotify+0xbe>
 800bbdc:	a201      	add	r2, pc, #4	@ (adr r2, 800bbe4 <xTaskGenericNotify+0x68>)
 800bbde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbe2:	bf00      	nop
 800bbe4:	0800bc3b 	.word	0x0800bc3b
 800bbe8:	0800bbf9 	.word	0x0800bbf9
 800bbec:	0800bc0b 	.word	0x0800bc0b
 800bbf0:	0800bc1b 	.word	0x0800bc1b
 800bbf4:	0800bc25 	.word	0x0800bc25
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bbf8:	6a3b      	ldr	r3, [r7, #32]
 800bbfa:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	431a      	orrs	r2, r3
 800bc02:	6a3b      	ldr	r3, [r7, #32]
 800bc04:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bc08:	e017      	b.n	800bc3a <xTaskGenericNotify+0xbe>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bc0a:	6a3b      	ldr	r3, [r7, #32]
 800bc0c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bc10:	1c5a      	adds	r2, r3, #1
 800bc12:	6a3b      	ldr	r3, [r7, #32]
 800bc14:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bc18:	e00f      	b.n	800bc3a <xTaskGenericNotify+0xbe>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bc1a:	6a3b      	ldr	r3, [r7, #32]
 800bc1c:	68ba      	ldr	r2, [r7, #8]
 800bc1e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bc22:	e00a      	b.n	800bc3a <xTaskGenericNotify+0xbe>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bc24:	7ffb      	ldrb	r3, [r7, #31]
 800bc26:	2b02      	cmp	r3, #2
 800bc28:	d004      	beq.n	800bc34 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bc2a:	6a3b      	ldr	r3, [r7, #32]
 800bc2c:	68ba      	ldr	r2, [r7, #8]
 800bc2e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bc32:	e001      	b.n	800bc38 <xTaskGenericNotify+0xbc>
						xReturn = pdFAIL;
 800bc34:	2300      	movs	r3, #0
 800bc36:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800bc38:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bc3a:	7ffb      	ldrb	r3, [r7, #31]
 800bc3c:	2b01      	cmp	r3, #1
 800bc3e:	d13a      	bne.n	800bcb6 <xTaskGenericNotify+0x13a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc40:	6a3b      	ldr	r3, [r7, #32]
 800bc42:	3304      	adds	r3, #4
 800bc44:	4618      	mov	r0, r3
 800bc46:	f7fe fb11 	bl	800a26c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800bc4a:	6a3b      	ldr	r3, [r7, #32]
 800bc4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc4e:	2201      	movs	r2, #1
 800bc50:	409a      	lsls	r2, r3
 800bc52:	4b1c      	ldr	r3, [pc, #112]	@ (800bcc4 <xTaskGenericNotify+0x148>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4313      	orrs	r3, r2
 800bc58:	4a1a      	ldr	r2, [pc, #104]	@ (800bcc4 <xTaskGenericNotify+0x148>)
 800bc5a:	6013      	str	r3, [r2, #0]
 800bc5c:	6a3b      	ldr	r3, [r7, #32]
 800bc5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc60:	4613      	mov	r3, r2
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	4413      	add	r3, r2
 800bc66:	009b      	lsls	r3, r3, #2
 800bc68:	4a17      	ldr	r2, [pc, #92]	@ (800bcc8 <xTaskGenericNotify+0x14c>)
 800bc6a:	441a      	add	r2, r3
 800bc6c:	6a3b      	ldr	r3, [r7, #32]
 800bc6e:	3304      	adds	r3, #4
 800bc70:	4619      	mov	r1, r3
 800bc72:	4610      	mov	r0, r2
 800bc74:	f7fe fa9f 	bl	800a1b6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bc78:	6a3b      	ldr	r3, [r7, #32]
 800bc7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d00b      	beq.n	800bc98 <xTaskGenericNotify+0x11c>
	__asm volatile
 800bc80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	617b      	str	r3, [r7, #20]
}
 800bc92:	bf00      	nop
 800bc94:	bf00      	nop
 800bc96:	e7fd      	b.n	800bc94 <xTaskGenericNotify+0x118>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bc98:	6a3b      	ldr	r3, [r7, #32]
 800bc9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc9c:	4b0b      	ldr	r3, [pc, #44]	@ (800bccc <xTaskGenericNotify+0x150>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d907      	bls.n	800bcb6 <xTaskGenericNotify+0x13a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800bca6:	4b0a      	ldr	r3, [pc, #40]	@ (800bcd0 <xTaskGenericNotify+0x154>)
 800bca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcac:	601a      	str	r2, [r3, #0]
 800bcae:	f3bf 8f4f 	dsb	sy
 800bcb2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bcb6:	f000 fa69 	bl	800c18c <vPortExitCritical>

		return xReturn;
 800bcba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3728      	adds	r7, #40	@ 0x28
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}
 800bcc4:	200009d8 	.word	0x200009d8
 800bcc8:	200008d4 	.word	0x200008d4
 800bccc:	200008d0 	.word	0x200008d0
 800bcd0:	e000ed04 	.word	0xe000ed04

0800bcd4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b08e      	sub	sp, #56	@ 0x38
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	60f8      	str	r0, [r7, #12]
 800bcdc:	60b9      	str	r1, [r7, #8]
 800bcde:	603b      	str	r3, [r7, #0]
 800bce0:	4613      	mov	r3, r2
 800bce2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800bce4:	2301      	movs	r3, #1
 800bce6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d10b      	bne.n	800bd06 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800bcee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bd00:	bf00      	nop
 800bd02:	bf00      	nop
 800bd04:	e7fd      	b.n	800bd02 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bd06:	f000 fad3 	bl	800c2b0 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800bd0e:	f3ef 8211 	mrs	r2, BASEPRI
 800bd12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd16:	f383 8811 	msr	BASEPRI, r3
 800bd1a:	f3bf 8f6f 	isb	sy
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	623a      	str	r2, [r7, #32]
 800bd24:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800bd26:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd28:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d004      	beq.n	800bd3a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bd30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd32:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd3c:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bd40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bd44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd46:	2202      	movs	r2, #2
 800bd48:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

			switch( eAction )
 800bd4c:	79fb      	ldrb	r3, [r7, #7]
 800bd4e:	2b04      	cmp	r3, #4
 800bd50:	d82e      	bhi.n	800bdb0 <xTaskGenericNotifyFromISR+0xdc>
 800bd52:	a201      	add	r2, pc, #4	@ (adr r2, 800bd58 <xTaskGenericNotifyFromISR+0x84>)
 800bd54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd58:	0800bdb1 	.word	0x0800bdb1
 800bd5c:	0800bd6d 	.word	0x0800bd6d
 800bd60:	0800bd7f 	.word	0x0800bd7f
 800bd64:	0800bd8f 	.word	0x0800bd8f
 800bd68:	0800bd99 	.word	0x0800bd99
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bd6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6e:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	431a      	orrs	r2, r3
 800bd76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd78:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bd7c:	e018      	b.n	800bdb0 <xTaskGenericNotifyFromISR+0xdc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd80:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bd84:	1c5a      	adds	r2, r3, #1
 800bd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd88:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bd8c:	e010      	b.n	800bdb0 <xTaskGenericNotifyFromISR+0xdc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd90:	68ba      	ldr	r2, [r7, #8]
 800bd92:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bd96:	e00b      	b.n	800bdb0 <xTaskGenericNotifyFromISR+0xdc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bd98:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd9c:	2b02      	cmp	r3, #2
 800bd9e:	d004      	beq.n	800bdaa <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda2:	68ba      	ldr	r2, [r7, #8]
 800bda4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bda8:	e001      	b.n	800bdae <xTaskGenericNotifyFromISR+0xda>
						xReturn = pdFAIL;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800bdae:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bdb0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	d147      	bne.n	800be48 <xTaskGenericNotifyFromISR+0x174>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bdb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d00b      	beq.n	800bdd8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800bdc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc4:	f383 8811 	msr	BASEPRI, r3
 800bdc8:	f3bf 8f6f 	isb	sy
 800bdcc:	f3bf 8f4f 	dsb	sy
 800bdd0:	61bb      	str	r3, [r7, #24]
}
 800bdd2:	bf00      	nop
 800bdd4:	bf00      	nop
 800bdd6:	e7fd      	b.n	800bdd4 <xTaskGenericNotifyFromISR+0x100>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bdd8:	4b21      	ldr	r3, [pc, #132]	@ (800be60 <xTaskGenericNotifyFromISR+0x18c>)
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d11c      	bne.n	800be1a <xTaskGenericNotifyFromISR+0x146>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bde0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde2:	3304      	adds	r3, #4
 800bde4:	4618      	mov	r0, r3
 800bde6:	f7fe fa41 	bl	800a26c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bdea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdee:	2201      	movs	r2, #1
 800bdf0:	409a      	lsls	r2, r3
 800bdf2:	4b1c      	ldr	r3, [pc, #112]	@ (800be64 <xTaskGenericNotifyFromISR+0x190>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	4a1a      	ldr	r2, [pc, #104]	@ (800be64 <xTaskGenericNotifyFromISR+0x190>)
 800bdfa:	6013      	str	r3, [r2, #0]
 800bdfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be00:	4613      	mov	r3, r2
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	4413      	add	r3, r2
 800be06:	009b      	lsls	r3, r3, #2
 800be08:	4a17      	ldr	r2, [pc, #92]	@ (800be68 <xTaskGenericNotifyFromISR+0x194>)
 800be0a:	441a      	add	r2, r3
 800be0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be0e:	3304      	adds	r3, #4
 800be10:	4619      	mov	r1, r3
 800be12:	4610      	mov	r0, r2
 800be14:	f7fe f9cf 	bl	800a1b6 <vListInsertEnd>
 800be18:	e005      	b.n	800be26 <xTaskGenericNotifyFromISR+0x152>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800be1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be1c:	3318      	adds	r3, #24
 800be1e:	4619      	mov	r1, r3
 800be20:	4812      	ldr	r0, [pc, #72]	@ (800be6c <xTaskGenericNotifyFromISR+0x198>)
 800be22:	f7fe f9c8 	bl	800a1b6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800be26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be2a:	4b11      	ldr	r3, [pc, #68]	@ (800be70 <xTaskGenericNotifyFromISR+0x19c>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be30:	429a      	cmp	r2, r3
 800be32:	d909      	bls.n	800be48 <xTaskGenericNotifyFromISR+0x174>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800be34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be36:	2b00      	cmp	r3, #0
 800be38:	d003      	beq.n	800be42 <xTaskGenericNotifyFromISR+0x16e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800be3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be3c:	2201      	movs	r2, #1
 800be3e:	601a      	str	r2, [r3, #0]
 800be40:	e002      	b.n	800be48 <xTaskGenericNotifyFromISR+0x174>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 800be42:	4b0c      	ldr	r3, [pc, #48]	@ (800be74 <xTaskGenericNotifyFromISR+0x1a0>)
 800be44:	2201      	movs	r2, #1
 800be46:	601a      	str	r2, [r3, #0]
 800be48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be4a:	617b      	str	r3, [r7, #20]
	__asm volatile
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	f383 8811 	msr	BASEPRI, r3
}
 800be52:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800be54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800be56:	4618      	mov	r0, r3
 800be58:	3738      	adds	r7, #56	@ 0x38
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	200009f8 	.word	0x200009f8
 800be64:	200009d8 	.word	0x200009d8
 800be68:	200008d4 	.word	0x200008d4
 800be6c:	20000990 	.word	0x20000990
 800be70:	200008d0 	.word	0x200008d0
 800be74:	200009e4 	.word	0x200009e4

0800be78 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800be82:	4b29      	ldr	r3, [pc, #164]	@ (800bf28 <prvAddCurrentTaskToDelayedList+0xb0>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be88:	4b28      	ldr	r3, [pc, #160]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xb4>)
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	3304      	adds	r3, #4
 800be8e:	4618      	mov	r0, r3
 800be90:	f7fe f9ec 	bl	800a26c <uxListRemove>
 800be94:	4603      	mov	r3, r0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10b      	bne.n	800beb2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800be9a:	4b24      	ldr	r3, [pc, #144]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xb4>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bea0:	2201      	movs	r2, #1
 800bea2:	fa02 f303 	lsl.w	r3, r2, r3
 800bea6:	43da      	mvns	r2, r3
 800bea8:	4b21      	ldr	r3, [pc, #132]	@ (800bf30 <prvAddCurrentTaskToDelayedList+0xb8>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	4013      	ands	r3, r2
 800beae:	4a20      	ldr	r2, [pc, #128]	@ (800bf30 <prvAddCurrentTaskToDelayedList+0xb8>)
 800beb0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beb8:	d10a      	bne.n	800bed0 <prvAddCurrentTaskToDelayedList+0x58>
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d007      	beq.n	800bed0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bec0:	4b1a      	ldr	r3, [pc, #104]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	3304      	adds	r3, #4
 800bec6:	4619      	mov	r1, r3
 800bec8:	481a      	ldr	r0, [pc, #104]	@ (800bf34 <prvAddCurrentTaskToDelayedList+0xbc>)
 800beca:	f7fe f974 	bl	800a1b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bece:	e026      	b.n	800bf1e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bed0:	68fa      	ldr	r2, [r7, #12]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	4413      	add	r3, r2
 800bed6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bed8:	4b14      	ldr	r3, [pc, #80]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xb4>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	68ba      	ldr	r2, [r7, #8]
 800bede:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d209      	bcs.n	800befc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bee8:	4b13      	ldr	r3, [pc, #76]	@ (800bf38 <prvAddCurrentTaskToDelayedList+0xc0>)
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	4b0f      	ldr	r3, [pc, #60]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xb4>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	3304      	adds	r3, #4
 800bef2:	4619      	mov	r1, r3
 800bef4:	4610      	mov	r0, r2
 800bef6:	f7fe f981 	bl	800a1fc <vListInsert>
}
 800befa:	e010      	b.n	800bf1e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800befc:	4b0f      	ldr	r3, [pc, #60]	@ (800bf3c <prvAddCurrentTaskToDelayedList+0xc4>)
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	4b0a      	ldr	r3, [pc, #40]	@ (800bf2c <prvAddCurrentTaskToDelayedList+0xb4>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	3304      	adds	r3, #4
 800bf06:	4619      	mov	r1, r3
 800bf08:	4610      	mov	r0, r2
 800bf0a:	f7fe f977 	bl	800a1fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bf0e:	4b0c      	ldr	r3, [pc, #48]	@ (800bf40 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	68ba      	ldr	r2, [r7, #8]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d202      	bcs.n	800bf1e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bf18:	4a09      	ldr	r2, [pc, #36]	@ (800bf40 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	6013      	str	r3, [r2, #0]
}
 800bf1e:	bf00      	nop
 800bf20:	3710      	adds	r7, #16
 800bf22:	46bd      	mov	sp, r7
 800bf24:	bd80      	pop	{r7, pc}
 800bf26:	bf00      	nop
 800bf28:	200009d4 	.word	0x200009d4
 800bf2c:	200008d0 	.word	0x200008d0
 800bf30:	200009d8 	.word	0x200009d8
 800bf34:	200009bc 	.word	0x200009bc
 800bf38:	2000098c 	.word	0x2000098c
 800bf3c:	20000988 	.word	0x20000988
 800bf40:	200009f0 	.word	0x200009f0

0800bf44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bf44:	b480      	push	{r7}
 800bf46:	b085      	sub	sp, #20
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	60f8      	str	r0, [r7, #12]
 800bf4c:	60b9      	str	r1, [r7, #8]
 800bf4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	3b04      	subs	r3, #4
 800bf54:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bf5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	3b04      	subs	r3, #4
 800bf62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	f023 0201 	bic.w	r2, r3, #1
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	3b04      	subs	r3, #4
 800bf72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bf74:	4a08      	ldr	r2, [pc, #32]	@ (800bf98 <pxPortInitialiseStack+0x54>)
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	3b14      	subs	r3, #20
 800bf7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bf80:	687a      	ldr	r2, [r7, #4]
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	3b20      	subs	r3, #32
 800bf8a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3714      	adds	r7, #20
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bc80      	pop	{r7}
 800bf96:	4770      	bx	lr
 800bf98:	0800bf9d 	.word	0x0800bf9d

0800bf9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bf9c:	b480      	push	{r7}
 800bf9e:	b085      	sub	sp, #20
 800bfa0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bfa6:	4b12      	ldr	r3, [pc, #72]	@ (800bff0 <prvTaskExitError+0x54>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfae:	d00b      	beq.n	800bfc8 <prvTaskExitError+0x2c>
	__asm volatile
 800bfb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfb4:	f383 8811 	msr	BASEPRI, r3
 800bfb8:	f3bf 8f6f 	isb	sy
 800bfbc:	f3bf 8f4f 	dsb	sy
 800bfc0:	60fb      	str	r3, [r7, #12]
}
 800bfc2:	bf00      	nop
 800bfc4:	bf00      	nop
 800bfc6:	e7fd      	b.n	800bfc4 <prvTaskExitError+0x28>
	__asm volatile
 800bfc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfcc:	f383 8811 	msr	BASEPRI, r3
 800bfd0:	f3bf 8f6f 	isb	sy
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	60bb      	str	r3, [r7, #8]
}
 800bfda:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bfdc:	bf00      	nop
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d0fc      	beq.n	800bfde <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bfe4:	bf00      	nop
 800bfe6:	bf00      	nop
 800bfe8:	3714      	adds	r7, #20
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bc80      	pop	{r7}
 800bfee:	4770      	bx	lr
 800bff0:	20000100 	.word	0x20000100
	...

0800c000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c000:	4b07      	ldr	r3, [pc, #28]	@ (800c020 <pxCurrentTCBConst2>)
 800c002:	6819      	ldr	r1, [r3, #0]
 800c004:	6808      	ldr	r0, [r1, #0]
 800c006:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c00a:	f380 8809 	msr	PSP, r0
 800c00e:	f3bf 8f6f 	isb	sy
 800c012:	f04f 0000 	mov.w	r0, #0
 800c016:	f380 8811 	msr	BASEPRI, r0
 800c01a:	f04e 0e0d 	orr.w	lr, lr, #13
 800c01e:	4770      	bx	lr

0800c020 <pxCurrentTCBConst2>:
 800c020:	200008d0 	.word	0x200008d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c024:	bf00      	nop
 800c026:	bf00      	nop

0800c028 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800c028:	4806      	ldr	r0, [pc, #24]	@ (800c044 <prvPortStartFirstTask+0x1c>)
 800c02a:	6800      	ldr	r0, [r0, #0]
 800c02c:	6800      	ldr	r0, [r0, #0]
 800c02e:	f380 8808 	msr	MSP, r0
 800c032:	b662      	cpsie	i
 800c034:	b661      	cpsie	f
 800c036:	f3bf 8f4f 	dsb	sy
 800c03a:	f3bf 8f6f 	isb	sy
 800c03e:	df00      	svc	0
 800c040:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c042:	bf00      	nop
 800c044:	e000ed08 	.word	0xe000ed08

0800c048 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c04e:	4b32      	ldr	r3, [pc, #200]	@ (800c118 <xPortStartScheduler+0xd0>)
 800c050:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	781b      	ldrb	r3, [r3, #0]
 800c056:	b2db      	uxtb	r3, r3
 800c058:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	22ff      	movs	r2, #255	@ 0xff
 800c05e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	b2db      	uxtb	r3, r3
 800c066:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c068:	78fb      	ldrb	r3, [r7, #3]
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c070:	b2da      	uxtb	r2, r3
 800c072:	4b2a      	ldr	r3, [pc, #168]	@ (800c11c <xPortStartScheduler+0xd4>)
 800c074:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c076:	4b2a      	ldr	r3, [pc, #168]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c078:	2207      	movs	r2, #7
 800c07a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c07c:	e009      	b.n	800c092 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c07e:	4b28      	ldr	r3, [pc, #160]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	3b01      	subs	r3, #1
 800c084:	4a26      	ldr	r2, [pc, #152]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c086:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c088:	78fb      	ldrb	r3, [r7, #3]
 800c08a:	b2db      	uxtb	r3, r3
 800c08c:	005b      	lsls	r3, r3, #1
 800c08e:	b2db      	uxtb	r3, r3
 800c090:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c092:	78fb      	ldrb	r3, [r7, #3]
 800c094:	b2db      	uxtb	r3, r3
 800c096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c09a:	2b80      	cmp	r3, #128	@ 0x80
 800c09c:	d0ef      	beq.n	800c07e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c09e:	4b20      	ldr	r3, [pc, #128]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f1c3 0307 	rsb	r3, r3, #7
 800c0a6:	2b04      	cmp	r3, #4
 800c0a8:	d00b      	beq.n	800c0c2 <xPortStartScheduler+0x7a>
	__asm volatile
 800c0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ae:	f383 8811 	msr	BASEPRI, r3
 800c0b2:	f3bf 8f6f 	isb	sy
 800c0b6:	f3bf 8f4f 	dsb	sy
 800c0ba:	60bb      	str	r3, [r7, #8]
}
 800c0bc:	bf00      	nop
 800c0be:	bf00      	nop
 800c0c0:	e7fd      	b.n	800c0be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c0c2:	4b17      	ldr	r3, [pc, #92]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	021b      	lsls	r3, r3, #8
 800c0c8:	4a15      	ldr	r2, [pc, #84]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c0ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c0cc:	4b14      	ldr	r3, [pc, #80]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c0d4:	4a12      	ldr	r2, [pc, #72]	@ (800c120 <xPortStartScheduler+0xd8>)
 800c0d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	b2da      	uxtb	r2, r3
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c0e0:	4b10      	ldr	r3, [pc, #64]	@ (800c124 <xPortStartScheduler+0xdc>)
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	4a0f      	ldr	r2, [pc, #60]	@ (800c124 <xPortStartScheduler+0xdc>)
 800c0e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c0ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c0ec:	4b0d      	ldr	r3, [pc, #52]	@ (800c124 <xPortStartScheduler+0xdc>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	4a0c      	ldr	r2, [pc, #48]	@ (800c124 <xPortStartScheduler+0xdc>)
 800c0f2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c0f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c0f8:	f000 f8b8 	bl	800c26c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c0fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c128 <xPortStartScheduler+0xe0>)
 800c0fe:	2200      	movs	r2, #0
 800c100:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c102:	f7ff ff91 	bl	800c028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c106:	f7ff f9e1 	bl	800b4cc <vTaskSwitchContext>
	prvTaskExitError();
 800c10a:	f7ff ff47 	bl	800bf9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c10e:	2300      	movs	r3, #0
}
 800c110:	4618      	mov	r0, r3
 800c112:	3710      	adds	r7, #16
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}
 800c118:	e000e400 	.word	0xe000e400
 800c11c:	200009fc 	.word	0x200009fc
 800c120:	20000a00 	.word	0x20000a00
 800c124:	e000ed20 	.word	0xe000ed20
 800c128:	20000100 	.word	0x20000100

0800c12c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
	__asm volatile
 800c132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c136:	f383 8811 	msr	BASEPRI, r3
 800c13a:	f3bf 8f6f 	isb	sy
 800c13e:	f3bf 8f4f 	dsb	sy
 800c142:	607b      	str	r3, [r7, #4]
}
 800c144:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c146:	4b0f      	ldr	r3, [pc, #60]	@ (800c184 <vPortEnterCritical+0x58>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	3301      	adds	r3, #1
 800c14c:	4a0d      	ldr	r2, [pc, #52]	@ (800c184 <vPortEnterCritical+0x58>)
 800c14e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c150:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <vPortEnterCritical+0x58>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	2b01      	cmp	r3, #1
 800c156:	d110      	bne.n	800c17a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c158:	4b0b      	ldr	r3, [pc, #44]	@ (800c188 <vPortEnterCritical+0x5c>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00b      	beq.n	800c17a <vPortEnterCritical+0x4e>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	603b      	str	r3, [r7, #0]
}
 800c174:	bf00      	nop
 800c176:	bf00      	nop
 800c178:	e7fd      	b.n	800c176 <vPortEnterCritical+0x4a>
	}
}
 800c17a:	bf00      	nop
 800c17c:	370c      	adds	r7, #12
 800c17e:	46bd      	mov	sp, r7
 800c180:	bc80      	pop	{r7}
 800c182:	4770      	bx	lr
 800c184:	20000100 	.word	0x20000100
 800c188:	e000ed04 	.word	0xe000ed04

0800c18c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c18c:	b480      	push	{r7}
 800c18e:	b083      	sub	sp, #12
 800c190:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c192:	4b12      	ldr	r3, [pc, #72]	@ (800c1dc <vPortExitCritical+0x50>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d10b      	bne.n	800c1b2 <vPortExitCritical+0x26>
	__asm volatile
 800c19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c19e:	f383 8811 	msr	BASEPRI, r3
 800c1a2:	f3bf 8f6f 	isb	sy
 800c1a6:	f3bf 8f4f 	dsb	sy
 800c1aa:	607b      	str	r3, [r7, #4]
}
 800c1ac:	bf00      	nop
 800c1ae:	bf00      	nop
 800c1b0:	e7fd      	b.n	800c1ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c1b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c1dc <vPortExitCritical+0x50>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	3b01      	subs	r3, #1
 800c1b8:	4a08      	ldr	r2, [pc, #32]	@ (800c1dc <vPortExitCritical+0x50>)
 800c1ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c1bc:	4b07      	ldr	r3, [pc, #28]	@ (800c1dc <vPortExitCritical+0x50>)
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d105      	bne.n	800c1d0 <vPortExitCritical+0x44>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	f383 8811 	msr	BASEPRI, r3
}
 800c1ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c1d0:	bf00      	nop
 800c1d2:	370c      	adds	r7, #12
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bc80      	pop	{r7}
 800c1d8:	4770      	bx	lr
 800c1da:	bf00      	nop
 800c1dc:	20000100 	.word	0x20000100

0800c1e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c1e0:	f3ef 8009 	mrs	r0, PSP
 800c1e4:	f3bf 8f6f 	isb	sy
 800c1e8:	4b0d      	ldr	r3, [pc, #52]	@ (800c220 <pxCurrentTCBConst>)
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c1f0:	6010      	str	r0, [r2, #0]
 800c1f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800c1f6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c1fa:	f380 8811 	msr	BASEPRI, r0
 800c1fe:	f7ff f965 	bl	800b4cc <vTaskSwitchContext>
 800c202:	f04f 0000 	mov.w	r0, #0
 800c206:	f380 8811 	msr	BASEPRI, r0
 800c20a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c20e:	6819      	ldr	r1, [r3, #0]
 800c210:	6808      	ldr	r0, [r1, #0]
 800c212:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c216:	f380 8809 	msr	PSP, r0
 800c21a:	f3bf 8f6f 	isb	sy
 800c21e:	4770      	bx	lr

0800c220 <pxCurrentTCBConst>:
 800c220:	200008d0 	.word	0x200008d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c224:	bf00      	nop
 800c226:	bf00      	nop

0800c228 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b082      	sub	sp, #8
 800c22c:	af00      	add	r7, sp, #0
	__asm volatile
 800c22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c232:	f383 8811 	msr	BASEPRI, r3
 800c236:	f3bf 8f6f 	isb	sy
 800c23a:	f3bf 8f4f 	dsb	sy
 800c23e:	607b      	str	r3, [r7, #4]
}
 800c240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c242:	f7ff f885 	bl	800b350 <xTaskIncrementTick>
 800c246:	4603      	mov	r3, r0
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d003      	beq.n	800c254 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c24c:	4b06      	ldr	r3, [pc, #24]	@ (800c268 <SysTick_Handler+0x40>)
 800c24e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c252:	601a      	str	r2, [r3, #0]
 800c254:	2300      	movs	r3, #0
 800c256:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	f383 8811 	msr	BASEPRI, r3
}
 800c25e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c260:	bf00      	nop
 800c262:	3708      	adds	r7, #8
 800c264:	46bd      	mov	sp, r7
 800c266:	bd80      	pop	{r7, pc}
 800c268:	e000ed04 	.word	0xe000ed04

0800c26c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c26c:	b480      	push	{r7}
 800c26e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c270:	4b0a      	ldr	r3, [pc, #40]	@ (800c29c <vPortSetupTimerInterrupt+0x30>)
 800c272:	2200      	movs	r2, #0
 800c274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c276:	4b0a      	ldr	r3, [pc, #40]	@ (800c2a0 <vPortSetupTimerInterrupt+0x34>)
 800c278:	2200      	movs	r2, #0
 800c27a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c27c:	4b09      	ldr	r3, [pc, #36]	@ (800c2a4 <vPortSetupTimerInterrupt+0x38>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a09      	ldr	r2, [pc, #36]	@ (800c2a8 <vPortSetupTimerInterrupt+0x3c>)
 800c282:	fba2 2303 	umull	r2, r3, r2, r3
 800c286:	099b      	lsrs	r3, r3, #6
 800c288:	4a08      	ldr	r2, [pc, #32]	@ (800c2ac <vPortSetupTimerInterrupt+0x40>)
 800c28a:	3b01      	subs	r3, #1
 800c28c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c28e:	4b03      	ldr	r3, [pc, #12]	@ (800c29c <vPortSetupTimerInterrupt+0x30>)
 800c290:	2207      	movs	r2, #7
 800c292:	601a      	str	r2, [r3, #0]
}
 800c294:	bf00      	nop
 800c296:	46bd      	mov	sp, r7
 800c298:	bc80      	pop	{r7}
 800c29a:	4770      	bx	lr
 800c29c:	e000e010 	.word	0xe000e010
 800c2a0:	e000e018 	.word	0xe000e018
 800c2a4:	200000e0 	.word	0x200000e0
 800c2a8:	10624dd3 	.word	0x10624dd3
 800c2ac:	e000e014 	.word	0xe000e014

0800c2b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b085      	sub	sp, #20
 800c2b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c2b6:	f3ef 8305 	mrs	r3, IPSR
 800c2ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	2b0f      	cmp	r3, #15
 800c2c0:	d915      	bls.n	800c2ee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c2c2:	4a17      	ldr	r2, [pc, #92]	@ (800c320 <vPortValidateInterruptPriority+0x70>)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c2cc:	4b15      	ldr	r3, [pc, #84]	@ (800c324 <vPortValidateInterruptPriority+0x74>)
 800c2ce:	781b      	ldrb	r3, [r3, #0]
 800c2d0:	7afa      	ldrb	r2, [r7, #11]
 800c2d2:	429a      	cmp	r2, r3
 800c2d4:	d20b      	bcs.n	800c2ee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2da:	f383 8811 	msr	BASEPRI, r3
 800c2de:	f3bf 8f6f 	isb	sy
 800c2e2:	f3bf 8f4f 	dsb	sy
 800c2e6:	607b      	str	r3, [r7, #4]
}
 800c2e8:	bf00      	nop
 800c2ea:	bf00      	nop
 800c2ec:	e7fd      	b.n	800c2ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c2ee:	4b0e      	ldr	r3, [pc, #56]	@ (800c328 <vPortValidateInterruptPriority+0x78>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c2f6:	4b0d      	ldr	r3, [pc, #52]	@ (800c32c <vPortValidateInterruptPriority+0x7c>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	429a      	cmp	r2, r3
 800c2fc:	d90b      	bls.n	800c316 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c302:	f383 8811 	msr	BASEPRI, r3
 800c306:	f3bf 8f6f 	isb	sy
 800c30a:	f3bf 8f4f 	dsb	sy
 800c30e:	603b      	str	r3, [r7, #0]
}
 800c310:	bf00      	nop
 800c312:	bf00      	nop
 800c314:	e7fd      	b.n	800c312 <vPortValidateInterruptPriority+0x62>
	}
 800c316:	bf00      	nop
 800c318:	3714      	adds	r7, #20
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bc80      	pop	{r7}
 800c31e:	4770      	bx	lr
 800c320:	e000e3f0 	.word	0xe000e3f0
 800c324:	200009fc 	.word	0x200009fc
 800c328:	e000ed0c 	.word	0xe000ed0c
 800c32c:	20000a00 	.word	0x20000a00

0800c330 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b08a      	sub	sp, #40	@ 0x28
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c338:	2300      	movs	r3, #0
 800c33a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c33c:	f7fe ff5c 	bl	800b1f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c340:	4b5a      	ldr	r3, [pc, #360]	@ (800c4ac <pvPortMalloc+0x17c>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d101      	bne.n	800c34c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c348:	f000 f916 	bl	800c578 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c34c:	4b58      	ldr	r3, [pc, #352]	@ (800c4b0 <pvPortMalloc+0x180>)
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	4013      	ands	r3, r2
 800c354:	2b00      	cmp	r3, #0
 800c356:	f040 8090 	bne.w	800c47a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d01e      	beq.n	800c39e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c360:	2208      	movs	r2, #8
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	4413      	add	r3, r2
 800c366:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f003 0307 	and.w	r3, r3, #7
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d015      	beq.n	800c39e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f023 0307 	bic.w	r3, r3, #7
 800c378:	3308      	adds	r3, #8
 800c37a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f003 0307 	and.w	r3, r3, #7
 800c382:	2b00      	cmp	r3, #0
 800c384:	d00b      	beq.n	800c39e <pvPortMalloc+0x6e>
	__asm volatile
 800c386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c38a:	f383 8811 	msr	BASEPRI, r3
 800c38e:	f3bf 8f6f 	isb	sy
 800c392:	f3bf 8f4f 	dsb	sy
 800c396:	617b      	str	r3, [r7, #20]
}
 800c398:	bf00      	nop
 800c39a:	bf00      	nop
 800c39c:	e7fd      	b.n	800c39a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d06a      	beq.n	800c47a <pvPortMalloc+0x14a>
 800c3a4:	4b43      	ldr	r3, [pc, #268]	@ (800c4b4 <pvPortMalloc+0x184>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	687a      	ldr	r2, [r7, #4]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d865      	bhi.n	800c47a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c3ae:	4b42      	ldr	r3, [pc, #264]	@ (800c4b8 <pvPortMalloc+0x188>)
 800c3b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c3b2:	4b41      	ldr	r3, [pc, #260]	@ (800c4b8 <pvPortMalloc+0x188>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3b8:	e004      	b.n	800c3c4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	687a      	ldr	r2, [r7, #4]
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d903      	bls.n	800c3d6 <pvPortMalloc+0xa6>
 800c3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d1f1      	bne.n	800c3ba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c3d6:	4b35      	ldr	r3, [pc, #212]	@ (800c4ac <pvPortMalloc+0x17c>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d04c      	beq.n	800c47a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c3e0:	6a3b      	ldr	r3, [r7, #32]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	2208      	movs	r2, #8
 800c3e6:	4413      	add	r3, r2
 800c3e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ec:	681a      	ldr	r2, [r3, #0]
 800c3ee:	6a3b      	ldr	r3, [r7, #32]
 800c3f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3f4:	685a      	ldr	r2, [r3, #4]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	1ad2      	subs	r2, r2, r3
 800c3fa:	2308      	movs	r3, #8
 800c3fc:	005b      	lsls	r3, r3, #1
 800c3fe:	429a      	cmp	r2, r3
 800c400:	d920      	bls.n	800c444 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	4413      	add	r3, r2
 800c408:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c40a:	69bb      	ldr	r3, [r7, #24]
 800c40c:	f003 0307 	and.w	r3, r3, #7
 800c410:	2b00      	cmp	r3, #0
 800c412:	d00b      	beq.n	800c42c <pvPortMalloc+0xfc>
	__asm volatile
 800c414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c418:	f383 8811 	msr	BASEPRI, r3
 800c41c:	f3bf 8f6f 	isb	sy
 800c420:	f3bf 8f4f 	dsb	sy
 800c424:	613b      	str	r3, [r7, #16]
}
 800c426:	bf00      	nop
 800c428:	bf00      	nop
 800c42a:	e7fd      	b.n	800c428 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42e:	685a      	ldr	r2, [r3, #4]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	1ad2      	subs	r2, r2, r3
 800c434:	69bb      	ldr	r3, [r7, #24]
 800c436:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c43a:	687a      	ldr	r2, [r7, #4]
 800c43c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c43e:	69b8      	ldr	r0, [r7, #24]
 800c440:	f000 f8fc 	bl	800c63c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c444:	4b1b      	ldr	r3, [pc, #108]	@ (800c4b4 <pvPortMalloc+0x184>)
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c44a:	685b      	ldr	r3, [r3, #4]
 800c44c:	1ad3      	subs	r3, r2, r3
 800c44e:	4a19      	ldr	r2, [pc, #100]	@ (800c4b4 <pvPortMalloc+0x184>)
 800c450:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c452:	4b18      	ldr	r3, [pc, #96]	@ (800c4b4 <pvPortMalloc+0x184>)
 800c454:	681a      	ldr	r2, [r3, #0]
 800c456:	4b19      	ldr	r3, [pc, #100]	@ (800c4bc <pvPortMalloc+0x18c>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	429a      	cmp	r2, r3
 800c45c:	d203      	bcs.n	800c466 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c45e:	4b15      	ldr	r3, [pc, #84]	@ (800c4b4 <pvPortMalloc+0x184>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	4a16      	ldr	r2, [pc, #88]	@ (800c4bc <pvPortMalloc+0x18c>)
 800c464:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c468:	685a      	ldr	r2, [r3, #4]
 800c46a:	4b11      	ldr	r3, [pc, #68]	@ (800c4b0 <pvPortMalloc+0x180>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	431a      	orrs	r2, r3
 800c470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c472:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c476:	2200      	movs	r2, #0
 800c478:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c47a:	f7fe fecb 	bl	800b214 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c47e:	69fb      	ldr	r3, [r7, #28]
 800c480:	f003 0307 	and.w	r3, r3, #7
 800c484:	2b00      	cmp	r3, #0
 800c486:	d00b      	beq.n	800c4a0 <pvPortMalloc+0x170>
	__asm volatile
 800c488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c48c:	f383 8811 	msr	BASEPRI, r3
 800c490:	f3bf 8f6f 	isb	sy
 800c494:	f3bf 8f4f 	dsb	sy
 800c498:	60fb      	str	r3, [r7, #12]
}
 800c49a:	bf00      	nop
 800c49c:	bf00      	nop
 800c49e:	e7fd      	b.n	800c49c <pvPortMalloc+0x16c>
	return pvReturn;
 800c4a0:	69fb      	ldr	r3, [r7, #28]
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3728      	adds	r7, #40	@ 0x28
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	bd80      	pop	{r7, pc}
 800c4aa:	bf00      	nop
 800c4ac:	20005a0c 	.word	0x20005a0c
 800c4b0:	20005a18 	.word	0x20005a18
 800c4b4:	20005a10 	.word	0x20005a10
 800c4b8:	20005a04 	.word	0x20005a04
 800c4bc:	20005a14 	.word	0x20005a14

0800c4c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b086      	sub	sp, #24
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d04a      	beq.n	800c568 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c4d2:	2308      	movs	r3, #8
 800c4d4:	425b      	negs	r3, r3
 800c4d6:	697a      	ldr	r2, [r7, #20]
 800c4d8:	4413      	add	r3, r2
 800c4da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	685a      	ldr	r2, [r3, #4]
 800c4e4:	4b22      	ldr	r3, [pc, #136]	@ (800c570 <vPortFree+0xb0>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4013      	ands	r3, r2
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d10b      	bne.n	800c506 <vPortFree+0x46>
	__asm volatile
 800c4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f2:	f383 8811 	msr	BASEPRI, r3
 800c4f6:	f3bf 8f6f 	isb	sy
 800c4fa:	f3bf 8f4f 	dsb	sy
 800c4fe:	60fb      	str	r3, [r7, #12]
}
 800c500:	bf00      	nop
 800c502:	bf00      	nop
 800c504:	e7fd      	b.n	800c502 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00b      	beq.n	800c526 <vPortFree+0x66>
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c512:	f383 8811 	msr	BASEPRI, r3
 800c516:	f3bf 8f6f 	isb	sy
 800c51a:	f3bf 8f4f 	dsb	sy
 800c51e:	60bb      	str	r3, [r7, #8]
}
 800c520:	bf00      	nop
 800c522:	bf00      	nop
 800c524:	e7fd      	b.n	800c522 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c526:	693b      	ldr	r3, [r7, #16]
 800c528:	685a      	ldr	r2, [r3, #4]
 800c52a:	4b11      	ldr	r3, [pc, #68]	@ (800c570 <vPortFree+0xb0>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4013      	ands	r3, r2
 800c530:	2b00      	cmp	r3, #0
 800c532:	d019      	beq.n	800c568 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d115      	bne.n	800c568 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	685a      	ldr	r2, [r3, #4]
 800c540:	4b0b      	ldr	r3, [pc, #44]	@ (800c570 <vPortFree+0xb0>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	43db      	mvns	r3, r3
 800c546:	401a      	ands	r2, r3
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c54c:	f7fe fe54 	bl	800b1f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	685a      	ldr	r2, [r3, #4]
 800c554:	4b07      	ldr	r3, [pc, #28]	@ (800c574 <vPortFree+0xb4>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	4413      	add	r3, r2
 800c55a:	4a06      	ldr	r2, [pc, #24]	@ (800c574 <vPortFree+0xb4>)
 800c55c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c55e:	6938      	ldr	r0, [r7, #16]
 800c560:	f000 f86c 	bl	800c63c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c564:	f7fe fe56 	bl	800b214 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c568:	bf00      	nop
 800c56a:	3718      	adds	r7, #24
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	20005a18 	.word	0x20005a18
 800c574:	20005a10 	.word	0x20005a10

0800c578 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c578:	b480      	push	{r7}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c57e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800c582:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c584:	4b27      	ldr	r3, [pc, #156]	@ (800c624 <prvHeapInit+0xac>)
 800c586:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f003 0307 	and.w	r3, r3, #7
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d00c      	beq.n	800c5ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	3307      	adds	r3, #7
 800c596:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f023 0307 	bic.w	r3, r3, #7
 800c59e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c5a0:	68ba      	ldr	r2, [r7, #8]
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	1ad3      	subs	r3, r2, r3
 800c5a6:	4a1f      	ldr	r2, [pc, #124]	@ (800c624 <prvHeapInit+0xac>)
 800c5a8:	4413      	add	r3, r2
 800c5aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c5b0:	4a1d      	ldr	r2, [pc, #116]	@ (800c628 <prvHeapInit+0xb0>)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c5b6:	4b1c      	ldr	r3, [pc, #112]	@ (800c628 <prvHeapInit+0xb0>)
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	68ba      	ldr	r2, [r7, #8]
 800c5c0:	4413      	add	r3, r2
 800c5c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c5c4:	2208      	movs	r2, #8
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	1a9b      	subs	r3, r3, r2
 800c5ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	f023 0307 	bic.w	r3, r3, #7
 800c5d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	4a15      	ldr	r2, [pc, #84]	@ (800c62c <prvHeapInit+0xb4>)
 800c5d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c5da:	4b14      	ldr	r3, [pc, #80]	@ (800c62c <prvHeapInit+0xb4>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c5e2:	4b12      	ldr	r3, [pc, #72]	@ (800c62c <prvHeapInit+0xb4>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	68fa      	ldr	r2, [r7, #12]
 800c5f2:	1ad2      	subs	r2, r2, r3
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800c62c <prvHeapInit+0xb4>)
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	685b      	ldr	r3, [r3, #4]
 800c604:	4a0a      	ldr	r2, [pc, #40]	@ (800c630 <prvHeapInit+0xb8>)
 800c606:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	685b      	ldr	r3, [r3, #4]
 800c60c:	4a09      	ldr	r2, [pc, #36]	@ (800c634 <prvHeapInit+0xbc>)
 800c60e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c610:	4b09      	ldr	r3, [pc, #36]	@ (800c638 <prvHeapInit+0xc0>)
 800c612:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c616:	601a      	str	r2, [r3, #0]
}
 800c618:	bf00      	nop
 800c61a:	3714      	adds	r7, #20
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bc80      	pop	{r7}
 800c620:	4770      	bx	lr
 800c622:	bf00      	nop
 800c624:	20000a04 	.word	0x20000a04
 800c628:	20005a04 	.word	0x20005a04
 800c62c:	20005a0c 	.word	0x20005a0c
 800c630:	20005a14 	.word	0x20005a14
 800c634:	20005a10 	.word	0x20005a10
 800c638:	20005a18 	.word	0x20005a18

0800c63c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c63c:	b480      	push	{r7}
 800c63e:	b085      	sub	sp, #20
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c644:	4b27      	ldr	r3, [pc, #156]	@ (800c6e4 <prvInsertBlockIntoFreeList+0xa8>)
 800c646:	60fb      	str	r3, [r7, #12]
 800c648:	e002      	b.n	800c650 <prvInsertBlockIntoFreeList+0x14>
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	60fb      	str	r3, [r7, #12]
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	687a      	ldr	r2, [r7, #4]
 800c656:	429a      	cmp	r2, r3
 800c658:	d8f7      	bhi.n	800c64a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	685b      	ldr	r3, [r3, #4]
 800c662:	68ba      	ldr	r2, [r7, #8]
 800c664:	4413      	add	r3, r2
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	429a      	cmp	r2, r3
 800c66a:	d108      	bne.n	800c67e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	685a      	ldr	r2, [r3, #4]
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	441a      	add	r2, r3
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	685b      	ldr	r3, [r3, #4]
 800c686:	68ba      	ldr	r2, [r7, #8]
 800c688:	441a      	add	r2, r3
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d118      	bne.n	800c6c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681a      	ldr	r2, [r3, #0]
 800c696:	4b14      	ldr	r3, [pc, #80]	@ (800c6e8 <prvInsertBlockIntoFreeList+0xac>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d00d      	beq.n	800c6ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	685a      	ldr	r2, [r3, #4]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	441a      	add	r2, r3
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	601a      	str	r2, [r3, #0]
 800c6b8:	e008      	b.n	800c6cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c6ba:	4b0b      	ldr	r3, [pc, #44]	@ (800c6e8 <prvInsertBlockIntoFreeList+0xac>)
 800c6bc:	681a      	ldr	r2, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	601a      	str	r2, [r3, #0]
 800c6c2:	e003      	b.n	800c6cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681a      	ldr	r2, [r3, #0]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c6cc:	68fa      	ldr	r2, [r7, #12]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d002      	beq.n	800c6da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	687a      	ldr	r2, [r7, #4]
 800c6d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6da:	bf00      	nop
 800c6dc:	3714      	adds	r7, #20
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bc80      	pop	{r7}
 800c6e2:	4770      	bx	lr
 800c6e4:	20005a04 	.word	0x20005a04
 800c6e8:	20005a0c 	.word	0x20005a0c

0800c6ec <malloc>:
 800c6ec:	4b02      	ldr	r3, [pc, #8]	@ (800c6f8 <malloc+0xc>)
 800c6ee:	4601      	mov	r1, r0
 800c6f0:	6818      	ldr	r0, [r3, #0]
 800c6f2:	f000 b82d 	b.w	800c750 <_malloc_r>
 800c6f6:	bf00      	nop
 800c6f8:	20000284 	.word	0x20000284

0800c6fc <free>:
 800c6fc:	4b02      	ldr	r3, [pc, #8]	@ (800c708 <free+0xc>)
 800c6fe:	4601      	mov	r1, r0
 800c700:	6818      	ldr	r0, [r3, #0]
 800c702:	f003 bab5 	b.w	800fc70 <_free_r>
 800c706:	bf00      	nop
 800c708:	20000284 	.word	0x20000284

0800c70c <sbrk_aligned>:
 800c70c:	b570      	push	{r4, r5, r6, lr}
 800c70e:	4e0f      	ldr	r6, [pc, #60]	@ (800c74c <sbrk_aligned+0x40>)
 800c710:	460c      	mov	r4, r1
 800c712:	6831      	ldr	r1, [r6, #0]
 800c714:	4605      	mov	r5, r0
 800c716:	b911      	cbnz	r1, 800c71e <sbrk_aligned+0x12>
 800c718:	f002 fbb2 	bl	800ee80 <_sbrk_r>
 800c71c:	6030      	str	r0, [r6, #0]
 800c71e:	4621      	mov	r1, r4
 800c720:	4628      	mov	r0, r5
 800c722:	f002 fbad 	bl	800ee80 <_sbrk_r>
 800c726:	1c43      	adds	r3, r0, #1
 800c728:	d103      	bne.n	800c732 <sbrk_aligned+0x26>
 800c72a:	f04f 34ff 	mov.w	r4, #4294967295
 800c72e:	4620      	mov	r0, r4
 800c730:	bd70      	pop	{r4, r5, r6, pc}
 800c732:	1cc4      	adds	r4, r0, #3
 800c734:	f024 0403 	bic.w	r4, r4, #3
 800c738:	42a0      	cmp	r0, r4
 800c73a:	d0f8      	beq.n	800c72e <sbrk_aligned+0x22>
 800c73c:	1a21      	subs	r1, r4, r0
 800c73e:	4628      	mov	r0, r5
 800c740:	f002 fb9e 	bl	800ee80 <_sbrk_r>
 800c744:	3001      	adds	r0, #1
 800c746:	d1f2      	bne.n	800c72e <sbrk_aligned+0x22>
 800c748:	e7ef      	b.n	800c72a <sbrk_aligned+0x1e>
 800c74a:	bf00      	nop
 800c74c:	20005a1c 	.word	0x20005a1c

0800c750 <_malloc_r>:
 800c750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c754:	1ccd      	adds	r5, r1, #3
 800c756:	f025 0503 	bic.w	r5, r5, #3
 800c75a:	3508      	adds	r5, #8
 800c75c:	2d0c      	cmp	r5, #12
 800c75e:	bf38      	it	cc
 800c760:	250c      	movcc	r5, #12
 800c762:	2d00      	cmp	r5, #0
 800c764:	4606      	mov	r6, r0
 800c766:	db01      	blt.n	800c76c <_malloc_r+0x1c>
 800c768:	42a9      	cmp	r1, r5
 800c76a:	d904      	bls.n	800c776 <_malloc_r+0x26>
 800c76c:	230c      	movs	r3, #12
 800c76e:	6033      	str	r3, [r6, #0]
 800c770:	2000      	movs	r0, #0
 800c772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c776:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c84c <_malloc_r+0xfc>
 800c77a:	f000 f869 	bl	800c850 <__malloc_lock>
 800c77e:	f8d8 3000 	ldr.w	r3, [r8]
 800c782:	461c      	mov	r4, r3
 800c784:	bb44      	cbnz	r4, 800c7d8 <_malloc_r+0x88>
 800c786:	4629      	mov	r1, r5
 800c788:	4630      	mov	r0, r6
 800c78a:	f7ff ffbf 	bl	800c70c <sbrk_aligned>
 800c78e:	1c43      	adds	r3, r0, #1
 800c790:	4604      	mov	r4, r0
 800c792:	d158      	bne.n	800c846 <_malloc_r+0xf6>
 800c794:	f8d8 4000 	ldr.w	r4, [r8]
 800c798:	4627      	mov	r7, r4
 800c79a:	2f00      	cmp	r7, #0
 800c79c:	d143      	bne.n	800c826 <_malloc_r+0xd6>
 800c79e:	2c00      	cmp	r4, #0
 800c7a0:	d04b      	beq.n	800c83a <_malloc_r+0xea>
 800c7a2:	6823      	ldr	r3, [r4, #0]
 800c7a4:	4639      	mov	r1, r7
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	eb04 0903 	add.w	r9, r4, r3
 800c7ac:	f002 fb68 	bl	800ee80 <_sbrk_r>
 800c7b0:	4581      	cmp	r9, r0
 800c7b2:	d142      	bne.n	800c83a <_malloc_r+0xea>
 800c7b4:	6821      	ldr	r1, [r4, #0]
 800c7b6:	4630      	mov	r0, r6
 800c7b8:	1a6d      	subs	r5, r5, r1
 800c7ba:	4629      	mov	r1, r5
 800c7bc:	f7ff ffa6 	bl	800c70c <sbrk_aligned>
 800c7c0:	3001      	adds	r0, #1
 800c7c2:	d03a      	beq.n	800c83a <_malloc_r+0xea>
 800c7c4:	6823      	ldr	r3, [r4, #0]
 800c7c6:	442b      	add	r3, r5
 800c7c8:	6023      	str	r3, [r4, #0]
 800c7ca:	f8d8 3000 	ldr.w	r3, [r8]
 800c7ce:	685a      	ldr	r2, [r3, #4]
 800c7d0:	bb62      	cbnz	r2, 800c82c <_malloc_r+0xdc>
 800c7d2:	f8c8 7000 	str.w	r7, [r8]
 800c7d6:	e00f      	b.n	800c7f8 <_malloc_r+0xa8>
 800c7d8:	6822      	ldr	r2, [r4, #0]
 800c7da:	1b52      	subs	r2, r2, r5
 800c7dc:	d420      	bmi.n	800c820 <_malloc_r+0xd0>
 800c7de:	2a0b      	cmp	r2, #11
 800c7e0:	d917      	bls.n	800c812 <_malloc_r+0xc2>
 800c7e2:	1961      	adds	r1, r4, r5
 800c7e4:	42a3      	cmp	r3, r4
 800c7e6:	6025      	str	r5, [r4, #0]
 800c7e8:	bf18      	it	ne
 800c7ea:	6059      	strne	r1, [r3, #4]
 800c7ec:	6863      	ldr	r3, [r4, #4]
 800c7ee:	bf08      	it	eq
 800c7f0:	f8c8 1000 	streq.w	r1, [r8]
 800c7f4:	5162      	str	r2, [r4, r5]
 800c7f6:	604b      	str	r3, [r1, #4]
 800c7f8:	4630      	mov	r0, r6
 800c7fa:	f000 f82f 	bl	800c85c <__malloc_unlock>
 800c7fe:	f104 000b 	add.w	r0, r4, #11
 800c802:	1d23      	adds	r3, r4, #4
 800c804:	f020 0007 	bic.w	r0, r0, #7
 800c808:	1ac2      	subs	r2, r0, r3
 800c80a:	bf1c      	itt	ne
 800c80c:	1a1b      	subne	r3, r3, r0
 800c80e:	50a3      	strne	r3, [r4, r2]
 800c810:	e7af      	b.n	800c772 <_malloc_r+0x22>
 800c812:	6862      	ldr	r2, [r4, #4]
 800c814:	42a3      	cmp	r3, r4
 800c816:	bf0c      	ite	eq
 800c818:	f8c8 2000 	streq.w	r2, [r8]
 800c81c:	605a      	strne	r2, [r3, #4]
 800c81e:	e7eb      	b.n	800c7f8 <_malloc_r+0xa8>
 800c820:	4623      	mov	r3, r4
 800c822:	6864      	ldr	r4, [r4, #4]
 800c824:	e7ae      	b.n	800c784 <_malloc_r+0x34>
 800c826:	463c      	mov	r4, r7
 800c828:	687f      	ldr	r7, [r7, #4]
 800c82a:	e7b6      	b.n	800c79a <_malloc_r+0x4a>
 800c82c:	461a      	mov	r2, r3
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	42a3      	cmp	r3, r4
 800c832:	d1fb      	bne.n	800c82c <_malloc_r+0xdc>
 800c834:	2300      	movs	r3, #0
 800c836:	6053      	str	r3, [r2, #4]
 800c838:	e7de      	b.n	800c7f8 <_malloc_r+0xa8>
 800c83a:	230c      	movs	r3, #12
 800c83c:	4630      	mov	r0, r6
 800c83e:	6033      	str	r3, [r6, #0]
 800c840:	f000 f80c 	bl	800c85c <__malloc_unlock>
 800c844:	e794      	b.n	800c770 <_malloc_r+0x20>
 800c846:	6005      	str	r5, [r0, #0]
 800c848:	e7d6      	b.n	800c7f8 <_malloc_r+0xa8>
 800c84a:	bf00      	nop
 800c84c:	20005a20 	.word	0x20005a20

0800c850 <__malloc_lock>:
 800c850:	4801      	ldr	r0, [pc, #4]	@ (800c858 <__malloc_lock+0x8>)
 800c852:	f002 bb63 	b.w	800ef1c <__retarget_lock_acquire_recursive>
 800c856:	bf00      	nop
 800c858:	20005b8a 	.word	0x20005b8a

0800c85c <__malloc_unlock>:
 800c85c:	4801      	ldr	r0, [pc, #4]	@ (800c864 <__malloc_unlock+0x8>)
 800c85e:	f002 bb5f 	b.w	800ef20 <__retarget_lock_release_recursive>
 800c862:	bf00      	nop
 800c864:	20005b8a 	.word	0x20005b8a

0800c868 <sulp>:
 800c868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86c:	460f      	mov	r7, r1
 800c86e:	4690      	mov	r8, r2
 800c870:	f004 f948 	bl	8010b04 <__ulp>
 800c874:	4604      	mov	r4, r0
 800c876:	460d      	mov	r5, r1
 800c878:	f1b8 0f00 	cmp.w	r8, #0
 800c87c:	d011      	beq.n	800c8a2 <sulp+0x3a>
 800c87e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c882:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c886:	2b00      	cmp	r3, #0
 800c888:	dd0b      	ble.n	800c8a2 <sulp+0x3a>
 800c88a:	2400      	movs	r4, #0
 800c88c:	051b      	lsls	r3, r3, #20
 800c88e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c892:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c896:	4622      	mov	r2, r4
 800c898:	462b      	mov	r3, r5
 800c89a:	f7f3 fe97 	bl	80005cc <__aeabi_dmul>
 800c89e:	4604      	mov	r4, r0
 800c8a0:	460d      	mov	r5, r1
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	4629      	mov	r1, r5
 800c8a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8aa:	0000      	movs	r0, r0
 800c8ac:	0000      	movs	r0, r0
	...

0800c8b0 <_strtod_l>:
 800c8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b4:	b09f      	sub	sp, #124	@ 0x7c
 800c8b6:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	460c      	mov	r4, r1
 800c8bc:	921a      	str	r2, [sp, #104]	@ 0x68
 800c8be:	f04f 0a00 	mov.w	sl, #0
 800c8c2:	f04f 0b00 	mov.w	fp, #0
 800c8c6:	460a      	mov	r2, r1
 800c8c8:	9005      	str	r0, [sp, #20]
 800c8ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8cc:	7811      	ldrb	r1, [r2, #0]
 800c8ce:	292b      	cmp	r1, #43	@ 0x2b
 800c8d0:	d048      	beq.n	800c964 <_strtod_l+0xb4>
 800c8d2:	d836      	bhi.n	800c942 <_strtod_l+0x92>
 800c8d4:	290d      	cmp	r1, #13
 800c8d6:	d830      	bhi.n	800c93a <_strtod_l+0x8a>
 800c8d8:	2908      	cmp	r1, #8
 800c8da:	d830      	bhi.n	800c93e <_strtod_l+0x8e>
 800c8dc:	2900      	cmp	r1, #0
 800c8de:	d039      	beq.n	800c954 <_strtod_l+0xa4>
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c8e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c8e6:	782a      	ldrb	r2, [r5, #0]
 800c8e8:	2a30      	cmp	r2, #48	@ 0x30
 800c8ea:	f040 80b1 	bne.w	800ca50 <_strtod_l+0x1a0>
 800c8ee:	786a      	ldrb	r2, [r5, #1]
 800c8f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c8f4:	2a58      	cmp	r2, #88	@ 0x58
 800c8f6:	d16c      	bne.n	800c9d2 <_strtod_l+0x122>
 800c8f8:	9302      	str	r3, [sp, #8]
 800c8fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8fc:	4a8e      	ldr	r2, [pc, #568]	@ (800cb38 <_strtod_l+0x288>)
 800c8fe:	9301      	str	r3, [sp, #4]
 800c900:	ab1a      	add	r3, sp, #104	@ 0x68
 800c902:	9300      	str	r3, [sp, #0]
 800c904:	9805      	ldr	r0, [sp, #20]
 800c906:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c908:	a919      	add	r1, sp, #100	@ 0x64
 800c90a:	f003 fa61 	bl	800fdd0 <__gethex>
 800c90e:	f010 060f 	ands.w	r6, r0, #15
 800c912:	4604      	mov	r4, r0
 800c914:	d005      	beq.n	800c922 <_strtod_l+0x72>
 800c916:	2e06      	cmp	r6, #6
 800c918:	d126      	bne.n	800c968 <_strtod_l+0xb8>
 800c91a:	2300      	movs	r3, #0
 800c91c:	3501      	adds	r5, #1
 800c91e:	9519      	str	r5, [sp, #100]	@ 0x64
 800c920:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c922:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c924:	2b00      	cmp	r3, #0
 800c926:	f040 8584 	bne.w	800d432 <_strtod_l+0xb82>
 800c92a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c92c:	b1bb      	cbz	r3, 800c95e <_strtod_l+0xae>
 800c92e:	4650      	mov	r0, sl
 800c930:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c934:	b01f      	add	sp, #124	@ 0x7c
 800c936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c93a:	2920      	cmp	r1, #32
 800c93c:	d1d0      	bne.n	800c8e0 <_strtod_l+0x30>
 800c93e:	3201      	adds	r2, #1
 800c940:	e7c3      	b.n	800c8ca <_strtod_l+0x1a>
 800c942:	292d      	cmp	r1, #45	@ 0x2d
 800c944:	d1cc      	bne.n	800c8e0 <_strtod_l+0x30>
 800c946:	2101      	movs	r1, #1
 800c948:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c94a:	1c51      	adds	r1, r2, #1
 800c94c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c94e:	7852      	ldrb	r2, [r2, #1]
 800c950:	2a00      	cmp	r2, #0
 800c952:	d1c7      	bne.n	800c8e4 <_strtod_l+0x34>
 800c954:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c956:	9419      	str	r4, [sp, #100]	@ 0x64
 800c958:	2b00      	cmp	r3, #0
 800c95a:	f040 8568 	bne.w	800d42e <_strtod_l+0xb7e>
 800c95e:	4650      	mov	r0, sl
 800c960:	4659      	mov	r1, fp
 800c962:	e7e7      	b.n	800c934 <_strtod_l+0x84>
 800c964:	2100      	movs	r1, #0
 800c966:	e7ef      	b.n	800c948 <_strtod_l+0x98>
 800c968:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c96a:	b13a      	cbz	r2, 800c97c <_strtod_l+0xcc>
 800c96c:	2135      	movs	r1, #53	@ 0x35
 800c96e:	a81c      	add	r0, sp, #112	@ 0x70
 800c970:	f004 f9b8 	bl	8010ce4 <__copybits>
 800c974:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c976:	9805      	ldr	r0, [sp, #20]
 800c978:	f003 fd92 	bl	80104a0 <_Bfree>
 800c97c:	3e01      	subs	r6, #1
 800c97e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c980:	2e04      	cmp	r6, #4
 800c982:	d806      	bhi.n	800c992 <_strtod_l+0xe2>
 800c984:	e8df f006 	tbb	[pc, r6]
 800c988:	201d0314 	.word	0x201d0314
 800c98c:	14          	.byte	0x14
 800c98d:	00          	.byte	0x00
 800c98e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c992:	05e1      	lsls	r1, r4, #23
 800c994:	bf48      	it	mi
 800c996:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c99a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c99e:	0d1b      	lsrs	r3, r3, #20
 800c9a0:	051b      	lsls	r3, r3, #20
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d1bd      	bne.n	800c922 <_strtod_l+0x72>
 800c9a6:	f002 fa8d 	bl	800eec4 <__errno>
 800c9aa:	2322      	movs	r3, #34	@ 0x22
 800c9ac:	6003      	str	r3, [r0, #0]
 800c9ae:	e7b8      	b.n	800c922 <_strtod_l+0x72>
 800c9b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c9b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c9b8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c9bc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c9c0:	e7e7      	b.n	800c992 <_strtod_l+0xe2>
 800c9c2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800cb3c <_strtod_l+0x28c>
 800c9c6:	e7e4      	b.n	800c992 <_strtod_l+0xe2>
 800c9c8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c9cc:	f04f 3aff 	mov.w	sl, #4294967295
 800c9d0:	e7df      	b.n	800c992 <_strtod_l+0xe2>
 800c9d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9d4:	1c5a      	adds	r2, r3, #1
 800c9d6:	9219      	str	r2, [sp, #100]	@ 0x64
 800c9d8:	785b      	ldrb	r3, [r3, #1]
 800c9da:	2b30      	cmp	r3, #48	@ 0x30
 800c9dc:	d0f9      	beq.n	800c9d2 <_strtod_l+0x122>
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d09f      	beq.n	800c922 <_strtod_l+0x72>
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9e8:	220a      	movs	r2, #10
 800c9ea:	930c      	str	r3, [sp, #48]	@ 0x30
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	461f      	mov	r7, r3
 800c9f0:	9308      	str	r3, [sp, #32]
 800c9f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9f4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c9f6:	7805      	ldrb	r5, [r0, #0]
 800c9f8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c9fc:	b2d9      	uxtb	r1, r3
 800c9fe:	2909      	cmp	r1, #9
 800ca00:	d928      	bls.n	800ca54 <_strtod_l+0x1a4>
 800ca02:	2201      	movs	r2, #1
 800ca04:	494e      	ldr	r1, [pc, #312]	@ (800cb40 <_strtod_l+0x290>)
 800ca06:	f001 fbb3 	bl	800e170 <strncmp>
 800ca0a:	2800      	cmp	r0, #0
 800ca0c:	d032      	beq.n	800ca74 <_strtod_l+0x1c4>
 800ca0e:	2000      	movs	r0, #0
 800ca10:	462a      	mov	r2, r5
 800ca12:	4681      	mov	r9, r0
 800ca14:	463d      	mov	r5, r7
 800ca16:	4603      	mov	r3, r0
 800ca18:	2a65      	cmp	r2, #101	@ 0x65
 800ca1a:	d001      	beq.n	800ca20 <_strtod_l+0x170>
 800ca1c:	2a45      	cmp	r2, #69	@ 0x45
 800ca1e:	d114      	bne.n	800ca4a <_strtod_l+0x19a>
 800ca20:	b91d      	cbnz	r5, 800ca2a <_strtod_l+0x17a>
 800ca22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca24:	4302      	orrs	r2, r0
 800ca26:	d095      	beq.n	800c954 <_strtod_l+0xa4>
 800ca28:	2500      	movs	r5, #0
 800ca2a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ca2c:	1c62      	adds	r2, r4, #1
 800ca2e:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca30:	7862      	ldrb	r2, [r4, #1]
 800ca32:	2a2b      	cmp	r2, #43	@ 0x2b
 800ca34:	d077      	beq.n	800cb26 <_strtod_l+0x276>
 800ca36:	2a2d      	cmp	r2, #45	@ 0x2d
 800ca38:	d07b      	beq.n	800cb32 <_strtod_l+0x282>
 800ca3a:	f04f 0c00 	mov.w	ip, #0
 800ca3e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ca42:	2909      	cmp	r1, #9
 800ca44:	f240 8082 	bls.w	800cb4c <_strtod_l+0x29c>
 800ca48:	9419      	str	r4, [sp, #100]	@ 0x64
 800ca4a:	f04f 0800 	mov.w	r8, #0
 800ca4e:	e0a2      	b.n	800cb96 <_strtod_l+0x2e6>
 800ca50:	2300      	movs	r3, #0
 800ca52:	e7c7      	b.n	800c9e4 <_strtod_l+0x134>
 800ca54:	2f08      	cmp	r7, #8
 800ca56:	bfd5      	itete	le
 800ca58:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800ca5a:	9908      	ldrgt	r1, [sp, #32]
 800ca5c:	fb02 3301 	mlale	r3, r2, r1, r3
 800ca60:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ca64:	f100 0001 	add.w	r0, r0, #1
 800ca68:	bfd4      	ite	le
 800ca6a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ca6c:	9308      	strgt	r3, [sp, #32]
 800ca6e:	3701      	adds	r7, #1
 800ca70:	9019      	str	r0, [sp, #100]	@ 0x64
 800ca72:	e7bf      	b.n	800c9f4 <_strtod_l+0x144>
 800ca74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca76:	1c5a      	adds	r2, r3, #1
 800ca78:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca7a:	785a      	ldrb	r2, [r3, #1]
 800ca7c:	b37f      	cbz	r7, 800cade <_strtod_l+0x22e>
 800ca7e:	4681      	mov	r9, r0
 800ca80:	463d      	mov	r5, r7
 800ca82:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ca86:	2b09      	cmp	r3, #9
 800ca88:	d912      	bls.n	800cab0 <_strtod_l+0x200>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	e7c4      	b.n	800ca18 <_strtod_l+0x168>
 800ca8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca90:	3001      	adds	r0, #1
 800ca92:	1c5a      	adds	r2, r3, #1
 800ca94:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca96:	785a      	ldrb	r2, [r3, #1]
 800ca98:	2a30      	cmp	r2, #48	@ 0x30
 800ca9a:	d0f8      	beq.n	800ca8e <_strtod_l+0x1de>
 800ca9c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800caa0:	2b08      	cmp	r3, #8
 800caa2:	f200 84cb 	bhi.w	800d43c <_strtod_l+0xb8c>
 800caa6:	4681      	mov	r9, r0
 800caa8:	2000      	movs	r0, #0
 800caaa:	4605      	mov	r5, r0
 800caac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800caae:	930c      	str	r3, [sp, #48]	@ 0x30
 800cab0:	3a30      	subs	r2, #48	@ 0x30
 800cab2:	f100 0301 	add.w	r3, r0, #1
 800cab6:	d02a      	beq.n	800cb0e <_strtod_l+0x25e>
 800cab8:	4499      	add	r9, r3
 800caba:	210a      	movs	r1, #10
 800cabc:	462b      	mov	r3, r5
 800cabe:	eb00 0c05 	add.w	ip, r0, r5
 800cac2:	4563      	cmp	r3, ip
 800cac4:	d10d      	bne.n	800cae2 <_strtod_l+0x232>
 800cac6:	1c69      	adds	r1, r5, #1
 800cac8:	4401      	add	r1, r0
 800caca:	4428      	add	r0, r5
 800cacc:	2808      	cmp	r0, #8
 800cace:	dc16      	bgt.n	800cafe <_strtod_l+0x24e>
 800cad0:	230a      	movs	r3, #10
 800cad2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cad4:	fb03 2300 	mla	r3, r3, r0, r2
 800cad8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cada:	2300      	movs	r3, #0
 800cadc:	e018      	b.n	800cb10 <_strtod_l+0x260>
 800cade:	4638      	mov	r0, r7
 800cae0:	e7da      	b.n	800ca98 <_strtod_l+0x1e8>
 800cae2:	2b08      	cmp	r3, #8
 800cae4:	f103 0301 	add.w	r3, r3, #1
 800cae8:	dc03      	bgt.n	800caf2 <_strtod_l+0x242>
 800caea:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800caec:	434e      	muls	r6, r1
 800caee:	960a      	str	r6, [sp, #40]	@ 0x28
 800caf0:	e7e7      	b.n	800cac2 <_strtod_l+0x212>
 800caf2:	2b10      	cmp	r3, #16
 800caf4:	bfde      	ittt	le
 800caf6:	9e08      	ldrle	r6, [sp, #32]
 800caf8:	434e      	mulle	r6, r1
 800cafa:	9608      	strle	r6, [sp, #32]
 800cafc:	e7e1      	b.n	800cac2 <_strtod_l+0x212>
 800cafe:	280f      	cmp	r0, #15
 800cb00:	dceb      	bgt.n	800cada <_strtod_l+0x22a>
 800cb02:	230a      	movs	r3, #10
 800cb04:	9808      	ldr	r0, [sp, #32]
 800cb06:	fb03 2300 	mla	r3, r3, r0, r2
 800cb0a:	9308      	str	r3, [sp, #32]
 800cb0c:	e7e5      	b.n	800cada <_strtod_l+0x22a>
 800cb0e:	4629      	mov	r1, r5
 800cb10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb12:	460d      	mov	r5, r1
 800cb14:	1c50      	adds	r0, r2, #1
 800cb16:	9019      	str	r0, [sp, #100]	@ 0x64
 800cb18:	7852      	ldrb	r2, [r2, #1]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	e7b1      	b.n	800ca82 <_strtod_l+0x1d2>
 800cb1e:	f04f 0900 	mov.w	r9, #0
 800cb22:	2301      	movs	r3, #1
 800cb24:	e77d      	b.n	800ca22 <_strtod_l+0x172>
 800cb26:	f04f 0c00 	mov.w	ip, #0
 800cb2a:	1ca2      	adds	r2, r4, #2
 800cb2c:	9219      	str	r2, [sp, #100]	@ 0x64
 800cb2e:	78a2      	ldrb	r2, [r4, #2]
 800cb30:	e785      	b.n	800ca3e <_strtod_l+0x18e>
 800cb32:	f04f 0c01 	mov.w	ip, #1
 800cb36:	e7f8      	b.n	800cb2a <_strtod_l+0x27a>
 800cb38:	080122f0 	.word	0x080122f0
 800cb3c:	7ff00000 	.word	0x7ff00000
 800cb40:	080122da 	.word	0x080122da
 800cb44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb46:	1c51      	adds	r1, r2, #1
 800cb48:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb4a:	7852      	ldrb	r2, [r2, #1]
 800cb4c:	2a30      	cmp	r2, #48	@ 0x30
 800cb4e:	d0f9      	beq.n	800cb44 <_strtod_l+0x294>
 800cb50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cb54:	2908      	cmp	r1, #8
 800cb56:	f63f af78 	bhi.w	800ca4a <_strtod_l+0x19a>
 800cb5a:	f04f 080a 	mov.w	r8, #10
 800cb5e:	3a30      	subs	r2, #48	@ 0x30
 800cb60:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb62:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb64:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cb66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb68:	1c56      	adds	r6, r2, #1
 800cb6a:	9619      	str	r6, [sp, #100]	@ 0x64
 800cb6c:	7852      	ldrb	r2, [r2, #1]
 800cb6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cb72:	f1be 0f09 	cmp.w	lr, #9
 800cb76:	d939      	bls.n	800cbec <_strtod_l+0x33c>
 800cb78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cb7a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cb7e:	1a76      	subs	r6, r6, r1
 800cb80:	2e08      	cmp	r6, #8
 800cb82:	dc03      	bgt.n	800cb8c <_strtod_l+0x2dc>
 800cb84:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cb86:	4588      	cmp	r8, r1
 800cb88:	bfa8      	it	ge
 800cb8a:	4688      	movge	r8, r1
 800cb8c:	f1bc 0f00 	cmp.w	ip, #0
 800cb90:	d001      	beq.n	800cb96 <_strtod_l+0x2e6>
 800cb92:	f1c8 0800 	rsb	r8, r8, #0
 800cb96:	2d00      	cmp	r5, #0
 800cb98:	d14e      	bne.n	800cc38 <_strtod_l+0x388>
 800cb9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb9c:	4308      	orrs	r0, r1
 800cb9e:	f47f aec0 	bne.w	800c922 <_strtod_l+0x72>
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	f47f aed6 	bne.w	800c954 <_strtod_l+0xa4>
 800cba8:	2a69      	cmp	r2, #105	@ 0x69
 800cbaa:	d028      	beq.n	800cbfe <_strtod_l+0x34e>
 800cbac:	dc25      	bgt.n	800cbfa <_strtod_l+0x34a>
 800cbae:	2a49      	cmp	r2, #73	@ 0x49
 800cbb0:	d025      	beq.n	800cbfe <_strtod_l+0x34e>
 800cbb2:	2a4e      	cmp	r2, #78	@ 0x4e
 800cbb4:	f47f aece 	bne.w	800c954 <_strtod_l+0xa4>
 800cbb8:	499a      	ldr	r1, [pc, #616]	@ (800ce24 <_strtod_l+0x574>)
 800cbba:	a819      	add	r0, sp, #100	@ 0x64
 800cbbc:	f003 fb2a 	bl	8010214 <__match>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	f43f aec7 	beq.w	800c954 <_strtod_l+0xa4>
 800cbc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbc8:	781b      	ldrb	r3, [r3, #0]
 800cbca:	2b28      	cmp	r3, #40	@ 0x28
 800cbcc:	d12e      	bne.n	800cc2c <_strtod_l+0x37c>
 800cbce:	4996      	ldr	r1, [pc, #600]	@ (800ce28 <_strtod_l+0x578>)
 800cbd0:	aa1c      	add	r2, sp, #112	@ 0x70
 800cbd2:	a819      	add	r0, sp, #100	@ 0x64
 800cbd4:	f003 fb32 	bl	801023c <__hexnan>
 800cbd8:	2805      	cmp	r0, #5
 800cbda:	d127      	bne.n	800cc2c <_strtod_l+0x37c>
 800cbdc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cbde:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cbe2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cbe6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cbea:	e69a      	b.n	800c922 <_strtod_l+0x72>
 800cbec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cbee:	fb08 2101 	mla	r1, r8, r1, r2
 800cbf2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cbf6:	920e      	str	r2, [sp, #56]	@ 0x38
 800cbf8:	e7b5      	b.n	800cb66 <_strtod_l+0x2b6>
 800cbfa:	2a6e      	cmp	r2, #110	@ 0x6e
 800cbfc:	e7da      	b.n	800cbb4 <_strtod_l+0x304>
 800cbfe:	498b      	ldr	r1, [pc, #556]	@ (800ce2c <_strtod_l+0x57c>)
 800cc00:	a819      	add	r0, sp, #100	@ 0x64
 800cc02:	f003 fb07 	bl	8010214 <__match>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	f43f aea4 	beq.w	800c954 <_strtod_l+0xa4>
 800cc0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc0e:	4988      	ldr	r1, [pc, #544]	@ (800ce30 <_strtod_l+0x580>)
 800cc10:	3b01      	subs	r3, #1
 800cc12:	a819      	add	r0, sp, #100	@ 0x64
 800cc14:	9319      	str	r3, [sp, #100]	@ 0x64
 800cc16:	f003 fafd 	bl	8010214 <__match>
 800cc1a:	b910      	cbnz	r0, 800cc22 <_strtod_l+0x372>
 800cc1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc1e:	3301      	adds	r3, #1
 800cc20:	9319      	str	r3, [sp, #100]	@ 0x64
 800cc22:	f04f 0a00 	mov.w	sl, #0
 800cc26:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800ce34 <_strtod_l+0x584>
 800cc2a:	e67a      	b.n	800c922 <_strtod_l+0x72>
 800cc2c:	4882      	ldr	r0, [pc, #520]	@ (800ce38 <_strtod_l+0x588>)
 800cc2e:	f002 f99d 	bl	800ef6c <nan>
 800cc32:	4682      	mov	sl, r0
 800cc34:	468b      	mov	fp, r1
 800cc36:	e674      	b.n	800c922 <_strtod_l+0x72>
 800cc38:	eba8 0309 	sub.w	r3, r8, r9
 800cc3c:	2f00      	cmp	r7, #0
 800cc3e:	bf08      	it	eq
 800cc40:	462f      	moveq	r7, r5
 800cc42:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cc44:	2d10      	cmp	r5, #16
 800cc46:	462c      	mov	r4, r5
 800cc48:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc4a:	bfa8      	it	ge
 800cc4c:	2410      	movge	r4, #16
 800cc4e:	f7f3 fc43 	bl	80004d8 <__aeabi_ui2d>
 800cc52:	2d09      	cmp	r5, #9
 800cc54:	4682      	mov	sl, r0
 800cc56:	468b      	mov	fp, r1
 800cc58:	dc11      	bgt.n	800cc7e <_strtod_l+0x3ce>
 800cc5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	f43f ae60 	beq.w	800c922 <_strtod_l+0x72>
 800cc62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc64:	dd76      	ble.n	800cd54 <_strtod_l+0x4a4>
 800cc66:	2b16      	cmp	r3, #22
 800cc68:	dc5d      	bgt.n	800cd26 <_strtod_l+0x476>
 800cc6a:	4974      	ldr	r1, [pc, #464]	@ (800ce3c <_strtod_l+0x58c>)
 800cc6c:	4652      	mov	r2, sl
 800cc6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cc72:	465b      	mov	r3, fp
 800cc74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc78:	f7f3 fca8 	bl	80005cc <__aeabi_dmul>
 800cc7c:	e7d9      	b.n	800cc32 <_strtod_l+0x382>
 800cc7e:	4b6f      	ldr	r3, [pc, #444]	@ (800ce3c <_strtod_l+0x58c>)
 800cc80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cc88:	f7f3 fca0 	bl	80005cc <__aeabi_dmul>
 800cc8c:	4682      	mov	sl, r0
 800cc8e:	9808      	ldr	r0, [sp, #32]
 800cc90:	468b      	mov	fp, r1
 800cc92:	f7f3 fc21 	bl	80004d8 <__aeabi_ui2d>
 800cc96:	4602      	mov	r2, r0
 800cc98:	460b      	mov	r3, r1
 800cc9a:	4650      	mov	r0, sl
 800cc9c:	4659      	mov	r1, fp
 800cc9e:	f7f3 fadf 	bl	8000260 <__adddf3>
 800cca2:	2d0f      	cmp	r5, #15
 800cca4:	4682      	mov	sl, r0
 800cca6:	468b      	mov	fp, r1
 800cca8:	ddd7      	ble.n	800cc5a <_strtod_l+0x3aa>
 800ccaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccac:	1b2c      	subs	r4, r5, r4
 800ccae:	441c      	add	r4, r3
 800ccb0:	2c00      	cmp	r4, #0
 800ccb2:	f340 8096 	ble.w	800cde2 <_strtod_l+0x532>
 800ccb6:	f014 030f 	ands.w	r3, r4, #15
 800ccba:	d00a      	beq.n	800ccd2 <_strtod_l+0x422>
 800ccbc:	495f      	ldr	r1, [pc, #380]	@ (800ce3c <_strtod_l+0x58c>)
 800ccbe:	4652      	mov	r2, sl
 800ccc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ccc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccc8:	465b      	mov	r3, fp
 800ccca:	f7f3 fc7f 	bl	80005cc <__aeabi_dmul>
 800ccce:	4682      	mov	sl, r0
 800ccd0:	468b      	mov	fp, r1
 800ccd2:	f034 040f 	bics.w	r4, r4, #15
 800ccd6:	d073      	beq.n	800cdc0 <_strtod_l+0x510>
 800ccd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ccdc:	dd48      	ble.n	800cd70 <_strtod_l+0x4c0>
 800ccde:	2400      	movs	r4, #0
 800cce0:	46a0      	mov	r8, r4
 800cce2:	46a1      	mov	r9, r4
 800cce4:	940a      	str	r4, [sp, #40]	@ 0x28
 800cce6:	2322      	movs	r3, #34	@ 0x22
 800cce8:	f04f 0a00 	mov.w	sl, #0
 800ccec:	9a05      	ldr	r2, [sp, #20]
 800ccee:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800ce34 <_strtod_l+0x584>
 800ccf2:	6013      	str	r3, [r2, #0]
 800ccf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	f43f ae13 	beq.w	800c922 <_strtod_l+0x72>
 800ccfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccfe:	9805      	ldr	r0, [sp, #20]
 800cd00:	f003 fbce 	bl	80104a0 <_Bfree>
 800cd04:	4649      	mov	r1, r9
 800cd06:	9805      	ldr	r0, [sp, #20]
 800cd08:	f003 fbca 	bl	80104a0 <_Bfree>
 800cd0c:	4641      	mov	r1, r8
 800cd0e:	9805      	ldr	r0, [sp, #20]
 800cd10:	f003 fbc6 	bl	80104a0 <_Bfree>
 800cd14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cd16:	9805      	ldr	r0, [sp, #20]
 800cd18:	f003 fbc2 	bl	80104a0 <_Bfree>
 800cd1c:	4621      	mov	r1, r4
 800cd1e:	9805      	ldr	r0, [sp, #20]
 800cd20:	f003 fbbe 	bl	80104a0 <_Bfree>
 800cd24:	e5fd      	b.n	800c922 <_strtod_l+0x72>
 800cd26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	dbbc      	blt.n	800ccaa <_strtod_l+0x3fa>
 800cd30:	4c42      	ldr	r4, [pc, #264]	@ (800ce3c <_strtod_l+0x58c>)
 800cd32:	f1c5 050f 	rsb	r5, r5, #15
 800cd36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cd3a:	4652      	mov	r2, sl
 800cd3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd40:	465b      	mov	r3, fp
 800cd42:	f7f3 fc43 	bl	80005cc <__aeabi_dmul>
 800cd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd48:	1b5d      	subs	r5, r3, r5
 800cd4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cd4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cd52:	e791      	b.n	800cc78 <_strtod_l+0x3c8>
 800cd54:	3316      	adds	r3, #22
 800cd56:	dba8      	blt.n	800ccaa <_strtod_l+0x3fa>
 800cd58:	4b38      	ldr	r3, [pc, #224]	@ (800ce3c <_strtod_l+0x58c>)
 800cd5a:	eba9 0808 	sub.w	r8, r9, r8
 800cd5e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cd62:	4650      	mov	r0, sl
 800cd64:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cd68:	4659      	mov	r1, fp
 800cd6a:	f7f3 fd59 	bl	8000820 <__aeabi_ddiv>
 800cd6e:	e760      	b.n	800cc32 <_strtod_l+0x382>
 800cd70:	4b33      	ldr	r3, [pc, #204]	@ (800ce40 <_strtod_l+0x590>)
 800cd72:	4650      	mov	r0, sl
 800cd74:	9308      	str	r3, [sp, #32]
 800cd76:	2300      	movs	r3, #0
 800cd78:	4659      	mov	r1, fp
 800cd7a:	461e      	mov	r6, r3
 800cd7c:	1124      	asrs	r4, r4, #4
 800cd7e:	2c01      	cmp	r4, #1
 800cd80:	dc21      	bgt.n	800cdc6 <_strtod_l+0x516>
 800cd82:	b10b      	cbz	r3, 800cd88 <_strtod_l+0x4d8>
 800cd84:	4682      	mov	sl, r0
 800cd86:	468b      	mov	fp, r1
 800cd88:	492d      	ldr	r1, [pc, #180]	@ (800ce40 <_strtod_l+0x590>)
 800cd8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cd8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cd92:	4652      	mov	r2, sl
 800cd94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd98:	465b      	mov	r3, fp
 800cd9a:	f7f3 fc17 	bl	80005cc <__aeabi_dmul>
 800cd9e:	4b25      	ldr	r3, [pc, #148]	@ (800ce34 <_strtod_l+0x584>)
 800cda0:	460a      	mov	r2, r1
 800cda2:	400b      	ands	r3, r1
 800cda4:	4927      	ldr	r1, [pc, #156]	@ (800ce44 <_strtod_l+0x594>)
 800cda6:	4682      	mov	sl, r0
 800cda8:	428b      	cmp	r3, r1
 800cdaa:	d898      	bhi.n	800ccde <_strtod_l+0x42e>
 800cdac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cdb0:	428b      	cmp	r3, r1
 800cdb2:	bf86      	itte	hi
 800cdb4:	f04f 3aff 	movhi.w	sl, #4294967295
 800cdb8:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800ce48 <_strtod_l+0x598>
 800cdbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	9308      	str	r3, [sp, #32]
 800cdc4:	e07a      	b.n	800cebc <_strtod_l+0x60c>
 800cdc6:	07e2      	lsls	r2, r4, #31
 800cdc8:	d505      	bpl.n	800cdd6 <_strtod_l+0x526>
 800cdca:	9b08      	ldr	r3, [sp, #32]
 800cdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd0:	f7f3 fbfc 	bl	80005cc <__aeabi_dmul>
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	9a08      	ldr	r2, [sp, #32]
 800cdd8:	3601      	adds	r6, #1
 800cdda:	3208      	adds	r2, #8
 800cddc:	1064      	asrs	r4, r4, #1
 800cdde:	9208      	str	r2, [sp, #32]
 800cde0:	e7cd      	b.n	800cd7e <_strtod_l+0x4ce>
 800cde2:	d0ed      	beq.n	800cdc0 <_strtod_l+0x510>
 800cde4:	4264      	negs	r4, r4
 800cde6:	f014 020f 	ands.w	r2, r4, #15
 800cdea:	d00a      	beq.n	800ce02 <_strtod_l+0x552>
 800cdec:	4b13      	ldr	r3, [pc, #76]	@ (800ce3c <_strtod_l+0x58c>)
 800cdee:	4650      	mov	r0, sl
 800cdf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdf4:	4659      	mov	r1, fp
 800cdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfa:	f7f3 fd11 	bl	8000820 <__aeabi_ddiv>
 800cdfe:	4682      	mov	sl, r0
 800ce00:	468b      	mov	fp, r1
 800ce02:	1124      	asrs	r4, r4, #4
 800ce04:	d0dc      	beq.n	800cdc0 <_strtod_l+0x510>
 800ce06:	2c1f      	cmp	r4, #31
 800ce08:	dd20      	ble.n	800ce4c <_strtod_l+0x59c>
 800ce0a:	2400      	movs	r4, #0
 800ce0c:	46a0      	mov	r8, r4
 800ce0e:	46a1      	mov	r9, r4
 800ce10:	940a      	str	r4, [sp, #40]	@ 0x28
 800ce12:	2322      	movs	r3, #34	@ 0x22
 800ce14:	9a05      	ldr	r2, [sp, #20]
 800ce16:	f04f 0a00 	mov.w	sl, #0
 800ce1a:	f04f 0b00 	mov.w	fp, #0
 800ce1e:	6013      	str	r3, [r2, #0]
 800ce20:	e768      	b.n	800ccf4 <_strtod_l+0x444>
 800ce22:	bf00      	nop
 800ce24:	0801243e 	.word	0x0801243e
 800ce28:	080122dc 	.word	0x080122dc
 800ce2c:	08012436 	.word	0x08012436
 800ce30:	080125c9 	.word	0x080125c9
 800ce34:	7ff00000 	.word	0x7ff00000
 800ce38:	080125c5 	.word	0x080125c5
 800ce3c:	08012730 	.word	0x08012730
 800ce40:	08012708 	.word	0x08012708
 800ce44:	7ca00000 	.word	0x7ca00000
 800ce48:	7fefffff 	.word	0x7fefffff
 800ce4c:	f014 0310 	ands.w	r3, r4, #16
 800ce50:	bf18      	it	ne
 800ce52:	236a      	movne	r3, #106	@ 0x6a
 800ce54:	4650      	mov	r0, sl
 800ce56:	9308      	str	r3, [sp, #32]
 800ce58:	4659      	mov	r1, fp
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	4ea9      	ldr	r6, [pc, #676]	@ (800d104 <_strtod_l+0x854>)
 800ce5e:	07e2      	lsls	r2, r4, #31
 800ce60:	d504      	bpl.n	800ce6c <_strtod_l+0x5bc>
 800ce62:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ce66:	f7f3 fbb1 	bl	80005cc <__aeabi_dmul>
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	1064      	asrs	r4, r4, #1
 800ce6e:	f106 0608 	add.w	r6, r6, #8
 800ce72:	d1f4      	bne.n	800ce5e <_strtod_l+0x5ae>
 800ce74:	b10b      	cbz	r3, 800ce7a <_strtod_l+0x5ca>
 800ce76:	4682      	mov	sl, r0
 800ce78:	468b      	mov	fp, r1
 800ce7a:	9b08      	ldr	r3, [sp, #32]
 800ce7c:	b1b3      	cbz	r3, 800ceac <_strtod_l+0x5fc>
 800ce7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ce82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	4659      	mov	r1, fp
 800ce8a:	dd0f      	ble.n	800ceac <_strtod_l+0x5fc>
 800ce8c:	2b1f      	cmp	r3, #31
 800ce8e:	dd57      	ble.n	800cf40 <_strtod_l+0x690>
 800ce90:	2b34      	cmp	r3, #52	@ 0x34
 800ce92:	bfd8      	it	le
 800ce94:	f04f 33ff 	movle.w	r3, #4294967295
 800ce98:	f04f 0a00 	mov.w	sl, #0
 800ce9c:	bfcf      	iteee	gt
 800ce9e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cea2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cea6:	4093      	lslle	r3, r2
 800cea8:	ea03 0b01 	andle.w	fp, r3, r1
 800ceac:	2200      	movs	r2, #0
 800ceae:	2300      	movs	r3, #0
 800ceb0:	4650      	mov	r0, sl
 800ceb2:	4659      	mov	r1, fp
 800ceb4:	f7f3 fdf2 	bl	8000a9c <__aeabi_dcmpeq>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d1a6      	bne.n	800ce0a <_strtod_l+0x55a>
 800cebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cebe:	463a      	mov	r2, r7
 800cec0:	9300      	str	r3, [sp, #0]
 800cec2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cec4:	462b      	mov	r3, r5
 800cec6:	9805      	ldr	r0, [sp, #20]
 800cec8:	f003 fb52 	bl	8010570 <__s2b>
 800cecc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cece:	2800      	cmp	r0, #0
 800ced0:	f43f af05 	beq.w	800ccde <_strtod_l+0x42e>
 800ced4:	2400      	movs	r4, #0
 800ced6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ced8:	eba9 0308 	sub.w	r3, r9, r8
 800cedc:	2a00      	cmp	r2, #0
 800cede:	bfa8      	it	ge
 800cee0:	2300      	movge	r3, #0
 800cee2:	46a0      	mov	r8, r4
 800cee4:	9312      	str	r3, [sp, #72]	@ 0x48
 800cee6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ceea:	9316      	str	r3, [sp, #88]	@ 0x58
 800ceec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceee:	9805      	ldr	r0, [sp, #20]
 800cef0:	6859      	ldr	r1, [r3, #4]
 800cef2:	f003 fa95 	bl	8010420 <_Balloc>
 800cef6:	4681      	mov	r9, r0
 800cef8:	2800      	cmp	r0, #0
 800cefa:	f43f aef4 	beq.w	800cce6 <_strtod_l+0x436>
 800cefe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf00:	300c      	adds	r0, #12
 800cf02:	691a      	ldr	r2, [r3, #16]
 800cf04:	f103 010c 	add.w	r1, r3, #12
 800cf08:	3202      	adds	r2, #2
 800cf0a:	0092      	lsls	r2, r2, #2
 800cf0c:	f002 f81f 	bl	800ef4e <memcpy>
 800cf10:	ab1c      	add	r3, sp, #112	@ 0x70
 800cf12:	9301      	str	r3, [sp, #4]
 800cf14:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cf16:	9300      	str	r3, [sp, #0]
 800cf18:	4652      	mov	r2, sl
 800cf1a:	465b      	mov	r3, fp
 800cf1c:	9805      	ldr	r0, [sp, #20]
 800cf1e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cf22:	f003 fe57 	bl	8010bd4 <__d2b>
 800cf26:	901a      	str	r0, [sp, #104]	@ 0x68
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	f43f aedc 	beq.w	800cce6 <_strtod_l+0x436>
 800cf2e:	2101      	movs	r1, #1
 800cf30:	9805      	ldr	r0, [sp, #20]
 800cf32:	f003 fbb3 	bl	801069c <__i2b>
 800cf36:	4680      	mov	r8, r0
 800cf38:	b948      	cbnz	r0, 800cf4e <_strtod_l+0x69e>
 800cf3a:	f04f 0800 	mov.w	r8, #0
 800cf3e:	e6d2      	b.n	800cce6 <_strtod_l+0x436>
 800cf40:	f04f 32ff 	mov.w	r2, #4294967295
 800cf44:	fa02 f303 	lsl.w	r3, r2, r3
 800cf48:	ea03 0a0a 	and.w	sl, r3, sl
 800cf4c:	e7ae      	b.n	800ceac <_strtod_l+0x5fc>
 800cf4e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cf50:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cf52:	2d00      	cmp	r5, #0
 800cf54:	bfab      	itete	ge
 800cf56:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cf58:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cf5a:	18ef      	addge	r7, r5, r3
 800cf5c:	1b5e      	sublt	r6, r3, r5
 800cf5e:	9b08      	ldr	r3, [sp, #32]
 800cf60:	bfa8      	it	ge
 800cf62:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cf64:	eba5 0503 	sub.w	r5, r5, r3
 800cf68:	4415      	add	r5, r2
 800cf6a:	4b67      	ldr	r3, [pc, #412]	@ (800d108 <_strtod_l+0x858>)
 800cf6c:	f105 35ff 	add.w	r5, r5, #4294967295
 800cf70:	bfb8      	it	lt
 800cf72:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cf74:	429d      	cmp	r5, r3
 800cf76:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cf7a:	da50      	bge.n	800d01e <_strtod_l+0x76e>
 800cf7c:	1b5b      	subs	r3, r3, r5
 800cf7e:	2b1f      	cmp	r3, #31
 800cf80:	f04f 0101 	mov.w	r1, #1
 800cf84:	eba2 0203 	sub.w	r2, r2, r3
 800cf88:	dc3d      	bgt.n	800d006 <_strtod_l+0x756>
 800cf8a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cf90:	2300      	movs	r3, #0
 800cf92:	9310      	str	r3, [sp, #64]	@ 0x40
 800cf94:	18bd      	adds	r5, r7, r2
 800cf96:	9b08      	ldr	r3, [sp, #32]
 800cf98:	42af      	cmp	r7, r5
 800cf9a:	4416      	add	r6, r2
 800cf9c:	441e      	add	r6, r3
 800cf9e:	463b      	mov	r3, r7
 800cfa0:	bfa8      	it	ge
 800cfa2:	462b      	movge	r3, r5
 800cfa4:	42b3      	cmp	r3, r6
 800cfa6:	bfa8      	it	ge
 800cfa8:	4633      	movge	r3, r6
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	bfc2      	ittt	gt
 800cfae:	1aed      	subgt	r5, r5, r3
 800cfb0:	1af6      	subgt	r6, r6, r3
 800cfb2:	1aff      	subgt	r7, r7, r3
 800cfb4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	dd16      	ble.n	800cfe8 <_strtod_l+0x738>
 800cfba:	4641      	mov	r1, r8
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	9805      	ldr	r0, [sp, #20]
 800cfc0:	f003 fc2a 	bl	8010818 <__pow5mult>
 800cfc4:	4680      	mov	r8, r0
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	d0b7      	beq.n	800cf3a <_strtod_l+0x68a>
 800cfca:	4601      	mov	r1, r0
 800cfcc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cfce:	9805      	ldr	r0, [sp, #20]
 800cfd0:	f003 fb7a 	bl	80106c8 <__multiply>
 800cfd4:	900e      	str	r0, [sp, #56]	@ 0x38
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	f43f ae85 	beq.w	800cce6 <_strtod_l+0x436>
 800cfdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cfde:	9805      	ldr	r0, [sp, #20]
 800cfe0:	f003 fa5e 	bl	80104a0 <_Bfree>
 800cfe4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfe6:	931a      	str	r3, [sp, #104]	@ 0x68
 800cfe8:	2d00      	cmp	r5, #0
 800cfea:	dc1d      	bgt.n	800d028 <_strtod_l+0x778>
 800cfec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	dd23      	ble.n	800d03a <_strtod_l+0x78a>
 800cff2:	4649      	mov	r1, r9
 800cff4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cff6:	9805      	ldr	r0, [sp, #20]
 800cff8:	f003 fc0e 	bl	8010818 <__pow5mult>
 800cffc:	4681      	mov	r9, r0
 800cffe:	b9e0      	cbnz	r0, 800d03a <_strtod_l+0x78a>
 800d000:	f04f 0900 	mov.w	r9, #0
 800d004:	e66f      	b.n	800cce6 <_strtod_l+0x436>
 800d006:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d00a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d00e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d012:	35e2      	adds	r5, #226	@ 0xe2
 800d014:	fa01 f305 	lsl.w	r3, r1, r5
 800d018:	9310      	str	r3, [sp, #64]	@ 0x40
 800d01a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d01c:	e7ba      	b.n	800cf94 <_strtod_l+0x6e4>
 800d01e:	2300      	movs	r3, #0
 800d020:	9310      	str	r3, [sp, #64]	@ 0x40
 800d022:	2301      	movs	r3, #1
 800d024:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d026:	e7b5      	b.n	800cf94 <_strtod_l+0x6e4>
 800d028:	462a      	mov	r2, r5
 800d02a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d02c:	9805      	ldr	r0, [sp, #20]
 800d02e:	f003 fc4d 	bl	80108cc <__lshift>
 800d032:	901a      	str	r0, [sp, #104]	@ 0x68
 800d034:	2800      	cmp	r0, #0
 800d036:	d1d9      	bne.n	800cfec <_strtod_l+0x73c>
 800d038:	e655      	b.n	800cce6 <_strtod_l+0x436>
 800d03a:	2e00      	cmp	r6, #0
 800d03c:	dd07      	ble.n	800d04e <_strtod_l+0x79e>
 800d03e:	4649      	mov	r1, r9
 800d040:	4632      	mov	r2, r6
 800d042:	9805      	ldr	r0, [sp, #20]
 800d044:	f003 fc42 	bl	80108cc <__lshift>
 800d048:	4681      	mov	r9, r0
 800d04a:	2800      	cmp	r0, #0
 800d04c:	d0d8      	beq.n	800d000 <_strtod_l+0x750>
 800d04e:	2f00      	cmp	r7, #0
 800d050:	dd08      	ble.n	800d064 <_strtod_l+0x7b4>
 800d052:	4641      	mov	r1, r8
 800d054:	463a      	mov	r2, r7
 800d056:	9805      	ldr	r0, [sp, #20]
 800d058:	f003 fc38 	bl	80108cc <__lshift>
 800d05c:	4680      	mov	r8, r0
 800d05e:	2800      	cmp	r0, #0
 800d060:	f43f ae41 	beq.w	800cce6 <_strtod_l+0x436>
 800d064:	464a      	mov	r2, r9
 800d066:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d068:	9805      	ldr	r0, [sp, #20]
 800d06a:	f003 fcb7 	bl	80109dc <__mdiff>
 800d06e:	4604      	mov	r4, r0
 800d070:	2800      	cmp	r0, #0
 800d072:	f43f ae38 	beq.w	800cce6 <_strtod_l+0x436>
 800d076:	68c3      	ldr	r3, [r0, #12]
 800d078:	4641      	mov	r1, r8
 800d07a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d07c:	2300      	movs	r3, #0
 800d07e:	60c3      	str	r3, [r0, #12]
 800d080:	f003 fc90 	bl	80109a4 <__mcmp>
 800d084:	2800      	cmp	r0, #0
 800d086:	da45      	bge.n	800d114 <_strtod_l+0x864>
 800d088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d08a:	ea53 030a 	orrs.w	r3, r3, sl
 800d08e:	d16b      	bne.n	800d168 <_strtod_l+0x8b8>
 800d090:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d094:	2b00      	cmp	r3, #0
 800d096:	d167      	bne.n	800d168 <_strtod_l+0x8b8>
 800d098:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d09c:	0d1b      	lsrs	r3, r3, #20
 800d09e:	051b      	lsls	r3, r3, #20
 800d0a0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d0a4:	d960      	bls.n	800d168 <_strtod_l+0x8b8>
 800d0a6:	6963      	ldr	r3, [r4, #20]
 800d0a8:	b913      	cbnz	r3, 800d0b0 <_strtod_l+0x800>
 800d0aa:	6923      	ldr	r3, [r4, #16]
 800d0ac:	2b01      	cmp	r3, #1
 800d0ae:	dd5b      	ble.n	800d168 <_strtod_l+0x8b8>
 800d0b0:	4621      	mov	r1, r4
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	9805      	ldr	r0, [sp, #20]
 800d0b6:	f003 fc09 	bl	80108cc <__lshift>
 800d0ba:	4641      	mov	r1, r8
 800d0bc:	4604      	mov	r4, r0
 800d0be:	f003 fc71 	bl	80109a4 <__mcmp>
 800d0c2:	2800      	cmp	r0, #0
 800d0c4:	dd50      	ble.n	800d168 <_strtod_l+0x8b8>
 800d0c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d0ca:	9a08      	ldr	r2, [sp, #32]
 800d0cc:	0d1b      	lsrs	r3, r3, #20
 800d0ce:	051b      	lsls	r3, r3, #20
 800d0d0:	2a00      	cmp	r2, #0
 800d0d2:	d06a      	beq.n	800d1aa <_strtod_l+0x8fa>
 800d0d4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d0d8:	d867      	bhi.n	800d1aa <_strtod_l+0x8fa>
 800d0da:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d0de:	f67f ae98 	bls.w	800ce12 <_strtod_l+0x562>
 800d0e2:	4650      	mov	r0, sl
 800d0e4:	4659      	mov	r1, fp
 800d0e6:	4b09      	ldr	r3, [pc, #36]	@ (800d10c <_strtod_l+0x85c>)
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f7f3 fa6f 	bl	80005cc <__aeabi_dmul>
 800d0ee:	4b08      	ldr	r3, [pc, #32]	@ (800d110 <_strtod_l+0x860>)
 800d0f0:	4682      	mov	sl, r0
 800d0f2:	400b      	ands	r3, r1
 800d0f4:	468b      	mov	fp, r1
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	f47f ae00 	bne.w	800ccfc <_strtod_l+0x44c>
 800d0fc:	2322      	movs	r3, #34	@ 0x22
 800d0fe:	9a05      	ldr	r2, [sp, #20]
 800d100:	6013      	str	r3, [r2, #0]
 800d102:	e5fb      	b.n	800ccfc <_strtod_l+0x44c>
 800d104:	08012308 	.word	0x08012308
 800d108:	fffffc02 	.word	0xfffffc02
 800d10c:	39500000 	.word	0x39500000
 800d110:	7ff00000 	.word	0x7ff00000
 800d114:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d118:	d165      	bne.n	800d1e6 <_strtod_l+0x936>
 800d11a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d11c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d120:	b35a      	cbz	r2, 800d17a <_strtod_l+0x8ca>
 800d122:	4a99      	ldr	r2, [pc, #612]	@ (800d388 <_strtod_l+0xad8>)
 800d124:	4293      	cmp	r3, r2
 800d126:	d12b      	bne.n	800d180 <_strtod_l+0x8d0>
 800d128:	9b08      	ldr	r3, [sp, #32]
 800d12a:	4651      	mov	r1, sl
 800d12c:	b303      	cbz	r3, 800d170 <_strtod_l+0x8c0>
 800d12e:	465a      	mov	r2, fp
 800d130:	4b96      	ldr	r3, [pc, #600]	@ (800d38c <_strtod_l+0xadc>)
 800d132:	4013      	ands	r3, r2
 800d134:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d138:	f04f 32ff 	mov.w	r2, #4294967295
 800d13c:	d81b      	bhi.n	800d176 <_strtod_l+0x8c6>
 800d13e:	0d1b      	lsrs	r3, r3, #20
 800d140:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d144:	fa02 f303 	lsl.w	r3, r2, r3
 800d148:	4299      	cmp	r1, r3
 800d14a:	d119      	bne.n	800d180 <_strtod_l+0x8d0>
 800d14c:	4b90      	ldr	r3, [pc, #576]	@ (800d390 <_strtod_l+0xae0>)
 800d14e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d150:	429a      	cmp	r2, r3
 800d152:	d102      	bne.n	800d15a <_strtod_l+0x8aa>
 800d154:	3101      	adds	r1, #1
 800d156:	f43f adc6 	beq.w	800cce6 <_strtod_l+0x436>
 800d15a:	f04f 0a00 	mov.w	sl, #0
 800d15e:	4b8b      	ldr	r3, [pc, #556]	@ (800d38c <_strtod_l+0xadc>)
 800d160:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d162:	401a      	ands	r2, r3
 800d164:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d168:	9b08      	ldr	r3, [sp, #32]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d1b9      	bne.n	800d0e2 <_strtod_l+0x832>
 800d16e:	e5c5      	b.n	800ccfc <_strtod_l+0x44c>
 800d170:	f04f 33ff 	mov.w	r3, #4294967295
 800d174:	e7e8      	b.n	800d148 <_strtod_l+0x898>
 800d176:	4613      	mov	r3, r2
 800d178:	e7e6      	b.n	800d148 <_strtod_l+0x898>
 800d17a:	ea53 030a 	orrs.w	r3, r3, sl
 800d17e:	d0a2      	beq.n	800d0c6 <_strtod_l+0x816>
 800d180:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d182:	b1db      	cbz	r3, 800d1bc <_strtod_l+0x90c>
 800d184:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d186:	4213      	tst	r3, r2
 800d188:	d0ee      	beq.n	800d168 <_strtod_l+0x8b8>
 800d18a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d18c:	4650      	mov	r0, sl
 800d18e:	4659      	mov	r1, fp
 800d190:	9a08      	ldr	r2, [sp, #32]
 800d192:	b1bb      	cbz	r3, 800d1c4 <_strtod_l+0x914>
 800d194:	f7ff fb68 	bl	800c868 <sulp>
 800d198:	4602      	mov	r2, r0
 800d19a:	460b      	mov	r3, r1
 800d19c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1a0:	f7f3 f85e 	bl	8000260 <__adddf3>
 800d1a4:	4682      	mov	sl, r0
 800d1a6:	468b      	mov	fp, r1
 800d1a8:	e7de      	b.n	800d168 <_strtod_l+0x8b8>
 800d1aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d1ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d1b2:	f04f 3aff 	mov.w	sl, #4294967295
 800d1b6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d1ba:	e7d5      	b.n	800d168 <_strtod_l+0x8b8>
 800d1bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1be:	ea13 0f0a 	tst.w	r3, sl
 800d1c2:	e7e1      	b.n	800d188 <_strtod_l+0x8d8>
 800d1c4:	f7ff fb50 	bl	800c868 <sulp>
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	460b      	mov	r3, r1
 800d1cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1d0:	f7f3 f844 	bl	800025c <__aeabi_dsub>
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	4682      	mov	sl, r0
 800d1da:	468b      	mov	fp, r1
 800d1dc:	f7f3 fc5e 	bl	8000a9c <__aeabi_dcmpeq>
 800d1e0:	2800      	cmp	r0, #0
 800d1e2:	d0c1      	beq.n	800d168 <_strtod_l+0x8b8>
 800d1e4:	e615      	b.n	800ce12 <_strtod_l+0x562>
 800d1e6:	4641      	mov	r1, r8
 800d1e8:	4620      	mov	r0, r4
 800d1ea:	f003 fd4b 	bl	8010c84 <__ratio>
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d1f4:	4606      	mov	r6, r0
 800d1f6:	460f      	mov	r7, r1
 800d1f8:	f7f3 fc64 	bl	8000ac4 <__aeabi_dcmple>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d06d      	beq.n	800d2dc <_strtod_l+0xa2c>
 800d200:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d202:	2b00      	cmp	r3, #0
 800d204:	d178      	bne.n	800d2f8 <_strtod_l+0xa48>
 800d206:	f1ba 0f00 	cmp.w	sl, #0
 800d20a:	d156      	bne.n	800d2ba <_strtod_l+0xa0a>
 800d20c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d20e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d212:	2b00      	cmp	r3, #0
 800d214:	d158      	bne.n	800d2c8 <_strtod_l+0xa18>
 800d216:	2200      	movs	r2, #0
 800d218:	4630      	mov	r0, r6
 800d21a:	4639      	mov	r1, r7
 800d21c:	4b5d      	ldr	r3, [pc, #372]	@ (800d394 <_strtod_l+0xae4>)
 800d21e:	f7f3 fc47 	bl	8000ab0 <__aeabi_dcmplt>
 800d222:	2800      	cmp	r0, #0
 800d224:	d157      	bne.n	800d2d6 <_strtod_l+0xa26>
 800d226:	4630      	mov	r0, r6
 800d228:	4639      	mov	r1, r7
 800d22a:	2200      	movs	r2, #0
 800d22c:	4b5a      	ldr	r3, [pc, #360]	@ (800d398 <_strtod_l+0xae8>)
 800d22e:	f7f3 f9cd 	bl	80005cc <__aeabi_dmul>
 800d232:	4606      	mov	r6, r0
 800d234:	460f      	mov	r7, r1
 800d236:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d23a:	9606      	str	r6, [sp, #24]
 800d23c:	9307      	str	r3, [sp, #28]
 800d23e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d242:	4d52      	ldr	r5, [pc, #328]	@ (800d38c <_strtod_l+0xadc>)
 800d244:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d248:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d24a:	401d      	ands	r5, r3
 800d24c:	4b53      	ldr	r3, [pc, #332]	@ (800d39c <_strtod_l+0xaec>)
 800d24e:	429d      	cmp	r5, r3
 800d250:	f040 80aa 	bne.w	800d3a8 <_strtod_l+0xaf8>
 800d254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d256:	4650      	mov	r0, sl
 800d258:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d25c:	4659      	mov	r1, fp
 800d25e:	f003 fc51 	bl	8010b04 <__ulp>
 800d262:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d266:	f7f3 f9b1 	bl	80005cc <__aeabi_dmul>
 800d26a:	4652      	mov	r2, sl
 800d26c:	465b      	mov	r3, fp
 800d26e:	f7f2 fff7 	bl	8000260 <__adddf3>
 800d272:	460b      	mov	r3, r1
 800d274:	4945      	ldr	r1, [pc, #276]	@ (800d38c <_strtod_l+0xadc>)
 800d276:	4a4a      	ldr	r2, [pc, #296]	@ (800d3a0 <_strtod_l+0xaf0>)
 800d278:	4019      	ands	r1, r3
 800d27a:	4291      	cmp	r1, r2
 800d27c:	4682      	mov	sl, r0
 800d27e:	d942      	bls.n	800d306 <_strtod_l+0xa56>
 800d280:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d282:	4b43      	ldr	r3, [pc, #268]	@ (800d390 <_strtod_l+0xae0>)
 800d284:	429a      	cmp	r2, r3
 800d286:	d103      	bne.n	800d290 <_strtod_l+0x9e0>
 800d288:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d28a:	3301      	adds	r3, #1
 800d28c:	f43f ad2b 	beq.w	800cce6 <_strtod_l+0x436>
 800d290:	f04f 3aff 	mov.w	sl, #4294967295
 800d294:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800d390 <_strtod_l+0xae0>
 800d298:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d29a:	9805      	ldr	r0, [sp, #20]
 800d29c:	f003 f900 	bl	80104a0 <_Bfree>
 800d2a0:	4649      	mov	r1, r9
 800d2a2:	9805      	ldr	r0, [sp, #20]
 800d2a4:	f003 f8fc 	bl	80104a0 <_Bfree>
 800d2a8:	4641      	mov	r1, r8
 800d2aa:	9805      	ldr	r0, [sp, #20]
 800d2ac:	f003 f8f8 	bl	80104a0 <_Bfree>
 800d2b0:	4621      	mov	r1, r4
 800d2b2:	9805      	ldr	r0, [sp, #20]
 800d2b4:	f003 f8f4 	bl	80104a0 <_Bfree>
 800d2b8:	e618      	b.n	800ceec <_strtod_l+0x63c>
 800d2ba:	f1ba 0f01 	cmp.w	sl, #1
 800d2be:	d103      	bne.n	800d2c8 <_strtod_l+0xa18>
 800d2c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	f43f ada5 	beq.w	800ce12 <_strtod_l+0x562>
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	4b36      	ldr	r3, [pc, #216]	@ (800d3a4 <_strtod_l+0xaf4>)
 800d2cc:	2600      	movs	r6, #0
 800d2ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d2d2:	4f30      	ldr	r7, [pc, #192]	@ (800d394 <_strtod_l+0xae4>)
 800d2d4:	e7b3      	b.n	800d23e <_strtod_l+0x98e>
 800d2d6:	2600      	movs	r6, #0
 800d2d8:	4f2f      	ldr	r7, [pc, #188]	@ (800d398 <_strtod_l+0xae8>)
 800d2da:	e7ac      	b.n	800d236 <_strtod_l+0x986>
 800d2dc:	4630      	mov	r0, r6
 800d2de:	4639      	mov	r1, r7
 800d2e0:	4b2d      	ldr	r3, [pc, #180]	@ (800d398 <_strtod_l+0xae8>)
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f7f3 f972 	bl	80005cc <__aeabi_dmul>
 800d2e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2ea:	4606      	mov	r6, r0
 800d2ec:	460f      	mov	r7, r1
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d0a1      	beq.n	800d236 <_strtod_l+0x986>
 800d2f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d2f6:	e7a2      	b.n	800d23e <_strtod_l+0x98e>
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	4b26      	ldr	r3, [pc, #152]	@ (800d394 <_strtod_l+0xae4>)
 800d2fc:	4616      	mov	r6, r2
 800d2fe:	461f      	mov	r7, r3
 800d300:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d304:	e79b      	b.n	800d23e <_strtod_l+0x98e>
 800d306:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d30a:	9b08      	ldr	r3, [sp, #32]
 800d30c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d310:	2b00      	cmp	r3, #0
 800d312:	d1c1      	bne.n	800d298 <_strtod_l+0x9e8>
 800d314:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d318:	0d1b      	lsrs	r3, r3, #20
 800d31a:	051b      	lsls	r3, r3, #20
 800d31c:	429d      	cmp	r5, r3
 800d31e:	d1bb      	bne.n	800d298 <_strtod_l+0x9e8>
 800d320:	4630      	mov	r0, r6
 800d322:	4639      	mov	r1, r7
 800d324:	f7f3 ff84 	bl	8001230 <__aeabi_d2lz>
 800d328:	f7f3 f922 	bl	8000570 <__aeabi_l2d>
 800d32c:	4602      	mov	r2, r0
 800d32e:	460b      	mov	r3, r1
 800d330:	4630      	mov	r0, r6
 800d332:	4639      	mov	r1, r7
 800d334:	f7f2 ff92 	bl	800025c <__aeabi_dsub>
 800d338:	460b      	mov	r3, r1
 800d33a:	4602      	mov	r2, r0
 800d33c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d340:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d346:	ea46 060a 	orr.w	r6, r6, sl
 800d34a:	431e      	orrs	r6, r3
 800d34c:	d069      	beq.n	800d422 <_strtod_l+0xb72>
 800d34e:	a30a      	add	r3, pc, #40	@ (adr r3, 800d378 <_strtod_l+0xac8>)
 800d350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d354:	f7f3 fbac 	bl	8000ab0 <__aeabi_dcmplt>
 800d358:	2800      	cmp	r0, #0
 800d35a:	f47f accf 	bne.w	800ccfc <_strtod_l+0x44c>
 800d35e:	a308      	add	r3, pc, #32	@ (adr r3, 800d380 <_strtod_l+0xad0>)
 800d360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d364:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d368:	f7f3 fbc0 	bl	8000aec <__aeabi_dcmpgt>
 800d36c:	2800      	cmp	r0, #0
 800d36e:	d093      	beq.n	800d298 <_strtod_l+0x9e8>
 800d370:	e4c4      	b.n	800ccfc <_strtod_l+0x44c>
 800d372:	bf00      	nop
 800d374:	f3af 8000 	nop.w
 800d378:	94a03595 	.word	0x94a03595
 800d37c:	3fdfffff 	.word	0x3fdfffff
 800d380:	35afe535 	.word	0x35afe535
 800d384:	3fe00000 	.word	0x3fe00000
 800d388:	000fffff 	.word	0x000fffff
 800d38c:	7ff00000 	.word	0x7ff00000
 800d390:	7fefffff 	.word	0x7fefffff
 800d394:	3ff00000 	.word	0x3ff00000
 800d398:	3fe00000 	.word	0x3fe00000
 800d39c:	7fe00000 	.word	0x7fe00000
 800d3a0:	7c9fffff 	.word	0x7c9fffff
 800d3a4:	bff00000 	.word	0xbff00000
 800d3a8:	9b08      	ldr	r3, [sp, #32]
 800d3aa:	b323      	cbz	r3, 800d3f6 <_strtod_l+0xb46>
 800d3ac:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d3b0:	d821      	bhi.n	800d3f6 <_strtod_l+0xb46>
 800d3b2:	a327      	add	r3, pc, #156	@ (adr r3, 800d450 <_strtod_l+0xba0>)
 800d3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b8:	4630      	mov	r0, r6
 800d3ba:	4639      	mov	r1, r7
 800d3bc:	f7f3 fb82 	bl	8000ac4 <__aeabi_dcmple>
 800d3c0:	b1a0      	cbz	r0, 800d3ec <_strtod_l+0xb3c>
 800d3c2:	4639      	mov	r1, r7
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	f7f3 fbd9 	bl	8000b7c <__aeabi_d2uiz>
 800d3ca:	2801      	cmp	r0, #1
 800d3cc:	bf38      	it	cc
 800d3ce:	2001      	movcc	r0, #1
 800d3d0:	f7f3 f882 	bl	80004d8 <__aeabi_ui2d>
 800d3d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3d6:	4606      	mov	r6, r0
 800d3d8:	460f      	mov	r7, r1
 800d3da:	b9fb      	cbnz	r3, 800d41c <_strtod_l+0xb6c>
 800d3dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d3e0:	9014      	str	r0, [sp, #80]	@ 0x50
 800d3e2:	9315      	str	r3, [sp, #84]	@ 0x54
 800d3e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d3e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d3ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3ee:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d3f2:	1b5b      	subs	r3, r3, r5
 800d3f4:	9311      	str	r3, [sp, #68]	@ 0x44
 800d3f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3fa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d3fe:	f003 fb81 	bl	8010b04 <__ulp>
 800d402:	4602      	mov	r2, r0
 800d404:	460b      	mov	r3, r1
 800d406:	4650      	mov	r0, sl
 800d408:	4659      	mov	r1, fp
 800d40a:	f7f3 f8df 	bl	80005cc <__aeabi_dmul>
 800d40e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d412:	f7f2 ff25 	bl	8000260 <__adddf3>
 800d416:	4682      	mov	sl, r0
 800d418:	468b      	mov	fp, r1
 800d41a:	e776      	b.n	800d30a <_strtod_l+0xa5a>
 800d41c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d420:	e7e0      	b.n	800d3e4 <_strtod_l+0xb34>
 800d422:	a30d      	add	r3, pc, #52	@ (adr r3, 800d458 <_strtod_l+0xba8>)
 800d424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d428:	f7f3 fb42 	bl	8000ab0 <__aeabi_dcmplt>
 800d42c:	e79e      	b.n	800d36c <_strtod_l+0xabc>
 800d42e:	2300      	movs	r3, #0
 800d430:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d432:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d434:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d436:	6013      	str	r3, [r2, #0]
 800d438:	f7ff ba77 	b.w	800c92a <_strtod_l+0x7a>
 800d43c:	2a65      	cmp	r2, #101	@ 0x65
 800d43e:	f43f ab6e 	beq.w	800cb1e <_strtod_l+0x26e>
 800d442:	2a45      	cmp	r2, #69	@ 0x45
 800d444:	f43f ab6b 	beq.w	800cb1e <_strtod_l+0x26e>
 800d448:	2301      	movs	r3, #1
 800d44a:	f7ff bba6 	b.w	800cb9a <_strtod_l+0x2ea>
 800d44e:	bf00      	nop
 800d450:	ffc00000 	.word	0xffc00000
 800d454:	41dfffff 	.word	0x41dfffff
 800d458:	94a03595 	.word	0x94a03595
 800d45c:	3fcfffff 	.word	0x3fcfffff

0800d460 <strtof>:
 800d460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d464:	4d24      	ldr	r5, [pc, #144]	@ (800d4f8 <strtof+0x98>)
 800d466:	460a      	mov	r2, r1
 800d468:	4b24      	ldr	r3, [pc, #144]	@ (800d4fc <strtof+0x9c>)
 800d46a:	4601      	mov	r1, r0
 800d46c:	6828      	ldr	r0, [r5, #0]
 800d46e:	f7ff fa1f 	bl	800c8b0 <_strtod_l>
 800d472:	4602      	mov	r2, r0
 800d474:	460b      	mov	r3, r1
 800d476:	4606      	mov	r6, r0
 800d478:	460f      	mov	r7, r1
 800d47a:	f7f3 fb41 	bl	8000b00 <__aeabi_dcmpun>
 800d47e:	b168      	cbz	r0, 800d49c <strtof+0x3c>
 800d480:	2f00      	cmp	r7, #0
 800d482:	481f      	ldr	r0, [pc, #124]	@ (800d500 <strtof+0xa0>)
 800d484:	da06      	bge.n	800d494 <strtof+0x34>
 800d486:	f001 fd77 	bl	800ef78 <nanf>
 800d48a:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800d48e:	4620      	mov	r0, r4
 800d490:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d494:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d498:	f001 bd6e 	b.w	800ef78 <nanf>
 800d49c:	4639      	mov	r1, r7
 800d49e:	4630      	mov	r0, r6
 800d4a0:	f7f3 fb8c 	bl	8000bbc <__aeabi_d2f>
 800d4a4:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800d4a8:	4604      	mov	r4, r0
 800d4aa:	4916      	ldr	r1, [pc, #88]	@ (800d504 <strtof+0xa4>)
 800d4ac:	4640      	mov	r0, r8
 800d4ae:	f7f3 fea9 	bl	8001204 <__aeabi_fcmpun>
 800d4b2:	b9b0      	cbnz	r0, 800d4e2 <strtof+0x82>
 800d4b4:	4640      	mov	r0, r8
 800d4b6:	4913      	ldr	r1, [pc, #76]	@ (800d504 <strtof+0xa4>)
 800d4b8:	f7f3 fe86 	bl	80011c8 <__aeabi_fcmple>
 800d4bc:	b988      	cbnz	r0, 800d4e2 <strtof+0x82>
 800d4be:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 800d4c2:	f04f 32ff 	mov.w	r2, #4294967295
 800d4c6:	4630      	mov	r0, r6
 800d4c8:	4649      	mov	r1, r9
 800d4ca:	4b0f      	ldr	r3, [pc, #60]	@ (800d508 <strtof+0xa8>)
 800d4cc:	f7f3 fb18 	bl	8000b00 <__aeabi_dcmpun>
 800d4d0:	b970      	cbnz	r0, 800d4f0 <strtof+0x90>
 800d4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d4d6:	4630      	mov	r0, r6
 800d4d8:	4649      	mov	r1, r9
 800d4da:	4b0b      	ldr	r3, [pc, #44]	@ (800d508 <strtof+0xa8>)
 800d4dc:	f7f3 faf2 	bl	8000ac4 <__aeabi_dcmple>
 800d4e0:	b930      	cbnz	r0, 800d4f0 <strtof+0x90>
 800d4e2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800d4e6:	d1d2      	bne.n	800d48e <strtof+0x2e>
 800d4e8:	4b08      	ldr	r3, [pc, #32]	@ (800d50c <strtof+0xac>)
 800d4ea:	403b      	ands	r3, r7
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d0ce      	beq.n	800d48e <strtof+0x2e>
 800d4f0:	2222      	movs	r2, #34	@ 0x22
 800d4f2:	682b      	ldr	r3, [r5, #0]
 800d4f4:	601a      	str	r2, [r3, #0]
 800d4f6:	e7ca      	b.n	800d48e <strtof+0x2e>
 800d4f8:	20000284 	.word	0x20000284
 800d4fc:	20000118 	.word	0x20000118
 800d500:	080125c5 	.word	0x080125c5
 800d504:	7f7fffff 	.word	0x7f7fffff
 800d508:	7fefffff 	.word	0x7fefffff
 800d50c:	7ff00000 	.word	0x7ff00000

0800d510 <_strtol_l.constprop.0>:
 800d510:	2b24      	cmp	r3, #36	@ 0x24
 800d512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d516:	4686      	mov	lr, r0
 800d518:	4690      	mov	r8, r2
 800d51a:	d801      	bhi.n	800d520 <_strtol_l.constprop.0+0x10>
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d106      	bne.n	800d52e <_strtol_l.constprop.0+0x1e>
 800d520:	f001 fcd0 	bl	800eec4 <__errno>
 800d524:	2316      	movs	r3, #22
 800d526:	6003      	str	r3, [r0, #0]
 800d528:	2000      	movs	r0, #0
 800d52a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d52e:	460d      	mov	r5, r1
 800d530:	4833      	ldr	r0, [pc, #204]	@ (800d600 <_strtol_l.constprop.0+0xf0>)
 800d532:	462a      	mov	r2, r5
 800d534:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d538:	5d06      	ldrb	r6, [r0, r4]
 800d53a:	f016 0608 	ands.w	r6, r6, #8
 800d53e:	d1f8      	bne.n	800d532 <_strtol_l.constprop.0+0x22>
 800d540:	2c2d      	cmp	r4, #45	@ 0x2d
 800d542:	d12d      	bne.n	800d5a0 <_strtol_l.constprop.0+0x90>
 800d544:	2601      	movs	r6, #1
 800d546:	782c      	ldrb	r4, [r5, #0]
 800d548:	1c95      	adds	r5, r2, #2
 800d54a:	f033 0210 	bics.w	r2, r3, #16
 800d54e:	d109      	bne.n	800d564 <_strtol_l.constprop.0+0x54>
 800d550:	2c30      	cmp	r4, #48	@ 0x30
 800d552:	d12a      	bne.n	800d5aa <_strtol_l.constprop.0+0x9a>
 800d554:	782a      	ldrb	r2, [r5, #0]
 800d556:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d55a:	2a58      	cmp	r2, #88	@ 0x58
 800d55c:	d125      	bne.n	800d5aa <_strtol_l.constprop.0+0x9a>
 800d55e:	2310      	movs	r3, #16
 800d560:	786c      	ldrb	r4, [r5, #1]
 800d562:	3502      	adds	r5, #2
 800d564:	2200      	movs	r2, #0
 800d566:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d56a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d56e:	fbbc f9f3 	udiv	r9, ip, r3
 800d572:	4610      	mov	r0, r2
 800d574:	fb03 ca19 	mls	sl, r3, r9, ip
 800d578:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d57c:	2f09      	cmp	r7, #9
 800d57e:	d81b      	bhi.n	800d5b8 <_strtol_l.constprop.0+0xa8>
 800d580:	463c      	mov	r4, r7
 800d582:	42a3      	cmp	r3, r4
 800d584:	dd27      	ble.n	800d5d6 <_strtol_l.constprop.0+0xc6>
 800d586:	1c57      	adds	r7, r2, #1
 800d588:	d007      	beq.n	800d59a <_strtol_l.constprop.0+0x8a>
 800d58a:	4581      	cmp	r9, r0
 800d58c:	d320      	bcc.n	800d5d0 <_strtol_l.constprop.0+0xc0>
 800d58e:	d101      	bne.n	800d594 <_strtol_l.constprop.0+0x84>
 800d590:	45a2      	cmp	sl, r4
 800d592:	db1d      	blt.n	800d5d0 <_strtol_l.constprop.0+0xc0>
 800d594:	2201      	movs	r2, #1
 800d596:	fb00 4003 	mla	r0, r0, r3, r4
 800d59a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d59e:	e7eb      	b.n	800d578 <_strtol_l.constprop.0+0x68>
 800d5a0:	2c2b      	cmp	r4, #43	@ 0x2b
 800d5a2:	bf04      	itt	eq
 800d5a4:	782c      	ldrbeq	r4, [r5, #0]
 800d5a6:	1c95      	addeq	r5, r2, #2
 800d5a8:	e7cf      	b.n	800d54a <_strtol_l.constprop.0+0x3a>
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d1da      	bne.n	800d564 <_strtol_l.constprop.0+0x54>
 800d5ae:	2c30      	cmp	r4, #48	@ 0x30
 800d5b0:	bf0c      	ite	eq
 800d5b2:	2308      	moveq	r3, #8
 800d5b4:	230a      	movne	r3, #10
 800d5b6:	e7d5      	b.n	800d564 <_strtol_l.constprop.0+0x54>
 800d5b8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d5bc:	2f19      	cmp	r7, #25
 800d5be:	d801      	bhi.n	800d5c4 <_strtol_l.constprop.0+0xb4>
 800d5c0:	3c37      	subs	r4, #55	@ 0x37
 800d5c2:	e7de      	b.n	800d582 <_strtol_l.constprop.0+0x72>
 800d5c4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d5c8:	2f19      	cmp	r7, #25
 800d5ca:	d804      	bhi.n	800d5d6 <_strtol_l.constprop.0+0xc6>
 800d5cc:	3c57      	subs	r4, #87	@ 0x57
 800d5ce:	e7d8      	b.n	800d582 <_strtol_l.constprop.0+0x72>
 800d5d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d5d4:	e7e1      	b.n	800d59a <_strtol_l.constprop.0+0x8a>
 800d5d6:	1c53      	adds	r3, r2, #1
 800d5d8:	d108      	bne.n	800d5ec <_strtol_l.constprop.0+0xdc>
 800d5da:	2322      	movs	r3, #34	@ 0x22
 800d5dc:	4660      	mov	r0, ip
 800d5de:	f8ce 3000 	str.w	r3, [lr]
 800d5e2:	f1b8 0f00 	cmp.w	r8, #0
 800d5e6:	d0a0      	beq.n	800d52a <_strtol_l.constprop.0+0x1a>
 800d5e8:	1e69      	subs	r1, r5, #1
 800d5ea:	e006      	b.n	800d5fa <_strtol_l.constprop.0+0xea>
 800d5ec:	b106      	cbz	r6, 800d5f0 <_strtol_l.constprop.0+0xe0>
 800d5ee:	4240      	negs	r0, r0
 800d5f0:	f1b8 0f00 	cmp.w	r8, #0
 800d5f4:	d099      	beq.n	800d52a <_strtol_l.constprop.0+0x1a>
 800d5f6:	2a00      	cmp	r2, #0
 800d5f8:	d1f6      	bne.n	800d5e8 <_strtol_l.constprop.0+0xd8>
 800d5fa:	f8c8 1000 	str.w	r1, [r8]
 800d5fe:	e794      	b.n	800d52a <_strtol_l.constprop.0+0x1a>
 800d600:	08012331 	.word	0x08012331

0800d604 <_strtol_r>:
 800d604:	f7ff bf84 	b.w	800d510 <_strtol_l.constprop.0>

0800d608 <strtol>:
 800d608:	4613      	mov	r3, r2
 800d60a:	460a      	mov	r2, r1
 800d60c:	4601      	mov	r1, r0
 800d60e:	4802      	ldr	r0, [pc, #8]	@ (800d618 <strtol+0x10>)
 800d610:	6800      	ldr	r0, [r0, #0]
 800d612:	f7ff bf7d 	b.w	800d510 <_strtol_l.constprop.0>
 800d616:	bf00      	nop
 800d618:	20000284 	.word	0x20000284

0800d61c <__cvt>:
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d622:	461d      	mov	r5, r3
 800d624:	bfbb      	ittet	lt
 800d626:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800d62a:	461d      	movlt	r5, r3
 800d62c:	2300      	movge	r3, #0
 800d62e:	232d      	movlt	r3, #45	@ 0x2d
 800d630:	b088      	sub	sp, #32
 800d632:	4614      	mov	r4, r2
 800d634:	bfb8      	it	lt
 800d636:	4614      	movlt	r4, r2
 800d638:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d63a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800d63c:	7013      	strb	r3, [r2, #0]
 800d63e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d640:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800d644:	f023 0820 	bic.w	r8, r3, #32
 800d648:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d64c:	d005      	beq.n	800d65a <__cvt+0x3e>
 800d64e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d652:	d100      	bne.n	800d656 <__cvt+0x3a>
 800d654:	3601      	adds	r6, #1
 800d656:	2302      	movs	r3, #2
 800d658:	e000      	b.n	800d65c <__cvt+0x40>
 800d65a:	2303      	movs	r3, #3
 800d65c:	aa07      	add	r2, sp, #28
 800d65e:	9204      	str	r2, [sp, #16]
 800d660:	aa06      	add	r2, sp, #24
 800d662:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d666:	e9cd 3600 	strd	r3, r6, [sp]
 800d66a:	4622      	mov	r2, r4
 800d66c:	462b      	mov	r3, r5
 800d66e:	f001 fd37 	bl	800f0e0 <_dtoa_r>
 800d672:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d676:	4607      	mov	r7, r0
 800d678:	d119      	bne.n	800d6ae <__cvt+0x92>
 800d67a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d67c:	07db      	lsls	r3, r3, #31
 800d67e:	d50e      	bpl.n	800d69e <__cvt+0x82>
 800d680:	eb00 0906 	add.w	r9, r0, r6
 800d684:	2200      	movs	r2, #0
 800d686:	2300      	movs	r3, #0
 800d688:	4620      	mov	r0, r4
 800d68a:	4629      	mov	r1, r5
 800d68c:	f7f3 fa06 	bl	8000a9c <__aeabi_dcmpeq>
 800d690:	b108      	cbz	r0, 800d696 <__cvt+0x7a>
 800d692:	f8cd 901c 	str.w	r9, [sp, #28]
 800d696:	2230      	movs	r2, #48	@ 0x30
 800d698:	9b07      	ldr	r3, [sp, #28]
 800d69a:	454b      	cmp	r3, r9
 800d69c:	d31e      	bcc.n	800d6dc <__cvt+0xc0>
 800d69e:	4638      	mov	r0, r7
 800d6a0:	9b07      	ldr	r3, [sp, #28]
 800d6a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d6a4:	1bdb      	subs	r3, r3, r7
 800d6a6:	6013      	str	r3, [r2, #0]
 800d6a8:	b008      	add	sp, #32
 800d6aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d6b2:	eb00 0906 	add.w	r9, r0, r6
 800d6b6:	d1e5      	bne.n	800d684 <__cvt+0x68>
 800d6b8:	7803      	ldrb	r3, [r0, #0]
 800d6ba:	2b30      	cmp	r3, #48	@ 0x30
 800d6bc:	d10a      	bne.n	800d6d4 <__cvt+0xb8>
 800d6be:	2200      	movs	r2, #0
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	4629      	mov	r1, r5
 800d6c6:	f7f3 f9e9 	bl	8000a9c <__aeabi_dcmpeq>
 800d6ca:	b918      	cbnz	r0, 800d6d4 <__cvt+0xb8>
 800d6cc:	f1c6 0601 	rsb	r6, r6, #1
 800d6d0:	f8ca 6000 	str.w	r6, [sl]
 800d6d4:	f8da 3000 	ldr.w	r3, [sl]
 800d6d8:	4499      	add	r9, r3
 800d6da:	e7d3      	b.n	800d684 <__cvt+0x68>
 800d6dc:	1c59      	adds	r1, r3, #1
 800d6de:	9107      	str	r1, [sp, #28]
 800d6e0:	701a      	strb	r2, [r3, #0]
 800d6e2:	e7d9      	b.n	800d698 <__cvt+0x7c>

0800d6e4 <__exponent>:
 800d6e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6e6:	2900      	cmp	r1, #0
 800d6e8:	bfb6      	itet	lt
 800d6ea:	232d      	movlt	r3, #45	@ 0x2d
 800d6ec:	232b      	movge	r3, #43	@ 0x2b
 800d6ee:	4249      	neglt	r1, r1
 800d6f0:	2909      	cmp	r1, #9
 800d6f2:	7002      	strb	r2, [r0, #0]
 800d6f4:	7043      	strb	r3, [r0, #1]
 800d6f6:	dd29      	ble.n	800d74c <__exponent+0x68>
 800d6f8:	f10d 0307 	add.w	r3, sp, #7
 800d6fc:	461d      	mov	r5, r3
 800d6fe:	270a      	movs	r7, #10
 800d700:	fbb1 f6f7 	udiv	r6, r1, r7
 800d704:	461a      	mov	r2, r3
 800d706:	fb07 1416 	mls	r4, r7, r6, r1
 800d70a:	3430      	adds	r4, #48	@ 0x30
 800d70c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d710:	460c      	mov	r4, r1
 800d712:	2c63      	cmp	r4, #99	@ 0x63
 800d714:	4631      	mov	r1, r6
 800d716:	f103 33ff 	add.w	r3, r3, #4294967295
 800d71a:	dcf1      	bgt.n	800d700 <__exponent+0x1c>
 800d71c:	3130      	adds	r1, #48	@ 0x30
 800d71e:	1e94      	subs	r4, r2, #2
 800d720:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d724:	4623      	mov	r3, r4
 800d726:	1c41      	adds	r1, r0, #1
 800d728:	42ab      	cmp	r3, r5
 800d72a:	d30a      	bcc.n	800d742 <__exponent+0x5e>
 800d72c:	f10d 0309 	add.w	r3, sp, #9
 800d730:	1a9b      	subs	r3, r3, r2
 800d732:	42ac      	cmp	r4, r5
 800d734:	bf88      	it	hi
 800d736:	2300      	movhi	r3, #0
 800d738:	3302      	adds	r3, #2
 800d73a:	4403      	add	r3, r0
 800d73c:	1a18      	subs	r0, r3, r0
 800d73e:	b003      	add	sp, #12
 800d740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d742:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d746:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d74a:	e7ed      	b.n	800d728 <__exponent+0x44>
 800d74c:	2330      	movs	r3, #48	@ 0x30
 800d74e:	3130      	adds	r1, #48	@ 0x30
 800d750:	7083      	strb	r3, [r0, #2]
 800d752:	70c1      	strb	r1, [r0, #3]
 800d754:	1d03      	adds	r3, r0, #4
 800d756:	e7f1      	b.n	800d73c <__exponent+0x58>

0800d758 <_printf_float>:
 800d758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d75c:	b091      	sub	sp, #68	@ 0x44
 800d75e:	460c      	mov	r4, r1
 800d760:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800d764:	4616      	mov	r6, r2
 800d766:	461f      	mov	r7, r3
 800d768:	4605      	mov	r5, r0
 800d76a:	f001 fafb 	bl	800ed64 <_localeconv_r>
 800d76e:	6803      	ldr	r3, [r0, #0]
 800d770:	4618      	mov	r0, r3
 800d772:	9308      	str	r3, [sp, #32]
 800d774:	f7f2 fd66 	bl	8000244 <strlen>
 800d778:	2300      	movs	r3, #0
 800d77a:	930e      	str	r3, [sp, #56]	@ 0x38
 800d77c:	f8d8 3000 	ldr.w	r3, [r8]
 800d780:	9009      	str	r0, [sp, #36]	@ 0x24
 800d782:	3307      	adds	r3, #7
 800d784:	f023 0307 	bic.w	r3, r3, #7
 800d788:	f103 0208 	add.w	r2, r3, #8
 800d78c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d790:	f8d4 b000 	ldr.w	fp, [r4]
 800d794:	f8c8 2000 	str.w	r2, [r8]
 800d798:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d79c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d7a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d7a2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d7a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d7aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d7ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d7b2:	4b9c      	ldr	r3, [pc, #624]	@ (800da24 <_printf_float+0x2cc>)
 800d7b4:	f7f3 f9a4 	bl	8000b00 <__aeabi_dcmpun>
 800d7b8:	bb70      	cbnz	r0, 800d818 <_printf_float+0xc0>
 800d7ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d7be:	f04f 32ff 	mov.w	r2, #4294967295
 800d7c2:	4b98      	ldr	r3, [pc, #608]	@ (800da24 <_printf_float+0x2cc>)
 800d7c4:	f7f3 f97e 	bl	8000ac4 <__aeabi_dcmple>
 800d7c8:	bb30      	cbnz	r0, 800d818 <_printf_float+0xc0>
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	4640      	mov	r0, r8
 800d7d0:	4649      	mov	r1, r9
 800d7d2:	f7f3 f96d 	bl	8000ab0 <__aeabi_dcmplt>
 800d7d6:	b110      	cbz	r0, 800d7de <_printf_float+0x86>
 800d7d8:	232d      	movs	r3, #45	@ 0x2d
 800d7da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d7de:	4a92      	ldr	r2, [pc, #584]	@ (800da28 <_printf_float+0x2d0>)
 800d7e0:	4b92      	ldr	r3, [pc, #584]	@ (800da2c <_printf_float+0x2d4>)
 800d7e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d7e6:	bf94      	ite	ls
 800d7e8:	4690      	movls	r8, r2
 800d7ea:	4698      	movhi	r8, r3
 800d7ec:	2303      	movs	r3, #3
 800d7ee:	f04f 0900 	mov.w	r9, #0
 800d7f2:	6123      	str	r3, [r4, #16]
 800d7f4:	f02b 0304 	bic.w	r3, fp, #4
 800d7f8:	6023      	str	r3, [r4, #0]
 800d7fa:	4633      	mov	r3, r6
 800d7fc:	4621      	mov	r1, r4
 800d7fe:	4628      	mov	r0, r5
 800d800:	9700      	str	r7, [sp, #0]
 800d802:	aa0f      	add	r2, sp, #60	@ 0x3c
 800d804:	f000 f9d4 	bl	800dbb0 <_printf_common>
 800d808:	3001      	adds	r0, #1
 800d80a:	f040 8090 	bne.w	800d92e <_printf_float+0x1d6>
 800d80e:	f04f 30ff 	mov.w	r0, #4294967295
 800d812:	b011      	add	sp, #68	@ 0x44
 800d814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d818:	4642      	mov	r2, r8
 800d81a:	464b      	mov	r3, r9
 800d81c:	4640      	mov	r0, r8
 800d81e:	4649      	mov	r1, r9
 800d820:	f7f3 f96e 	bl	8000b00 <__aeabi_dcmpun>
 800d824:	b148      	cbz	r0, 800d83a <_printf_float+0xe2>
 800d826:	464b      	mov	r3, r9
 800d828:	2b00      	cmp	r3, #0
 800d82a:	bfb8      	it	lt
 800d82c:	232d      	movlt	r3, #45	@ 0x2d
 800d82e:	4a80      	ldr	r2, [pc, #512]	@ (800da30 <_printf_float+0x2d8>)
 800d830:	bfb8      	it	lt
 800d832:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d836:	4b7f      	ldr	r3, [pc, #508]	@ (800da34 <_printf_float+0x2dc>)
 800d838:	e7d3      	b.n	800d7e2 <_printf_float+0x8a>
 800d83a:	6863      	ldr	r3, [r4, #4]
 800d83c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800d840:	1c5a      	adds	r2, r3, #1
 800d842:	d13f      	bne.n	800d8c4 <_printf_float+0x16c>
 800d844:	2306      	movs	r3, #6
 800d846:	6063      	str	r3, [r4, #4]
 800d848:	2200      	movs	r2, #0
 800d84a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800d84e:	6023      	str	r3, [r4, #0]
 800d850:	9206      	str	r2, [sp, #24]
 800d852:	aa0e      	add	r2, sp, #56	@ 0x38
 800d854:	e9cd a204 	strd	sl, r2, [sp, #16]
 800d858:	aa0d      	add	r2, sp, #52	@ 0x34
 800d85a:	9203      	str	r2, [sp, #12]
 800d85c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800d860:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d864:	6863      	ldr	r3, [r4, #4]
 800d866:	4642      	mov	r2, r8
 800d868:	9300      	str	r3, [sp, #0]
 800d86a:	4628      	mov	r0, r5
 800d86c:	464b      	mov	r3, r9
 800d86e:	910a      	str	r1, [sp, #40]	@ 0x28
 800d870:	f7ff fed4 	bl	800d61c <__cvt>
 800d874:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d876:	4680      	mov	r8, r0
 800d878:	2947      	cmp	r1, #71	@ 0x47
 800d87a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800d87c:	d128      	bne.n	800d8d0 <_printf_float+0x178>
 800d87e:	1cc8      	adds	r0, r1, #3
 800d880:	db02      	blt.n	800d888 <_printf_float+0x130>
 800d882:	6863      	ldr	r3, [r4, #4]
 800d884:	4299      	cmp	r1, r3
 800d886:	dd40      	ble.n	800d90a <_printf_float+0x1b2>
 800d888:	f1aa 0a02 	sub.w	sl, sl, #2
 800d88c:	fa5f fa8a 	uxtb.w	sl, sl
 800d890:	4652      	mov	r2, sl
 800d892:	3901      	subs	r1, #1
 800d894:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d898:	910d      	str	r1, [sp, #52]	@ 0x34
 800d89a:	f7ff ff23 	bl	800d6e4 <__exponent>
 800d89e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d8a0:	4681      	mov	r9, r0
 800d8a2:	1813      	adds	r3, r2, r0
 800d8a4:	2a01      	cmp	r2, #1
 800d8a6:	6123      	str	r3, [r4, #16]
 800d8a8:	dc02      	bgt.n	800d8b0 <_printf_float+0x158>
 800d8aa:	6822      	ldr	r2, [r4, #0]
 800d8ac:	07d2      	lsls	r2, r2, #31
 800d8ae:	d501      	bpl.n	800d8b4 <_printf_float+0x15c>
 800d8b0:	3301      	adds	r3, #1
 800d8b2:	6123      	str	r3, [r4, #16]
 800d8b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d09e      	beq.n	800d7fa <_printf_float+0xa2>
 800d8bc:	232d      	movs	r3, #45	@ 0x2d
 800d8be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8c2:	e79a      	b.n	800d7fa <_printf_float+0xa2>
 800d8c4:	2947      	cmp	r1, #71	@ 0x47
 800d8c6:	d1bf      	bne.n	800d848 <_printf_float+0xf0>
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d1bd      	bne.n	800d848 <_printf_float+0xf0>
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	e7ba      	b.n	800d846 <_printf_float+0xee>
 800d8d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d8d4:	d9dc      	bls.n	800d890 <_printf_float+0x138>
 800d8d6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d8da:	d118      	bne.n	800d90e <_printf_float+0x1b6>
 800d8dc:	2900      	cmp	r1, #0
 800d8de:	6863      	ldr	r3, [r4, #4]
 800d8e0:	dd0b      	ble.n	800d8fa <_printf_float+0x1a2>
 800d8e2:	6121      	str	r1, [r4, #16]
 800d8e4:	b913      	cbnz	r3, 800d8ec <_printf_float+0x194>
 800d8e6:	6822      	ldr	r2, [r4, #0]
 800d8e8:	07d0      	lsls	r0, r2, #31
 800d8ea:	d502      	bpl.n	800d8f2 <_printf_float+0x19a>
 800d8ec:	3301      	adds	r3, #1
 800d8ee:	440b      	add	r3, r1
 800d8f0:	6123      	str	r3, [r4, #16]
 800d8f2:	f04f 0900 	mov.w	r9, #0
 800d8f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d8f8:	e7dc      	b.n	800d8b4 <_printf_float+0x15c>
 800d8fa:	b913      	cbnz	r3, 800d902 <_printf_float+0x1aa>
 800d8fc:	6822      	ldr	r2, [r4, #0]
 800d8fe:	07d2      	lsls	r2, r2, #31
 800d900:	d501      	bpl.n	800d906 <_printf_float+0x1ae>
 800d902:	3302      	adds	r3, #2
 800d904:	e7f4      	b.n	800d8f0 <_printf_float+0x198>
 800d906:	2301      	movs	r3, #1
 800d908:	e7f2      	b.n	800d8f0 <_printf_float+0x198>
 800d90a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d90e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d910:	4299      	cmp	r1, r3
 800d912:	db05      	blt.n	800d920 <_printf_float+0x1c8>
 800d914:	6823      	ldr	r3, [r4, #0]
 800d916:	6121      	str	r1, [r4, #16]
 800d918:	07d8      	lsls	r0, r3, #31
 800d91a:	d5ea      	bpl.n	800d8f2 <_printf_float+0x19a>
 800d91c:	1c4b      	adds	r3, r1, #1
 800d91e:	e7e7      	b.n	800d8f0 <_printf_float+0x198>
 800d920:	2900      	cmp	r1, #0
 800d922:	bfcc      	ite	gt
 800d924:	2201      	movgt	r2, #1
 800d926:	f1c1 0202 	rsble	r2, r1, #2
 800d92a:	4413      	add	r3, r2
 800d92c:	e7e0      	b.n	800d8f0 <_printf_float+0x198>
 800d92e:	6823      	ldr	r3, [r4, #0]
 800d930:	055a      	lsls	r2, r3, #21
 800d932:	d407      	bmi.n	800d944 <_printf_float+0x1ec>
 800d934:	6923      	ldr	r3, [r4, #16]
 800d936:	4642      	mov	r2, r8
 800d938:	4631      	mov	r1, r6
 800d93a:	4628      	mov	r0, r5
 800d93c:	47b8      	blx	r7
 800d93e:	3001      	adds	r0, #1
 800d940:	d12b      	bne.n	800d99a <_printf_float+0x242>
 800d942:	e764      	b.n	800d80e <_printf_float+0xb6>
 800d944:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d948:	f240 80dc 	bls.w	800db04 <_printf_float+0x3ac>
 800d94c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d950:	2200      	movs	r2, #0
 800d952:	2300      	movs	r3, #0
 800d954:	f7f3 f8a2 	bl	8000a9c <__aeabi_dcmpeq>
 800d958:	2800      	cmp	r0, #0
 800d95a:	d033      	beq.n	800d9c4 <_printf_float+0x26c>
 800d95c:	2301      	movs	r3, #1
 800d95e:	4631      	mov	r1, r6
 800d960:	4628      	mov	r0, r5
 800d962:	4a35      	ldr	r2, [pc, #212]	@ (800da38 <_printf_float+0x2e0>)
 800d964:	47b8      	blx	r7
 800d966:	3001      	adds	r0, #1
 800d968:	f43f af51 	beq.w	800d80e <_printf_float+0xb6>
 800d96c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800d970:	4543      	cmp	r3, r8
 800d972:	db02      	blt.n	800d97a <_printf_float+0x222>
 800d974:	6823      	ldr	r3, [r4, #0]
 800d976:	07d8      	lsls	r0, r3, #31
 800d978:	d50f      	bpl.n	800d99a <_printf_float+0x242>
 800d97a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d97e:	4631      	mov	r1, r6
 800d980:	4628      	mov	r0, r5
 800d982:	47b8      	blx	r7
 800d984:	3001      	adds	r0, #1
 800d986:	f43f af42 	beq.w	800d80e <_printf_float+0xb6>
 800d98a:	f04f 0900 	mov.w	r9, #0
 800d98e:	f108 38ff 	add.w	r8, r8, #4294967295
 800d992:	f104 0a1a 	add.w	sl, r4, #26
 800d996:	45c8      	cmp	r8, r9
 800d998:	dc09      	bgt.n	800d9ae <_printf_float+0x256>
 800d99a:	6823      	ldr	r3, [r4, #0]
 800d99c:	079b      	lsls	r3, r3, #30
 800d99e:	f100 8102 	bmi.w	800dba6 <_printf_float+0x44e>
 800d9a2:	68e0      	ldr	r0, [r4, #12]
 800d9a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9a6:	4298      	cmp	r0, r3
 800d9a8:	bfb8      	it	lt
 800d9aa:	4618      	movlt	r0, r3
 800d9ac:	e731      	b.n	800d812 <_printf_float+0xba>
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	4652      	mov	r2, sl
 800d9b2:	4631      	mov	r1, r6
 800d9b4:	4628      	mov	r0, r5
 800d9b6:	47b8      	blx	r7
 800d9b8:	3001      	adds	r0, #1
 800d9ba:	f43f af28 	beq.w	800d80e <_printf_float+0xb6>
 800d9be:	f109 0901 	add.w	r9, r9, #1
 800d9c2:	e7e8      	b.n	800d996 <_printf_float+0x23e>
 800d9c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	dc38      	bgt.n	800da3c <_printf_float+0x2e4>
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	4631      	mov	r1, r6
 800d9ce:	4628      	mov	r0, r5
 800d9d0:	4a19      	ldr	r2, [pc, #100]	@ (800da38 <_printf_float+0x2e0>)
 800d9d2:	47b8      	blx	r7
 800d9d4:	3001      	adds	r0, #1
 800d9d6:	f43f af1a 	beq.w	800d80e <_printf_float+0xb6>
 800d9da:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800d9de:	ea59 0303 	orrs.w	r3, r9, r3
 800d9e2:	d102      	bne.n	800d9ea <_printf_float+0x292>
 800d9e4:	6823      	ldr	r3, [r4, #0]
 800d9e6:	07d9      	lsls	r1, r3, #31
 800d9e8:	d5d7      	bpl.n	800d99a <_printf_float+0x242>
 800d9ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d9ee:	4631      	mov	r1, r6
 800d9f0:	4628      	mov	r0, r5
 800d9f2:	47b8      	blx	r7
 800d9f4:	3001      	adds	r0, #1
 800d9f6:	f43f af0a 	beq.w	800d80e <_printf_float+0xb6>
 800d9fa:	f04f 0a00 	mov.w	sl, #0
 800d9fe:	f104 0b1a 	add.w	fp, r4, #26
 800da02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da04:	425b      	negs	r3, r3
 800da06:	4553      	cmp	r3, sl
 800da08:	dc01      	bgt.n	800da0e <_printf_float+0x2b6>
 800da0a:	464b      	mov	r3, r9
 800da0c:	e793      	b.n	800d936 <_printf_float+0x1de>
 800da0e:	2301      	movs	r3, #1
 800da10:	465a      	mov	r2, fp
 800da12:	4631      	mov	r1, r6
 800da14:	4628      	mov	r0, r5
 800da16:	47b8      	blx	r7
 800da18:	3001      	adds	r0, #1
 800da1a:	f43f aef8 	beq.w	800d80e <_printf_float+0xb6>
 800da1e:	f10a 0a01 	add.w	sl, sl, #1
 800da22:	e7ee      	b.n	800da02 <_printf_float+0x2aa>
 800da24:	7fefffff 	.word	0x7fefffff
 800da28:	08012431 	.word	0x08012431
 800da2c:	08012435 	.word	0x08012435
 800da30:	08012439 	.word	0x08012439
 800da34:	0801243d 	.word	0x0801243d
 800da38:	08012882 	.word	0x08012882
 800da3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800da3e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800da42:	4553      	cmp	r3, sl
 800da44:	bfa8      	it	ge
 800da46:	4653      	movge	r3, sl
 800da48:	2b00      	cmp	r3, #0
 800da4a:	4699      	mov	r9, r3
 800da4c:	dc36      	bgt.n	800dabc <_printf_float+0x364>
 800da4e:	f04f 0b00 	mov.w	fp, #0
 800da52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da56:	f104 021a 	add.w	r2, r4, #26
 800da5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800da5c:	930a      	str	r3, [sp, #40]	@ 0x28
 800da5e:	eba3 0309 	sub.w	r3, r3, r9
 800da62:	455b      	cmp	r3, fp
 800da64:	dc31      	bgt.n	800daca <_printf_float+0x372>
 800da66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da68:	459a      	cmp	sl, r3
 800da6a:	dc3a      	bgt.n	800dae2 <_printf_float+0x38a>
 800da6c:	6823      	ldr	r3, [r4, #0]
 800da6e:	07da      	lsls	r2, r3, #31
 800da70:	d437      	bmi.n	800dae2 <_printf_float+0x38a>
 800da72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da74:	ebaa 0903 	sub.w	r9, sl, r3
 800da78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da7a:	ebaa 0303 	sub.w	r3, sl, r3
 800da7e:	4599      	cmp	r9, r3
 800da80:	bfa8      	it	ge
 800da82:	4699      	movge	r9, r3
 800da84:	f1b9 0f00 	cmp.w	r9, #0
 800da88:	dc33      	bgt.n	800daf2 <_printf_float+0x39a>
 800da8a:	f04f 0800 	mov.w	r8, #0
 800da8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da92:	f104 0b1a 	add.w	fp, r4, #26
 800da96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da98:	ebaa 0303 	sub.w	r3, sl, r3
 800da9c:	eba3 0309 	sub.w	r3, r3, r9
 800daa0:	4543      	cmp	r3, r8
 800daa2:	f77f af7a 	ble.w	800d99a <_printf_float+0x242>
 800daa6:	2301      	movs	r3, #1
 800daa8:	465a      	mov	r2, fp
 800daaa:	4631      	mov	r1, r6
 800daac:	4628      	mov	r0, r5
 800daae:	47b8      	blx	r7
 800dab0:	3001      	adds	r0, #1
 800dab2:	f43f aeac 	beq.w	800d80e <_printf_float+0xb6>
 800dab6:	f108 0801 	add.w	r8, r8, #1
 800daba:	e7ec      	b.n	800da96 <_printf_float+0x33e>
 800dabc:	4642      	mov	r2, r8
 800dabe:	4631      	mov	r1, r6
 800dac0:	4628      	mov	r0, r5
 800dac2:	47b8      	blx	r7
 800dac4:	3001      	adds	r0, #1
 800dac6:	d1c2      	bne.n	800da4e <_printf_float+0x2f6>
 800dac8:	e6a1      	b.n	800d80e <_printf_float+0xb6>
 800daca:	2301      	movs	r3, #1
 800dacc:	4631      	mov	r1, r6
 800dace:	4628      	mov	r0, r5
 800dad0:	920a      	str	r2, [sp, #40]	@ 0x28
 800dad2:	47b8      	blx	r7
 800dad4:	3001      	adds	r0, #1
 800dad6:	f43f ae9a 	beq.w	800d80e <_printf_float+0xb6>
 800dada:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dadc:	f10b 0b01 	add.w	fp, fp, #1
 800dae0:	e7bb      	b.n	800da5a <_printf_float+0x302>
 800dae2:	4631      	mov	r1, r6
 800dae4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dae8:	4628      	mov	r0, r5
 800daea:	47b8      	blx	r7
 800daec:	3001      	adds	r0, #1
 800daee:	d1c0      	bne.n	800da72 <_printf_float+0x31a>
 800daf0:	e68d      	b.n	800d80e <_printf_float+0xb6>
 800daf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800daf4:	464b      	mov	r3, r9
 800daf6:	4631      	mov	r1, r6
 800daf8:	4628      	mov	r0, r5
 800dafa:	4442      	add	r2, r8
 800dafc:	47b8      	blx	r7
 800dafe:	3001      	adds	r0, #1
 800db00:	d1c3      	bne.n	800da8a <_printf_float+0x332>
 800db02:	e684      	b.n	800d80e <_printf_float+0xb6>
 800db04:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800db08:	f1ba 0f01 	cmp.w	sl, #1
 800db0c:	dc01      	bgt.n	800db12 <_printf_float+0x3ba>
 800db0e:	07db      	lsls	r3, r3, #31
 800db10:	d536      	bpl.n	800db80 <_printf_float+0x428>
 800db12:	2301      	movs	r3, #1
 800db14:	4642      	mov	r2, r8
 800db16:	4631      	mov	r1, r6
 800db18:	4628      	mov	r0, r5
 800db1a:	47b8      	blx	r7
 800db1c:	3001      	adds	r0, #1
 800db1e:	f43f ae76 	beq.w	800d80e <_printf_float+0xb6>
 800db22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800db26:	4631      	mov	r1, r6
 800db28:	4628      	mov	r0, r5
 800db2a:	47b8      	blx	r7
 800db2c:	3001      	adds	r0, #1
 800db2e:	f43f ae6e 	beq.w	800d80e <_printf_float+0xb6>
 800db32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800db36:	2200      	movs	r2, #0
 800db38:	2300      	movs	r3, #0
 800db3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db3e:	f7f2 ffad 	bl	8000a9c <__aeabi_dcmpeq>
 800db42:	b9c0      	cbnz	r0, 800db76 <_printf_float+0x41e>
 800db44:	4653      	mov	r3, sl
 800db46:	f108 0201 	add.w	r2, r8, #1
 800db4a:	4631      	mov	r1, r6
 800db4c:	4628      	mov	r0, r5
 800db4e:	47b8      	blx	r7
 800db50:	3001      	adds	r0, #1
 800db52:	d10c      	bne.n	800db6e <_printf_float+0x416>
 800db54:	e65b      	b.n	800d80e <_printf_float+0xb6>
 800db56:	2301      	movs	r3, #1
 800db58:	465a      	mov	r2, fp
 800db5a:	4631      	mov	r1, r6
 800db5c:	4628      	mov	r0, r5
 800db5e:	47b8      	blx	r7
 800db60:	3001      	adds	r0, #1
 800db62:	f43f ae54 	beq.w	800d80e <_printf_float+0xb6>
 800db66:	f108 0801 	add.w	r8, r8, #1
 800db6a:	45d0      	cmp	r8, sl
 800db6c:	dbf3      	blt.n	800db56 <_printf_float+0x3fe>
 800db6e:	464b      	mov	r3, r9
 800db70:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800db74:	e6e0      	b.n	800d938 <_printf_float+0x1e0>
 800db76:	f04f 0800 	mov.w	r8, #0
 800db7a:	f104 0b1a 	add.w	fp, r4, #26
 800db7e:	e7f4      	b.n	800db6a <_printf_float+0x412>
 800db80:	2301      	movs	r3, #1
 800db82:	4642      	mov	r2, r8
 800db84:	e7e1      	b.n	800db4a <_printf_float+0x3f2>
 800db86:	2301      	movs	r3, #1
 800db88:	464a      	mov	r2, r9
 800db8a:	4631      	mov	r1, r6
 800db8c:	4628      	mov	r0, r5
 800db8e:	47b8      	blx	r7
 800db90:	3001      	adds	r0, #1
 800db92:	f43f ae3c 	beq.w	800d80e <_printf_float+0xb6>
 800db96:	f108 0801 	add.w	r8, r8, #1
 800db9a:	68e3      	ldr	r3, [r4, #12]
 800db9c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800db9e:	1a5b      	subs	r3, r3, r1
 800dba0:	4543      	cmp	r3, r8
 800dba2:	dcf0      	bgt.n	800db86 <_printf_float+0x42e>
 800dba4:	e6fd      	b.n	800d9a2 <_printf_float+0x24a>
 800dba6:	f04f 0800 	mov.w	r8, #0
 800dbaa:	f104 0919 	add.w	r9, r4, #25
 800dbae:	e7f4      	b.n	800db9a <_printf_float+0x442>

0800dbb0 <_printf_common>:
 800dbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbb4:	4616      	mov	r6, r2
 800dbb6:	4698      	mov	r8, r3
 800dbb8:	688a      	ldr	r2, [r1, #8]
 800dbba:	690b      	ldr	r3, [r1, #16]
 800dbbc:	4607      	mov	r7, r0
 800dbbe:	4293      	cmp	r3, r2
 800dbc0:	bfb8      	it	lt
 800dbc2:	4613      	movlt	r3, r2
 800dbc4:	6033      	str	r3, [r6, #0]
 800dbc6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dbca:	460c      	mov	r4, r1
 800dbcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dbd0:	b10a      	cbz	r2, 800dbd6 <_printf_common+0x26>
 800dbd2:	3301      	adds	r3, #1
 800dbd4:	6033      	str	r3, [r6, #0]
 800dbd6:	6823      	ldr	r3, [r4, #0]
 800dbd8:	0699      	lsls	r1, r3, #26
 800dbda:	bf42      	ittt	mi
 800dbdc:	6833      	ldrmi	r3, [r6, #0]
 800dbde:	3302      	addmi	r3, #2
 800dbe0:	6033      	strmi	r3, [r6, #0]
 800dbe2:	6825      	ldr	r5, [r4, #0]
 800dbe4:	f015 0506 	ands.w	r5, r5, #6
 800dbe8:	d106      	bne.n	800dbf8 <_printf_common+0x48>
 800dbea:	f104 0a19 	add.w	sl, r4, #25
 800dbee:	68e3      	ldr	r3, [r4, #12]
 800dbf0:	6832      	ldr	r2, [r6, #0]
 800dbf2:	1a9b      	subs	r3, r3, r2
 800dbf4:	42ab      	cmp	r3, r5
 800dbf6:	dc2b      	bgt.n	800dc50 <_printf_common+0xa0>
 800dbf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dbfc:	6822      	ldr	r2, [r4, #0]
 800dbfe:	3b00      	subs	r3, #0
 800dc00:	bf18      	it	ne
 800dc02:	2301      	movne	r3, #1
 800dc04:	0692      	lsls	r2, r2, #26
 800dc06:	d430      	bmi.n	800dc6a <_printf_common+0xba>
 800dc08:	4641      	mov	r1, r8
 800dc0a:	4638      	mov	r0, r7
 800dc0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dc10:	47c8      	blx	r9
 800dc12:	3001      	adds	r0, #1
 800dc14:	d023      	beq.n	800dc5e <_printf_common+0xae>
 800dc16:	6823      	ldr	r3, [r4, #0]
 800dc18:	6922      	ldr	r2, [r4, #16]
 800dc1a:	f003 0306 	and.w	r3, r3, #6
 800dc1e:	2b04      	cmp	r3, #4
 800dc20:	bf14      	ite	ne
 800dc22:	2500      	movne	r5, #0
 800dc24:	6833      	ldreq	r3, [r6, #0]
 800dc26:	f04f 0600 	mov.w	r6, #0
 800dc2a:	bf08      	it	eq
 800dc2c:	68e5      	ldreq	r5, [r4, #12]
 800dc2e:	f104 041a 	add.w	r4, r4, #26
 800dc32:	bf08      	it	eq
 800dc34:	1aed      	subeq	r5, r5, r3
 800dc36:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800dc3a:	bf08      	it	eq
 800dc3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dc40:	4293      	cmp	r3, r2
 800dc42:	bfc4      	itt	gt
 800dc44:	1a9b      	subgt	r3, r3, r2
 800dc46:	18ed      	addgt	r5, r5, r3
 800dc48:	42b5      	cmp	r5, r6
 800dc4a:	d11a      	bne.n	800dc82 <_printf_common+0xd2>
 800dc4c:	2000      	movs	r0, #0
 800dc4e:	e008      	b.n	800dc62 <_printf_common+0xb2>
 800dc50:	2301      	movs	r3, #1
 800dc52:	4652      	mov	r2, sl
 800dc54:	4641      	mov	r1, r8
 800dc56:	4638      	mov	r0, r7
 800dc58:	47c8      	blx	r9
 800dc5a:	3001      	adds	r0, #1
 800dc5c:	d103      	bne.n	800dc66 <_printf_common+0xb6>
 800dc5e:	f04f 30ff 	mov.w	r0, #4294967295
 800dc62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc66:	3501      	adds	r5, #1
 800dc68:	e7c1      	b.n	800dbee <_printf_common+0x3e>
 800dc6a:	2030      	movs	r0, #48	@ 0x30
 800dc6c:	18e1      	adds	r1, r4, r3
 800dc6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800dc72:	1c5a      	adds	r2, r3, #1
 800dc74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dc78:	4422      	add	r2, r4
 800dc7a:	3302      	adds	r3, #2
 800dc7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dc80:	e7c2      	b.n	800dc08 <_printf_common+0x58>
 800dc82:	2301      	movs	r3, #1
 800dc84:	4622      	mov	r2, r4
 800dc86:	4641      	mov	r1, r8
 800dc88:	4638      	mov	r0, r7
 800dc8a:	47c8      	blx	r9
 800dc8c:	3001      	adds	r0, #1
 800dc8e:	d0e6      	beq.n	800dc5e <_printf_common+0xae>
 800dc90:	3601      	adds	r6, #1
 800dc92:	e7d9      	b.n	800dc48 <_printf_common+0x98>

0800dc94 <_printf_i>:
 800dc94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc98:	7e0f      	ldrb	r7, [r1, #24]
 800dc9a:	4691      	mov	r9, r2
 800dc9c:	2f78      	cmp	r7, #120	@ 0x78
 800dc9e:	4680      	mov	r8, r0
 800dca0:	460c      	mov	r4, r1
 800dca2:	469a      	mov	sl, r3
 800dca4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dca6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dcaa:	d807      	bhi.n	800dcbc <_printf_i+0x28>
 800dcac:	2f62      	cmp	r7, #98	@ 0x62
 800dcae:	d80a      	bhi.n	800dcc6 <_printf_i+0x32>
 800dcb0:	2f00      	cmp	r7, #0
 800dcb2:	f000 80d3 	beq.w	800de5c <_printf_i+0x1c8>
 800dcb6:	2f58      	cmp	r7, #88	@ 0x58
 800dcb8:	f000 80ba 	beq.w	800de30 <_printf_i+0x19c>
 800dcbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dcc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dcc4:	e03a      	b.n	800dd3c <_printf_i+0xa8>
 800dcc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dcca:	2b15      	cmp	r3, #21
 800dccc:	d8f6      	bhi.n	800dcbc <_printf_i+0x28>
 800dcce:	a101      	add	r1, pc, #4	@ (adr r1, 800dcd4 <_printf_i+0x40>)
 800dcd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dcd4:	0800dd2d 	.word	0x0800dd2d
 800dcd8:	0800dd41 	.word	0x0800dd41
 800dcdc:	0800dcbd 	.word	0x0800dcbd
 800dce0:	0800dcbd 	.word	0x0800dcbd
 800dce4:	0800dcbd 	.word	0x0800dcbd
 800dce8:	0800dcbd 	.word	0x0800dcbd
 800dcec:	0800dd41 	.word	0x0800dd41
 800dcf0:	0800dcbd 	.word	0x0800dcbd
 800dcf4:	0800dcbd 	.word	0x0800dcbd
 800dcf8:	0800dcbd 	.word	0x0800dcbd
 800dcfc:	0800dcbd 	.word	0x0800dcbd
 800dd00:	0800de43 	.word	0x0800de43
 800dd04:	0800dd6b 	.word	0x0800dd6b
 800dd08:	0800ddfd 	.word	0x0800ddfd
 800dd0c:	0800dcbd 	.word	0x0800dcbd
 800dd10:	0800dcbd 	.word	0x0800dcbd
 800dd14:	0800de65 	.word	0x0800de65
 800dd18:	0800dcbd 	.word	0x0800dcbd
 800dd1c:	0800dd6b 	.word	0x0800dd6b
 800dd20:	0800dcbd 	.word	0x0800dcbd
 800dd24:	0800dcbd 	.word	0x0800dcbd
 800dd28:	0800de05 	.word	0x0800de05
 800dd2c:	6833      	ldr	r3, [r6, #0]
 800dd2e:	1d1a      	adds	r2, r3, #4
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	6032      	str	r2, [r6, #0]
 800dd34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dd38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	e09e      	b.n	800de7e <_printf_i+0x1ea>
 800dd40:	6833      	ldr	r3, [r6, #0]
 800dd42:	6820      	ldr	r0, [r4, #0]
 800dd44:	1d19      	adds	r1, r3, #4
 800dd46:	6031      	str	r1, [r6, #0]
 800dd48:	0606      	lsls	r6, r0, #24
 800dd4a:	d501      	bpl.n	800dd50 <_printf_i+0xbc>
 800dd4c:	681d      	ldr	r5, [r3, #0]
 800dd4e:	e003      	b.n	800dd58 <_printf_i+0xc4>
 800dd50:	0645      	lsls	r5, r0, #25
 800dd52:	d5fb      	bpl.n	800dd4c <_printf_i+0xb8>
 800dd54:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dd58:	2d00      	cmp	r5, #0
 800dd5a:	da03      	bge.n	800dd64 <_printf_i+0xd0>
 800dd5c:	232d      	movs	r3, #45	@ 0x2d
 800dd5e:	426d      	negs	r5, r5
 800dd60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd64:	230a      	movs	r3, #10
 800dd66:	4859      	ldr	r0, [pc, #356]	@ (800decc <_printf_i+0x238>)
 800dd68:	e011      	b.n	800dd8e <_printf_i+0xfa>
 800dd6a:	6821      	ldr	r1, [r4, #0]
 800dd6c:	6833      	ldr	r3, [r6, #0]
 800dd6e:	0608      	lsls	r0, r1, #24
 800dd70:	f853 5b04 	ldr.w	r5, [r3], #4
 800dd74:	d402      	bmi.n	800dd7c <_printf_i+0xe8>
 800dd76:	0649      	lsls	r1, r1, #25
 800dd78:	bf48      	it	mi
 800dd7a:	b2ad      	uxthmi	r5, r5
 800dd7c:	2f6f      	cmp	r7, #111	@ 0x6f
 800dd7e:	6033      	str	r3, [r6, #0]
 800dd80:	bf14      	ite	ne
 800dd82:	230a      	movne	r3, #10
 800dd84:	2308      	moveq	r3, #8
 800dd86:	4851      	ldr	r0, [pc, #324]	@ (800decc <_printf_i+0x238>)
 800dd88:	2100      	movs	r1, #0
 800dd8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dd8e:	6866      	ldr	r6, [r4, #4]
 800dd90:	2e00      	cmp	r6, #0
 800dd92:	bfa8      	it	ge
 800dd94:	6821      	ldrge	r1, [r4, #0]
 800dd96:	60a6      	str	r6, [r4, #8]
 800dd98:	bfa4      	itt	ge
 800dd9a:	f021 0104 	bicge.w	r1, r1, #4
 800dd9e:	6021      	strge	r1, [r4, #0]
 800dda0:	b90d      	cbnz	r5, 800dda6 <_printf_i+0x112>
 800dda2:	2e00      	cmp	r6, #0
 800dda4:	d04b      	beq.n	800de3e <_printf_i+0x1aa>
 800dda6:	4616      	mov	r6, r2
 800dda8:	fbb5 f1f3 	udiv	r1, r5, r3
 800ddac:	fb03 5711 	mls	r7, r3, r1, r5
 800ddb0:	5dc7      	ldrb	r7, [r0, r7]
 800ddb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ddb6:	462f      	mov	r7, r5
 800ddb8:	42bb      	cmp	r3, r7
 800ddba:	460d      	mov	r5, r1
 800ddbc:	d9f4      	bls.n	800dda8 <_printf_i+0x114>
 800ddbe:	2b08      	cmp	r3, #8
 800ddc0:	d10b      	bne.n	800ddda <_printf_i+0x146>
 800ddc2:	6823      	ldr	r3, [r4, #0]
 800ddc4:	07df      	lsls	r7, r3, #31
 800ddc6:	d508      	bpl.n	800ddda <_printf_i+0x146>
 800ddc8:	6923      	ldr	r3, [r4, #16]
 800ddca:	6861      	ldr	r1, [r4, #4]
 800ddcc:	4299      	cmp	r1, r3
 800ddce:	bfde      	ittt	le
 800ddd0:	2330      	movle	r3, #48	@ 0x30
 800ddd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ddd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ddda:	1b92      	subs	r2, r2, r6
 800dddc:	6122      	str	r2, [r4, #16]
 800ddde:	464b      	mov	r3, r9
 800dde0:	4621      	mov	r1, r4
 800dde2:	4640      	mov	r0, r8
 800dde4:	f8cd a000 	str.w	sl, [sp]
 800dde8:	aa03      	add	r2, sp, #12
 800ddea:	f7ff fee1 	bl	800dbb0 <_printf_common>
 800ddee:	3001      	adds	r0, #1
 800ddf0:	d14a      	bne.n	800de88 <_printf_i+0x1f4>
 800ddf2:	f04f 30ff 	mov.w	r0, #4294967295
 800ddf6:	b004      	add	sp, #16
 800ddf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddfc:	6823      	ldr	r3, [r4, #0]
 800ddfe:	f043 0320 	orr.w	r3, r3, #32
 800de02:	6023      	str	r3, [r4, #0]
 800de04:	2778      	movs	r7, #120	@ 0x78
 800de06:	4832      	ldr	r0, [pc, #200]	@ (800ded0 <_printf_i+0x23c>)
 800de08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800de0c:	6823      	ldr	r3, [r4, #0]
 800de0e:	6831      	ldr	r1, [r6, #0]
 800de10:	061f      	lsls	r7, r3, #24
 800de12:	f851 5b04 	ldr.w	r5, [r1], #4
 800de16:	d402      	bmi.n	800de1e <_printf_i+0x18a>
 800de18:	065f      	lsls	r7, r3, #25
 800de1a:	bf48      	it	mi
 800de1c:	b2ad      	uxthmi	r5, r5
 800de1e:	6031      	str	r1, [r6, #0]
 800de20:	07d9      	lsls	r1, r3, #31
 800de22:	bf44      	itt	mi
 800de24:	f043 0320 	orrmi.w	r3, r3, #32
 800de28:	6023      	strmi	r3, [r4, #0]
 800de2a:	b11d      	cbz	r5, 800de34 <_printf_i+0x1a0>
 800de2c:	2310      	movs	r3, #16
 800de2e:	e7ab      	b.n	800dd88 <_printf_i+0xf4>
 800de30:	4826      	ldr	r0, [pc, #152]	@ (800decc <_printf_i+0x238>)
 800de32:	e7e9      	b.n	800de08 <_printf_i+0x174>
 800de34:	6823      	ldr	r3, [r4, #0]
 800de36:	f023 0320 	bic.w	r3, r3, #32
 800de3a:	6023      	str	r3, [r4, #0]
 800de3c:	e7f6      	b.n	800de2c <_printf_i+0x198>
 800de3e:	4616      	mov	r6, r2
 800de40:	e7bd      	b.n	800ddbe <_printf_i+0x12a>
 800de42:	6833      	ldr	r3, [r6, #0]
 800de44:	6825      	ldr	r5, [r4, #0]
 800de46:	1d18      	adds	r0, r3, #4
 800de48:	6961      	ldr	r1, [r4, #20]
 800de4a:	6030      	str	r0, [r6, #0]
 800de4c:	062e      	lsls	r6, r5, #24
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	d501      	bpl.n	800de56 <_printf_i+0x1c2>
 800de52:	6019      	str	r1, [r3, #0]
 800de54:	e002      	b.n	800de5c <_printf_i+0x1c8>
 800de56:	0668      	lsls	r0, r5, #25
 800de58:	d5fb      	bpl.n	800de52 <_printf_i+0x1be>
 800de5a:	8019      	strh	r1, [r3, #0]
 800de5c:	2300      	movs	r3, #0
 800de5e:	4616      	mov	r6, r2
 800de60:	6123      	str	r3, [r4, #16]
 800de62:	e7bc      	b.n	800ddde <_printf_i+0x14a>
 800de64:	6833      	ldr	r3, [r6, #0]
 800de66:	2100      	movs	r1, #0
 800de68:	1d1a      	adds	r2, r3, #4
 800de6a:	6032      	str	r2, [r6, #0]
 800de6c:	681e      	ldr	r6, [r3, #0]
 800de6e:	6862      	ldr	r2, [r4, #4]
 800de70:	4630      	mov	r0, r6
 800de72:	f001 f85e 	bl	800ef32 <memchr>
 800de76:	b108      	cbz	r0, 800de7c <_printf_i+0x1e8>
 800de78:	1b80      	subs	r0, r0, r6
 800de7a:	6060      	str	r0, [r4, #4]
 800de7c:	6863      	ldr	r3, [r4, #4]
 800de7e:	6123      	str	r3, [r4, #16]
 800de80:	2300      	movs	r3, #0
 800de82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de86:	e7aa      	b.n	800ddde <_printf_i+0x14a>
 800de88:	4632      	mov	r2, r6
 800de8a:	4649      	mov	r1, r9
 800de8c:	4640      	mov	r0, r8
 800de8e:	6923      	ldr	r3, [r4, #16]
 800de90:	47d0      	blx	sl
 800de92:	3001      	adds	r0, #1
 800de94:	d0ad      	beq.n	800ddf2 <_printf_i+0x15e>
 800de96:	6823      	ldr	r3, [r4, #0]
 800de98:	079b      	lsls	r3, r3, #30
 800de9a:	d413      	bmi.n	800dec4 <_printf_i+0x230>
 800de9c:	68e0      	ldr	r0, [r4, #12]
 800de9e:	9b03      	ldr	r3, [sp, #12]
 800dea0:	4298      	cmp	r0, r3
 800dea2:	bfb8      	it	lt
 800dea4:	4618      	movlt	r0, r3
 800dea6:	e7a6      	b.n	800ddf6 <_printf_i+0x162>
 800dea8:	2301      	movs	r3, #1
 800deaa:	4632      	mov	r2, r6
 800deac:	4649      	mov	r1, r9
 800deae:	4640      	mov	r0, r8
 800deb0:	47d0      	blx	sl
 800deb2:	3001      	adds	r0, #1
 800deb4:	d09d      	beq.n	800ddf2 <_printf_i+0x15e>
 800deb6:	3501      	adds	r5, #1
 800deb8:	68e3      	ldr	r3, [r4, #12]
 800deba:	9903      	ldr	r1, [sp, #12]
 800debc:	1a5b      	subs	r3, r3, r1
 800debe:	42ab      	cmp	r3, r5
 800dec0:	dcf2      	bgt.n	800dea8 <_printf_i+0x214>
 800dec2:	e7eb      	b.n	800de9c <_printf_i+0x208>
 800dec4:	2500      	movs	r5, #0
 800dec6:	f104 0619 	add.w	r6, r4, #25
 800deca:	e7f5      	b.n	800deb8 <_printf_i+0x224>
 800decc:	08012441 	.word	0x08012441
 800ded0:	08012452 	.word	0x08012452

0800ded4 <std>:
 800ded4:	2300      	movs	r3, #0
 800ded6:	b510      	push	{r4, lr}
 800ded8:	4604      	mov	r4, r0
 800deda:	e9c0 3300 	strd	r3, r3, [r0]
 800dede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dee2:	6083      	str	r3, [r0, #8]
 800dee4:	8181      	strh	r1, [r0, #12]
 800dee6:	6643      	str	r3, [r0, #100]	@ 0x64
 800dee8:	81c2      	strh	r2, [r0, #14]
 800deea:	6183      	str	r3, [r0, #24]
 800deec:	4619      	mov	r1, r3
 800deee:	2208      	movs	r2, #8
 800def0:	305c      	adds	r0, #92	@ 0x5c
 800def2:	f000 f928 	bl	800e146 <memset>
 800def6:	4b0d      	ldr	r3, [pc, #52]	@ (800df2c <std+0x58>)
 800def8:	6224      	str	r4, [r4, #32]
 800defa:	6263      	str	r3, [r4, #36]	@ 0x24
 800defc:	4b0c      	ldr	r3, [pc, #48]	@ (800df30 <std+0x5c>)
 800defe:	62a3      	str	r3, [r4, #40]	@ 0x28
 800df00:	4b0c      	ldr	r3, [pc, #48]	@ (800df34 <std+0x60>)
 800df02:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800df04:	4b0c      	ldr	r3, [pc, #48]	@ (800df38 <std+0x64>)
 800df06:	6323      	str	r3, [r4, #48]	@ 0x30
 800df08:	4b0c      	ldr	r3, [pc, #48]	@ (800df3c <std+0x68>)
 800df0a:	429c      	cmp	r4, r3
 800df0c:	d006      	beq.n	800df1c <std+0x48>
 800df0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800df12:	4294      	cmp	r4, r2
 800df14:	d002      	beq.n	800df1c <std+0x48>
 800df16:	33d0      	adds	r3, #208	@ 0xd0
 800df18:	429c      	cmp	r4, r3
 800df1a:	d105      	bne.n	800df28 <std+0x54>
 800df1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800df20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df24:	f000 bff8 	b.w	800ef18 <__retarget_lock_init_recursive>
 800df28:	bd10      	pop	{r4, pc}
 800df2a:	bf00      	nop
 800df2c:	0800e0bd 	.word	0x0800e0bd
 800df30:	0800e0e3 	.word	0x0800e0e3
 800df34:	0800e11b 	.word	0x0800e11b
 800df38:	0800e13f 	.word	0x0800e13f
 800df3c:	20005a24 	.word	0x20005a24

0800df40 <stdio_exit_handler>:
 800df40:	4a02      	ldr	r2, [pc, #8]	@ (800df4c <stdio_exit_handler+0xc>)
 800df42:	4903      	ldr	r1, [pc, #12]	@ (800df50 <stdio_exit_handler+0x10>)
 800df44:	4803      	ldr	r0, [pc, #12]	@ (800df54 <stdio_exit_handler+0x14>)
 800df46:	f000 b869 	b.w	800e01c <_fwalk_sglue>
 800df4a:	bf00      	nop
 800df4c:	20000104 	.word	0x20000104
 800df50:	080114a9 	.word	0x080114a9
 800df54:	20000288 	.word	0x20000288

0800df58 <cleanup_stdio>:
 800df58:	6841      	ldr	r1, [r0, #4]
 800df5a:	4b0c      	ldr	r3, [pc, #48]	@ (800df8c <cleanup_stdio+0x34>)
 800df5c:	b510      	push	{r4, lr}
 800df5e:	4299      	cmp	r1, r3
 800df60:	4604      	mov	r4, r0
 800df62:	d001      	beq.n	800df68 <cleanup_stdio+0x10>
 800df64:	f003 faa0 	bl	80114a8 <_fflush_r>
 800df68:	68a1      	ldr	r1, [r4, #8]
 800df6a:	4b09      	ldr	r3, [pc, #36]	@ (800df90 <cleanup_stdio+0x38>)
 800df6c:	4299      	cmp	r1, r3
 800df6e:	d002      	beq.n	800df76 <cleanup_stdio+0x1e>
 800df70:	4620      	mov	r0, r4
 800df72:	f003 fa99 	bl	80114a8 <_fflush_r>
 800df76:	68e1      	ldr	r1, [r4, #12]
 800df78:	4b06      	ldr	r3, [pc, #24]	@ (800df94 <cleanup_stdio+0x3c>)
 800df7a:	4299      	cmp	r1, r3
 800df7c:	d004      	beq.n	800df88 <cleanup_stdio+0x30>
 800df7e:	4620      	mov	r0, r4
 800df80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df84:	f003 ba90 	b.w	80114a8 <_fflush_r>
 800df88:	bd10      	pop	{r4, pc}
 800df8a:	bf00      	nop
 800df8c:	20005a24 	.word	0x20005a24
 800df90:	20005a8c 	.word	0x20005a8c
 800df94:	20005af4 	.word	0x20005af4

0800df98 <global_stdio_init.part.0>:
 800df98:	b510      	push	{r4, lr}
 800df9a:	4b0b      	ldr	r3, [pc, #44]	@ (800dfc8 <global_stdio_init.part.0+0x30>)
 800df9c:	4c0b      	ldr	r4, [pc, #44]	@ (800dfcc <global_stdio_init.part.0+0x34>)
 800df9e:	4a0c      	ldr	r2, [pc, #48]	@ (800dfd0 <global_stdio_init.part.0+0x38>)
 800dfa0:	4620      	mov	r0, r4
 800dfa2:	601a      	str	r2, [r3, #0]
 800dfa4:	2104      	movs	r1, #4
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	f7ff ff94 	bl	800ded4 <std>
 800dfac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dfb0:	2201      	movs	r2, #1
 800dfb2:	2109      	movs	r1, #9
 800dfb4:	f7ff ff8e 	bl	800ded4 <std>
 800dfb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dfbc:	2202      	movs	r2, #2
 800dfbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dfc2:	2112      	movs	r1, #18
 800dfc4:	f7ff bf86 	b.w	800ded4 <std>
 800dfc8:	20005b5c 	.word	0x20005b5c
 800dfcc:	20005a24 	.word	0x20005a24
 800dfd0:	0800df41 	.word	0x0800df41

0800dfd4 <__sfp_lock_acquire>:
 800dfd4:	4801      	ldr	r0, [pc, #4]	@ (800dfdc <__sfp_lock_acquire+0x8>)
 800dfd6:	f000 bfa1 	b.w	800ef1c <__retarget_lock_acquire_recursive>
 800dfda:	bf00      	nop
 800dfdc:	20005b8b 	.word	0x20005b8b

0800dfe0 <__sfp_lock_release>:
 800dfe0:	4801      	ldr	r0, [pc, #4]	@ (800dfe8 <__sfp_lock_release+0x8>)
 800dfe2:	f000 bf9d 	b.w	800ef20 <__retarget_lock_release_recursive>
 800dfe6:	bf00      	nop
 800dfe8:	20005b8b 	.word	0x20005b8b

0800dfec <__sinit>:
 800dfec:	b510      	push	{r4, lr}
 800dfee:	4604      	mov	r4, r0
 800dff0:	f7ff fff0 	bl	800dfd4 <__sfp_lock_acquire>
 800dff4:	6a23      	ldr	r3, [r4, #32]
 800dff6:	b11b      	cbz	r3, 800e000 <__sinit+0x14>
 800dff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dffc:	f7ff bff0 	b.w	800dfe0 <__sfp_lock_release>
 800e000:	4b04      	ldr	r3, [pc, #16]	@ (800e014 <__sinit+0x28>)
 800e002:	6223      	str	r3, [r4, #32]
 800e004:	4b04      	ldr	r3, [pc, #16]	@ (800e018 <__sinit+0x2c>)
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d1f5      	bne.n	800dff8 <__sinit+0xc>
 800e00c:	f7ff ffc4 	bl	800df98 <global_stdio_init.part.0>
 800e010:	e7f2      	b.n	800dff8 <__sinit+0xc>
 800e012:	bf00      	nop
 800e014:	0800df59 	.word	0x0800df59
 800e018:	20005b5c 	.word	0x20005b5c

0800e01c <_fwalk_sglue>:
 800e01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e020:	4607      	mov	r7, r0
 800e022:	4688      	mov	r8, r1
 800e024:	4614      	mov	r4, r2
 800e026:	2600      	movs	r6, #0
 800e028:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e02c:	f1b9 0901 	subs.w	r9, r9, #1
 800e030:	d505      	bpl.n	800e03e <_fwalk_sglue+0x22>
 800e032:	6824      	ldr	r4, [r4, #0]
 800e034:	2c00      	cmp	r4, #0
 800e036:	d1f7      	bne.n	800e028 <_fwalk_sglue+0xc>
 800e038:	4630      	mov	r0, r6
 800e03a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e03e:	89ab      	ldrh	r3, [r5, #12]
 800e040:	2b01      	cmp	r3, #1
 800e042:	d907      	bls.n	800e054 <_fwalk_sglue+0x38>
 800e044:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e048:	3301      	adds	r3, #1
 800e04a:	d003      	beq.n	800e054 <_fwalk_sglue+0x38>
 800e04c:	4629      	mov	r1, r5
 800e04e:	4638      	mov	r0, r7
 800e050:	47c0      	blx	r8
 800e052:	4306      	orrs	r6, r0
 800e054:	3568      	adds	r5, #104	@ 0x68
 800e056:	e7e9      	b.n	800e02c <_fwalk_sglue+0x10>

0800e058 <iprintf>:
 800e058:	b40f      	push	{r0, r1, r2, r3}
 800e05a:	b507      	push	{r0, r1, r2, lr}
 800e05c:	4906      	ldr	r1, [pc, #24]	@ (800e078 <iprintf+0x20>)
 800e05e:	ab04      	add	r3, sp, #16
 800e060:	6808      	ldr	r0, [r1, #0]
 800e062:	f853 2b04 	ldr.w	r2, [r3], #4
 800e066:	6881      	ldr	r1, [r0, #8]
 800e068:	9301      	str	r3, [sp, #4]
 800e06a:	f003 f885 	bl	8011178 <_vfiprintf_r>
 800e06e:	b003      	add	sp, #12
 800e070:	f85d eb04 	ldr.w	lr, [sp], #4
 800e074:	b004      	add	sp, #16
 800e076:	4770      	bx	lr
 800e078:	20000284 	.word	0x20000284

0800e07c <siprintf>:
 800e07c:	b40e      	push	{r1, r2, r3}
 800e07e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e082:	b500      	push	{lr}
 800e084:	b09c      	sub	sp, #112	@ 0x70
 800e086:	ab1d      	add	r3, sp, #116	@ 0x74
 800e088:	9002      	str	r0, [sp, #8]
 800e08a:	9006      	str	r0, [sp, #24]
 800e08c:	9107      	str	r1, [sp, #28]
 800e08e:	9104      	str	r1, [sp, #16]
 800e090:	4808      	ldr	r0, [pc, #32]	@ (800e0b4 <siprintf+0x38>)
 800e092:	4909      	ldr	r1, [pc, #36]	@ (800e0b8 <siprintf+0x3c>)
 800e094:	f853 2b04 	ldr.w	r2, [r3], #4
 800e098:	9105      	str	r1, [sp, #20]
 800e09a:	6800      	ldr	r0, [r0, #0]
 800e09c:	a902      	add	r1, sp, #8
 800e09e:	9301      	str	r3, [sp, #4]
 800e0a0:	f002 ff46 	bl	8010f30 <_svfiprintf_r>
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	9b02      	ldr	r3, [sp, #8]
 800e0a8:	701a      	strb	r2, [r3, #0]
 800e0aa:	b01c      	add	sp, #112	@ 0x70
 800e0ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0b0:	b003      	add	sp, #12
 800e0b2:	4770      	bx	lr
 800e0b4:	20000284 	.word	0x20000284
 800e0b8:	ffff0208 	.word	0xffff0208

0800e0bc <__sread>:
 800e0bc:	b510      	push	{r4, lr}
 800e0be:	460c      	mov	r4, r1
 800e0c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0c4:	f000 feca 	bl	800ee5c <_read_r>
 800e0c8:	2800      	cmp	r0, #0
 800e0ca:	bfab      	itete	ge
 800e0cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e0ce:	89a3      	ldrhlt	r3, [r4, #12]
 800e0d0:	181b      	addge	r3, r3, r0
 800e0d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e0d6:	bfac      	ite	ge
 800e0d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e0da:	81a3      	strhlt	r3, [r4, #12]
 800e0dc:	bd10      	pop	{r4, pc}

0800e0de <__seofread>:
 800e0de:	2000      	movs	r0, #0
 800e0e0:	4770      	bx	lr

0800e0e2 <__swrite>:
 800e0e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0e6:	461f      	mov	r7, r3
 800e0e8:	898b      	ldrh	r3, [r1, #12]
 800e0ea:	4605      	mov	r5, r0
 800e0ec:	05db      	lsls	r3, r3, #23
 800e0ee:	460c      	mov	r4, r1
 800e0f0:	4616      	mov	r6, r2
 800e0f2:	d505      	bpl.n	800e100 <__swrite+0x1e>
 800e0f4:	2302      	movs	r3, #2
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0fc:	f000 fe9c 	bl	800ee38 <_lseek_r>
 800e100:	89a3      	ldrh	r3, [r4, #12]
 800e102:	4632      	mov	r2, r6
 800e104:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e108:	81a3      	strh	r3, [r4, #12]
 800e10a:	4628      	mov	r0, r5
 800e10c:	463b      	mov	r3, r7
 800e10e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e116:	f000 bec3 	b.w	800eea0 <_write_r>

0800e11a <__sseek>:
 800e11a:	b510      	push	{r4, lr}
 800e11c:	460c      	mov	r4, r1
 800e11e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e122:	f000 fe89 	bl	800ee38 <_lseek_r>
 800e126:	1c43      	adds	r3, r0, #1
 800e128:	89a3      	ldrh	r3, [r4, #12]
 800e12a:	bf15      	itete	ne
 800e12c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e12e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e132:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e136:	81a3      	strheq	r3, [r4, #12]
 800e138:	bf18      	it	ne
 800e13a:	81a3      	strhne	r3, [r4, #12]
 800e13c:	bd10      	pop	{r4, pc}

0800e13e <__sclose>:
 800e13e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e142:	f000 be13 	b.w	800ed6c <_close_r>

0800e146 <memset>:
 800e146:	4603      	mov	r3, r0
 800e148:	4402      	add	r2, r0
 800e14a:	4293      	cmp	r3, r2
 800e14c:	d100      	bne.n	800e150 <memset+0xa>
 800e14e:	4770      	bx	lr
 800e150:	f803 1b01 	strb.w	r1, [r3], #1
 800e154:	e7f9      	b.n	800e14a <memset+0x4>

0800e156 <strchr>:
 800e156:	4603      	mov	r3, r0
 800e158:	b2c9      	uxtb	r1, r1
 800e15a:	4618      	mov	r0, r3
 800e15c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e160:	b112      	cbz	r2, 800e168 <strchr+0x12>
 800e162:	428a      	cmp	r2, r1
 800e164:	d1f9      	bne.n	800e15a <strchr+0x4>
 800e166:	4770      	bx	lr
 800e168:	2900      	cmp	r1, #0
 800e16a:	bf18      	it	ne
 800e16c:	2000      	movne	r0, #0
 800e16e:	4770      	bx	lr

0800e170 <strncmp>:
 800e170:	b510      	push	{r4, lr}
 800e172:	b16a      	cbz	r2, 800e190 <strncmp+0x20>
 800e174:	3901      	subs	r1, #1
 800e176:	1884      	adds	r4, r0, r2
 800e178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e17c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e180:	429a      	cmp	r2, r3
 800e182:	d103      	bne.n	800e18c <strncmp+0x1c>
 800e184:	42a0      	cmp	r0, r4
 800e186:	d001      	beq.n	800e18c <strncmp+0x1c>
 800e188:	2a00      	cmp	r2, #0
 800e18a:	d1f5      	bne.n	800e178 <strncmp+0x8>
 800e18c:	1ad0      	subs	r0, r2, r3
 800e18e:	bd10      	pop	{r4, pc}
 800e190:	4610      	mov	r0, r2
 800e192:	e7fc      	b.n	800e18e <strncmp+0x1e>

0800e194 <strncpy>:
 800e194:	4603      	mov	r3, r0
 800e196:	b510      	push	{r4, lr}
 800e198:	3901      	subs	r1, #1
 800e19a:	b132      	cbz	r2, 800e1aa <strncpy+0x16>
 800e19c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e1a0:	3a01      	subs	r2, #1
 800e1a2:	f803 4b01 	strb.w	r4, [r3], #1
 800e1a6:	2c00      	cmp	r4, #0
 800e1a8:	d1f7      	bne.n	800e19a <strncpy+0x6>
 800e1aa:	2100      	movs	r1, #0
 800e1ac:	441a      	add	r2, r3
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d100      	bne.n	800e1b4 <strncpy+0x20>
 800e1b2:	bd10      	pop	{r4, pc}
 800e1b4:	f803 1b01 	strb.w	r1, [r3], #1
 800e1b8:	e7f9      	b.n	800e1ae <strncpy+0x1a>
	...

0800e1bc <strtok>:
 800e1bc:	4b16      	ldr	r3, [pc, #88]	@ (800e218 <strtok+0x5c>)
 800e1be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1c2:	681f      	ldr	r7, [r3, #0]
 800e1c4:	4605      	mov	r5, r0
 800e1c6:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e1c8:	460e      	mov	r6, r1
 800e1ca:	b9ec      	cbnz	r4, 800e208 <strtok+0x4c>
 800e1cc:	2050      	movs	r0, #80	@ 0x50
 800e1ce:	f7fe fa8d 	bl	800c6ec <malloc>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	6478      	str	r0, [r7, #68]	@ 0x44
 800e1d6:	b920      	cbnz	r0, 800e1e2 <strtok+0x26>
 800e1d8:	215b      	movs	r1, #91	@ 0x5b
 800e1da:	4b10      	ldr	r3, [pc, #64]	@ (800e21c <strtok+0x60>)
 800e1dc:	4810      	ldr	r0, [pc, #64]	@ (800e220 <strtok+0x64>)
 800e1de:	f000 fecf 	bl	800ef80 <__assert_func>
 800e1e2:	e9c0 4400 	strd	r4, r4, [r0]
 800e1e6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e1ea:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e1ee:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e1f2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e1f6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e1fa:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e1fe:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e202:	6184      	str	r4, [r0, #24]
 800e204:	7704      	strb	r4, [r0, #28]
 800e206:	6244      	str	r4, [r0, #36]	@ 0x24
 800e208:	4631      	mov	r1, r6
 800e20a:	4628      	mov	r0, r5
 800e20c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e20e:	2301      	movs	r3, #1
 800e210:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e214:	f000 b806 	b.w	800e224 <__strtok_r>
 800e218:	20000284 	.word	0x20000284
 800e21c:	08012463 	.word	0x08012463
 800e220:	0801247a 	.word	0x0801247a

0800e224 <__strtok_r>:
 800e224:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e226:	4604      	mov	r4, r0
 800e228:	b908      	cbnz	r0, 800e22e <__strtok_r+0xa>
 800e22a:	6814      	ldr	r4, [r2, #0]
 800e22c:	b144      	cbz	r4, 800e240 <__strtok_r+0x1c>
 800e22e:	460f      	mov	r7, r1
 800e230:	4620      	mov	r0, r4
 800e232:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e236:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e23a:	b91e      	cbnz	r6, 800e244 <__strtok_r+0x20>
 800e23c:	b965      	cbnz	r5, 800e258 <__strtok_r+0x34>
 800e23e:	6015      	str	r5, [r2, #0]
 800e240:	2000      	movs	r0, #0
 800e242:	e005      	b.n	800e250 <__strtok_r+0x2c>
 800e244:	42b5      	cmp	r5, r6
 800e246:	d1f6      	bne.n	800e236 <__strtok_r+0x12>
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d1f0      	bne.n	800e22e <__strtok_r+0xa>
 800e24c:	6014      	str	r4, [r2, #0]
 800e24e:	7003      	strb	r3, [r0, #0]
 800e250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e252:	461c      	mov	r4, r3
 800e254:	e00c      	b.n	800e270 <__strtok_r+0x4c>
 800e256:	b915      	cbnz	r5, 800e25e <__strtok_r+0x3a>
 800e258:	460e      	mov	r6, r1
 800e25a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e25e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e262:	42ab      	cmp	r3, r5
 800e264:	d1f7      	bne.n	800e256 <__strtok_r+0x32>
 800e266:	2b00      	cmp	r3, #0
 800e268:	d0f3      	beq.n	800e252 <__strtok_r+0x2e>
 800e26a:	2300      	movs	r3, #0
 800e26c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800e270:	6014      	str	r4, [r2, #0]
 800e272:	e7ed      	b.n	800e250 <__strtok_r+0x2c>

0800e274 <strstr>:
 800e274:	780a      	ldrb	r2, [r1, #0]
 800e276:	b570      	push	{r4, r5, r6, lr}
 800e278:	b96a      	cbnz	r2, 800e296 <strstr+0x22>
 800e27a:	bd70      	pop	{r4, r5, r6, pc}
 800e27c:	429a      	cmp	r2, r3
 800e27e:	d109      	bne.n	800e294 <strstr+0x20>
 800e280:	460c      	mov	r4, r1
 800e282:	4605      	mov	r5, r0
 800e284:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d0f6      	beq.n	800e27a <strstr+0x6>
 800e28c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e290:	429e      	cmp	r6, r3
 800e292:	d0f7      	beq.n	800e284 <strstr+0x10>
 800e294:	3001      	adds	r0, #1
 800e296:	7803      	ldrb	r3, [r0, #0]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d1ef      	bne.n	800e27c <strstr+0x8>
 800e29c:	4618      	mov	r0, r3
 800e29e:	e7ec      	b.n	800e27a <strstr+0x6>

0800e2a0 <validate_structure>:
 800e2a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2a2:	6801      	ldr	r1, [r0, #0]
 800e2a4:	4604      	mov	r4, r0
 800e2a6:	293b      	cmp	r1, #59	@ 0x3b
 800e2a8:	d911      	bls.n	800e2ce <validate_structure+0x2e>
 800e2aa:	223c      	movs	r2, #60	@ 0x3c
 800e2ac:	4668      	mov	r0, sp
 800e2ae:	f000 fe85 	bl	800efbc <div>
 800e2b2:	9a01      	ldr	r2, [sp, #4]
 800e2b4:	6863      	ldr	r3, [r4, #4]
 800e2b6:	9900      	ldr	r1, [sp, #0]
 800e2b8:	2a00      	cmp	r2, #0
 800e2ba:	440b      	add	r3, r1
 800e2bc:	6063      	str	r3, [r4, #4]
 800e2be:	bfbb      	ittet	lt
 800e2c0:	323c      	addlt	r2, #60	@ 0x3c
 800e2c2:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e2c6:	6022      	strge	r2, [r4, #0]
 800e2c8:	6022      	strlt	r2, [r4, #0]
 800e2ca:	bfb8      	it	lt
 800e2cc:	6063      	strlt	r3, [r4, #4]
 800e2ce:	6861      	ldr	r1, [r4, #4]
 800e2d0:	293b      	cmp	r1, #59	@ 0x3b
 800e2d2:	d911      	bls.n	800e2f8 <validate_structure+0x58>
 800e2d4:	223c      	movs	r2, #60	@ 0x3c
 800e2d6:	4668      	mov	r0, sp
 800e2d8:	f000 fe70 	bl	800efbc <div>
 800e2dc:	9a01      	ldr	r2, [sp, #4]
 800e2de:	68a3      	ldr	r3, [r4, #8]
 800e2e0:	9900      	ldr	r1, [sp, #0]
 800e2e2:	2a00      	cmp	r2, #0
 800e2e4:	440b      	add	r3, r1
 800e2e6:	60a3      	str	r3, [r4, #8]
 800e2e8:	bfbb      	ittet	lt
 800e2ea:	323c      	addlt	r2, #60	@ 0x3c
 800e2ec:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e2f0:	6062      	strge	r2, [r4, #4]
 800e2f2:	6062      	strlt	r2, [r4, #4]
 800e2f4:	bfb8      	it	lt
 800e2f6:	60a3      	strlt	r3, [r4, #8]
 800e2f8:	68a1      	ldr	r1, [r4, #8]
 800e2fa:	2917      	cmp	r1, #23
 800e2fc:	d911      	bls.n	800e322 <validate_structure+0x82>
 800e2fe:	2218      	movs	r2, #24
 800e300:	4668      	mov	r0, sp
 800e302:	f000 fe5b 	bl	800efbc <div>
 800e306:	9a01      	ldr	r2, [sp, #4]
 800e308:	68e3      	ldr	r3, [r4, #12]
 800e30a:	9900      	ldr	r1, [sp, #0]
 800e30c:	2a00      	cmp	r2, #0
 800e30e:	440b      	add	r3, r1
 800e310:	60e3      	str	r3, [r4, #12]
 800e312:	bfbb      	ittet	lt
 800e314:	3218      	addlt	r2, #24
 800e316:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e31a:	60a2      	strge	r2, [r4, #8]
 800e31c:	60a2      	strlt	r2, [r4, #8]
 800e31e:	bfb8      	it	lt
 800e320:	60e3      	strlt	r3, [r4, #12]
 800e322:	6921      	ldr	r1, [r4, #16]
 800e324:	290b      	cmp	r1, #11
 800e326:	d911      	bls.n	800e34c <validate_structure+0xac>
 800e328:	220c      	movs	r2, #12
 800e32a:	4668      	mov	r0, sp
 800e32c:	f000 fe46 	bl	800efbc <div>
 800e330:	9a01      	ldr	r2, [sp, #4]
 800e332:	6963      	ldr	r3, [r4, #20]
 800e334:	9900      	ldr	r1, [sp, #0]
 800e336:	2a00      	cmp	r2, #0
 800e338:	440b      	add	r3, r1
 800e33a:	6163      	str	r3, [r4, #20]
 800e33c:	bfbb      	ittet	lt
 800e33e:	320c      	addlt	r2, #12
 800e340:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e344:	6122      	strge	r2, [r4, #16]
 800e346:	6122      	strlt	r2, [r4, #16]
 800e348:	bfb8      	it	lt
 800e34a:	6163      	strlt	r3, [r4, #20]
 800e34c:	6963      	ldr	r3, [r4, #20]
 800e34e:	079a      	lsls	r2, r3, #30
 800e350:	d11c      	bne.n	800e38c <validate_structure+0xec>
 800e352:	2164      	movs	r1, #100	@ 0x64
 800e354:	fb93 f2f1 	sdiv	r2, r3, r1
 800e358:	fb01 3212 	mls	r2, r1, r2, r3
 800e35c:	b9c2      	cbnz	r2, 800e390 <validate_structure+0xf0>
 800e35e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e362:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800e366:	fb93 f1f2 	sdiv	r1, r3, r2
 800e36a:	fb02 3311 	mls	r3, r2, r1, r3
 800e36e:	2b00      	cmp	r3, #0
 800e370:	bf14      	ite	ne
 800e372:	231c      	movne	r3, #28
 800e374:	231d      	moveq	r3, #29
 800e376:	68e2      	ldr	r2, [r4, #12]
 800e378:	2a00      	cmp	r2, #0
 800e37a:	dc0b      	bgt.n	800e394 <validate_structure+0xf4>
 800e37c:	200b      	movs	r0, #11
 800e37e:	2164      	movs	r1, #100	@ 0x64
 800e380:	4d30      	ldr	r5, [pc, #192]	@ (800e444 <validate_structure+0x1a4>)
 800e382:	68e6      	ldr	r6, [r4, #12]
 800e384:	2e00      	cmp	r6, #0
 800e386:	dd30      	ble.n	800e3ea <validate_structure+0x14a>
 800e388:	b003      	add	sp, #12
 800e38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e38c:	231c      	movs	r3, #28
 800e38e:	e7f2      	b.n	800e376 <validate_structure+0xd6>
 800e390:	231d      	movs	r3, #29
 800e392:	e7f0      	b.n	800e376 <validate_structure+0xd6>
 800e394:	4d2b      	ldr	r5, [pc, #172]	@ (800e444 <validate_structure+0x1a4>)
 800e396:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800e39a:	2a01      	cmp	r2, #1
 800e39c:	bf0c      	ite	eq
 800e39e:	4618      	moveq	r0, r3
 800e3a0:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800e3a4:	4281      	cmp	r1, r0
 800e3a6:	ddef      	ble.n	800e388 <validate_structure+0xe8>
 800e3a8:	3201      	adds	r2, #1
 800e3aa:	1a09      	subs	r1, r1, r0
 800e3ac:	2a0c      	cmp	r2, #12
 800e3ae:	60e1      	str	r1, [r4, #12]
 800e3b0:	6122      	str	r2, [r4, #16]
 800e3b2:	d1f0      	bne.n	800e396 <validate_structure+0xf6>
 800e3b4:	2100      	movs	r1, #0
 800e3b6:	6963      	ldr	r3, [r4, #20]
 800e3b8:	6121      	str	r1, [r4, #16]
 800e3ba:	1c5a      	adds	r2, r3, #1
 800e3bc:	0791      	lsls	r1, r2, #30
 800e3be:	6162      	str	r2, [r4, #20]
 800e3c0:	d13c      	bne.n	800e43c <validate_structure+0x19c>
 800e3c2:	2164      	movs	r1, #100	@ 0x64
 800e3c4:	fb92 f0f1 	sdiv	r0, r2, r1
 800e3c8:	fb01 2210 	mls	r2, r1, r0, r2
 800e3cc:	2a00      	cmp	r2, #0
 800e3ce:	d137      	bne.n	800e440 <validate_structure+0x1a0>
 800e3d0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e3d4:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800e3d8:	fb93 f1f2 	sdiv	r1, r3, r2
 800e3dc:	fb02 3311 	mls	r3, r2, r1, r3
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	bf14      	ite	ne
 800e3e4:	231c      	movne	r3, #28
 800e3e6:	231d      	moveq	r3, #29
 800e3e8:	e7d5      	b.n	800e396 <validate_structure+0xf6>
 800e3ea:	6922      	ldr	r2, [r4, #16]
 800e3ec:	3a01      	subs	r2, #1
 800e3ee:	6122      	str	r2, [r4, #16]
 800e3f0:	3201      	adds	r2, #1
 800e3f2:	d116      	bne.n	800e422 <validate_structure+0x182>
 800e3f4:	6963      	ldr	r3, [r4, #20]
 800e3f6:	1e5a      	subs	r2, r3, #1
 800e3f8:	0797      	lsls	r7, r2, #30
 800e3fa:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800e3fe:	d119      	bne.n	800e434 <validate_structure+0x194>
 800e400:	fb92 f7f1 	sdiv	r7, r2, r1
 800e404:	fb01 2217 	mls	r2, r1, r7, r2
 800e408:	b9b2      	cbnz	r2, 800e438 <validate_structure+0x198>
 800e40a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e40e:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800e412:	fb93 f7f2 	sdiv	r7, r3, r2
 800e416:	fb02 3317 	mls	r3, r2, r7, r3
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	bf14      	ite	ne
 800e41e:	231c      	movne	r3, #28
 800e420:	231d      	moveq	r3, #29
 800e422:	6922      	ldr	r2, [r4, #16]
 800e424:	2a01      	cmp	r2, #1
 800e426:	bf0c      	ite	eq
 800e428:	461a      	moveq	r2, r3
 800e42a:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800e42e:	4432      	add	r2, r6
 800e430:	60e2      	str	r2, [r4, #12]
 800e432:	e7a6      	b.n	800e382 <validate_structure+0xe2>
 800e434:	231c      	movs	r3, #28
 800e436:	e7f4      	b.n	800e422 <validate_structure+0x182>
 800e438:	231d      	movs	r3, #29
 800e43a:	e7f2      	b.n	800e422 <validate_structure+0x182>
 800e43c:	231c      	movs	r3, #28
 800e43e:	e7aa      	b.n	800e396 <validate_structure+0xf6>
 800e440:	231d      	movs	r3, #29
 800e442:	e7a8      	b.n	800e396 <validate_structure+0xf6>
 800e444:	08012504 	.word	0x08012504

0800e448 <mktime>:
 800e448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e44c:	b085      	sub	sp, #20
 800e44e:	4607      	mov	r7, r0
 800e450:	f003 f93c 	bl	80116cc <__gettzinfo>
 800e454:	4681      	mov	r9, r0
 800e456:	4638      	mov	r0, r7
 800e458:	f7ff ff22 	bl	800e2a0 <validate_structure>
 800e45c:	e9d7 4300 	ldrd	r4, r3, [r7]
 800e460:	223c      	movs	r2, #60	@ 0x3c
 800e462:	fb02 4403 	mla	r4, r2, r3, r4
 800e466:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800e46a:	68bb      	ldr	r3, [r7, #8]
 800e46c:	697d      	ldr	r5, [r7, #20]
 800e46e:	fb02 4403 	mla	r4, r2, r3, r4
 800e472:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800e476:	4ac1      	ldr	r2, [pc, #772]	@ (800e77c <mktime+0x334>)
 800e478:	3e01      	subs	r6, #1
 800e47a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800e47e:	2b01      	cmp	r3, #1
 800e480:	4416      	add	r6, r2
 800e482:	dd11      	ble.n	800e4a8 <mktime+0x60>
 800e484:	07a9      	lsls	r1, r5, #30
 800e486:	d10f      	bne.n	800e4a8 <mktime+0x60>
 800e488:	2264      	movs	r2, #100	@ 0x64
 800e48a:	fb95 f3f2 	sdiv	r3, r5, r2
 800e48e:	fb02 5313 	mls	r3, r2, r3, r5
 800e492:	b943      	cbnz	r3, 800e4a6 <mktime+0x5e>
 800e494:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e498:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e49c:	fb93 f1f2 	sdiv	r1, r3, r2
 800e4a0:	fb02 3311 	mls	r3, r2, r1, r3
 800e4a4:	b903      	cbnz	r3, 800e4a8 <mktime+0x60>
 800e4a6:	3601      	adds	r6, #1
 800e4a8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800e4ac:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800e4b0:	3310      	adds	r3, #16
 800e4b2:	4293      	cmp	r3, r2
 800e4b4:	61fe      	str	r6, [r7, #28]
 800e4b6:	f200 8167 	bhi.w	800e788 <mktime+0x340>
 800e4ba:	2d46      	cmp	r5, #70	@ 0x46
 800e4bc:	f340 808e 	ble.w	800e5dc <mktime+0x194>
 800e4c0:	2346      	movs	r3, #70	@ 0x46
 800e4c2:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e4c6:	2164      	movs	r1, #100	@ 0x64
 800e4c8:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e4cc:	079a      	lsls	r2, r3, #30
 800e4ce:	d17f      	bne.n	800e5d0 <mktime+0x188>
 800e4d0:	fb93 f2f1 	sdiv	r2, r3, r1
 800e4d4:	fb01 3212 	mls	r2, r1, r2, r3
 800e4d8:	2a00      	cmp	r2, #0
 800e4da:	d17c      	bne.n	800e5d6 <mktime+0x18e>
 800e4dc:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e4e0:	fb92 fef0 	sdiv	lr, r2, r0
 800e4e4:	fb00 221e 	mls	r2, r0, lr, r2
 800e4e8:	2a00      	cmp	r2, #0
 800e4ea:	bf14      	ite	ne
 800e4ec:	4662      	movne	r2, ip
 800e4ee:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	429d      	cmp	r5, r3
 800e4f6:	4416      	add	r6, r2
 800e4f8:	d1e8      	bne.n	800e4cc <mktime+0x84>
 800e4fa:	4ba1      	ldr	r3, [pc, #644]	@ (800e780 <mktime+0x338>)
 800e4fc:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800e500:	fbc6 4803 	smlal	r4, r8, r6, r3
 800e504:	f000 f9f8 	bl	800e8f8 <__tz_lock>
 800e508:	f000 fa02 	bl	800e910 <_tzset_unlocked>
 800e50c:	4b9d      	ldr	r3, [pc, #628]	@ (800e784 <mktime+0x33c>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	2b00      	cmp	r3, #0
 800e512:	f000 8140 	beq.w	800e796 <mktime+0x34e>
 800e516:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800e51a:	6978      	ldr	r0, [r7, #20]
 800e51c:	4653      	mov	r3, sl
 800e51e:	2b01      	cmp	r3, #1
 800e520:	bfa8      	it	ge
 800e522:	2301      	movge	r3, #1
 800e524:	9301      	str	r3, [sp, #4]
 800e526:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e52a:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800e52e:	4283      	cmp	r3, r0
 800e530:	f040 8096 	bne.w	800e660 <mktime+0x218>
 800e534:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800e538:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800e53c:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800e540:	1a13      	subs	r3, r2, r0
 800e542:	9303      	str	r3, [sp, #12]
 800e544:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800e548:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800e54c:	9302      	str	r3, [sp, #8]
 800e54e:	9a02      	ldr	r2, [sp, #8]
 800e550:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e554:	ebb2 0e03 	subs.w	lr, r2, r3
 800e558:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800e55c:	4574      	cmp	r4, lr
 800e55e:	eb78 0201 	sbcs.w	r2, r8, r1
 800e562:	f280 8085 	bge.w	800e670 <mktime+0x228>
 800e566:	f8d9 2000 	ldr.w	r2, [r9]
 800e56a:	2a00      	cmp	r2, #0
 800e56c:	f000 808d 	beq.w	800e68a <mktime+0x242>
 800e570:	9a03      	ldr	r2, [sp, #12]
 800e572:	4294      	cmp	r4, r2
 800e574:	eb78 020b 	sbcs.w	r2, r8, fp
 800e578:	f2c0 810a 	blt.w	800e790 <mktime+0x348>
 800e57c:	4574      	cmp	r4, lr
 800e57e:	eb78 0101 	sbcs.w	r1, r8, r1
 800e582:	bfb4      	ite	lt
 800e584:	f04f 0b01 	movlt.w	fp, #1
 800e588:	f04f 0b00 	movge.w	fp, #0
 800e58c:	f1ba 0f00 	cmp.w	sl, #0
 800e590:	f280 8087 	bge.w	800e6a2 <mktime+0x25a>
 800e594:	f1bb 0f01 	cmp.w	fp, #1
 800e598:	f040 80ff 	bne.w	800e79a <mktime+0x352>
 800e59c:	f04f 0b01 	mov.w	fp, #1
 800e5a0:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800e5a4:	191c      	adds	r4, r3, r4
 800e5a6:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e5aa:	f000 f9ab 	bl	800e904 <__tz_unlock>
 800e5ae:	2307      	movs	r3, #7
 800e5b0:	3604      	adds	r6, #4
 800e5b2:	fb96 f3f3 	sdiv	r3, r6, r3
 800e5b6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e5ba:	1af6      	subs	r6, r6, r3
 800e5bc:	f100 80db 	bmi.w	800e776 <mktime+0x32e>
 800e5c0:	f8c7 b020 	str.w	fp, [r7, #32]
 800e5c4:	61be      	str	r6, [r7, #24]
 800e5c6:	4620      	mov	r0, r4
 800e5c8:	4641      	mov	r1, r8
 800e5ca:	b005      	add	sp, #20
 800e5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5d0:	f240 126d 	movw	r2, #365	@ 0x16d
 800e5d4:	e78d      	b.n	800e4f2 <mktime+0xaa>
 800e5d6:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e5da:	e78a      	b.n	800e4f2 <mktime+0xaa>
 800e5dc:	d08d      	beq.n	800e4fa <mktime+0xb2>
 800e5de:	2345      	movs	r3, #69	@ 0x45
 800e5e0:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e5e4:	2164      	movs	r1, #100	@ 0x64
 800e5e6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e5ea:	e012      	b.n	800e612 <mktime+0x1ca>
 800e5ec:	bb62      	cbnz	r2, 800e648 <mktime+0x200>
 800e5ee:	fb93 f2f1 	sdiv	r2, r3, r1
 800e5f2:	fb01 3212 	mls	r2, r1, r2, r3
 800e5f6:	bb52      	cbnz	r2, 800e64e <mktime+0x206>
 800e5f8:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e5fc:	fb92 fef0 	sdiv	lr, r2, r0
 800e600:	fb00 221e 	mls	r2, r0, lr, r2
 800e604:	2a00      	cmp	r2, #0
 800e606:	bf14      	ite	ne
 800e608:	4662      	movne	r2, ip
 800e60a:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e60e:	1ab6      	subs	r6, r6, r2
 800e610:	3b01      	subs	r3, #1
 800e612:	429d      	cmp	r5, r3
 800e614:	f003 0203 	and.w	r2, r3, #3
 800e618:	dbe8      	blt.n	800e5ec <mktime+0x1a4>
 800e61a:	b9da      	cbnz	r2, 800e654 <mktime+0x20c>
 800e61c:	2264      	movs	r2, #100	@ 0x64
 800e61e:	fb95 f3f2 	sdiv	r3, r5, r2
 800e622:	fb02 5313 	mls	r3, r2, r3, r5
 800e626:	b9c3      	cbnz	r3, 800e65a <mktime+0x212>
 800e628:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e62c:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e630:	fb93 f1f2 	sdiv	r1, r3, r2
 800e634:	fb02 3311 	mls	r3, r2, r1, r3
 800e638:	2b00      	cmp	r3, #0
 800e63a:	f240 136d 	movw	r3, #365	@ 0x16d
 800e63e:	bf08      	it	eq
 800e640:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800e644:	1af6      	subs	r6, r6, r3
 800e646:	e758      	b.n	800e4fa <mktime+0xb2>
 800e648:	f240 126d 	movw	r2, #365	@ 0x16d
 800e64c:	e7df      	b.n	800e60e <mktime+0x1c6>
 800e64e:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e652:	e7dc      	b.n	800e60e <mktime+0x1c6>
 800e654:	f240 136d 	movw	r3, #365	@ 0x16d
 800e658:	e7f4      	b.n	800e644 <mktime+0x1fc>
 800e65a:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800e65e:	e7f1      	b.n	800e644 <mktime+0x1fc>
 800e660:	f000 f8a2 	bl	800e7a8 <__tzcalc_limits>
 800e664:	2800      	cmp	r0, #0
 800e666:	f47f af65 	bne.w	800e534 <mktime+0xec>
 800e66a:	f8dd b004 	ldr.w	fp, [sp, #4]
 800e66e:	e791      	b.n	800e594 <mktime+0x14c>
 800e670:	9a02      	ldr	r2, [sp, #8]
 800e672:	1a12      	subs	r2, r2, r0
 800e674:	9202      	str	r2, [sp, #8]
 800e676:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800e67a:	eb6c 0c02 	sbc.w	ip, ip, r2
 800e67e:	9a02      	ldr	r2, [sp, #8]
 800e680:	4294      	cmp	r4, r2
 800e682:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800e686:	dbf0      	blt.n	800e66a <mktime+0x222>
 800e688:	e76d      	b.n	800e566 <mktime+0x11e>
 800e68a:	9a03      	ldr	r2, [sp, #12]
 800e68c:	4294      	cmp	r4, r2
 800e68e:	eb78 020b 	sbcs.w	r2, r8, fp
 800e692:	f6ff af73 	blt.w	800e57c <mktime+0x134>
 800e696:	f1ba 0f00 	cmp.w	sl, #0
 800e69a:	f6ff af7f 	blt.w	800e59c <mktime+0x154>
 800e69e:	f04f 0b01 	mov.w	fp, #1
 800e6a2:	9a01      	ldr	r2, [sp, #4]
 800e6a4:	ea82 020b 	eor.w	r2, r2, fp
 800e6a8:	2a01      	cmp	r2, #1
 800e6aa:	f47f af73 	bne.w	800e594 <mktime+0x14c>
 800e6ae:	f1bb 0f00 	cmp.w	fp, #0
 800e6b2:	d035      	beq.n	800e720 <mktime+0x2d8>
 800e6b4:	1a1b      	subs	r3, r3, r0
 800e6b6:	683a      	ldr	r2, [r7, #0]
 800e6b8:	191c      	adds	r4, r3, r4
 800e6ba:	441a      	add	r2, r3
 800e6bc:	603a      	str	r2, [r7, #0]
 800e6be:	4638      	mov	r0, r7
 800e6c0:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800e6c4:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e6c8:	f7ff fdea 	bl	800e2a0 <validate_structure>
 800e6cc:	68fa      	ldr	r2, [r7, #12]
 800e6ce:	ebb2 020a 	subs.w	r2, r2, sl
 800e6d2:	f43f af5f 	beq.w	800e594 <mktime+0x14c>
 800e6d6:	2a01      	cmp	r2, #1
 800e6d8:	dc24      	bgt.n	800e724 <mktime+0x2dc>
 800e6da:	1c93      	adds	r3, r2, #2
 800e6dc:	bfd8      	it	le
 800e6de:	2201      	movle	r2, #1
 800e6e0:	69fb      	ldr	r3, [r7, #28]
 800e6e2:	18d3      	adds	r3, r2, r3
 800e6e4:	d527      	bpl.n	800e736 <mktime+0x2ee>
 800e6e6:	1e6b      	subs	r3, r5, #1
 800e6e8:	0798      	lsls	r0, r3, #30
 800e6ea:	d11e      	bne.n	800e72a <mktime+0x2e2>
 800e6ec:	2164      	movs	r1, #100	@ 0x64
 800e6ee:	fb93 f0f1 	sdiv	r0, r3, r1
 800e6f2:	fb01 3310 	mls	r3, r1, r0, r3
 800e6f6:	b9db      	cbnz	r3, 800e730 <mktime+0x2e8>
 800e6f8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e6fc:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800e700:	fb95 f1f3 	sdiv	r1, r5, r3
 800e704:	fb03 5511 	mls	r5, r3, r1, r5
 800e708:	2d00      	cmp	r5, #0
 800e70a:	f240 136d 	movw	r3, #365	@ 0x16d
 800e70e:	bf18      	it	ne
 800e710:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800e714:	61fb      	str	r3, [r7, #28]
 800e716:	4416      	add	r6, r2
 800e718:	e73c      	b.n	800e594 <mktime+0x14c>
 800e71a:	f04f 0b00 	mov.w	fp, #0
 800e71e:	e7c0      	b.n	800e6a2 <mktime+0x25a>
 800e720:	1ac3      	subs	r3, r0, r3
 800e722:	e7c8      	b.n	800e6b6 <mktime+0x26e>
 800e724:	f04f 32ff 	mov.w	r2, #4294967295
 800e728:	e7da      	b.n	800e6e0 <mktime+0x298>
 800e72a:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800e72e:	e7f1      	b.n	800e714 <mktime+0x2cc>
 800e730:	f240 136d 	movw	r3, #365	@ 0x16d
 800e734:	e7ee      	b.n	800e714 <mktime+0x2cc>
 800e736:	07a9      	lsls	r1, r5, #30
 800e738:	d117      	bne.n	800e76a <mktime+0x322>
 800e73a:	2064      	movs	r0, #100	@ 0x64
 800e73c:	fb95 f1f0 	sdiv	r1, r5, r0
 800e740:	fb00 5111 	mls	r1, r0, r1, r5
 800e744:	b9a1      	cbnz	r1, 800e770 <mktime+0x328>
 800e746:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800e74a:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800e74e:	fb95 f0f1 	sdiv	r0, r5, r1
 800e752:	fb01 5510 	mls	r5, r1, r0, r5
 800e756:	2d00      	cmp	r5, #0
 800e758:	f240 116d 	movw	r1, #365	@ 0x16d
 800e75c:	bf08      	it	eq
 800e75e:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800e762:	428b      	cmp	r3, r1
 800e764:	bfa8      	it	ge
 800e766:	1a5b      	subge	r3, r3, r1
 800e768:	e7d4      	b.n	800e714 <mktime+0x2cc>
 800e76a:	f240 116d 	movw	r1, #365	@ 0x16d
 800e76e:	e7f8      	b.n	800e762 <mktime+0x31a>
 800e770:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800e774:	e7f5      	b.n	800e762 <mktime+0x31a>
 800e776:	3607      	adds	r6, #7
 800e778:	e722      	b.n	800e5c0 <mktime+0x178>
 800e77a:	bf00      	nop
 800e77c:	080124d4 	.word	0x080124d4
 800e780:	00015180 	.word	0x00015180
 800e784:	20005b80 	.word	0x20005b80
 800e788:	f04f 34ff 	mov.w	r4, #4294967295
 800e78c:	46a0      	mov	r8, r4
 800e78e:	e71a      	b.n	800e5c6 <mktime+0x17e>
 800e790:	f1ba 0f00 	cmp.w	sl, #0
 800e794:	dac1      	bge.n	800e71a <mktime+0x2d2>
 800e796:	f04f 0b00 	mov.w	fp, #0
 800e79a:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e79e:	191c      	adds	r4, r3, r4
 800e7a0:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e7a4:	e701      	b.n	800e5aa <mktime+0x162>
 800e7a6:	bf00      	nop

0800e7a8 <__tzcalc_limits>:
 800e7a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7ac:	4604      	mov	r4, r0
 800e7ae:	f002 ff8d 	bl	80116cc <__gettzinfo>
 800e7b2:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800e7b6:	429c      	cmp	r4, r3
 800e7b8:	f340 8098 	ble.w	800e8ec <__tzcalc_limits+0x144>
 800e7bc:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800e7c0:	f240 126d 	movw	r2, #365	@ 0x16d
 800e7c4:	19e5      	adds	r5, r4, r7
 800e7c6:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800e7ca:	10ad      	asrs	r5, r5, #2
 800e7cc:	fb02 5503 	mla	r5, r2, r3, r5
 800e7d0:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800e7d4:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800e7d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800e7dc:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800e7e0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e7e4:	441d      	add	r5, r3
 800e7e6:	eb04 030c 	add.w	r3, r4, ip
 800e7ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800e7ee:	4601      	mov	r1, r0
 800e7f0:	4f3f      	ldr	r7, [pc, #252]	@ (800e8f0 <__tzcalc_limits+0x148>)
 800e7f2:	6044      	str	r4, [r0, #4]
 800e7f4:	441d      	add	r5, r3
 800e7f6:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800e7fa:	7a0b      	ldrb	r3, [r1, #8]
 800e7fc:	694a      	ldr	r2, [r1, #20]
 800e7fe:	2b4a      	cmp	r3, #74	@ 0x4a
 800e800:	d133      	bne.n	800e86a <__tzcalc_limits+0xc2>
 800e802:	07a6      	lsls	r6, r4, #30
 800e804:	eb05 0302 	add.w	r3, r5, r2
 800e808:	d106      	bne.n	800e818 <__tzcalc_limits+0x70>
 800e80a:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800e80e:	fb94 f6fe 	sdiv	r6, r4, lr
 800e812:	fb0e 4616 	mls	r6, lr, r6, r4
 800e816:	b936      	cbnz	r6, 800e826 <__tzcalc_limits+0x7e>
 800e818:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800e81c:	fb94 f6fe 	sdiv	r6, r4, lr
 800e820:	fb0e 4616 	mls	r6, lr, r6, r4
 800e824:	b9fe      	cbnz	r6, 800e866 <__tzcalc_limits+0xbe>
 800e826:	2a3b      	cmp	r2, #59	@ 0x3b
 800e828:	bfd4      	ite	le
 800e82a:	2200      	movle	r2, #0
 800e82c:	2201      	movgt	r2, #1
 800e82e:	4413      	add	r3, r2
 800e830:	3b01      	subs	r3, #1
 800e832:	698a      	ldr	r2, [r1, #24]
 800e834:	17d6      	asrs	r6, r2, #31
 800e836:	fbc3 2607 	smlal	r2, r6, r3, r7
 800e83a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800e83c:	18d2      	adds	r2, r2, r3
 800e83e:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800e842:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800e846:	3128      	adds	r1, #40	@ 0x28
 800e848:	458c      	cmp	ip, r1
 800e84a:	d1d6      	bne.n	800e7fa <__tzcalc_limits+0x52>
 800e84c:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800e850:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800e854:	428c      	cmp	r4, r1
 800e856:	4193      	sbcs	r3, r2
 800e858:	bfb4      	ite	lt
 800e85a:	2301      	movlt	r3, #1
 800e85c:	2300      	movge	r3, #0
 800e85e:	6003      	str	r3, [r0, #0]
 800e860:	2001      	movs	r0, #1
 800e862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e866:	2200      	movs	r2, #0
 800e868:	e7e1      	b.n	800e82e <__tzcalc_limits+0x86>
 800e86a:	2b44      	cmp	r3, #68	@ 0x44
 800e86c:	d101      	bne.n	800e872 <__tzcalc_limits+0xca>
 800e86e:	18ab      	adds	r3, r5, r2
 800e870:	e7df      	b.n	800e832 <__tzcalc_limits+0x8a>
 800e872:	07a3      	lsls	r3, r4, #30
 800e874:	d105      	bne.n	800e882 <__tzcalc_limits+0xda>
 800e876:	2664      	movs	r6, #100	@ 0x64
 800e878:	fb94 f3f6 	sdiv	r3, r4, r6
 800e87c:	fb06 4313 	mls	r3, r6, r3, r4
 800e880:	bb73      	cbnz	r3, 800e8e0 <__tzcalc_limits+0x138>
 800e882:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e886:	fb94 f6f3 	sdiv	r6, r4, r3
 800e88a:	fb03 4616 	mls	r6, r3, r6, r4
 800e88e:	fab6 f686 	clz	r6, r6
 800e892:	0976      	lsrs	r6, r6, #5
 800e894:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800e898:	462b      	mov	r3, r5
 800e89a:	f04f 0800 	mov.w	r8, #0
 800e89e:	f8df e054 	ldr.w	lr, [pc, #84]	@ 800e8f4 <__tzcalc_limits+0x14c>
 800e8a2:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800e8a6:	fb0a e606 	mla	r6, sl, r6, lr
 800e8aa:	f108 0801 	add.w	r8, r8, #1
 800e8ae:	45c1      	cmp	r9, r8
 800e8b0:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800e8b4:	dc16      	bgt.n	800e8e4 <__tzcalc_limits+0x13c>
 800e8b6:	2607      	movs	r6, #7
 800e8b8:	f103 0804 	add.w	r8, r3, #4
 800e8bc:	fb98 f6f6 	sdiv	r6, r8, r6
 800e8c0:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800e8c4:	eba8 0606 	sub.w	r6, r8, r6
 800e8c8:	1b92      	subs	r2, r2, r6
 800e8ca:	690e      	ldr	r6, [r1, #16]
 800e8cc:	bf48      	it	mi
 800e8ce:	3207      	addmi	r2, #7
 800e8d0:	3e01      	subs	r6, #1
 800e8d2:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800e8d6:	4432      	add	r2, r6
 800e8d8:	4572      	cmp	r2, lr
 800e8da:	da05      	bge.n	800e8e8 <__tzcalc_limits+0x140>
 800e8dc:	4413      	add	r3, r2
 800e8de:	e7a8      	b.n	800e832 <__tzcalc_limits+0x8a>
 800e8e0:	2601      	movs	r6, #1
 800e8e2:	e7d7      	b.n	800e894 <__tzcalc_limits+0xec>
 800e8e4:	4473      	add	r3, lr
 800e8e6:	e7e0      	b.n	800e8aa <__tzcalc_limits+0x102>
 800e8e8:	3a07      	subs	r2, #7
 800e8ea:	e7f5      	b.n	800e8d8 <__tzcalc_limits+0x130>
 800e8ec:	2000      	movs	r0, #0
 800e8ee:	e7b8      	b.n	800e862 <__tzcalc_limits+0xba>
 800e8f0:	00015180 	.word	0x00015180
 800e8f4:	08012808 	.word	0x08012808

0800e8f8 <__tz_lock>:
 800e8f8:	4801      	ldr	r0, [pc, #4]	@ (800e900 <__tz_lock+0x8>)
 800e8fa:	f000 bb0e 	b.w	800ef1a <__retarget_lock_acquire>
 800e8fe:	bf00      	nop
 800e900:	20005b88 	.word	0x20005b88

0800e904 <__tz_unlock>:
 800e904:	4801      	ldr	r0, [pc, #4]	@ (800e90c <__tz_unlock+0x8>)
 800e906:	f000 bb0a 	b.w	800ef1e <__retarget_lock_release>
 800e90a:	bf00      	nop
 800e90c:	20005b88 	.word	0x20005b88

0800e910 <_tzset_unlocked>:
 800e910:	4b01      	ldr	r3, [pc, #4]	@ (800e918 <_tzset_unlocked+0x8>)
 800e912:	6818      	ldr	r0, [r3, #0]
 800e914:	f000 b802 	b.w	800e91c <_tzset_unlocked_r>
 800e918:	20000284 	.word	0x20000284

0800e91c <_tzset_unlocked_r>:
 800e91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e920:	b08d      	sub	sp, #52	@ 0x34
 800e922:	4607      	mov	r7, r0
 800e924:	f002 fed2 	bl	80116cc <__gettzinfo>
 800e928:	496d      	ldr	r1, [pc, #436]	@ (800eae0 <_tzset_unlocked_r+0x1c4>)
 800e92a:	4604      	mov	r4, r0
 800e92c:	4638      	mov	r0, r7
 800e92e:	f001 fd5d 	bl	80103ec <_getenv_r>
 800e932:	4d6c      	ldr	r5, [pc, #432]	@ (800eae4 <_tzset_unlocked_r+0x1c8>)
 800e934:	4606      	mov	r6, r0
 800e936:	bb10      	cbnz	r0, 800e97e <_tzset_unlocked_r+0x62>
 800e938:	4b6b      	ldr	r3, [pc, #428]	@ (800eae8 <_tzset_unlocked_r+0x1cc>)
 800e93a:	4a6c      	ldr	r2, [pc, #432]	@ (800eaec <_tzset_unlocked_r+0x1d0>)
 800e93c:	6018      	str	r0, [r3, #0]
 800e93e:	4b6c      	ldr	r3, [pc, #432]	@ (800eaf0 <_tzset_unlocked_r+0x1d4>)
 800e940:	214a      	movs	r1, #74	@ 0x4a
 800e942:	6018      	str	r0, [r3, #0]
 800e944:	4b6b      	ldr	r3, [pc, #428]	@ (800eaf4 <_tzset_unlocked_r+0x1d8>)
 800e946:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800e94a:	e9c3 2200 	strd	r2, r2, [r3]
 800e94e:	2200      	movs	r2, #0
 800e950:	2300      	movs	r3, #0
 800e952:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800e956:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800e95a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800e95e:	62a0      	str	r0, [r4, #40]	@ 0x28
 800e960:	6520      	str	r0, [r4, #80]	@ 0x50
 800e962:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800e966:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800e96a:	6828      	ldr	r0, [r5, #0]
 800e96c:	7221      	strb	r1, [r4, #8]
 800e96e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800e972:	f7fd fec3 	bl	800c6fc <free>
 800e976:	602e      	str	r6, [r5, #0]
 800e978:	b00d      	add	sp, #52	@ 0x34
 800e97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e97e:	6829      	ldr	r1, [r5, #0]
 800e980:	2900      	cmp	r1, #0
 800e982:	f040 808e 	bne.w	800eaa2 <_tzset_unlocked_r+0x186>
 800e986:	6828      	ldr	r0, [r5, #0]
 800e988:	f7fd feb8 	bl	800c6fc <free>
 800e98c:	4630      	mov	r0, r6
 800e98e:	f7f1 fc59 	bl	8000244 <strlen>
 800e992:	1c41      	adds	r1, r0, #1
 800e994:	4638      	mov	r0, r7
 800e996:	f7fd fedb 	bl	800c750 <_malloc_r>
 800e99a:	6028      	str	r0, [r5, #0]
 800e99c:	2800      	cmp	r0, #0
 800e99e:	f040 8086 	bne.w	800eaae <_tzset_unlocked_r+0x192>
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	4a52      	ldr	r2, [pc, #328]	@ (800eaf0 <_tzset_unlocked_r+0x1d4>)
 800e9a6:	2000      	movs	r0, #0
 800e9a8:	6013      	str	r3, [r2, #0]
 800e9aa:	2100      	movs	r1, #0
 800e9ac:	4a52      	ldr	r2, [pc, #328]	@ (800eaf8 <_tzset_unlocked_r+0x1dc>)
 800e9ae:	f8df 8144 	ldr.w	r8, [pc, #324]	@ 800eaf4 <_tzset_unlocked_r+0x1d8>
 800e9b2:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800e9b6:	e9c8 2200 	strd	r2, r2, [r8]
 800e9ba:	224a      	movs	r2, #74	@ 0x4a
 800e9bc:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800e9c0:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800e9c4:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800e9c8:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800e9cc:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800e9d0:	f8df a114 	ldr.w	sl, [pc, #276]	@ 800eae8 <_tzset_unlocked_r+0x1cc>
 800e9d4:	7222      	strb	r2, [r4, #8]
 800e9d6:	f8ca 3000 	str.w	r3, [sl]
 800e9da:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e9dc:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800e9e0:	6523      	str	r3, [r4, #80]	@ 0x50
 800e9e2:	7833      	ldrb	r3, [r6, #0]
 800e9e4:	2b3a      	cmp	r3, #58	@ 0x3a
 800e9e6:	bf08      	it	eq
 800e9e8:	3601      	addeq	r6, #1
 800e9ea:	7833      	ldrb	r3, [r6, #0]
 800e9ec:	2b3c      	cmp	r3, #60	@ 0x3c
 800e9ee:	d162      	bne.n	800eab6 <_tzset_unlocked_r+0x19a>
 800e9f0:	1c75      	adds	r5, r6, #1
 800e9f2:	4628      	mov	r0, r5
 800e9f4:	4a41      	ldr	r2, [pc, #260]	@ (800eafc <_tzset_unlocked_r+0x1e0>)
 800e9f6:	4942      	ldr	r1, [pc, #264]	@ (800eb00 <_tzset_unlocked_r+0x1e4>)
 800e9f8:	ab0a      	add	r3, sp, #40	@ 0x28
 800e9fa:	f002 fd8f 	bl	801151c <siscanf>
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	ddba      	ble.n	800e978 <_tzset_unlocked_r+0x5c>
 800ea02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea04:	1eda      	subs	r2, r3, #3
 800ea06:	2a07      	cmp	r2, #7
 800ea08:	d8b6      	bhi.n	800e978 <_tzset_unlocked_r+0x5c>
 800ea0a:	5ceb      	ldrb	r3, [r5, r3]
 800ea0c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ea0e:	d1b3      	bne.n	800e978 <_tzset_unlocked_r+0x5c>
 800ea10:	3602      	adds	r6, #2
 800ea12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea14:	18f5      	adds	r5, r6, r3
 800ea16:	5cf3      	ldrb	r3, [r6, r3]
 800ea18:	2b2d      	cmp	r3, #45	@ 0x2d
 800ea1a:	d15a      	bne.n	800ead2 <_tzset_unlocked_r+0x1b6>
 800ea1c:	f04f 39ff 	mov.w	r9, #4294967295
 800ea20:	3501      	adds	r5, #1
 800ea22:	2300      	movs	r3, #0
 800ea24:	af08      	add	r7, sp, #32
 800ea26:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ea2a:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ea2e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ea30:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800ea34:	9303      	str	r3, [sp, #12]
 800ea36:	f10d 031e 	add.w	r3, sp, #30
 800ea3a:	9300      	str	r3, [sp, #0]
 800ea3c:	4628      	mov	r0, r5
 800ea3e:	4931      	ldr	r1, [pc, #196]	@ (800eb04 <_tzset_unlocked_r+0x1e8>)
 800ea40:	ab0a      	add	r3, sp, #40	@ 0x28
 800ea42:	aa07      	add	r2, sp, #28
 800ea44:	f002 fd6a 	bl	801151c <siscanf>
 800ea48:	2800      	cmp	r0, #0
 800ea4a:	dd95      	ble.n	800e978 <_tzset_unlocked_r+0x5c>
 800ea4c:	223c      	movs	r2, #60	@ 0x3c
 800ea4e:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800ea52:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800ea56:	fb02 6603 	mla	r6, r2, r3, r6
 800ea5a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800ea5e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800ea62:	fb02 6603 	mla	r6, r2, r3, r6
 800ea66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea68:	fb09 f606 	mul.w	r6, r9, r6
 800ea6c:	eb05 0903 	add.w	r9, r5, r3
 800ea70:	5ceb      	ldrb	r3, [r5, r3]
 800ea72:	2b3c      	cmp	r3, #60	@ 0x3c
 800ea74:	f040 80e8 	bne.w	800ec48 <_tzset_unlocked_r+0x32c>
 800ea78:	f109 0501 	add.w	r5, r9, #1
 800ea7c:	4628      	mov	r0, r5
 800ea7e:	4a22      	ldr	r2, [pc, #136]	@ (800eb08 <_tzset_unlocked_r+0x1ec>)
 800ea80:	491f      	ldr	r1, [pc, #124]	@ (800eb00 <_tzset_unlocked_r+0x1e4>)
 800ea82:	ab0a      	add	r3, sp, #40	@ 0x28
 800ea84:	f002 fd4a 	bl	801151c <siscanf>
 800ea88:	2800      	cmp	r0, #0
 800ea8a:	dc41      	bgt.n	800eb10 <_tzset_unlocked_r+0x1f4>
 800ea8c:	f899 3001 	ldrb.w	r3, [r9, #1]
 800ea90:	2b3e      	cmp	r3, #62	@ 0x3e
 800ea92:	d13d      	bne.n	800eb10 <_tzset_unlocked_r+0x1f4>
 800ea94:	4b19      	ldr	r3, [pc, #100]	@ (800eafc <_tzset_unlocked_r+0x1e0>)
 800ea96:	62a6      	str	r6, [r4, #40]	@ 0x28
 800ea98:	e9c8 3300 	strd	r3, r3, [r8]
 800ea9c:	f8ca 6000 	str.w	r6, [sl]
 800eaa0:	e76a      	b.n	800e978 <_tzset_unlocked_r+0x5c>
 800eaa2:	f7f1 fbc5 	bl	8000230 <strcmp>
 800eaa6:	2800      	cmp	r0, #0
 800eaa8:	f47f af6d 	bne.w	800e986 <_tzset_unlocked_r+0x6a>
 800eaac:	e764      	b.n	800e978 <_tzset_unlocked_r+0x5c>
 800eaae:	4631      	mov	r1, r6
 800eab0:	f000 fa37 	bl	800ef22 <strcpy>
 800eab4:	e775      	b.n	800e9a2 <_tzset_unlocked_r+0x86>
 800eab6:	4630      	mov	r0, r6
 800eab8:	4a10      	ldr	r2, [pc, #64]	@ (800eafc <_tzset_unlocked_r+0x1e0>)
 800eaba:	4914      	ldr	r1, [pc, #80]	@ (800eb0c <_tzset_unlocked_r+0x1f0>)
 800eabc:	ab0a      	add	r3, sp, #40	@ 0x28
 800eabe:	f002 fd2d 	bl	801151c <siscanf>
 800eac2:	2800      	cmp	r0, #0
 800eac4:	f77f af58 	ble.w	800e978 <_tzset_unlocked_r+0x5c>
 800eac8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eaca:	3b03      	subs	r3, #3
 800eacc:	2b07      	cmp	r3, #7
 800eace:	d9a0      	bls.n	800ea12 <_tzset_unlocked_r+0xf6>
 800ead0:	e752      	b.n	800e978 <_tzset_unlocked_r+0x5c>
 800ead2:	2b2b      	cmp	r3, #43	@ 0x2b
 800ead4:	f04f 0901 	mov.w	r9, #1
 800ead8:	bf08      	it	eq
 800eada:	3501      	addeq	r5, #1
 800eadc:	e7a1      	b.n	800ea22 <_tzset_unlocked_r+0x106>
 800eade:	bf00      	nop
 800eae0:	08012534 	.word	0x08012534
 800eae4:	20005b60 	.word	0x20005b60
 800eae8:	20005b7c 	.word	0x20005b7c
 800eaec:	08012537 	.word	0x08012537
 800eaf0:	20005b80 	.word	0x20005b80
 800eaf4:	20000110 	.word	0x20000110
 800eaf8:	080125c5 	.word	0x080125c5
 800eafc:	20005b70 	.word	0x20005b70
 800eb00:	0801253b 	.word	0x0801253b
 800eb04:	08012570 	.word	0x08012570
 800eb08:	20005b64 	.word	0x20005b64
 800eb0c:	0801254e 	.word	0x0801254e
 800eb10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb12:	1eda      	subs	r2, r3, #3
 800eb14:	2a07      	cmp	r2, #7
 800eb16:	f63f af2f 	bhi.w	800e978 <_tzset_unlocked_r+0x5c>
 800eb1a:	5ceb      	ldrb	r3, [r5, r3]
 800eb1c:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb1e:	f47f af2b 	bne.w	800e978 <_tzset_unlocked_r+0x5c>
 800eb22:	f109 0902 	add.w	r9, r9, #2
 800eb26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb28:	eb09 0503 	add.w	r5, r9, r3
 800eb2c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800eb30:	2b2d      	cmp	r3, #45	@ 0x2d
 800eb32:	f040 8098 	bne.w	800ec66 <_tzset_unlocked_r+0x34a>
 800eb36:	f04f 39ff 	mov.w	r9, #4294967295
 800eb3a:	3501      	adds	r5, #1
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	f8ad 301c 	strh.w	r3, [sp, #28]
 800eb42:	f8ad 301e 	strh.w	r3, [sp, #30]
 800eb46:	f8ad 3020 	strh.w	r3, [sp, #32]
 800eb4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb4c:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb4e:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800eb52:	9301      	str	r3, [sp, #4]
 800eb54:	f10d 031e 	add.w	r3, sp, #30
 800eb58:	9300      	str	r3, [sp, #0]
 800eb5a:	4628      	mov	r0, r5
 800eb5c:	497a      	ldr	r1, [pc, #488]	@ (800ed48 <_tzset_unlocked_r+0x42c>)
 800eb5e:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb60:	aa07      	add	r2, sp, #28
 800eb62:	f002 fcdb 	bl	801151c <siscanf>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	f300 8083 	bgt.w	800ec72 <_tzset_unlocked_r+0x356>
 800eb6c:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800eb70:	4627      	mov	r7, r4
 800eb72:	f04f 0b00 	mov.w	fp, #0
 800eb76:	9304      	str	r3, [sp, #16]
 800eb78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb7a:	441d      	add	r5, r3
 800eb7c:	782b      	ldrb	r3, [r5, #0]
 800eb7e:	2b2c      	cmp	r3, #44	@ 0x2c
 800eb80:	bf08      	it	eq
 800eb82:	3501      	addeq	r5, #1
 800eb84:	f895 9000 	ldrb.w	r9, [r5]
 800eb88:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800eb8c:	f040 8084 	bne.w	800ec98 <_tzset_unlocked_r+0x37c>
 800eb90:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb92:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800eb96:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800eb9a:	aa09      	add	r2, sp, #36	@ 0x24
 800eb9c:	9200      	str	r2, [sp, #0]
 800eb9e:	4628      	mov	r0, r5
 800eba0:	496a      	ldr	r1, [pc, #424]	@ (800ed4c <_tzset_unlocked_r+0x430>)
 800eba2:	9303      	str	r3, [sp, #12]
 800eba4:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800eba8:	f002 fcb8 	bl	801151c <siscanf>
 800ebac:	2803      	cmp	r0, #3
 800ebae:	f47f aee3 	bne.w	800e978 <_tzset_unlocked_r+0x5c>
 800ebb2:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800ebb6:	1e4b      	subs	r3, r1, #1
 800ebb8:	2b0b      	cmp	r3, #11
 800ebba:	f63f aedd 	bhi.w	800e978 <_tzset_unlocked_r+0x5c>
 800ebbe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800ebc2:	1e53      	subs	r3, r2, #1
 800ebc4:	2b04      	cmp	r3, #4
 800ebc6:	f63f aed7 	bhi.w	800e978 <_tzset_unlocked_r+0x5c>
 800ebca:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800ebce:	2b06      	cmp	r3, #6
 800ebd0:	f63f aed2 	bhi.w	800e978 <_tzset_unlocked_r+0x5c>
 800ebd4:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800ebd8:	f887 9008 	strb.w	r9, [r7, #8]
 800ebdc:	617b      	str	r3, [r7, #20]
 800ebde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebe0:	eb05 0903 	add.w	r9, r5, r3
 800ebe4:	2500      	movs	r5, #0
 800ebe6:	f04f 0302 	mov.w	r3, #2
 800ebea:	f8ad 501e 	strh.w	r5, [sp, #30]
 800ebee:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ebf2:	f8ad 5020 	strh.w	r5, [sp, #32]
 800ebf6:	950a      	str	r5, [sp, #40]	@ 0x28
 800ebf8:	f899 3000 	ldrb.w	r3, [r9]
 800ebfc:	2b2f      	cmp	r3, #47	@ 0x2f
 800ebfe:	d177      	bne.n	800ecf0 <_tzset_unlocked_r+0x3d4>
 800ec00:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec02:	aa08      	add	r2, sp, #32
 800ec04:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ec08:	f10d 021e 	add.w	r2, sp, #30
 800ec0c:	9200      	str	r2, [sp, #0]
 800ec0e:	4648      	mov	r0, r9
 800ec10:	494f      	ldr	r1, [pc, #316]	@ (800ed50 <_tzset_unlocked_r+0x434>)
 800ec12:	9303      	str	r3, [sp, #12]
 800ec14:	aa07      	add	r2, sp, #28
 800ec16:	f002 fc81 	bl	801151c <siscanf>
 800ec1a:	42a8      	cmp	r0, r5
 800ec1c:	dc68      	bgt.n	800ecf0 <_tzset_unlocked_r+0x3d4>
 800ec1e:	214a      	movs	r1, #74	@ 0x4a
 800ec20:	2200      	movs	r2, #0
 800ec22:	2300      	movs	r3, #0
 800ec24:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800ec28:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ec2c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800ec30:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800ec34:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800ec38:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800ec3c:	7221      	strb	r1, [r4, #8]
 800ec3e:	62a5      	str	r5, [r4, #40]	@ 0x28
 800ec40:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800ec44:	6525      	str	r5, [r4, #80]	@ 0x50
 800ec46:	e697      	b.n	800e978 <_tzset_unlocked_r+0x5c>
 800ec48:	4648      	mov	r0, r9
 800ec4a:	4a42      	ldr	r2, [pc, #264]	@ (800ed54 <_tzset_unlocked_r+0x438>)
 800ec4c:	4942      	ldr	r1, [pc, #264]	@ (800ed58 <_tzset_unlocked_r+0x43c>)
 800ec4e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec50:	f002 fc64 	bl	801151c <siscanf>
 800ec54:	2800      	cmp	r0, #0
 800ec56:	f77f af1d 	ble.w	800ea94 <_tzset_unlocked_r+0x178>
 800ec5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec5c:	3b03      	subs	r3, #3
 800ec5e:	2b07      	cmp	r3, #7
 800ec60:	f67f af61 	bls.w	800eb26 <_tzset_unlocked_r+0x20a>
 800ec64:	e688      	b.n	800e978 <_tzset_unlocked_r+0x5c>
 800ec66:	2b2b      	cmp	r3, #43	@ 0x2b
 800ec68:	f04f 0901 	mov.w	r9, #1
 800ec6c:	bf08      	it	eq
 800ec6e:	3501      	addeq	r5, #1
 800ec70:	e764      	b.n	800eb3c <_tzset_unlocked_r+0x220>
 800ec72:	213c      	movs	r1, #60	@ 0x3c
 800ec74:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ec78:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ec7c:	fb01 3302 	mla	r3, r1, r2, r3
 800ec80:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ec84:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ec88:	fb01 3302 	mla	r3, r1, r2, r3
 800ec8c:	fb09 f303 	mul.w	r3, r9, r3
 800ec90:	e76e      	b.n	800eb70 <_tzset_unlocked_r+0x254>
 800ec92:	f04f 0b01 	mov.w	fp, #1
 800ec96:	e771      	b.n	800eb7c <_tzset_unlocked_r+0x260>
 800ec98:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800ec9c:	bf0a      	itet	eq
 800ec9e:	464b      	moveq	r3, r9
 800eca0:	2344      	movne	r3, #68	@ 0x44
 800eca2:	3501      	addeq	r5, #1
 800eca4:	220a      	movs	r2, #10
 800eca6:	4628      	mov	r0, r5
 800eca8:	a90b      	add	r1, sp, #44	@ 0x2c
 800ecaa:	9305      	str	r3, [sp, #20]
 800ecac:	f002 f8ce 	bl	8010e4c <strtoul>
 800ecb0:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800ecb4:	9b05      	ldr	r3, [sp, #20]
 800ecb6:	45a9      	cmp	r9, r5
 800ecb8:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800ecbc:	d114      	bne.n	800ece8 <_tzset_unlocked_r+0x3cc>
 800ecbe:	234d      	movs	r3, #77	@ 0x4d
 800ecc0:	f1bb 0f00 	cmp.w	fp, #0
 800ecc4:	d107      	bne.n	800ecd6 <_tzset_unlocked_r+0x3ba>
 800ecc6:	2103      	movs	r1, #3
 800ecc8:	7223      	strb	r3, [r4, #8]
 800ecca:	2302      	movs	r3, #2
 800eccc:	f8c4 b014 	str.w	fp, [r4, #20]
 800ecd0:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800ecd4:	e786      	b.n	800ebe4 <_tzset_unlocked_r+0x2c8>
 800ecd6:	220b      	movs	r2, #11
 800ecd8:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800ecdc:	2301      	movs	r3, #1
 800ecde:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800ece2:	2300      	movs	r3, #0
 800ece4:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800ece6:	e77d      	b.n	800ebe4 <_tzset_unlocked_r+0x2c8>
 800ece8:	b280      	uxth	r0, r0
 800ecea:	723b      	strb	r3, [r7, #8]
 800ecec:	6178      	str	r0, [r7, #20]
 800ecee:	e779      	b.n	800ebe4 <_tzset_unlocked_r+0x2c8>
 800ecf0:	213c      	movs	r1, #60	@ 0x3c
 800ecf2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ecf6:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ecfa:	3728      	adds	r7, #40	@ 0x28
 800ecfc:	fb01 3302 	mla	r3, r1, r2, r3
 800ed00:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ed04:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ed08:	fb01 3302 	mla	r3, r1, r2, r3
 800ed0c:	f847 3c10 	str.w	r3, [r7, #-16]
 800ed10:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ed12:	444d      	add	r5, r9
 800ed14:	f1bb 0f00 	cmp.w	fp, #0
 800ed18:	d0bb      	beq.n	800ec92 <_tzset_unlocked_r+0x376>
 800ed1a:	9b04      	ldr	r3, [sp, #16]
 800ed1c:	6860      	ldr	r0, [r4, #4]
 800ed1e:	6523      	str	r3, [r4, #80]	@ 0x50
 800ed20:	4b0e      	ldr	r3, [pc, #56]	@ (800ed5c <_tzset_unlocked_r+0x440>)
 800ed22:	62a6      	str	r6, [r4, #40]	@ 0x28
 800ed24:	f8c8 3000 	str.w	r3, [r8]
 800ed28:	4b0a      	ldr	r3, [pc, #40]	@ (800ed54 <_tzset_unlocked_r+0x438>)
 800ed2a:	f8c8 3004 	str.w	r3, [r8, #4]
 800ed2e:	f7ff fd3b 	bl	800e7a8 <__tzcalc_limits>
 800ed32:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ed34:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800ed36:	f8ca 2000 	str.w	r2, [sl]
 800ed3a:	1a9b      	subs	r3, r3, r2
 800ed3c:	bf18      	it	ne
 800ed3e:	2301      	movne	r3, #1
 800ed40:	4a07      	ldr	r2, [pc, #28]	@ (800ed60 <_tzset_unlocked_r+0x444>)
 800ed42:	6013      	str	r3, [r2, #0]
 800ed44:	e618      	b.n	800e978 <_tzset_unlocked_r+0x5c>
 800ed46:	bf00      	nop
 800ed48:	08012570 	.word	0x08012570
 800ed4c:	0801255c 	.word	0x0801255c
 800ed50:	0801256f 	.word	0x0801256f
 800ed54:	20005b64 	.word	0x20005b64
 800ed58:	0801254e 	.word	0x0801254e
 800ed5c:	20005b70 	.word	0x20005b70
 800ed60:	20005b80 	.word	0x20005b80

0800ed64 <_localeconv_r>:
 800ed64:	4800      	ldr	r0, [pc, #0]	@ (800ed68 <_localeconv_r+0x4>)
 800ed66:	4770      	bx	lr
 800ed68:	20000208 	.word	0x20000208

0800ed6c <_close_r>:
 800ed6c:	b538      	push	{r3, r4, r5, lr}
 800ed6e:	2300      	movs	r3, #0
 800ed70:	4d05      	ldr	r5, [pc, #20]	@ (800ed88 <_close_r+0x1c>)
 800ed72:	4604      	mov	r4, r0
 800ed74:	4608      	mov	r0, r1
 800ed76:	602b      	str	r3, [r5, #0]
 800ed78:	f7f5 fac6 	bl	8004308 <_close>
 800ed7c:	1c43      	adds	r3, r0, #1
 800ed7e:	d102      	bne.n	800ed86 <_close_r+0x1a>
 800ed80:	682b      	ldr	r3, [r5, #0]
 800ed82:	b103      	cbz	r3, 800ed86 <_close_r+0x1a>
 800ed84:	6023      	str	r3, [r4, #0]
 800ed86:	bd38      	pop	{r3, r4, r5, pc}
 800ed88:	20005b84 	.word	0x20005b84

0800ed8c <_reclaim_reent>:
 800ed8c:	4b29      	ldr	r3, [pc, #164]	@ (800ee34 <_reclaim_reent+0xa8>)
 800ed8e:	b570      	push	{r4, r5, r6, lr}
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	4604      	mov	r4, r0
 800ed94:	4283      	cmp	r3, r0
 800ed96:	d04b      	beq.n	800ee30 <_reclaim_reent+0xa4>
 800ed98:	69c3      	ldr	r3, [r0, #28]
 800ed9a:	b1ab      	cbz	r3, 800edc8 <_reclaim_reent+0x3c>
 800ed9c:	68db      	ldr	r3, [r3, #12]
 800ed9e:	b16b      	cbz	r3, 800edbc <_reclaim_reent+0x30>
 800eda0:	2500      	movs	r5, #0
 800eda2:	69e3      	ldr	r3, [r4, #28]
 800eda4:	68db      	ldr	r3, [r3, #12]
 800eda6:	5959      	ldr	r1, [r3, r5]
 800eda8:	2900      	cmp	r1, #0
 800edaa:	d13b      	bne.n	800ee24 <_reclaim_reent+0x98>
 800edac:	3504      	adds	r5, #4
 800edae:	2d80      	cmp	r5, #128	@ 0x80
 800edb0:	d1f7      	bne.n	800eda2 <_reclaim_reent+0x16>
 800edb2:	69e3      	ldr	r3, [r4, #28]
 800edb4:	4620      	mov	r0, r4
 800edb6:	68d9      	ldr	r1, [r3, #12]
 800edb8:	f000 ff5a 	bl	800fc70 <_free_r>
 800edbc:	69e3      	ldr	r3, [r4, #28]
 800edbe:	6819      	ldr	r1, [r3, #0]
 800edc0:	b111      	cbz	r1, 800edc8 <_reclaim_reent+0x3c>
 800edc2:	4620      	mov	r0, r4
 800edc4:	f000 ff54 	bl	800fc70 <_free_r>
 800edc8:	6961      	ldr	r1, [r4, #20]
 800edca:	b111      	cbz	r1, 800edd2 <_reclaim_reent+0x46>
 800edcc:	4620      	mov	r0, r4
 800edce:	f000 ff4f 	bl	800fc70 <_free_r>
 800edd2:	69e1      	ldr	r1, [r4, #28]
 800edd4:	b111      	cbz	r1, 800eddc <_reclaim_reent+0x50>
 800edd6:	4620      	mov	r0, r4
 800edd8:	f000 ff4a 	bl	800fc70 <_free_r>
 800eddc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800edde:	b111      	cbz	r1, 800ede6 <_reclaim_reent+0x5a>
 800ede0:	4620      	mov	r0, r4
 800ede2:	f000 ff45 	bl	800fc70 <_free_r>
 800ede6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ede8:	b111      	cbz	r1, 800edf0 <_reclaim_reent+0x64>
 800edea:	4620      	mov	r0, r4
 800edec:	f000 ff40 	bl	800fc70 <_free_r>
 800edf0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800edf2:	b111      	cbz	r1, 800edfa <_reclaim_reent+0x6e>
 800edf4:	4620      	mov	r0, r4
 800edf6:	f000 ff3b 	bl	800fc70 <_free_r>
 800edfa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800edfc:	b111      	cbz	r1, 800ee04 <_reclaim_reent+0x78>
 800edfe:	4620      	mov	r0, r4
 800ee00:	f000 ff36 	bl	800fc70 <_free_r>
 800ee04:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ee06:	b111      	cbz	r1, 800ee0e <_reclaim_reent+0x82>
 800ee08:	4620      	mov	r0, r4
 800ee0a:	f000 ff31 	bl	800fc70 <_free_r>
 800ee0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ee10:	b111      	cbz	r1, 800ee18 <_reclaim_reent+0x8c>
 800ee12:	4620      	mov	r0, r4
 800ee14:	f000 ff2c 	bl	800fc70 <_free_r>
 800ee18:	6a23      	ldr	r3, [r4, #32]
 800ee1a:	b14b      	cbz	r3, 800ee30 <_reclaim_reent+0xa4>
 800ee1c:	4620      	mov	r0, r4
 800ee1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ee22:	4718      	bx	r3
 800ee24:	680e      	ldr	r6, [r1, #0]
 800ee26:	4620      	mov	r0, r4
 800ee28:	f000 ff22 	bl	800fc70 <_free_r>
 800ee2c:	4631      	mov	r1, r6
 800ee2e:	e7bb      	b.n	800eda8 <_reclaim_reent+0x1c>
 800ee30:	bd70      	pop	{r4, r5, r6, pc}
 800ee32:	bf00      	nop
 800ee34:	20000284 	.word	0x20000284

0800ee38 <_lseek_r>:
 800ee38:	b538      	push	{r3, r4, r5, lr}
 800ee3a:	4604      	mov	r4, r0
 800ee3c:	4608      	mov	r0, r1
 800ee3e:	4611      	mov	r1, r2
 800ee40:	2200      	movs	r2, #0
 800ee42:	4d05      	ldr	r5, [pc, #20]	@ (800ee58 <_lseek_r+0x20>)
 800ee44:	602a      	str	r2, [r5, #0]
 800ee46:	461a      	mov	r2, r3
 800ee48:	f7f5 fa82 	bl	8004350 <_lseek>
 800ee4c:	1c43      	adds	r3, r0, #1
 800ee4e:	d102      	bne.n	800ee56 <_lseek_r+0x1e>
 800ee50:	682b      	ldr	r3, [r5, #0]
 800ee52:	b103      	cbz	r3, 800ee56 <_lseek_r+0x1e>
 800ee54:	6023      	str	r3, [r4, #0]
 800ee56:	bd38      	pop	{r3, r4, r5, pc}
 800ee58:	20005b84 	.word	0x20005b84

0800ee5c <_read_r>:
 800ee5c:	b538      	push	{r3, r4, r5, lr}
 800ee5e:	4604      	mov	r4, r0
 800ee60:	4608      	mov	r0, r1
 800ee62:	4611      	mov	r1, r2
 800ee64:	2200      	movs	r2, #0
 800ee66:	4d05      	ldr	r5, [pc, #20]	@ (800ee7c <_read_r+0x20>)
 800ee68:	602a      	str	r2, [r5, #0]
 800ee6a:	461a      	mov	r2, r3
 800ee6c:	f7f2 fb73 	bl	8001556 <_read>
 800ee70:	1c43      	adds	r3, r0, #1
 800ee72:	d102      	bne.n	800ee7a <_read_r+0x1e>
 800ee74:	682b      	ldr	r3, [r5, #0]
 800ee76:	b103      	cbz	r3, 800ee7a <_read_r+0x1e>
 800ee78:	6023      	str	r3, [r4, #0]
 800ee7a:	bd38      	pop	{r3, r4, r5, pc}
 800ee7c:	20005b84 	.word	0x20005b84

0800ee80 <_sbrk_r>:
 800ee80:	b538      	push	{r3, r4, r5, lr}
 800ee82:	2300      	movs	r3, #0
 800ee84:	4d05      	ldr	r5, [pc, #20]	@ (800ee9c <_sbrk_r+0x1c>)
 800ee86:	4604      	mov	r4, r0
 800ee88:	4608      	mov	r0, r1
 800ee8a:	602b      	str	r3, [r5, #0]
 800ee8c:	f7f5 fa6c 	bl	8004368 <_sbrk>
 800ee90:	1c43      	adds	r3, r0, #1
 800ee92:	d102      	bne.n	800ee9a <_sbrk_r+0x1a>
 800ee94:	682b      	ldr	r3, [r5, #0]
 800ee96:	b103      	cbz	r3, 800ee9a <_sbrk_r+0x1a>
 800ee98:	6023      	str	r3, [r4, #0]
 800ee9a:	bd38      	pop	{r3, r4, r5, pc}
 800ee9c:	20005b84 	.word	0x20005b84

0800eea0 <_write_r>:
 800eea0:	b538      	push	{r3, r4, r5, lr}
 800eea2:	4604      	mov	r4, r0
 800eea4:	4608      	mov	r0, r1
 800eea6:	4611      	mov	r1, r2
 800eea8:	2200      	movs	r2, #0
 800eeaa:	4d05      	ldr	r5, [pc, #20]	@ (800eec0 <_write_r+0x20>)
 800eeac:	602a      	str	r2, [r5, #0]
 800eeae:	461a      	mov	r2, r3
 800eeb0:	f7f2 fb6e 	bl	8001590 <_write>
 800eeb4:	1c43      	adds	r3, r0, #1
 800eeb6:	d102      	bne.n	800eebe <_write_r+0x1e>
 800eeb8:	682b      	ldr	r3, [r5, #0]
 800eeba:	b103      	cbz	r3, 800eebe <_write_r+0x1e>
 800eebc:	6023      	str	r3, [r4, #0]
 800eebe:	bd38      	pop	{r3, r4, r5, pc}
 800eec0:	20005b84 	.word	0x20005b84

0800eec4 <__errno>:
 800eec4:	4b01      	ldr	r3, [pc, #4]	@ (800eecc <__errno+0x8>)
 800eec6:	6818      	ldr	r0, [r3, #0]
 800eec8:	4770      	bx	lr
 800eeca:	bf00      	nop
 800eecc:	20000284 	.word	0x20000284

0800eed0 <__libc_init_array>:
 800eed0:	b570      	push	{r4, r5, r6, lr}
 800eed2:	2600      	movs	r6, #0
 800eed4:	4d0c      	ldr	r5, [pc, #48]	@ (800ef08 <__libc_init_array+0x38>)
 800eed6:	4c0d      	ldr	r4, [pc, #52]	@ (800ef0c <__libc_init_array+0x3c>)
 800eed8:	1b64      	subs	r4, r4, r5
 800eeda:	10a4      	asrs	r4, r4, #2
 800eedc:	42a6      	cmp	r6, r4
 800eede:	d109      	bne.n	800eef4 <__libc_init_array+0x24>
 800eee0:	f003 f8a4 	bl	801202c <_init>
 800eee4:	2600      	movs	r6, #0
 800eee6:	4d0a      	ldr	r5, [pc, #40]	@ (800ef10 <__libc_init_array+0x40>)
 800eee8:	4c0a      	ldr	r4, [pc, #40]	@ (800ef14 <__libc_init_array+0x44>)
 800eeea:	1b64      	subs	r4, r4, r5
 800eeec:	10a4      	asrs	r4, r4, #2
 800eeee:	42a6      	cmp	r6, r4
 800eef0:	d105      	bne.n	800eefe <__libc_init_array+0x2e>
 800eef2:	bd70      	pop	{r4, r5, r6, pc}
 800eef4:	f855 3b04 	ldr.w	r3, [r5], #4
 800eef8:	4798      	blx	r3
 800eefa:	3601      	adds	r6, #1
 800eefc:	e7ee      	b.n	800eedc <__libc_init_array+0xc>
 800eefe:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef02:	4798      	blx	r3
 800ef04:	3601      	adds	r6, #1
 800ef06:	e7f2      	b.n	800eeee <__libc_init_array+0x1e>
 800ef08:	08012890 	.word	0x08012890
 800ef0c:	08012890 	.word	0x08012890
 800ef10:	08012890 	.word	0x08012890
 800ef14:	08012894 	.word	0x08012894

0800ef18 <__retarget_lock_init_recursive>:
 800ef18:	4770      	bx	lr

0800ef1a <__retarget_lock_acquire>:
 800ef1a:	4770      	bx	lr

0800ef1c <__retarget_lock_acquire_recursive>:
 800ef1c:	4770      	bx	lr

0800ef1e <__retarget_lock_release>:
 800ef1e:	4770      	bx	lr

0800ef20 <__retarget_lock_release_recursive>:
 800ef20:	4770      	bx	lr

0800ef22 <strcpy>:
 800ef22:	4603      	mov	r3, r0
 800ef24:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef28:	f803 2b01 	strb.w	r2, [r3], #1
 800ef2c:	2a00      	cmp	r2, #0
 800ef2e:	d1f9      	bne.n	800ef24 <strcpy+0x2>
 800ef30:	4770      	bx	lr

0800ef32 <memchr>:
 800ef32:	4603      	mov	r3, r0
 800ef34:	b510      	push	{r4, lr}
 800ef36:	b2c9      	uxtb	r1, r1
 800ef38:	4402      	add	r2, r0
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	d101      	bne.n	800ef44 <memchr+0x12>
 800ef40:	2000      	movs	r0, #0
 800ef42:	e003      	b.n	800ef4c <memchr+0x1a>
 800ef44:	7804      	ldrb	r4, [r0, #0]
 800ef46:	3301      	adds	r3, #1
 800ef48:	428c      	cmp	r4, r1
 800ef4a:	d1f6      	bne.n	800ef3a <memchr+0x8>
 800ef4c:	bd10      	pop	{r4, pc}

0800ef4e <memcpy>:
 800ef4e:	440a      	add	r2, r1
 800ef50:	4291      	cmp	r1, r2
 800ef52:	f100 33ff 	add.w	r3, r0, #4294967295
 800ef56:	d100      	bne.n	800ef5a <memcpy+0xc>
 800ef58:	4770      	bx	lr
 800ef5a:	b510      	push	{r4, lr}
 800ef5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef60:	4291      	cmp	r1, r2
 800ef62:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef66:	d1f9      	bne.n	800ef5c <memcpy+0xe>
 800ef68:	bd10      	pop	{r4, pc}
	...

0800ef6c <nan>:
 800ef6c:	2000      	movs	r0, #0
 800ef6e:	4901      	ldr	r1, [pc, #4]	@ (800ef74 <nan+0x8>)
 800ef70:	4770      	bx	lr
 800ef72:	bf00      	nop
 800ef74:	7ff80000 	.word	0x7ff80000

0800ef78 <nanf>:
 800ef78:	4800      	ldr	r0, [pc, #0]	@ (800ef7c <nanf+0x4>)
 800ef7a:	4770      	bx	lr
 800ef7c:	7fc00000 	.word	0x7fc00000

0800ef80 <__assert_func>:
 800ef80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef82:	4614      	mov	r4, r2
 800ef84:	461a      	mov	r2, r3
 800ef86:	4b09      	ldr	r3, [pc, #36]	@ (800efac <__assert_func+0x2c>)
 800ef88:	4605      	mov	r5, r0
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	68d8      	ldr	r0, [r3, #12]
 800ef8e:	b954      	cbnz	r4, 800efa6 <__assert_func+0x26>
 800ef90:	4b07      	ldr	r3, [pc, #28]	@ (800efb0 <__assert_func+0x30>)
 800ef92:	461c      	mov	r4, r3
 800ef94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef98:	9100      	str	r1, [sp, #0]
 800ef9a:	462b      	mov	r3, r5
 800ef9c:	4905      	ldr	r1, [pc, #20]	@ (800efb4 <__assert_func+0x34>)
 800ef9e:	f002 faab 	bl	80114f8 <fiprintf>
 800efa2:	f002 fb97 	bl	80116d4 <abort>
 800efa6:	4b04      	ldr	r3, [pc, #16]	@ (800efb8 <__assert_func+0x38>)
 800efa8:	e7f4      	b.n	800ef94 <__assert_func+0x14>
 800efaa:	bf00      	nop
 800efac:	20000284 	.word	0x20000284
 800efb0:	080125c5 	.word	0x080125c5
 800efb4:	08012597 	.word	0x08012597
 800efb8:	0801258a 	.word	0x0801258a

0800efbc <div>:
 800efbc:	b510      	push	{r4, lr}
 800efbe:	fb91 f4f2 	sdiv	r4, r1, r2
 800efc2:	fb02 1114 	mls	r1, r2, r4, r1
 800efc6:	6004      	str	r4, [r0, #0]
 800efc8:	6041      	str	r1, [r0, #4]
 800efca:	bd10      	pop	{r4, pc}

0800efcc <quorem>:
 800efcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd0:	6903      	ldr	r3, [r0, #16]
 800efd2:	690c      	ldr	r4, [r1, #16]
 800efd4:	4607      	mov	r7, r0
 800efd6:	42a3      	cmp	r3, r4
 800efd8:	db7e      	blt.n	800f0d8 <quorem+0x10c>
 800efda:	3c01      	subs	r4, #1
 800efdc:	00a3      	lsls	r3, r4, #2
 800efde:	f100 0514 	add.w	r5, r0, #20
 800efe2:	f101 0814 	add.w	r8, r1, #20
 800efe6:	9300      	str	r3, [sp, #0]
 800efe8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800efec:	9301      	str	r3, [sp, #4]
 800efee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eff2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eff6:	3301      	adds	r3, #1
 800eff8:	429a      	cmp	r2, r3
 800effa:	fbb2 f6f3 	udiv	r6, r2, r3
 800effe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f002:	d32e      	bcc.n	800f062 <quorem+0x96>
 800f004:	f04f 0a00 	mov.w	sl, #0
 800f008:	46c4      	mov	ip, r8
 800f00a:	46ae      	mov	lr, r5
 800f00c:	46d3      	mov	fp, sl
 800f00e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f012:	b298      	uxth	r0, r3
 800f014:	fb06 a000 	mla	r0, r6, r0, sl
 800f018:	0c1b      	lsrs	r3, r3, #16
 800f01a:	0c02      	lsrs	r2, r0, #16
 800f01c:	fb06 2303 	mla	r3, r6, r3, r2
 800f020:	f8de 2000 	ldr.w	r2, [lr]
 800f024:	b280      	uxth	r0, r0
 800f026:	b292      	uxth	r2, r2
 800f028:	1a12      	subs	r2, r2, r0
 800f02a:	445a      	add	r2, fp
 800f02c:	f8de 0000 	ldr.w	r0, [lr]
 800f030:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f034:	b29b      	uxth	r3, r3
 800f036:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f03a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f03e:	b292      	uxth	r2, r2
 800f040:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f044:	45e1      	cmp	r9, ip
 800f046:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f04a:	f84e 2b04 	str.w	r2, [lr], #4
 800f04e:	d2de      	bcs.n	800f00e <quorem+0x42>
 800f050:	9b00      	ldr	r3, [sp, #0]
 800f052:	58eb      	ldr	r3, [r5, r3]
 800f054:	b92b      	cbnz	r3, 800f062 <quorem+0x96>
 800f056:	9b01      	ldr	r3, [sp, #4]
 800f058:	3b04      	subs	r3, #4
 800f05a:	429d      	cmp	r5, r3
 800f05c:	461a      	mov	r2, r3
 800f05e:	d32f      	bcc.n	800f0c0 <quorem+0xf4>
 800f060:	613c      	str	r4, [r7, #16]
 800f062:	4638      	mov	r0, r7
 800f064:	f001 fc9e 	bl	80109a4 <__mcmp>
 800f068:	2800      	cmp	r0, #0
 800f06a:	db25      	blt.n	800f0b8 <quorem+0xec>
 800f06c:	4629      	mov	r1, r5
 800f06e:	2000      	movs	r0, #0
 800f070:	f858 2b04 	ldr.w	r2, [r8], #4
 800f074:	f8d1 c000 	ldr.w	ip, [r1]
 800f078:	fa1f fe82 	uxth.w	lr, r2
 800f07c:	fa1f f38c 	uxth.w	r3, ip
 800f080:	eba3 030e 	sub.w	r3, r3, lr
 800f084:	4403      	add	r3, r0
 800f086:	0c12      	lsrs	r2, r2, #16
 800f088:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f08c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f090:	b29b      	uxth	r3, r3
 800f092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f096:	45c1      	cmp	r9, r8
 800f098:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f09c:	f841 3b04 	str.w	r3, [r1], #4
 800f0a0:	d2e6      	bcs.n	800f070 <quorem+0xa4>
 800f0a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f0a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f0aa:	b922      	cbnz	r2, 800f0b6 <quorem+0xea>
 800f0ac:	3b04      	subs	r3, #4
 800f0ae:	429d      	cmp	r5, r3
 800f0b0:	461a      	mov	r2, r3
 800f0b2:	d30b      	bcc.n	800f0cc <quorem+0x100>
 800f0b4:	613c      	str	r4, [r7, #16]
 800f0b6:	3601      	adds	r6, #1
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	b003      	add	sp, #12
 800f0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0c0:	6812      	ldr	r2, [r2, #0]
 800f0c2:	3b04      	subs	r3, #4
 800f0c4:	2a00      	cmp	r2, #0
 800f0c6:	d1cb      	bne.n	800f060 <quorem+0x94>
 800f0c8:	3c01      	subs	r4, #1
 800f0ca:	e7c6      	b.n	800f05a <quorem+0x8e>
 800f0cc:	6812      	ldr	r2, [r2, #0]
 800f0ce:	3b04      	subs	r3, #4
 800f0d0:	2a00      	cmp	r2, #0
 800f0d2:	d1ef      	bne.n	800f0b4 <quorem+0xe8>
 800f0d4:	3c01      	subs	r4, #1
 800f0d6:	e7ea      	b.n	800f0ae <quorem+0xe2>
 800f0d8:	2000      	movs	r0, #0
 800f0da:	e7ee      	b.n	800f0ba <quorem+0xee>
 800f0dc:	0000      	movs	r0, r0
	...

0800f0e0 <_dtoa_r>:
 800f0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0e4:	4614      	mov	r4, r2
 800f0e6:	461d      	mov	r5, r3
 800f0e8:	69c7      	ldr	r7, [r0, #28]
 800f0ea:	b097      	sub	sp, #92	@ 0x5c
 800f0ec:	4683      	mov	fp, r0
 800f0ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f0f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800f0f4:	b97f      	cbnz	r7, 800f116 <_dtoa_r+0x36>
 800f0f6:	2010      	movs	r0, #16
 800f0f8:	f7fd faf8 	bl	800c6ec <malloc>
 800f0fc:	4602      	mov	r2, r0
 800f0fe:	f8cb 001c 	str.w	r0, [fp, #28]
 800f102:	b920      	cbnz	r0, 800f10e <_dtoa_r+0x2e>
 800f104:	21ef      	movs	r1, #239	@ 0xef
 800f106:	4ba8      	ldr	r3, [pc, #672]	@ (800f3a8 <_dtoa_r+0x2c8>)
 800f108:	48a8      	ldr	r0, [pc, #672]	@ (800f3ac <_dtoa_r+0x2cc>)
 800f10a:	f7ff ff39 	bl	800ef80 <__assert_func>
 800f10e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f112:	6007      	str	r7, [r0, #0]
 800f114:	60c7      	str	r7, [r0, #12]
 800f116:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f11a:	6819      	ldr	r1, [r3, #0]
 800f11c:	b159      	cbz	r1, 800f136 <_dtoa_r+0x56>
 800f11e:	685a      	ldr	r2, [r3, #4]
 800f120:	2301      	movs	r3, #1
 800f122:	4093      	lsls	r3, r2
 800f124:	604a      	str	r2, [r1, #4]
 800f126:	608b      	str	r3, [r1, #8]
 800f128:	4658      	mov	r0, fp
 800f12a:	f001 f9b9 	bl	80104a0 <_Bfree>
 800f12e:	2200      	movs	r2, #0
 800f130:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f134:	601a      	str	r2, [r3, #0]
 800f136:	1e2b      	subs	r3, r5, #0
 800f138:	bfaf      	iteee	ge
 800f13a:	2300      	movge	r3, #0
 800f13c:	2201      	movlt	r2, #1
 800f13e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f142:	9303      	strlt	r3, [sp, #12]
 800f144:	bfa8      	it	ge
 800f146:	6033      	strge	r3, [r6, #0]
 800f148:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f14c:	4b98      	ldr	r3, [pc, #608]	@ (800f3b0 <_dtoa_r+0x2d0>)
 800f14e:	bfb8      	it	lt
 800f150:	6032      	strlt	r2, [r6, #0]
 800f152:	ea33 0308 	bics.w	r3, r3, r8
 800f156:	d112      	bne.n	800f17e <_dtoa_r+0x9e>
 800f158:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f15c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f15e:	6013      	str	r3, [r2, #0]
 800f160:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f164:	4323      	orrs	r3, r4
 800f166:	f000 8550 	beq.w	800fc0a <_dtoa_r+0xb2a>
 800f16a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f16c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800f3b4 <_dtoa_r+0x2d4>
 800f170:	2b00      	cmp	r3, #0
 800f172:	f000 8552 	beq.w	800fc1a <_dtoa_r+0xb3a>
 800f176:	f10a 0303 	add.w	r3, sl, #3
 800f17a:	f000 bd4c 	b.w	800fc16 <_dtoa_r+0xb36>
 800f17e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f182:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f18a:	2200      	movs	r2, #0
 800f18c:	2300      	movs	r3, #0
 800f18e:	f7f1 fc85 	bl	8000a9c <__aeabi_dcmpeq>
 800f192:	4607      	mov	r7, r0
 800f194:	b158      	cbz	r0, 800f1ae <_dtoa_r+0xce>
 800f196:	2301      	movs	r3, #1
 800f198:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f19a:	6013      	str	r3, [r2, #0]
 800f19c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f19e:	b113      	cbz	r3, 800f1a6 <_dtoa_r+0xc6>
 800f1a0:	4b85      	ldr	r3, [pc, #532]	@ (800f3b8 <_dtoa_r+0x2d8>)
 800f1a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800f1a4:	6013      	str	r3, [r2, #0]
 800f1a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800f3bc <_dtoa_r+0x2dc>
 800f1aa:	f000 bd36 	b.w	800fc1a <_dtoa_r+0xb3a>
 800f1ae:	ab14      	add	r3, sp, #80	@ 0x50
 800f1b0:	9301      	str	r3, [sp, #4]
 800f1b2:	ab15      	add	r3, sp, #84	@ 0x54
 800f1b4:	9300      	str	r3, [sp, #0]
 800f1b6:	4658      	mov	r0, fp
 800f1b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f1bc:	f001 fd0a 	bl	8010bd4 <__d2b>
 800f1c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800f1c4:	4681      	mov	r9, r0
 800f1c6:	2e00      	cmp	r6, #0
 800f1c8:	d077      	beq.n	800f2ba <_dtoa_r+0x1da>
 800f1ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f1ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f1d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f1d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f1dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f1e0:	9712      	str	r7, [sp, #72]	@ 0x48
 800f1e2:	4619      	mov	r1, r3
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	4b76      	ldr	r3, [pc, #472]	@ (800f3c0 <_dtoa_r+0x2e0>)
 800f1e8:	f7f1 f838 	bl	800025c <__aeabi_dsub>
 800f1ec:	a368      	add	r3, pc, #416	@ (adr r3, 800f390 <_dtoa_r+0x2b0>)
 800f1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f2:	f7f1 f9eb 	bl	80005cc <__aeabi_dmul>
 800f1f6:	a368      	add	r3, pc, #416	@ (adr r3, 800f398 <_dtoa_r+0x2b8>)
 800f1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fc:	f7f1 f830 	bl	8000260 <__adddf3>
 800f200:	4604      	mov	r4, r0
 800f202:	4630      	mov	r0, r6
 800f204:	460d      	mov	r5, r1
 800f206:	f7f1 f977 	bl	80004f8 <__aeabi_i2d>
 800f20a:	a365      	add	r3, pc, #404	@ (adr r3, 800f3a0 <_dtoa_r+0x2c0>)
 800f20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f210:	f7f1 f9dc 	bl	80005cc <__aeabi_dmul>
 800f214:	4602      	mov	r2, r0
 800f216:	460b      	mov	r3, r1
 800f218:	4620      	mov	r0, r4
 800f21a:	4629      	mov	r1, r5
 800f21c:	f7f1 f820 	bl	8000260 <__adddf3>
 800f220:	4604      	mov	r4, r0
 800f222:	460d      	mov	r5, r1
 800f224:	f7f1 fc82 	bl	8000b2c <__aeabi_d2iz>
 800f228:	2200      	movs	r2, #0
 800f22a:	4607      	mov	r7, r0
 800f22c:	2300      	movs	r3, #0
 800f22e:	4620      	mov	r0, r4
 800f230:	4629      	mov	r1, r5
 800f232:	f7f1 fc3d 	bl	8000ab0 <__aeabi_dcmplt>
 800f236:	b140      	cbz	r0, 800f24a <_dtoa_r+0x16a>
 800f238:	4638      	mov	r0, r7
 800f23a:	f7f1 f95d 	bl	80004f8 <__aeabi_i2d>
 800f23e:	4622      	mov	r2, r4
 800f240:	462b      	mov	r3, r5
 800f242:	f7f1 fc2b 	bl	8000a9c <__aeabi_dcmpeq>
 800f246:	b900      	cbnz	r0, 800f24a <_dtoa_r+0x16a>
 800f248:	3f01      	subs	r7, #1
 800f24a:	2f16      	cmp	r7, #22
 800f24c:	d853      	bhi.n	800f2f6 <_dtoa_r+0x216>
 800f24e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f252:	4b5c      	ldr	r3, [pc, #368]	@ (800f3c4 <_dtoa_r+0x2e4>)
 800f254:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25c:	f7f1 fc28 	bl	8000ab0 <__aeabi_dcmplt>
 800f260:	2800      	cmp	r0, #0
 800f262:	d04a      	beq.n	800f2fa <_dtoa_r+0x21a>
 800f264:	2300      	movs	r3, #0
 800f266:	3f01      	subs	r7, #1
 800f268:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f26a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f26c:	1b9b      	subs	r3, r3, r6
 800f26e:	1e5a      	subs	r2, r3, #1
 800f270:	bf46      	itte	mi
 800f272:	f1c3 0801 	rsbmi	r8, r3, #1
 800f276:	2300      	movmi	r3, #0
 800f278:	f04f 0800 	movpl.w	r8, #0
 800f27c:	9209      	str	r2, [sp, #36]	@ 0x24
 800f27e:	bf48      	it	mi
 800f280:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800f282:	2f00      	cmp	r7, #0
 800f284:	db3b      	blt.n	800f2fe <_dtoa_r+0x21e>
 800f286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f288:	970e      	str	r7, [sp, #56]	@ 0x38
 800f28a:	443b      	add	r3, r7
 800f28c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f28e:	2300      	movs	r3, #0
 800f290:	930a      	str	r3, [sp, #40]	@ 0x28
 800f292:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f294:	2b09      	cmp	r3, #9
 800f296:	d866      	bhi.n	800f366 <_dtoa_r+0x286>
 800f298:	2b05      	cmp	r3, #5
 800f29a:	bfc4      	itt	gt
 800f29c:	3b04      	subgt	r3, #4
 800f29e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800f2a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f2a2:	bfc8      	it	gt
 800f2a4:	2400      	movgt	r4, #0
 800f2a6:	f1a3 0302 	sub.w	r3, r3, #2
 800f2aa:	bfd8      	it	le
 800f2ac:	2401      	movle	r4, #1
 800f2ae:	2b03      	cmp	r3, #3
 800f2b0:	d864      	bhi.n	800f37c <_dtoa_r+0x29c>
 800f2b2:	e8df f003 	tbb	[pc, r3]
 800f2b6:	382b      	.short	0x382b
 800f2b8:	5636      	.short	0x5636
 800f2ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f2be:	441e      	add	r6, r3
 800f2c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f2c4:	2b20      	cmp	r3, #32
 800f2c6:	bfc1      	itttt	gt
 800f2c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f2cc:	fa08 f803 	lslgt.w	r8, r8, r3
 800f2d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f2d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f2d8:	bfd6      	itet	le
 800f2da:	f1c3 0320 	rsble	r3, r3, #32
 800f2de:	ea48 0003 	orrgt.w	r0, r8, r3
 800f2e2:	fa04 f003 	lslle.w	r0, r4, r3
 800f2e6:	f7f1 f8f7 	bl	80004d8 <__aeabi_ui2d>
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f2f0:	3e01      	subs	r6, #1
 800f2f2:	9212      	str	r2, [sp, #72]	@ 0x48
 800f2f4:	e775      	b.n	800f1e2 <_dtoa_r+0x102>
 800f2f6:	2301      	movs	r3, #1
 800f2f8:	e7b6      	b.n	800f268 <_dtoa_r+0x188>
 800f2fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f2fc:	e7b5      	b.n	800f26a <_dtoa_r+0x18a>
 800f2fe:	427b      	negs	r3, r7
 800f300:	930a      	str	r3, [sp, #40]	@ 0x28
 800f302:	2300      	movs	r3, #0
 800f304:	eba8 0807 	sub.w	r8, r8, r7
 800f308:	930e      	str	r3, [sp, #56]	@ 0x38
 800f30a:	e7c2      	b.n	800f292 <_dtoa_r+0x1b2>
 800f30c:	2300      	movs	r3, #0
 800f30e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f310:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f312:	2b00      	cmp	r3, #0
 800f314:	dc35      	bgt.n	800f382 <_dtoa_r+0x2a2>
 800f316:	2301      	movs	r3, #1
 800f318:	461a      	mov	r2, r3
 800f31a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800f31e:	9221      	str	r2, [sp, #132]	@ 0x84
 800f320:	e00b      	b.n	800f33a <_dtoa_r+0x25a>
 800f322:	2301      	movs	r3, #1
 800f324:	e7f3      	b.n	800f30e <_dtoa_r+0x22e>
 800f326:	2300      	movs	r3, #0
 800f328:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f32a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f32c:	18fb      	adds	r3, r7, r3
 800f32e:	9308      	str	r3, [sp, #32]
 800f330:	3301      	adds	r3, #1
 800f332:	2b01      	cmp	r3, #1
 800f334:	9307      	str	r3, [sp, #28]
 800f336:	bfb8      	it	lt
 800f338:	2301      	movlt	r3, #1
 800f33a:	2100      	movs	r1, #0
 800f33c:	2204      	movs	r2, #4
 800f33e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f342:	f102 0514 	add.w	r5, r2, #20
 800f346:	429d      	cmp	r5, r3
 800f348:	d91f      	bls.n	800f38a <_dtoa_r+0x2aa>
 800f34a:	6041      	str	r1, [r0, #4]
 800f34c:	4658      	mov	r0, fp
 800f34e:	f001 f867 	bl	8010420 <_Balloc>
 800f352:	4682      	mov	sl, r0
 800f354:	2800      	cmp	r0, #0
 800f356:	d139      	bne.n	800f3cc <_dtoa_r+0x2ec>
 800f358:	4602      	mov	r2, r0
 800f35a:	f240 11af 	movw	r1, #431	@ 0x1af
 800f35e:	4b1a      	ldr	r3, [pc, #104]	@ (800f3c8 <_dtoa_r+0x2e8>)
 800f360:	e6d2      	b.n	800f108 <_dtoa_r+0x28>
 800f362:	2301      	movs	r3, #1
 800f364:	e7e0      	b.n	800f328 <_dtoa_r+0x248>
 800f366:	2401      	movs	r4, #1
 800f368:	2300      	movs	r3, #0
 800f36a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f36c:	9320      	str	r3, [sp, #128]	@ 0x80
 800f36e:	f04f 33ff 	mov.w	r3, #4294967295
 800f372:	2200      	movs	r2, #0
 800f374:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800f378:	2312      	movs	r3, #18
 800f37a:	e7d0      	b.n	800f31e <_dtoa_r+0x23e>
 800f37c:	2301      	movs	r3, #1
 800f37e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f380:	e7f5      	b.n	800f36e <_dtoa_r+0x28e>
 800f382:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f384:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800f388:	e7d7      	b.n	800f33a <_dtoa_r+0x25a>
 800f38a:	3101      	adds	r1, #1
 800f38c:	0052      	lsls	r2, r2, #1
 800f38e:	e7d8      	b.n	800f342 <_dtoa_r+0x262>
 800f390:	636f4361 	.word	0x636f4361
 800f394:	3fd287a7 	.word	0x3fd287a7
 800f398:	8b60c8b3 	.word	0x8b60c8b3
 800f39c:	3fc68a28 	.word	0x3fc68a28
 800f3a0:	509f79fb 	.word	0x509f79fb
 800f3a4:	3fd34413 	.word	0x3fd34413
 800f3a8:	08012463 	.word	0x08012463
 800f3ac:	080125d3 	.word	0x080125d3
 800f3b0:	7ff00000 	.word	0x7ff00000
 800f3b4:	080125cf 	.word	0x080125cf
 800f3b8:	08012883 	.word	0x08012883
 800f3bc:	08012882 	.word	0x08012882
 800f3c0:	3ff80000 	.word	0x3ff80000
 800f3c4:	08012730 	.word	0x08012730
 800f3c8:	0801262b 	.word	0x0801262b
 800f3cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f3d0:	6018      	str	r0, [r3, #0]
 800f3d2:	9b07      	ldr	r3, [sp, #28]
 800f3d4:	2b0e      	cmp	r3, #14
 800f3d6:	f200 80a4 	bhi.w	800f522 <_dtoa_r+0x442>
 800f3da:	2c00      	cmp	r4, #0
 800f3dc:	f000 80a1 	beq.w	800f522 <_dtoa_r+0x442>
 800f3e0:	2f00      	cmp	r7, #0
 800f3e2:	dd33      	ble.n	800f44c <_dtoa_r+0x36c>
 800f3e4:	4b86      	ldr	r3, [pc, #536]	@ (800f600 <_dtoa_r+0x520>)
 800f3e6:	f007 020f 	and.w	r2, r7, #15
 800f3ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f3ee:	05f8      	lsls	r0, r7, #23
 800f3f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f3f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f3f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f3fc:	d516      	bpl.n	800f42c <_dtoa_r+0x34c>
 800f3fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f402:	4b80      	ldr	r3, [pc, #512]	@ (800f604 <_dtoa_r+0x524>)
 800f404:	2603      	movs	r6, #3
 800f406:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f40a:	f7f1 fa09 	bl	8000820 <__aeabi_ddiv>
 800f40e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f412:	f004 040f 	and.w	r4, r4, #15
 800f416:	4d7b      	ldr	r5, [pc, #492]	@ (800f604 <_dtoa_r+0x524>)
 800f418:	b954      	cbnz	r4, 800f430 <_dtoa_r+0x350>
 800f41a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f41e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f422:	f7f1 f9fd 	bl	8000820 <__aeabi_ddiv>
 800f426:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f42a:	e028      	b.n	800f47e <_dtoa_r+0x39e>
 800f42c:	2602      	movs	r6, #2
 800f42e:	e7f2      	b.n	800f416 <_dtoa_r+0x336>
 800f430:	07e1      	lsls	r1, r4, #31
 800f432:	d508      	bpl.n	800f446 <_dtoa_r+0x366>
 800f434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f438:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f43c:	f7f1 f8c6 	bl	80005cc <__aeabi_dmul>
 800f440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f444:	3601      	adds	r6, #1
 800f446:	1064      	asrs	r4, r4, #1
 800f448:	3508      	adds	r5, #8
 800f44a:	e7e5      	b.n	800f418 <_dtoa_r+0x338>
 800f44c:	f000 80d2 	beq.w	800f5f4 <_dtoa_r+0x514>
 800f450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f454:	427c      	negs	r4, r7
 800f456:	4b6a      	ldr	r3, [pc, #424]	@ (800f600 <_dtoa_r+0x520>)
 800f458:	f004 020f 	and.w	r2, r4, #15
 800f45c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f464:	f7f1 f8b2 	bl	80005cc <__aeabi_dmul>
 800f468:	2602      	movs	r6, #2
 800f46a:	2300      	movs	r3, #0
 800f46c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f470:	4d64      	ldr	r5, [pc, #400]	@ (800f604 <_dtoa_r+0x524>)
 800f472:	1124      	asrs	r4, r4, #4
 800f474:	2c00      	cmp	r4, #0
 800f476:	f040 80b2 	bne.w	800f5de <_dtoa_r+0x4fe>
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d1d3      	bne.n	800f426 <_dtoa_r+0x346>
 800f47e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f482:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f484:	2b00      	cmp	r3, #0
 800f486:	f000 80b7 	beq.w	800f5f8 <_dtoa_r+0x518>
 800f48a:	2200      	movs	r2, #0
 800f48c:	4620      	mov	r0, r4
 800f48e:	4629      	mov	r1, r5
 800f490:	4b5d      	ldr	r3, [pc, #372]	@ (800f608 <_dtoa_r+0x528>)
 800f492:	f7f1 fb0d 	bl	8000ab0 <__aeabi_dcmplt>
 800f496:	2800      	cmp	r0, #0
 800f498:	f000 80ae 	beq.w	800f5f8 <_dtoa_r+0x518>
 800f49c:	9b07      	ldr	r3, [sp, #28]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	f000 80aa 	beq.w	800f5f8 <_dtoa_r+0x518>
 800f4a4:	9b08      	ldr	r3, [sp, #32]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	dd37      	ble.n	800f51a <_dtoa_r+0x43a>
 800f4aa:	1e7b      	subs	r3, r7, #1
 800f4ac:	4620      	mov	r0, r4
 800f4ae:	9304      	str	r3, [sp, #16]
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	4629      	mov	r1, r5
 800f4b4:	4b55      	ldr	r3, [pc, #340]	@ (800f60c <_dtoa_r+0x52c>)
 800f4b6:	f7f1 f889 	bl	80005cc <__aeabi_dmul>
 800f4ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4be:	9c08      	ldr	r4, [sp, #32]
 800f4c0:	3601      	adds	r6, #1
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	f7f1 f818 	bl	80004f8 <__aeabi_i2d>
 800f4c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f4cc:	f7f1 f87e 	bl	80005cc <__aeabi_dmul>
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	4b4f      	ldr	r3, [pc, #316]	@ (800f610 <_dtoa_r+0x530>)
 800f4d4:	f7f0 fec4 	bl	8000260 <__adddf3>
 800f4d8:	4605      	mov	r5, r0
 800f4da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f4de:	2c00      	cmp	r4, #0
 800f4e0:	f040 809a 	bne.w	800f618 <_dtoa_r+0x538>
 800f4e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	4b4a      	ldr	r3, [pc, #296]	@ (800f614 <_dtoa_r+0x534>)
 800f4ec:	f7f0 feb6 	bl	800025c <__aeabi_dsub>
 800f4f0:	4602      	mov	r2, r0
 800f4f2:	460b      	mov	r3, r1
 800f4f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f4f8:	462a      	mov	r2, r5
 800f4fa:	4633      	mov	r3, r6
 800f4fc:	f7f1 faf6 	bl	8000aec <__aeabi_dcmpgt>
 800f500:	2800      	cmp	r0, #0
 800f502:	f040 828e 	bne.w	800fa22 <_dtoa_r+0x942>
 800f506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f50a:	462a      	mov	r2, r5
 800f50c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f510:	f7f1 face 	bl	8000ab0 <__aeabi_dcmplt>
 800f514:	2800      	cmp	r0, #0
 800f516:	f040 8127 	bne.w	800f768 <_dtoa_r+0x688>
 800f51a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f51e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f522:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f524:	2b00      	cmp	r3, #0
 800f526:	f2c0 8163 	blt.w	800f7f0 <_dtoa_r+0x710>
 800f52a:	2f0e      	cmp	r7, #14
 800f52c:	f300 8160 	bgt.w	800f7f0 <_dtoa_r+0x710>
 800f530:	4b33      	ldr	r3, [pc, #204]	@ (800f600 <_dtoa_r+0x520>)
 800f532:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f536:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f53a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f53e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f540:	2b00      	cmp	r3, #0
 800f542:	da03      	bge.n	800f54c <_dtoa_r+0x46c>
 800f544:	9b07      	ldr	r3, [sp, #28]
 800f546:	2b00      	cmp	r3, #0
 800f548:	f340 8100 	ble.w	800f74c <_dtoa_r+0x66c>
 800f54c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f550:	4656      	mov	r6, sl
 800f552:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f556:	4620      	mov	r0, r4
 800f558:	4629      	mov	r1, r5
 800f55a:	f7f1 f961 	bl	8000820 <__aeabi_ddiv>
 800f55e:	f7f1 fae5 	bl	8000b2c <__aeabi_d2iz>
 800f562:	4680      	mov	r8, r0
 800f564:	f7f0 ffc8 	bl	80004f8 <__aeabi_i2d>
 800f568:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f56c:	f7f1 f82e 	bl	80005cc <__aeabi_dmul>
 800f570:	4602      	mov	r2, r0
 800f572:	460b      	mov	r3, r1
 800f574:	4620      	mov	r0, r4
 800f576:	4629      	mov	r1, r5
 800f578:	f7f0 fe70 	bl	800025c <__aeabi_dsub>
 800f57c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f580:	9d07      	ldr	r5, [sp, #28]
 800f582:	f806 4b01 	strb.w	r4, [r6], #1
 800f586:	eba6 040a 	sub.w	r4, r6, sl
 800f58a:	42a5      	cmp	r5, r4
 800f58c:	4602      	mov	r2, r0
 800f58e:	460b      	mov	r3, r1
 800f590:	f040 8116 	bne.w	800f7c0 <_dtoa_r+0x6e0>
 800f594:	f7f0 fe64 	bl	8000260 <__adddf3>
 800f598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f59c:	4604      	mov	r4, r0
 800f59e:	460d      	mov	r5, r1
 800f5a0:	f7f1 faa4 	bl	8000aec <__aeabi_dcmpgt>
 800f5a4:	2800      	cmp	r0, #0
 800f5a6:	f040 80f8 	bne.w	800f79a <_dtoa_r+0x6ba>
 800f5aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5ae:	4620      	mov	r0, r4
 800f5b0:	4629      	mov	r1, r5
 800f5b2:	f7f1 fa73 	bl	8000a9c <__aeabi_dcmpeq>
 800f5b6:	b118      	cbz	r0, 800f5c0 <_dtoa_r+0x4e0>
 800f5b8:	f018 0f01 	tst.w	r8, #1
 800f5bc:	f040 80ed 	bne.w	800f79a <_dtoa_r+0x6ba>
 800f5c0:	4649      	mov	r1, r9
 800f5c2:	4658      	mov	r0, fp
 800f5c4:	f000 ff6c 	bl	80104a0 <_Bfree>
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	7033      	strb	r3, [r6, #0]
 800f5cc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f5ce:	3701      	adds	r7, #1
 800f5d0:	601f      	str	r7, [r3, #0]
 800f5d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	f000 8320 	beq.w	800fc1a <_dtoa_r+0xb3a>
 800f5da:	601e      	str	r6, [r3, #0]
 800f5dc:	e31d      	b.n	800fc1a <_dtoa_r+0xb3a>
 800f5de:	07e2      	lsls	r2, r4, #31
 800f5e0:	d505      	bpl.n	800f5ee <_dtoa_r+0x50e>
 800f5e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f5e6:	f7f0 fff1 	bl	80005cc <__aeabi_dmul>
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	3601      	adds	r6, #1
 800f5ee:	1064      	asrs	r4, r4, #1
 800f5f0:	3508      	adds	r5, #8
 800f5f2:	e73f      	b.n	800f474 <_dtoa_r+0x394>
 800f5f4:	2602      	movs	r6, #2
 800f5f6:	e742      	b.n	800f47e <_dtoa_r+0x39e>
 800f5f8:	9c07      	ldr	r4, [sp, #28]
 800f5fa:	9704      	str	r7, [sp, #16]
 800f5fc:	e761      	b.n	800f4c2 <_dtoa_r+0x3e2>
 800f5fe:	bf00      	nop
 800f600:	08012730 	.word	0x08012730
 800f604:	08012708 	.word	0x08012708
 800f608:	3ff00000 	.word	0x3ff00000
 800f60c:	40240000 	.word	0x40240000
 800f610:	401c0000 	.word	0x401c0000
 800f614:	40140000 	.word	0x40140000
 800f618:	4b70      	ldr	r3, [pc, #448]	@ (800f7dc <_dtoa_r+0x6fc>)
 800f61a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f61c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f620:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f624:	4454      	add	r4, sl
 800f626:	2900      	cmp	r1, #0
 800f628:	d045      	beq.n	800f6b6 <_dtoa_r+0x5d6>
 800f62a:	2000      	movs	r0, #0
 800f62c:	496c      	ldr	r1, [pc, #432]	@ (800f7e0 <_dtoa_r+0x700>)
 800f62e:	f7f1 f8f7 	bl	8000820 <__aeabi_ddiv>
 800f632:	4633      	mov	r3, r6
 800f634:	462a      	mov	r2, r5
 800f636:	f7f0 fe11 	bl	800025c <__aeabi_dsub>
 800f63a:	4656      	mov	r6, sl
 800f63c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f640:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f644:	f7f1 fa72 	bl	8000b2c <__aeabi_d2iz>
 800f648:	4605      	mov	r5, r0
 800f64a:	f7f0 ff55 	bl	80004f8 <__aeabi_i2d>
 800f64e:	4602      	mov	r2, r0
 800f650:	460b      	mov	r3, r1
 800f652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f656:	f7f0 fe01 	bl	800025c <__aeabi_dsub>
 800f65a:	4602      	mov	r2, r0
 800f65c:	460b      	mov	r3, r1
 800f65e:	3530      	adds	r5, #48	@ 0x30
 800f660:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f664:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f668:	f806 5b01 	strb.w	r5, [r6], #1
 800f66c:	f7f1 fa20 	bl	8000ab0 <__aeabi_dcmplt>
 800f670:	2800      	cmp	r0, #0
 800f672:	d163      	bne.n	800f73c <_dtoa_r+0x65c>
 800f674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f678:	2000      	movs	r0, #0
 800f67a:	495a      	ldr	r1, [pc, #360]	@ (800f7e4 <_dtoa_r+0x704>)
 800f67c:	f7f0 fdee 	bl	800025c <__aeabi_dsub>
 800f680:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f684:	f7f1 fa14 	bl	8000ab0 <__aeabi_dcmplt>
 800f688:	2800      	cmp	r0, #0
 800f68a:	f040 8087 	bne.w	800f79c <_dtoa_r+0x6bc>
 800f68e:	42a6      	cmp	r6, r4
 800f690:	f43f af43 	beq.w	800f51a <_dtoa_r+0x43a>
 800f694:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f698:	2200      	movs	r2, #0
 800f69a:	4b53      	ldr	r3, [pc, #332]	@ (800f7e8 <_dtoa_r+0x708>)
 800f69c:	f7f0 ff96 	bl	80005cc <__aeabi_dmul>
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f6a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6aa:	4b4f      	ldr	r3, [pc, #316]	@ (800f7e8 <_dtoa_r+0x708>)
 800f6ac:	f7f0 ff8e 	bl	80005cc <__aeabi_dmul>
 800f6b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6b4:	e7c4      	b.n	800f640 <_dtoa_r+0x560>
 800f6b6:	4631      	mov	r1, r6
 800f6b8:	4628      	mov	r0, r5
 800f6ba:	f7f0 ff87 	bl	80005cc <__aeabi_dmul>
 800f6be:	4656      	mov	r6, sl
 800f6c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f6c4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f6c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6ca:	f7f1 fa2f 	bl	8000b2c <__aeabi_d2iz>
 800f6ce:	4605      	mov	r5, r0
 800f6d0:	f7f0 ff12 	bl	80004f8 <__aeabi_i2d>
 800f6d4:	4602      	mov	r2, r0
 800f6d6:	460b      	mov	r3, r1
 800f6d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6dc:	f7f0 fdbe 	bl	800025c <__aeabi_dsub>
 800f6e0:	4602      	mov	r2, r0
 800f6e2:	460b      	mov	r3, r1
 800f6e4:	3530      	adds	r5, #48	@ 0x30
 800f6e6:	f806 5b01 	strb.w	r5, [r6], #1
 800f6ea:	42a6      	cmp	r6, r4
 800f6ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f6f0:	f04f 0200 	mov.w	r2, #0
 800f6f4:	d124      	bne.n	800f740 <_dtoa_r+0x660>
 800f6f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f6fa:	4b39      	ldr	r3, [pc, #228]	@ (800f7e0 <_dtoa_r+0x700>)
 800f6fc:	f7f0 fdb0 	bl	8000260 <__adddf3>
 800f700:	4602      	mov	r2, r0
 800f702:	460b      	mov	r3, r1
 800f704:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f708:	f7f1 f9f0 	bl	8000aec <__aeabi_dcmpgt>
 800f70c:	2800      	cmp	r0, #0
 800f70e:	d145      	bne.n	800f79c <_dtoa_r+0x6bc>
 800f710:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f714:	2000      	movs	r0, #0
 800f716:	4932      	ldr	r1, [pc, #200]	@ (800f7e0 <_dtoa_r+0x700>)
 800f718:	f7f0 fda0 	bl	800025c <__aeabi_dsub>
 800f71c:	4602      	mov	r2, r0
 800f71e:	460b      	mov	r3, r1
 800f720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f724:	f7f1 f9c4 	bl	8000ab0 <__aeabi_dcmplt>
 800f728:	2800      	cmp	r0, #0
 800f72a:	f43f aef6 	beq.w	800f51a <_dtoa_r+0x43a>
 800f72e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f730:	1e73      	subs	r3, r6, #1
 800f732:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f734:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f738:	2b30      	cmp	r3, #48	@ 0x30
 800f73a:	d0f8      	beq.n	800f72e <_dtoa_r+0x64e>
 800f73c:	9f04      	ldr	r7, [sp, #16]
 800f73e:	e73f      	b.n	800f5c0 <_dtoa_r+0x4e0>
 800f740:	4b29      	ldr	r3, [pc, #164]	@ (800f7e8 <_dtoa_r+0x708>)
 800f742:	f7f0 ff43 	bl	80005cc <__aeabi_dmul>
 800f746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f74a:	e7bc      	b.n	800f6c6 <_dtoa_r+0x5e6>
 800f74c:	d10c      	bne.n	800f768 <_dtoa_r+0x688>
 800f74e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f752:	2200      	movs	r2, #0
 800f754:	4b25      	ldr	r3, [pc, #148]	@ (800f7ec <_dtoa_r+0x70c>)
 800f756:	f7f0 ff39 	bl	80005cc <__aeabi_dmul>
 800f75a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f75e:	f7f1 f9bb 	bl	8000ad8 <__aeabi_dcmpge>
 800f762:	2800      	cmp	r0, #0
 800f764:	f000 815b 	beq.w	800fa1e <_dtoa_r+0x93e>
 800f768:	2400      	movs	r4, #0
 800f76a:	4625      	mov	r5, r4
 800f76c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f76e:	4656      	mov	r6, sl
 800f770:	43db      	mvns	r3, r3
 800f772:	9304      	str	r3, [sp, #16]
 800f774:	2700      	movs	r7, #0
 800f776:	4621      	mov	r1, r4
 800f778:	4658      	mov	r0, fp
 800f77a:	f000 fe91 	bl	80104a0 <_Bfree>
 800f77e:	2d00      	cmp	r5, #0
 800f780:	d0dc      	beq.n	800f73c <_dtoa_r+0x65c>
 800f782:	b12f      	cbz	r7, 800f790 <_dtoa_r+0x6b0>
 800f784:	42af      	cmp	r7, r5
 800f786:	d003      	beq.n	800f790 <_dtoa_r+0x6b0>
 800f788:	4639      	mov	r1, r7
 800f78a:	4658      	mov	r0, fp
 800f78c:	f000 fe88 	bl	80104a0 <_Bfree>
 800f790:	4629      	mov	r1, r5
 800f792:	4658      	mov	r0, fp
 800f794:	f000 fe84 	bl	80104a0 <_Bfree>
 800f798:	e7d0      	b.n	800f73c <_dtoa_r+0x65c>
 800f79a:	9704      	str	r7, [sp, #16]
 800f79c:	4633      	mov	r3, r6
 800f79e:	461e      	mov	r6, r3
 800f7a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f7a4:	2a39      	cmp	r2, #57	@ 0x39
 800f7a6:	d107      	bne.n	800f7b8 <_dtoa_r+0x6d8>
 800f7a8:	459a      	cmp	sl, r3
 800f7aa:	d1f8      	bne.n	800f79e <_dtoa_r+0x6be>
 800f7ac:	9a04      	ldr	r2, [sp, #16]
 800f7ae:	3201      	adds	r2, #1
 800f7b0:	9204      	str	r2, [sp, #16]
 800f7b2:	2230      	movs	r2, #48	@ 0x30
 800f7b4:	f88a 2000 	strb.w	r2, [sl]
 800f7b8:	781a      	ldrb	r2, [r3, #0]
 800f7ba:	3201      	adds	r2, #1
 800f7bc:	701a      	strb	r2, [r3, #0]
 800f7be:	e7bd      	b.n	800f73c <_dtoa_r+0x65c>
 800f7c0:	2200      	movs	r2, #0
 800f7c2:	4b09      	ldr	r3, [pc, #36]	@ (800f7e8 <_dtoa_r+0x708>)
 800f7c4:	f7f0 ff02 	bl	80005cc <__aeabi_dmul>
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	4604      	mov	r4, r0
 800f7ce:	460d      	mov	r5, r1
 800f7d0:	f7f1 f964 	bl	8000a9c <__aeabi_dcmpeq>
 800f7d4:	2800      	cmp	r0, #0
 800f7d6:	f43f aebc 	beq.w	800f552 <_dtoa_r+0x472>
 800f7da:	e6f1      	b.n	800f5c0 <_dtoa_r+0x4e0>
 800f7dc:	08012730 	.word	0x08012730
 800f7e0:	3fe00000 	.word	0x3fe00000
 800f7e4:	3ff00000 	.word	0x3ff00000
 800f7e8:	40240000 	.word	0x40240000
 800f7ec:	40140000 	.word	0x40140000
 800f7f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f7f2:	2a00      	cmp	r2, #0
 800f7f4:	f000 80db 	beq.w	800f9ae <_dtoa_r+0x8ce>
 800f7f8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f7fa:	2a01      	cmp	r2, #1
 800f7fc:	f300 80bf 	bgt.w	800f97e <_dtoa_r+0x89e>
 800f800:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f802:	2a00      	cmp	r2, #0
 800f804:	f000 80b7 	beq.w	800f976 <_dtoa_r+0x896>
 800f808:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f80c:	4646      	mov	r6, r8
 800f80e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f810:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f812:	2101      	movs	r1, #1
 800f814:	441a      	add	r2, r3
 800f816:	4658      	mov	r0, fp
 800f818:	4498      	add	r8, r3
 800f81a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f81c:	f000 ff3e 	bl	801069c <__i2b>
 800f820:	4605      	mov	r5, r0
 800f822:	b15e      	cbz	r6, 800f83c <_dtoa_r+0x75c>
 800f824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f826:	2b00      	cmp	r3, #0
 800f828:	dd08      	ble.n	800f83c <_dtoa_r+0x75c>
 800f82a:	42b3      	cmp	r3, r6
 800f82c:	bfa8      	it	ge
 800f82e:	4633      	movge	r3, r6
 800f830:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f832:	eba8 0803 	sub.w	r8, r8, r3
 800f836:	1af6      	subs	r6, r6, r3
 800f838:	1ad3      	subs	r3, r2, r3
 800f83a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f83c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f83e:	b1f3      	cbz	r3, 800f87e <_dtoa_r+0x79e>
 800f840:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f842:	2b00      	cmp	r3, #0
 800f844:	f000 80b7 	beq.w	800f9b6 <_dtoa_r+0x8d6>
 800f848:	b18c      	cbz	r4, 800f86e <_dtoa_r+0x78e>
 800f84a:	4629      	mov	r1, r5
 800f84c:	4622      	mov	r2, r4
 800f84e:	4658      	mov	r0, fp
 800f850:	f000 ffe2 	bl	8010818 <__pow5mult>
 800f854:	464a      	mov	r2, r9
 800f856:	4601      	mov	r1, r0
 800f858:	4605      	mov	r5, r0
 800f85a:	4658      	mov	r0, fp
 800f85c:	f000 ff34 	bl	80106c8 <__multiply>
 800f860:	4649      	mov	r1, r9
 800f862:	9004      	str	r0, [sp, #16]
 800f864:	4658      	mov	r0, fp
 800f866:	f000 fe1b 	bl	80104a0 <_Bfree>
 800f86a:	9b04      	ldr	r3, [sp, #16]
 800f86c:	4699      	mov	r9, r3
 800f86e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f870:	1b1a      	subs	r2, r3, r4
 800f872:	d004      	beq.n	800f87e <_dtoa_r+0x79e>
 800f874:	4649      	mov	r1, r9
 800f876:	4658      	mov	r0, fp
 800f878:	f000 ffce 	bl	8010818 <__pow5mult>
 800f87c:	4681      	mov	r9, r0
 800f87e:	2101      	movs	r1, #1
 800f880:	4658      	mov	r0, fp
 800f882:	f000 ff0b 	bl	801069c <__i2b>
 800f886:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f888:	4604      	mov	r4, r0
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	f000 81c9 	beq.w	800fc22 <_dtoa_r+0xb42>
 800f890:	461a      	mov	r2, r3
 800f892:	4601      	mov	r1, r0
 800f894:	4658      	mov	r0, fp
 800f896:	f000 ffbf 	bl	8010818 <__pow5mult>
 800f89a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f89c:	4604      	mov	r4, r0
 800f89e:	2b01      	cmp	r3, #1
 800f8a0:	f300 808f 	bgt.w	800f9c2 <_dtoa_r+0x8e2>
 800f8a4:	9b02      	ldr	r3, [sp, #8]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	f040 8087 	bne.w	800f9ba <_dtoa_r+0x8da>
 800f8ac:	9b03      	ldr	r3, [sp, #12]
 800f8ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	f040 8083 	bne.w	800f9be <_dtoa_r+0x8de>
 800f8b8:	9b03      	ldr	r3, [sp, #12]
 800f8ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f8be:	0d1b      	lsrs	r3, r3, #20
 800f8c0:	051b      	lsls	r3, r3, #20
 800f8c2:	b12b      	cbz	r3, 800f8d0 <_dtoa_r+0x7f0>
 800f8c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8c6:	f108 0801 	add.w	r8, r8, #1
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	f000 81aa 	beq.w	800fc2e <_dtoa_r+0xb4e>
 800f8da:	6923      	ldr	r3, [r4, #16]
 800f8dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f8e0:	6918      	ldr	r0, [r3, #16]
 800f8e2:	f000 fe8f 	bl	8010604 <__hi0bits>
 800f8e6:	f1c0 0020 	rsb	r0, r0, #32
 800f8ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8ec:	4418      	add	r0, r3
 800f8ee:	f010 001f 	ands.w	r0, r0, #31
 800f8f2:	d071      	beq.n	800f9d8 <_dtoa_r+0x8f8>
 800f8f4:	f1c0 0320 	rsb	r3, r0, #32
 800f8f8:	2b04      	cmp	r3, #4
 800f8fa:	dd65      	ble.n	800f9c8 <_dtoa_r+0x8e8>
 800f8fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8fe:	f1c0 001c 	rsb	r0, r0, #28
 800f902:	4403      	add	r3, r0
 800f904:	4480      	add	r8, r0
 800f906:	4406      	add	r6, r0
 800f908:	9309      	str	r3, [sp, #36]	@ 0x24
 800f90a:	f1b8 0f00 	cmp.w	r8, #0
 800f90e:	dd05      	ble.n	800f91c <_dtoa_r+0x83c>
 800f910:	4649      	mov	r1, r9
 800f912:	4642      	mov	r2, r8
 800f914:	4658      	mov	r0, fp
 800f916:	f000 ffd9 	bl	80108cc <__lshift>
 800f91a:	4681      	mov	r9, r0
 800f91c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f91e:	2b00      	cmp	r3, #0
 800f920:	dd05      	ble.n	800f92e <_dtoa_r+0x84e>
 800f922:	4621      	mov	r1, r4
 800f924:	461a      	mov	r2, r3
 800f926:	4658      	mov	r0, fp
 800f928:	f000 ffd0 	bl	80108cc <__lshift>
 800f92c:	4604      	mov	r4, r0
 800f92e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f930:	2b00      	cmp	r3, #0
 800f932:	d053      	beq.n	800f9dc <_dtoa_r+0x8fc>
 800f934:	4621      	mov	r1, r4
 800f936:	4648      	mov	r0, r9
 800f938:	f001 f834 	bl	80109a4 <__mcmp>
 800f93c:	2800      	cmp	r0, #0
 800f93e:	da4d      	bge.n	800f9dc <_dtoa_r+0x8fc>
 800f940:	1e7b      	subs	r3, r7, #1
 800f942:	4649      	mov	r1, r9
 800f944:	9304      	str	r3, [sp, #16]
 800f946:	220a      	movs	r2, #10
 800f948:	2300      	movs	r3, #0
 800f94a:	4658      	mov	r0, fp
 800f94c:	f000 fdca 	bl	80104e4 <__multadd>
 800f950:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f952:	4681      	mov	r9, r0
 800f954:	2b00      	cmp	r3, #0
 800f956:	f000 816c 	beq.w	800fc32 <_dtoa_r+0xb52>
 800f95a:	2300      	movs	r3, #0
 800f95c:	4629      	mov	r1, r5
 800f95e:	220a      	movs	r2, #10
 800f960:	4658      	mov	r0, fp
 800f962:	f000 fdbf 	bl	80104e4 <__multadd>
 800f966:	9b08      	ldr	r3, [sp, #32]
 800f968:	4605      	mov	r5, r0
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	dc61      	bgt.n	800fa32 <_dtoa_r+0x952>
 800f96e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f970:	2b02      	cmp	r3, #2
 800f972:	dc3b      	bgt.n	800f9ec <_dtoa_r+0x90c>
 800f974:	e05d      	b.n	800fa32 <_dtoa_r+0x952>
 800f976:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f978:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f97c:	e746      	b.n	800f80c <_dtoa_r+0x72c>
 800f97e:	9b07      	ldr	r3, [sp, #28]
 800f980:	1e5c      	subs	r4, r3, #1
 800f982:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f984:	42a3      	cmp	r3, r4
 800f986:	bfbf      	itttt	lt
 800f988:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f98a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800f98c:	1ae3      	sublt	r3, r4, r3
 800f98e:	18d2      	addlt	r2, r2, r3
 800f990:	bfa8      	it	ge
 800f992:	1b1c      	subge	r4, r3, r4
 800f994:	9b07      	ldr	r3, [sp, #28]
 800f996:	bfbe      	ittt	lt
 800f998:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f99a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800f99c:	2400      	movlt	r4, #0
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	bfb5      	itete	lt
 800f9a2:	eba8 0603 	sublt.w	r6, r8, r3
 800f9a6:	4646      	movge	r6, r8
 800f9a8:	2300      	movlt	r3, #0
 800f9aa:	9b07      	ldrge	r3, [sp, #28]
 800f9ac:	e730      	b.n	800f810 <_dtoa_r+0x730>
 800f9ae:	4646      	mov	r6, r8
 800f9b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f9b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f9b4:	e735      	b.n	800f822 <_dtoa_r+0x742>
 800f9b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f9b8:	e75c      	b.n	800f874 <_dtoa_r+0x794>
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	e788      	b.n	800f8d0 <_dtoa_r+0x7f0>
 800f9be:	9b02      	ldr	r3, [sp, #8]
 800f9c0:	e786      	b.n	800f8d0 <_dtoa_r+0x7f0>
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800f9c6:	e788      	b.n	800f8da <_dtoa_r+0x7fa>
 800f9c8:	d09f      	beq.n	800f90a <_dtoa_r+0x82a>
 800f9ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f9cc:	331c      	adds	r3, #28
 800f9ce:	441a      	add	r2, r3
 800f9d0:	4498      	add	r8, r3
 800f9d2:	441e      	add	r6, r3
 800f9d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800f9d6:	e798      	b.n	800f90a <_dtoa_r+0x82a>
 800f9d8:	4603      	mov	r3, r0
 800f9da:	e7f6      	b.n	800f9ca <_dtoa_r+0x8ea>
 800f9dc:	9b07      	ldr	r3, [sp, #28]
 800f9de:	9704      	str	r7, [sp, #16]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	dc20      	bgt.n	800fa26 <_dtoa_r+0x946>
 800f9e4:	9308      	str	r3, [sp, #32]
 800f9e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f9e8:	2b02      	cmp	r3, #2
 800f9ea:	dd1e      	ble.n	800fa2a <_dtoa_r+0x94a>
 800f9ec:	9b08      	ldr	r3, [sp, #32]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	f47f aebc 	bne.w	800f76c <_dtoa_r+0x68c>
 800f9f4:	4621      	mov	r1, r4
 800f9f6:	2205      	movs	r2, #5
 800f9f8:	4658      	mov	r0, fp
 800f9fa:	f000 fd73 	bl	80104e4 <__multadd>
 800f9fe:	4601      	mov	r1, r0
 800fa00:	4604      	mov	r4, r0
 800fa02:	4648      	mov	r0, r9
 800fa04:	f000 ffce 	bl	80109a4 <__mcmp>
 800fa08:	2800      	cmp	r0, #0
 800fa0a:	f77f aeaf 	ble.w	800f76c <_dtoa_r+0x68c>
 800fa0e:	2331      	movs	r3, #49	@ 0x31
 800fa10:	4656      	mov	r6, sl
 800fa12:	f806 3b01 	strb.w	r3, [r6], #1
 800fa16:	9b04      	ldr	r3, [sp, #16]
 800fa18:	3301      	adds	r3, #1
 800fa1a:	9304      	str	r3, [sp, #16]
 800fa1c:	e6aa      	b.n	800f774 <_dtoa_r+0x694>
 800fa1e:	9c07      	ldr	r4, [sp, #28]
 800fa20:	9704      	str	r7, [sp, #16]
 800fa22:	4625      	mov	r5, r4
 800fa24:	e7f3      	b.n	800fa0e <_dtoa_r+0x92e>
 800fa26:	9b07      	ldr	r3, [sp, #28]
 800fa28:	9308      	str	r3, [sp, #32]
 800fa2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	f000 8104 	beq.w	800fc3a <_dtoa_r+0xb5a>
 800fa32:	2e00      	cmp	r6, #0
 800fa34:	dd05      	ble.n	800fa42 <_dtoa_r+0x962>
 800fa36:	4629      	mov	r1, r5
 800fa38:	4632      	mov	r2, r6
 800fa3a:	4658      	mov	r0, fp
 800fa3c:	f000 ff46 	bl	80108cc <__lshift>
 800fa40:	4605      	mov	r5, r0
 800fa42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d05a      	beq.n	800fafe <_dtoa_r+0xa1e>
 800fa48:	4658      	mov	r0, fp
 800fa4a:	6869      	ldr	r1, [r5, #4]
 800fa4c:	f000 fce8 	bl	8010420 <_Balloc>
 800fa50:	4606      	mov	r6, r0
 800fa52:	b928      	cbnz	r0, 800fa60 <_dtoa_r+0x980>
 800fa54:	4602      	mov	r2, r0
 800fa56:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fa5a:	4b83      	ldr	r3, [pc, #524]	@ (800fc68 <_dtoa_r+0xb88>)
 800fa5c:	f7ff bb54 	b.w	800f108 <_dtoa_r+0x28>
 800fa60:	692a      	ldr	r2, [r5, #16]
 800fa62:	f105 010c 	add.w	r1, r5, #12
 800fa66:	3202      	adds	r2, #2
 800fa68:	0092      	lsls	r2, r2, #2
 800fa6a:	300c      	adds	r0, #12
 800fa6c:	f7ff fa6f 	bl	800ef4e <memcpy>
 800fa70:	2201      	movs	r2, #1
 800fa72:	4631      	mov	r1, r6
 800fa74:	4658      	mov	r0, fp
 800fa76:	f000 ff29 	bl	80108cc <__lshift>
 800fa7a:	462f      	mov	r7, r5
 800fa7c:	4605      	mov	r5, r0
 800fa7e:	f10a 0301 	add.w	r3, sl, #1
 800fa82:	9307      	str	r3, [sp, #28]
 800fa84:	9b08      	ldr	r3, [sp, #32]
 800fa86:	4453      	add	r3, sl
 800fa88:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa8a:	9b02      	ldr	r3, [sp, #8]
 800fa8c:	f003 0301 	and.w	r3, r3, #1
 800fa90:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa92:	9b07      	ldr	r3, [sp, #28]
 800fa94:	4621      	mov	r1, r4
 800fa96:	3b01      	subs	r3, #1
 800fa98:	4648      	mov	r0, r9
 800fa9a:	9302      	str	r3, [sp, #8]
 800fa9c:	f7ff fa96 	bl	800efcc <quorem>
 800faa0:	4639      	mov	r1, r7
 800faa2:	9008      	str	r0, [sp, #32]
 800faa4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800faa8:	4648      	mov	r0, r9
 800faaa:	f000 ff7b 	bl	80109a4 <__mcmp>
 800faae:	462a      	mov	r2, r5
 800fab0:	9009      	str	r0, [sp, #36]	@ 0x24
 800fab2:	4621      	mov	r1, r4
 800fab4:	4658      	mov	r0, fp
 800fab6:	f000 ff91 	bl	80109dc <__mdiff>
 800faba:	68c2      	ldr	r2, [r0, #12]
 800fabc:	4606      	mov	r6, r0
 800fabe:	bb02      	cbnz	r2, 800fb02 <_dtoa_r+0xa22>
 800fac0:	4601      	mov	r1, r0
 800fac2:	4648      	mov	r0, r9
 800fac4:	f000 ff6e 	bl	80109a4 <__mcmp>
 800fac8:	4602      	mov	r2, r0
 800faca:	4631      	mov	r1, r6
 800facc:	4658      	mov	r0, fp
 800face:	920c      	str	r2, [sp, #48]	@ 0x30
 800fad0:	f000 fce6 	bl	80104a0 <_Bfree>
 800fad4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fad6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fad8:	9e07      	ldr	r6, [sp, #28]
 800fada:	ea43 0102 	orr.w	r1, r3, r2
 800fade:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fae0:	4319      	orrs	r1, r3
 800fae2:	d110      	bne.n	800fb06 <_dtoa_r+0xa26>
 800fae4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fae8:	d029      	beq.n	800fb3e <_dtoa_r+0xa5e>
 800faea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800faec:	2b00      	cmp	r3, #0
 800faee:	dd02      	ble.n	800faf6 <_dtoa_r+0xa16>
 800faf0:	9b08      	ldr	r3, [sp, #32]
 800faf2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800faf6:	9b02      	ldr	r3, [sp, #8]
 800faf8:	f883 8000 	strb.w	r8, [r3]
 800fafc:	e63b      	b.n	800f776 <_dtoa_r+0x696>
 800fafe:	4628      	mov	r0, r5
 800fb00:	e7bb      	b.n	800fa7a <_dtoa_r+0x99a>
 800fb02:	2201      	movs	r2, #1
 800fb04:	e7e1      	b.n	800faca <_dtoa_r+0x9ea>
 800fb06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	db04      	blt.n	800fb16 <_dtoa_r+0xa36>
 800fb0c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800fb0e:	430b      	orrs	r3, r1
 800fb10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fb12:	430b      	orrs	r3, r1
 800fb14:	d120      	bne.n	800fb58 <_dtoa_r+0xa78>
 800fb16:	2a00      	cmp	r2, #0
 800fb18:	dded      	ble.n	800faf6 <_dtoa_r+0xa16>
 800fb1a:	4649      	mov	r1, r9
 800fb1c:	2201      	movs	r2, #1
 800fb1e:	4658      	mov	r0, fp
 800fb20:	f000 fed4 	bl	80108cc <__lshift>
 800fb24:	4621      	mov	r1, r4
 800fb26:	4681      	mov	r9, r0
 800fb28:	f000 ff3c 	bl	80109a4 <__mcmp>
 800fb2c:	2800      	cmp	r0, #0
 800fb2e:	dc03      	bgt.n	800fb38 <_dtoa_r+0xa58>
 800fb30:	d1e1      	bne.n	800faf6 <_dtoa_r+0xa16>
 800fb32:	f018 0f01 	tst.w	r8, #1
 800fb36:	d0de      	beq.n	800faf6 <_dtoa_r+0xa16>
 800fb38:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fb3c:	d1d8      	bne.n	800faf0 <_dtoa_r+0xa10>
 800fb3e:	2339      	movs	r3, #57	@ 0x39
 800fb40:	9a02      	ldr	r2, [sp, #8]
 800fb42:	7013      	strb	r3, [r2, #0]
 800fb44:	4633      	mov	r3, r6
 800fb46:	461e      	mov	r6, r3
 800fb48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fb4c:	3b01      	subs	r3, #1
 800fb4e:	2a39      	cmp	r2, #57	@ 0x39
 800fb50:	d052      	beq.n	800fbf8 <_dtoa_r+0xb18>
 800fb52:	3201      	adds	r2, #1
 800fb54:	701a      	strb	r2, [r3, #0]
 800fb56:	e60e      	b.n	800f776 <_dtoa_r+0x696>
 800fb58:	2a00      	cmp	r2, #0
 800fb5a:	dd07      	ble.n	800fb6c <_dtoa_r+0xa8c>
 800fb5c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fb60:	d0ed      	beq.n	800fb3e <_dtoa_r+0xa5e>
 800fb62:	9a02      	ldr	r2, [sp, #8]
 800fb64:	f108 0301 	add.w	r3, r8, #1
 800fb68:	7013      	strb	r3, [r2, #0]
 800fb6a:	e604      	b.n	800f776 <_dtoa_r+0x696>
 800fb6c:	9b07      	ldr	r3, [sp, #28]
 800fb6e:	9a07      	ldr	r2, [sp, #28]
 800fb70:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fb74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb76:	4293      	cmp	r3, r2
 800fb78:	d028      	beq.n	800fbcc <_dtoa_r+0xaec>
 800fb7a:	4649      	mov	r1, r9
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	220a      	movs	r2, #10
 800fb80:	4658      	mov	r0, fp
 800fb82:	f000 fcaf 	bl	80104e4 <__multadd>
 800fb86:	42af      	cmp	r7, r5
 800fb88:	4681      	mov	r9, r0
 800fb8a:	f04f 0300 	mov.w	r3, #0
 800fb8e:	f04f 020a 	mov.w	r2, #10
 800fb92:	4639      	mov	r1, r7
 800fb94:	4658      	mov	r0, fp
 800fb96:	d107      	bne.n	800fba8 <_dtoa_r+0xac8>
 800fb98:	f000 fca4 	bl	80104e4 <__multadd>
 800fb9c:	4607      	mov	r7, r0
 800fb9e:	4605      	mov	r5, r0
 800fba0:	9b07      	ldr	r3, [sp, #28]
 800fba2:	3301      	adds	r3, #1
 800fba4:	9307      	str	r3, [sp, #28]
 800fba6:	e774      	b.n	800fa92 <_dtoa_r+0x9b2>
 800fba8:	f000 fc9c 	bl	80104e4 <__multadd>
 800fbac:	4629      	mov	r1, r5
 800fbae:	4607      	mov	r7, r0
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	220a      	movs	r2, #10
 800fbb4:	4658      	mov	r0, fp
 800fbb6:	f000 fc95 	bl	80104e4 <__multadd>
 800fbba:	4605      	mov	r5, r0
 800fbbc:	e7f0      	b.n	800fba0 <_dtoa_r+0xac0>
 800fbbe:	9b08      	ldr	r3, [sp, #32]
 800fbc0:	2700      	movs	r7, #0
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	bfcc      	ite	gt
 800fbc6:	461e      	movgt	r6, r3
 800fbc8:	2601      	movle	r6, #1
 800fbca:	4456      	add	r6, sl
 800fbcc:	4649      	mov	r1, r9
 800fbce:	2201      	movs	r2, #1
 800fbd0:	4658      	mov	r0, fp
 800fbd2:	f000 fe7b 	bl	80108cc <__lshift>
 800fbd6:	4621      	mov	r1, r4
 800fbd8:	4681      	mov	r9, r0
 800fbda:	f000 fee3 	bl	80109a4 <__mcmp>
 800fbde:	2800      	cmp	r0, #0
 800fbe0:	dcb0      	bgt.n	800fb44 <_dtoa_r+0xa64>
 800fbe2:	d102      	bne.n	800fbea <_dtoa_r+0xb0a>
 800fbe4:	f018 0f01 	tst.w	r8, #1
 800fbe8:	d1ac      	bne.n	800fb44 <_dtoa_r+0xa64>
 800fbea:	4633      	mov	r3, r6
 800fbec:	461e      	mov	r6, r3
 800fbee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fbf2:	2a30      	cmp	r2, #48	@ 0x30
 800fbf4:	d0fa      	beq.n	800fbec <_dtoa_r+0xb0c>
 800fbf6:	e5be      	b.n	800f776 <_dtoa_r+0x696>
 800fbf8:	459a      	cmp	sl, r3
 800fbfa:	d1a4      	bne.n	800fb46 <_dtoa_r+0xa66>
 800fbfc:	9b04      	ldr	r3, [sp, #16]
 800fbfe:	3301      	adds	r3, #1
 800fc00:	9304      	str	r3, [sp, #16]
 800fc02:	2331      	movs	r3, #49	@ 0x31
 800fc04:	f88a 3000 	strb.w	r3, [sl]
 800fc08:	e5b5      	b.n	800f776 <_dtoa_r+0x696>
 800fc0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800fc0c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800fc6c <_dtoa_r+0xb8c>
 800fc10:	b11b      	cbz	r3, 800fc1a <_dtoa_r+0xb3a>
 800fc12:	f10a 0308 	add.w	r3, sl, #8
 800fc16:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800fc18:	6013      	str	r3, [r2, #0]
 800fc1a:	4650      	mov	r0, sl
 800fc1c:	b017      	add	sp, #92	@ 0x5c
 800fc1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc22:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	f77f ae3d 	ble.w	800f8a4 <_dtoa_r+0x7c4>
 800fc2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc2c:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc2e:	2001      	movs	r0, #1
 800fc30:	e65b      	b.n	800f8ea <_dtoa_r+0x80a>
 800fc32:	9b08      	ldr	r3, [sp, #32]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	f77f aed6 	ble.w	800f9e6 <_dtoa_r+0x906>
 800fc3a:	4656      	mov	r6, sl
 800fc3c:	4621      	mov	r1, r4
 800fc3e:	4648      	mov	r0, r9
 800fc40:	f7ff f9c4 	bl	800efcc <quorem>
 800fc44:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fc48:	9b08      	ldr	r3, [sp, #32]
 800fc4a:	f806 8b01 	strb.w	r8, [r6], #1
 800fc4e:	eba6 020a 	sub.w	r2, r6, sl
 800fc52:	4293      	cmp	r3, r2
 800fc54:	ddb3      	ble.n	800fbbe <_dtoa_r+0xade>
 800fc56:	4649      	mov	r1, r9
 800fc58:	2300      	movs	r3, #0
 800fc5a:	220a      	movs	r2, #10
 800fc5c:	4658      	mov	r0, fp
 800fc5e:	f000 fc41 	bl	80104e4 <__multadd>
 800fc62:	4681      	mov	r9, r0
 800fc64:	e7ea      	b.n	800fc3c <_dtoa_r+0xb5c>
 800fc66:	bf00      	nop
 800fc68:	0801262b 	.word	0x0801262b
 800fc6c:	080125c6 	.word	0x080125c6

0800fc70 <_free_r>:
 800fc70:	b538      	push	{r3, r4, r5, lr}
 800fc72:	4605      	mov	r5, r0
 800fc74:	2900      	cmp	r1, #0
 800fc76:	d040      	beq.n	800fcfa <_free_r+0x8a>
 800fc78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc7c:	1f0c      	subs	r4, r1, #4
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	bfb8      	it	lt
 800fc82:	18e4      	addlt	r4, r4, r3
 800fc84:	f7fc fde4 	bl	800c850 <__malloc_lock>
 800fc88:	4a1c      	ldr	r2, [pc, #112]	@ (800fcfc <_free_r+0x8c>)
 800fc8a:	6813      	ldr	r3, [r2, #0]
 800fc8c:	b933      	cbnz	r3, 800fc9c <_free_r+0x2c>
 800fc8e:	6063      	str	r3, [r4, #4]
 800fc90:	6014      	str	r4, [r2, #0]
 800fc92:	4628      	mov	r0, r5
 800fc94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc98:	f7fc bde0 	b.w	800c85c <__malloc_unlock>
 800fc9c:	42a3      	cmp	r3, r4
 800fc9e:	d908      	bls.n	800fcb2 <_free_r+0x42>
 800fca0:	6820      	ldr	r0, [r4, #0]
 800fca2:	1821      	adds	r1, r4, r0
 800fca4:	428b      	cmp	r3, r1
 800fca6:	bf01      	itttt	eq
 800fca8:	6819      	ldreq	r1, [r3, #0]
 800fcaa:	685b      	ldreq	r3, [r3, #4]
 800fcac:	1809      	addeq	r1, r1, r0
 800fcae:	6021      	streq	r1, [r4, #0]
 800fcb0:	e7ed      	b.n	800fc8e <_free_r+0x1e>
 800fcb2:	461a      	mov	r2, r3
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	b10b      	cbz	r3, 800fcbc <_free_r+0x4c>
 800fcb8:	42a3      	cmp	r3, r4
 800fcba:	d9fa      	bls.n	800fcb2 <_free_r+0x42>
 800fcbc:	6811      	ldr	r1, [r2, #0]
 800fcbe:	1850      	adds	r0, r2, r1
 800fcc0:	42a0      	cmp	r0, r4
 800fcc2:	d10b      	bne.n	800fcdc <_free_r+0x6c>
 800fcc4:	6820      	ldr	r0, [r4, #0]
 800fcc6:	4401      	add	r1, r0
 800fcc8:	1850      	adds	r0, r2, r1
 800fcca:	4283      	cmp	r3, r0
 800fccc:	6011      	str	r1, [r2, #0]
 800fcce:	d1e0      	bne.n	800fc92 <_free_r+0x22>
 800fcd0:	6818      	ldr	r0, [r3, #0]
 800fcd2:	685b      	ldr	r3, [r3, #4]
 800fcd4:	4408      	add	r0, r1
 800fcd6:	6010      	str	r0, [r2, #0]
 800fcd8:	6053      	str	r3, [r2, #4]
 800fcda:	e7da      	b.n	800fc92 <_free_r+0x22>
 800fcdc:	d902      	bls.n	800fce4 <_free_r+0x74>
 800fcde:	230c      	movs	r3, #12
 800fce0:	602b      	str	r3, [r5, #0]
 800fce2:	e7d6      	b.n	800fc92 <_free_r+0x22>
 800fce4:	6820      	ldr	r0, [r4, #0]
 800fce6:	1821      	adds	r1, r4, r0
 800fce8:	428b      	cmp	r3, r1
 800fcea:	bf01      	itttt	eq
 800fcec:	6819      	ldreq	r1, [r3, #0]
 800fcee:	685b      	ldreq	r3, [r3, #4]
 800fcf0:	1809      	addeq	r1, r1, r0
 800fcf2:	6021      	streq	r1, [r4, #0]
 800fcf4:	6063      	str	r3, [r4, #4]
 800fcf6:	6054      	str	r4, [r2, #4]
 800fcf8:	e7cb      	b.n	800fc92 <_free_r+0x22>
 800fcfa:	bd38      	pop	{r3, r4, r5, pc}
 800fcfc:	20005a20 	.word	0x20005a20

0800fd00 <rshift>:
 800fd00:	6903      	ldr	r3, [r0, #16]
 800fd02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fd06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fd0a:	f100 0414 	add.w	r4, r0, #20
 800fd0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fd12:	dd46      	ble.n	800fda2 <rshift+0xa2>
 800fd14:	f011 011f 	ands.w	r1, r1, #31
 800fd18:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fd1c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fd20:	d10c      	bne.n	800fd3c <rshift+0x3c>
 800fd22:	4629      	mov	r1, r5
 800fd24:	f100 0710 	add.w	r7, r0, #16
 800fd28:	42b1      	cmp	r1, r6
 800fd2a:	d335      	bcc.n	800fd98 <rshift+0x98>
 800fd2c:	1a9b      	subs	r3, r3, r2
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	1eea      	subs	r2, r5, #3
 800fd32:	4296      	cmp	r6, r2
 800fd34:	bf38      	it	cc
 800fd36:	2300      	movcc	r3, #0
 800fd38:	4423      	add	r3, r4
 800fd3a:	e015      	b.n	800fd68 <rshift+0x68>
 800fd3c:	46a1      	mov	r9, r4
 800fd3e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fd42:	f1c1 0820 	rsb	r8, r1, #32
 800fd46:	40cf      	lsrs	r7, r1
 800fd48:	f105 0e04 	add.w	lr, r5, #4
 800fd4c:	4576      	cmp	r6, lr
 800fd4e:	46f4      	mov	ip, lr
 800fd50:	d816      	bhi.n	800fd80 <rshift+0x80>
 800fd52:	1a9a      	subs	r2, r3, r2
 800fd54:	0092      	lsls	r2, r2, #2
 800fd56:	3a04      	subs	r2, #4
 800fd58:	3501      	adds	r5, #1
 800fd5a:	42ae      	cmp	r6, r5
 800fd5c:	bf38      	it	cc
 800fd5e:	2200      	movcc	r2, #0
 800fd60:	18a3      	adds	r3, r4, r2
 800fd62:	50a7      	str	r7, [r4, r2]
 800fd64:	b107      	cbz	r7, 800fd68 <rshift+0x68>
 800fd66:	3304      	adds	r3, #4
 800fd68:	42a3      	cmp	r3, r4
 800fd6a:	eba3 0204 	sub.w	r2, r3, r4
 800fd6e:	bf08      	it	eq
 800fd70:	2300      	moveq	r3, #0
 800fd72:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fd76:	6102      	str	r2, [r0, #16]
 800fd78:	bf08      	it	eq
 800fd7a:	6143      	streq	r3, [r0, #20]
 800fd7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd80:	f8dc c000 	ldr.w	ip, [ip]
 800fd84:	fa0c fc08 	lsl.w	ip, ip, r8
 800fd88:	ea4c 0707 	orr.w	r7, ip, r7
 800fd8c:	f849 7b04 	str.w	r7, [r9], #4
 800fd90:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fd94:	40cf      	lsrs	r7, r1
 800fd96:	e7d9      	b.n	800fd4c <rshift+0x4c>
 800fd98:	f851 cb04 	ldr.w	ip, [r1], #4
 800fd9c:	f847 cf04 	str.w	ip, [r7, #4]!
 800fda0:	e7c2      	b.n	800fd28 <rshift+0x28>
 800fda2:	4623      	mov	r3, r4
 800fda4:	e7e0      	b.n	800fd68 <rshift+0x68>

0800fda6 <__hexdig_fun>:
 800fda6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fdaa:	2b09      	cmp	r3, #9
 800fdac:	d802      	bhi.n	800fdb4 <__hexdig_fun+0xe>
 800fdae:	3820      	subs	r0, #32
 800fdb0:	b2c0      	uxtb	r0, r0
 800fdb2:	4770      	bx	lr
 800fdb4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fdb8:	2b05      	cmp	r3, #5
 800fdba:	d801      	bhi.n	800fdc0 <__hexdig_fun+0x1a>
 800fdbc:	3847      	subs	r0, #71	@ 0x47
 800fdbe:	e7f7      	b.n	800fdb0 <__hexdig_fun+0xa>
 800fdc0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fdc4:	2b05      	cmp	r3, #5
 800fdc6:	d801      	bhi.n	800fdcc <__hexdig_fun+0x26>
 800fdc8:	3827      	subs	r0, #39	@ 0x27
 800fdca:	e7f1      	b.n	800fdb0 <__hexdig_fun+0xa>
 800fdcc:	2000      	movs	r0, #0
 800fdce:	4770      	bx	lr

0800fdd0 <__gethex>:
 800fdd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdd4:	468a      	mov	sl, r1
 800fdd6:	4690      	mov	r8, r2
 800fdd8:	b085      	sub	sp, #20
 800fdda:	9302      	str	r3, [sp, #8]
 800fddc:	680b      	ldr	r3, [r1, #0]
 800fdde:	9001      	str	r0, [sp, #4]
 800fde0:	1c9c      	adds	r4, r3, #2
 800fde2:	46a1      	mov	r9, r4
 800fde4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fde8:	2830      	cmp	r0, #48	@ 0x30
 800fdea:	d0fa      	beq.n	800fde2 <__gethex+0x12>
 800fdec:	eba9 0303 	sub.w	r3, r9, r3
 800fdf0:	f1a3 0b02 	sub.w	fp, r3, #2
 800fdf4:	f7ff ffd7 	bl	800fda6 <__hexdig_fun>
 800fdf8:	4605      	mov	r5, r0
 800fdfa:	2800      	cmp	r0, #0
 800fdfc:	d168      	bne.n	800fed0 <__gethex+0x100>
 800fdfe:	2201      	movs	r2, #1
 800fe00:	4648      	mov	r0, r9
 800fe02:	499f      	ldr	r1, [pc, #636]	@ (8010080 <__gethex+0x2b0>)
 800fe04:	f7fe f9b4 	bl	800e170 <strncmp>
 800fe08:	4607      	mov	r7, r0
 800fe0a:	2800      	cmp	r0, #0
 800fe0c:	d167      	bne.n	800fede <__gethex+0x10e>
 800fe0e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fe12:	4626      	mov	r6, r4
 800fe14:	f7ff ffc7 	bl	800fda6 <__hexdig_fun>
 800fe18:	2800      	cmp	r0, #0
 800fe1a:	d062      	beq.n	800fee2 <__gethex+0x112>
 800fe1c:	4623      	mov	r3, r4
 800fe1e:	7818      	ldrb	r0, [r3, #0]
 800fe20:	4699      	mov	r9, r3
 800fe22:	2830      	cmp	r0, #48	@ 0x30
 800fe24:	f103 0301 	add.w	r3, r3, #1
 800fe28:	d0f9      	beq.n	800fe1e <__gethex+0x4e>
 800fe2a:	f7ff ffbc 	bl	800fda6 <__hexdig_fun>
 800fe2e:	fab0 f580 	clz	r5, r0
 800fe32:	f04f 0b01 	mov.w	fp, #1
 800fe36:	096d      	lsrs	r5, r5, #5
 800fe38:	464a      	mov	r2, r9
 800fe3a:	4616      	mov	r6, r2
 800fe3c:	7830      	ldrb	r0, [r6, #0]
 800fe3e:	3201      	adds	r2, #1
 800fe40:	f7ff ffb1 	bl	800fda6 <__hexdig_fun>
 800fe44:	2800      	cmp	r0, #0
 800fe46:	d1f8      	bne.n	800fe3a <__gethex+0x6a>
 800fe48:	2201      	movs	r2, #1
 800fe4a:	4630      	mov	r0, r6
 800fe4c:	498c      	ldr	r1, [pc, #560]	@ (8010080 <__gethex+0x2b0>)
 800fe4e:	f7fe f98f 	bl	800e170 <strncmp>
 800fe52:	2800      	cmp	r0, #0
 800fe54:	d13f      	bne.n	800fed6 <__gethex+0x106>
 800fe56:	b944      	cbnz	r4, 800fe6a <__gethex+0x9a>
 800fe58:	1c74      	adds	r4, r6, #1
 800fe5a:	4622      	mov	r2, r4
 800fe5c:	4616      	mov	r6, r2
 800fe5e:	7830      	ldrb	r0, [r6, #0]
 800fe60:	3201      	adds	r2, #1
 800fe62:	f7ff ffa0 	bl	800fda6 <__hexdig_fun>
 800fe66:	2800      	cmp	r0, #0
 800fe68:	d1f8      	bne.n	800fe5c <__gethex+0x8c>
 800fe6a:	1ba4      	subs	r4, r4, r6
 800fe6c:	00a7      	lsls	r7, r4, #2
 800fe6e:	7833      	ldrb	r3, [r6, #0]
 800fe70:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fe74:	2b50      	cmp	r3, #80	@ 0x50
 800fe76:	d13e      	bne.n	800fef6 <__gethex+0x126>
 800fe78:	7873      	ldrb	r3, [r6, #1]
 800fe7a:	2b2b      	cmp	r3, #43	@ 0x2b
 800fe7c:	d033      	beq.n	800fee6 <__gethex+0x116>
 800fe7e:	2b2d      	cmp	r3, #45	@ 0x2d
 800fe80:	d034      	beq.n	800feec <__gethex+0x11c>
 800fe82:	2400      	movs	r4, #0
 800fe84:	1c71      	adds	r1, r6, #1
 800fe86:	7808      	ldrb	r0, [r1, #0]
 800fe88:	f7ff ff8d 	bl	800fda6 <__hexdig_fun>
 800fe8c:	1e43      	subs	r3, r0, #1
 800fe8e:	b2db      	uxtb	r3, r3
 800fe90:	2b18      	cmp	r3, #24
 800fe92:	d830      	bhi.n	800fef6 <__gethex+0x126>
 800fe94:	f1a0 0210 	sub.w	r2, r0, #16
 800fe98:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fe9c:	f7ff ff83 	bl	800fda6 <__hexdig_fun>
 800fea0:	f100 3cff 	add.w	ip, r0, #4294967295
 800fea4:	fa5f fc8c 	uxtb.w	ip, ip
 800fea8:	f1bc 0f18 	cmp.w	ip, #24
 800feac:	f04f 030a 	mov.w	r3, #10
 800feb0:	d91e      	bls.n	800fef0 <__gethex+0x120>
 800feb2:	b104      	cbz	r4, 800feb6 <__gethex+0xe6>
 800feb4:	4252      	negs	r2, r2
 800feb6:	4417      	add	r7, r2
 800feb8:	f8ca 1000 	str.w	r1, [sl]
 800febc:	b1ed      	cbz	r5, 800fefa <__gethex+0x12a>
 800febe:	f1bb 0f00 	cmp.w	fp, #0
 800fec2:	bf0c      	ite	eq
 800fec4:	2506      	moveq	r5, #6
 800fec6:	2500      	movne	r5, #0
 800fec8:	4628      	mov	r0, r5
 800feca:	b005      	add	sp, #20
 800fecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fed0:	2500      	movs	r5, #0
 800fed2:	462c      	mov	r4, r5
 800fed4:	e7b0      	b.n	800fe38 <__gethex+0x68>
 800fed6:	2c00      	cmp	r4, #0
 800fed8:	d1c7      	bne.n	800fe6a <__gethex+0x9a>
 800feda:	4627      	mov	r7, r4
 800fedc:	e7c7      	b.n	800fe6e <__gethex+0x9e>
 800fede:	464e      	mov	r6, r9
 800fee0:	462f      	mov	r7, r5
 800fee2:	2501      	movs	r5, #1
 800fee4:	e7c3      	b.n	800fe6e <__gethex+0x9e>
 800fee6:	2400      	movs	r4, #0
 800fee8:	1cb1      	adds	r1, r6, #2
 800feea:	e7cc      	b.n	800fe86 <__gethex+0xb6>
 800feec:	2401      	movs	r4, #1
 800feee:	e7fb      	b.n	800fee8 <__gethex+0x118>
 800fef0:	fb03 0002 	mla	r0, r3, r2, r0
 800fef4:	e7ce      	b.n	800fe94 <__gethex+0xc4>
 800fef6:	4631      	mov	r1, r6
 800fef8:	e7de      	b.n	800feb8 <__gethex+0xe8>
 800fefa:	4629      	mov	r1, r5
 800fefc:	eba6 0309 	sub.w	r3, r6, r9
 800ff00:	3b01      	subs	r3, #1
 800ff02:	2b07      	cmp	r3, #7
 800ff04:	dc0a      	bgt.n	800ff1c <__gethex+0x14c>
 800ff06:	9801      	ldr	r0, [sp, #4]
 800ff08:	f000 fa8a 	bl	8010420 <_Balloc>
 800ff0c:	4604      	mov	r4, r0
 800ff0e:	b940      	cbnz	r0, 800ff22 <__gethex+0x152>
 800ff10:	4602      	mov	r2, r0
 800ff12:	21e4      	movs	r1, #228	@ 0xe4
 800ff14:	4b5b      	ldr	r3, [pc, #364]	@ (8010084 <__gethex+0x2b4>)
 800ff16:	485c      	ldr	r0, [pc, #368]	@ (8010088 <__gethex+0x2b8>)
 800ff18:	f7ff f832 	bl	800ef80 <__assert_func>
 800ff1c:	3101      	adds	r1, #1
 800ff1e:	105b      	asrs	r3, r3, #1
 800ff20:	e7ef      	b.n	800ff02 <__gethex+0x132>
 800ff22:	2300      	movs	r3, #0
 800ff24:	f100 0a14 	add.w	sl, r0, #20
 800ff28:	4655      	mov	r5, sl
 800ff2a:	469b      	mov	fp, r3
 800ff2c:	45b1      	cmp	r9, r6
 800ff2e:	d337      	bcc.n	800ffa0 <__gethex+0x1d0>
 800ff30:	f845 bb04 	str.w	fp, [r5], #4
 800ff34:	eba5 050a 	sub.w	r5, r5, sl
 800ff38:	10ad      	asrs	r5, r5, #2
 800ff3a:	6125      	str	r5, [r4, #16]
 800ff3c:	4658      	mov	r0, fp
 800ff3e:	f000 fb61 	bl	8010604 <__hi0bits>
 800ff42:	016d      	lsls	r5, r5, #5
 800ff44:	f8d8 6000 	ldr.w	r6, [r8]
 800ff48:	1a2d      	subs	r5, r5, r0
 800ff4a:	42b5      	cmp	r5, r6
 800ff4c:	dd54      	ble.n	800fff8 <__gethex+0x228>
 800ff4e:	1bad      	subs	r5, r5, r6
 800ff50:	4629      	mov	r1, r5
 800ff52:	4620      	mov	r0, r4
 800ff54:	f000 fee9 	bl	8010d2a <__any_on>
 800ff58:	4681      	mov	r9, r0
 800ff5a:	b178      	cbz	r0, 800ff7c <__gethex+0x1ac>
 800ff5c:	f04f 0901 	mov.w	r9, #1
 800ff60:	1e6b      	subs	r3, r5, #1
 800ff62:	1159      	asrs	r1, r3, #5
 800ff64:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ff68:	f003 021f 	and.w	r2, r3, #31
 800ff6c:	fa09 f202 	lsl.w	r2, r9, r2
 800ff70:	420a      	tst	r2, r1
 800ff72:	d003      	beq.n	800ff7c <__gethex+0x1ac>
 800ff74:	454b      	cmp	r3, r9
 800ff76:	dc36      	bgt.n	800ffe6 <__gethex+0x216>
 800ff78:	f04f 0902 	mov.w	r9, #2
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	4620      	mov	r0, r4
 800ff80:	f7ff febe 	bl	800fd00 <rshift>
 800ff84:	442f      	add	r7, r5
 800ff86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ff8a:	42bb      	cmp	r3, r7
 800ff8c:	da42      	bge.n	8010014 <__gethex+0x244>
 800ff8e:	4621      	mov	r1, r4
 800ff90:	9801      	ldr	r0, [sp, #4]
 800ff92:	f000 fa85 	bl	80104a0 <_Bfree>
 800ff96:	2300      	movs	r3, #0
 800ff98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ff9a:	25a3      	movs	r5, #163	@ 0xa3
 800ff9c:	6013      	str	r3, [r2, #0]
 800ff9e:	e793      	b.n	800fec8 <__gethex+0xf8>
 800ffa0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ffa4:	2a2e      	cmp	r2, #46	@ 0x2e
 800ffa6:	d012      	beq.n	800ffce <__gethex+0x1fe>
 800ffa8:	2b20      	cmp	r3, #32
 800ffaa:	d104      	bne.n	800ffb6 <__gethex+0x1e6>
 800ffac:	f845 bb04 	str.w	fp, [r5], #4
 800ffb0:	f04f 0b00 	mov.w	fp, #0
 800ffb4:	465b      	mov	r3, fp
 800ffb6:	7830      	ldrb	r0, [r6, #0]
 800ffb8:	9303      	str	r3, [sp, #12]
 800ffba:	f7ff fef4 	bl	800fda6 <__hexdig_fun>
 800ffbe:	9b03      	ldr	r3, [sp, #12]
 800ffc0:	f000 000f 	and.w	r0, r0, #15
 800ffc4:	4098      	lsls	r0, r3
 800ffc6:	ea4b 0b00 	orr.w	fp, fp, r0
 800ffca:	3304      	adds	r3, #4
 800ffcc:	e7ae      	b.n	800ff2c <__gethex+0x15c>
 800ffce:	45b1      	cmp	r9, r6
 800ffd0:	d8ea      	bhi.n	800ffa8 <__gethex+0x1d8>
 800ffd2:	2201      	movs	r2, #1
 800ffd4:	4630      	mov	r0, r6
 800ffd6:	492a      	ldr	r1, [pc, #168]	@ (8010080 <__gethex+0x2b0>)
 800ffd8:	9303      	str	r3, [sp, #12]
 800ffda:	f7fe f8c9 	bl	800e170 <strncmp>
 800ffde:	9b03      	ldr	r3, [sp, #12]
 800ffe0:	2800      	cmp	r0, #0
 800ffe2:	d1e1      	bne.n	800ffa8 <__gethex+0x1d8>
 800ffe4:	e7a2      	b.n	800ff2c <__gethex+0x15c>
 800ffe6:	4620      	mov	r0, r4
 800ffe8:	1ea9      	subs	r1, r5, #2
 800ffea:	f000 fe9e 	bl	8010d2a <__any_on>
 800ffee:	2800      	cmp	r0, #0
 800fff0:	d0c2      	beq.n	800ff78 <__gethex+0x1a8>
 800fff2:	f04f 0903 	mov.w	r9, #3
 800fff6:	e7c1      	b.n	800ff7c <__gethex+0x1ac>
 800fff8:	da09      	bge.n	801000e <__gethex+0x23e>
 800fffa:	1b75      	subs	r5, r6, r5
 800fffc:	4621      	mov	r1, r4
 800fffe:	462a      	mov	r2, r5
 8010000:	9801      	ldr	r0, [sp, #4]
 8010002:	f000 fc63 	bl	80108cc <__lshift>
 8010006:	4604      	mov	r4, r0
 8010008:	1b7f      	subs	r7, r7, r5
 801000a:	f100 0a14 	add.w	sl, r0, #20
 801000e:	f04f 0900 	mov.w	r9, #0
 8010012:	e7b8      	b.n	800ff86 <__gethex+0x1b6>
 8010014:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010018:	42bd      	cmp	r5, r7
 801001a:	dd6f      	ble.n	80100fc <__gethex+0x32c>
 801001c:	1bed      	subs	r5, r5, r7
 801001e:	42ae      	cmp	r6, r5
 8010020:	dc34      	bgt.n	801008c <__gethex+0x2bc>
 8010022:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010026:	2b02      	cmp	r3, #2
 8010028:	d022      	beq.n	8010070 <__gethex+0x2a0>
 801002a:	2b03      	cmp	r3, #3
 801002c:	d024      	beq.n	8010078 <__gethex+0x2a8>
 801002e:	2b01      	cmp	r3, #1
 8010030:	d115      	bne.n	801005e <__gethex+0x28e>
 8010032:	42ae      	cmp	r6, r5
 8010034:	d113      	bne.n	801005e <__gethex+0x28e>
 8010036:	2e01      	cmp	r6, #1
 8010038:	d10b      	bne.n	8010052 <__gethex+0x282>
 801003a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801003e:	9a02      	ldr	r2, [sp, #8]
 8010040:	2562      	movs	r5, #98	@ 0x62
 8010042:	6013      	str	r3, [r2, #0]
 8010044:	2301      	movs	r3, #1
 8010046:	6123      	str	r3, [r4, #16]
 8010048:	f8ca 3000 	str.w	r3, [sl]
 801004c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801004e:	601c      	str	r4, [r3, #0]
 8010050:	e73a      	b.n	800fec8 <__gethex+0xf8>
 8010052:	4620      	mov	r0, r4
 8010054:	1e71      	subs	r1, r6, #1
 8010056:	f000 fe68 	bl	8010d2a <__any_on>
 801005a:	2800      	cmp	r0, #0
 801005c:	d1ed      	bne.n	801003a <__gethex+0x26a>
 801005e:	4621      	mov	r1, r4
 8010060:	9801      	ldr	r0, [sp, #4]
 8010062:	f000 fa1d 	bl	80104a0 <_Bfree>
 8010066:	2300      	movs	r3, #0
 8010068:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801006a:	2550      	movs	r5, #80	@ 0x50
 801006c:	6013      	str	r3, [r2, #0]
 801006e:	e72b      	b.n	800fec8 <__gethex+0xf8>
 8010070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010072:	2b00      	cmp	r3, #0
 8010074:	d1f3      	bne.n	801005e <__gethex+0x28e>
 8010076:	e7e0      	b.n	801003a <__gethex+0x26a>
 8010078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801007a:	2b00      	cmp	r3, #0
 801007c:	d1dd      	bne.n	801003a <__gethex+0x26a>
 801007e:	e7ee      	b.n	801005e <__gethex+0x28e>
 8010080:	080122da 	.word	0x080122da
 8010084:	0801262b 	.word	0x0801262b
 8010088:	0801263c 	.word	0x0801263c
 801008c:	1e6f      	subs	r7, r5, #1
 801008e:	f1b9 0f00 	cmp.w	r9, #0
 8010092:	d130      	bne.n	80100f6 <__gethex+0x326>
 8010094:	b127      	cbz	r7, 80100a0 <__gethex+0x2d0>
 8010096:	4639      	mov	r1, r7
 8010098:	4620      	mov	r0, r4
 801009a:	f000 fe46 	bl	8010d2a <__any_on>
 801009e:	4681      	mov	r9, r0
 80100a0:	2301      	movs	r3, #1
 80100a2:	4629      	mov	r1, r5
 80100a4:	1b76      	subs	r6, r6, r5
 80100a6:	2502      	movs	r5, #2
 80100a8:	117a      	asrs	r2, r7, #5
 80100aa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80100ae:	f007 071f 	and.w	r7, r7, #31
 80100b2:	40bb      	lsls	r3, r7
 80100b4:	4213      	tst	r3, r2
 80100b6:	4620      	mov	r0, r4
 80100b8:	bf18      	it	ne
 80100ba:	f049 0902 	orrne.w	r9, r9, #2
 80100be:	f7ff fe1f 	bl	800fd00 <rshift>
 80100c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80100c6:	f1b9 0f00 	cmp.w	r9, #0
 80100ca:	d047      	beq.n	801015c <__gethex+0x38c>
 80100cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80100d0:	2b02      	cmp	r3, #2
 80100d2:	d015      	beq.n	8010100 <__gethex+0x330>
 80100d4:	2b03      	cmp	r3, #3
 80100d6:	d017      	beq.n	8010108 <__gethex+0x338>
 80100d8:	2b01      	cmp	r3, #1
 80100da:	d109      	bne.n	80100f0 <__gethex+0x320>
 80100dc:	f019 0f02 	tst.w	r9, #2
 80100e0:	d006      	beq.n	80100f0 <__gethex+0x320>
 80100e2:	f8da 3000 	ldr.w	r3, [sl]
 80100e6:	ea49 0903 	orr.w	r9, r9, r3
 80100ea:	f019 0f01 	tst.w	r9, #1
 80100ee:	d10e      	bne.n	801010e <__gethex+0x33e>
 80100f0:	f045 0510 	orr.w	r5, r5, #16
 80100f4:	e032      	b.n	801015c <__gethex+0x38c>
 80100f6:	f04f 0901 	mov.w	r9, #1
 80100fa:	e7d1      	b.n	80100a0 <__gethex+0x2d0>
 80100fc:	2501      	movs	r5, #1
 80100fe:	e7e2      	b.n	80100c6 <__gethex+0x2f6>
 8010100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010102:	f1c3 0301 	rsb	r3, r3, #1
 8010106:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010108:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801010a:	2b00      	cmp	r3, #0
 801010c:	d0f0      	beq.n	80100f0 <__gethex+0x320>
 801010e:	f04f 0c00 	mov.w	ip, #0
 8010112:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010116:	f104 0314 	add.w	r3, r4, #20
 801011a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801011e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010122:	4618      	mov	r0, r3
 8010124:	f853 2b04 	ldr.w	r2, [r3], #4
 8010128:	f1b2 3fff 	cmp.w	r2, #4294967295
 801012c:	d01b      	beq.n	8010166 <__gethex+0x396>
 801012e:	3201      	adds	r2, #1
 8010130:	6002      	str	r2, [r0, #0]
 8010132:	2d02      	cmp	r5, #2
 8010134:	f104 0314 	add.w	r3, r4, #20
 8010138:	d13c      	bne.n	80101b4 <__gethex+0x3e4>
 801013a:	f8d8 2000 	ldr.w	r2, [r8]
 801013e:	3a01      	subs	r2, #1
 8010140:	42b2      	cmp	r2, r6
 8010142:	d109      	bne.n	8010158 <__gethex+0x388>
 8010144:	2201      	movs	r2, #1
 8010146:	1171      	asrs	r1, r6, #5
 8010148:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801014c:	f006 061f 	and.w	r6, r6, #31
 8010150:	fa02 f606 	lsl.w	r6, r2, r6
 8010154:	421e      	tst	r6, r3
 8010156:	d13a      	bne.n	80101ce <__gethex+0x3fe>
 8010158:	f045 0520 	orr.w	r5, r5, #32
 801015c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801015e:	601c      	str	r4, [r3, #0]
 8010160:	9b02      	ldr	r3, [sp, #8]
 8010162:	601f      	str	r7, [r3, #0]
 8010164:	e6b0      	b.n	800fec8 <__gethex+0xf8>
 8010166:	4299      	cmp	r1, r3
 8010168:	f843 cc04 	str.w	ip, [r3, #-4]
 801016c:	d8d9      	bhi.n	8010122 <__gethex+0x352>
 801016e:	68a3      	ldr	r3, [r4, #8]
 8010170:	459b      	cmp	fp, r3
 8010172:	db17      	blt.n	80101a4 <__gethex+0x3d4>
 8010174:	6861      	ldr	r1, [r4, #4]
 8010176:	9801      	ldr	r0, [sp, #4]
 8010178:	3101      	adds	r1, #1
 801017a:	f000 f951 	bl	8010420 <_Balloc>
 801017e:	4681      	mov	r9, r0
 8010180:	b918      	cbnz	r0, 801018a <__gethex+0x3ba>
 8010182:	4602      	mov	r2, r0
 8010184:	2184      	movs	r1, #132	@ 0x84
 8010186:	4b19      	ldr	r3, [pc, #100]	@ (80101ec <__gethex+0x41c>)
 8010188:	e6c5      	b.n	800ff16 <__gethex+0x146>
 801018a:	6922      	ldr	r2, [r4, #16]
 801018c:	f104 010c 	add.w	r1, r4, #12
 8010190:	3202      	adds	r2, #2
 8010192:	0092      	lsls	r2, r2, #2
 8010194:	300c      	adds	r0, #12
 8010196:	f7fe feda 	bl	800ef4e <memcpy>
 801019a:	4621      	mov	r1, r4
 801019c:	9801      	ldr	r0, [sp, #4]
 801019e:	f000 f97f 	bl	80104a0 <_Bfree>
 80101a2:	464c      	mov	r4, r9
 80101a4:	6923      	ldr	r3, [r4, #16]
 80101a6:	1c5a      	adds	r2, r3, #1
 80101a8:	6122      	str	r2, [r4, #16]
 80101aa:	2201      	movs	r2, #1
 80101ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80101b0:	615a      	str	r2, [r3, #20]
 80101b2:	e7be      	b.n	8010132 <__gethex+0x362>
 80101b4:	6922      	ldr	r2, [r4, #16]
 80101b6:	455a      	cmp	r2, fp
 80101b8:	dd0b      	ble.n	80101d2 <__gethex+0x402>
 80101ba:	2101      	movs	r1, #1
 80101bc:	4620      	mov	r0, r4
 80101be:	f7ff fd9f 	bl	800fd00 <rshift>
 80101c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80101c6:	3701      	adds	r7, #1
 80101c8:	42bb      	cmp	r3, r7
 80101ca:	f6ff aee0 	blt.w	800ff8e <__gethex+0x1be>
 80101ce:	2501      	movs	r5, #1
 80101d0:	e7c2      	b.n	8010158 <__gethex+0x388>
 80101d2:	f016 061f 	ands.w	r6, r6, #31
 80101d6:	d0fa      	beq.n	80101ce <__gethex+0x3fe>
 80101d8:	4453      	add	r3, sl
 80101da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80101de:	f000 fa11 	bl	8010604 <__hi0bits>
 80101e2:	f1c6 0620 	rsb	r6, r6, #32
 80101e6:	42b0      	cmp	r0, r6
 80101e8:	dbe7      	blt.n	80101ba <__gethex+0x3ea>
 80101ea:	e7f0      	b.n	80101ce <__gethex+0x3fe>
 80101ec:	0801262b 	.word	0x0801262b

080101f0 <L_shift>:
 80101f0:	f1c2 0208 	rsb	r2, r2, #8
 80101f4:	0092      	lsls	r2, r2, #2
 80101f6:	b570      	push	{r4, r5, r6, lr}
 80101f8:	f1c2 0620 	rsb	r6, r2, #32
 80101fc:	6843      	ldr	r3, [r0, #4]
 80101fe:	6804      	ldr	r4, [r0, #0]
 8010200:	fa03 f506 	lsl.w	r5, r3, r6
 8010204:	432c      	orrs	r4, r5
 8010206:	40d3      	lsrs	r3, r2
 8010208:	6004      	str	r4, [r0, #0]
 801020a:	f840 3f04 	str.w	r3, [r0, #4]!
 801020e:	4288      	cmp	r0, r1
 8010210:	d3f4      	bcc.n	80101fc <L_shift+0xc>
 8010212:	bd70      	pop	{r4, r5, r6, pc}

08010214 <__match>:
 8010214:	b530      	push	{r4, r5, lr}
 8010216:	6803      	ldr	r3, [r0, #0]
 8010218:	3301      	adds	r3, #1
 801021a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801021e:	b914      	cbnz	r4, 8010226 <__match+0x12>
 8010220:	6003      	str	r3, [r0, #0]
 8010222:	2001      	movs	r0, #1
 8010224:	bd30      	pop	{r4, r5, pc}
 8010226:	f813 2b01 	ldrb.w	r2, [r3], #1
 801022a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801022e:	2d19      	cmp	r5, #25
 8010230:	bf98      	it	ls
 8010232:	3220      	addls	r2, #32
 8010234:	42a2      	cmp	r2, r4
 8010236:	d0f0      	beq.n	801021a <__match+0x6>
 8010238:	2000      	movs	r0, #0
 801023a:	e7f3      	b.n	8010224 <__match+0x10>

0801023c <__hexnan>:
 801023c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010240:	2500      	movs	r5, #0
 8010242:	680b      	ldr	r3, [r1, #0]
 8010244:	4682      	mov	sl, r0
 8010246:	115e      	asrs	r6, r3, #5
 8010248:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801024c:	f013 031f 	ands.w	r3, r3, #31
 8010250:	bf18      	it	ne
 8010252:	3604      	addne	r6, #4
 8010254:	1f37      	subs	r7, r6, #4
 8010256:	4690      	mov	r8, r2
 8010258:	46b9      	mov	r9, r7
 801025a:	463c      	mov	r4, r7
 801025c:	46ab      	mov	fp, r5
 801025e:	b087      	sub	sp, #28
 8010260:	6801      	ldr	r1, [r0, #0]
 8010262:	9301      	str	r3, [sp, #4]
 8010264:	f846 5c04 	str.w	r5, [r6, #-4]
 8010268:	9502      	str	r5, [sp, #8]
 801026a:	784a      	ldrb	r2, [r1, #1]
 801026c:	1c4b      	adds	r3, r1, #1
 801026e:	9303      	str	r3, [sp, #12]
 8010270:	b342      	cbz	r2, 80102c4 <__hexnan+0x88>
 8010272:	4610      	mov	r0, r2
 8010274:	9105      	str	r1, [sp, #20]
 8010276:	9204      	str	r2, [sp, #16]
 8010278:	f7ff fd95 	bl	800fda6 <__hexdig_fun>
 801027c:	2800      	cmp	r0, #0
 801027e:	d151      	bne.n	8010324 <__hexnan+0xe8>
 8010280:	9a04      	ldr	r2, [sp, #16]
 8010282:	9905      	ldr	r1, [sp, #20]
 8010284:	2a20      	cmp	r2, #32
 8010286:	d818      	bhi.n	80102ba <__hexnan+0x7e>
 8010288:	9b02      	ldr	r3, [sp, #8]
 801028a:	459b      	cmp	fp, r3
 801028c:	dd13      	ble.n	80102b6 <__hexnan+0x7a>
 801028e:	454c      	cmp	r4, r9
 8010290:	d206      	bcs.n	80102a0 <__hexnan+0x64>
 8010292:	2d07      	cmp	r5, #7
 8010294:	dc04      	bgt.n	80102a0 <__hexnan+0x64>
 8010296:	462a      	mov	r2, r5
 8010298:	4649      	mov	r1, r9
 801029a:	4620      	mov	r0, r4
 801029c:	f7ff ffa8 	bl	80101f0 <L_shift>
 80102a0:	4544      	cmp	r4, r8
 80102a2:	d952      	bls.n	801034a <__hexnan+0x10e>
 80102a4:	2300      	movs	r3, #0
 80102a6:	f1a4 0904 	sub.w	r9, r4, #4
 80102aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80102ae:	461d      	mov	r5, r3
 80102b0:	464c      	mov	r4, r9
 80102b2:	f8cd b008 	str.w	fp, [sp, #8]
 80102b6:	9903      	ldr	r1, [sp, #12]
 80102b8:	e7d7      	b.n	801026a <__hexnan+0x2e>
 80102ba:	2a29      	cmp	r2, #41	@ 0x29
 80102bc:	d157      	bne.n	801036e <__hexnan+0x132>
 80102be:	3102      	adds	r1, #2
 80102c0:	f8ca 1000 	str.w	r1, [sl]
 80102c4:	f1bb 0f00 	cmp.w	fp, #0
 80102c8:	d051      	beq.n	801036e <__hexnan+0x132>
 80102ca:	454c      	cmp	r4, r9
 80102cc:	d206      	bcs.n	80102dc <__hexnan+0xa0>
 80102ce:	2d07      	cmp	r5, #7
 80102d0:	dc04      	bgt.n	80102dc <__hexnan+0xa0>
 80102d2:	462a      	mov	r2, r5
 80102d4:	4649      	mov	r1, r9
 80102d6:	4620      	mov	r0, r4
 80102d8:	f7ff ff8a 	bl	80101f0 <L_shift>
 80102dc:	4544      	cmp	r4, r8
 80102de:	d936      	bls.n	801034e <__hexnan+0x112>
 80102e0:	4623      	mov	r3, r4
 80102e2:	f1a8 0204 	sub.w	r2, r8, #4
 80102e6:	f853 1b04 	ldr.w	r1, [r3], #4
 80102ea:	429f      	cmp	r7, r3
 80102ec:	f842 1f04 	str.w	r1, [r2, #4]!
 80102f0:	d2f9      	bcs.n	80102e6 <__hexnan+0xaa>
 80102f2:	1b3b      	subs	r3, r7, r4
 80102f4:	f023 0303 	bic.w	r3, r3, #3
 80102f8:	3304      	adds	r3, #4
 80102fa:	3401      	adds	r4, #1
 80102fc:	3e03      	subs	r6, #3
 80102fe:	42b4      	cmp	r4, r6
 8010300:	bf88      	it	hi
 8010302:	2304      	movhi	r3, #4
 8010304:	2200      	movs	r2, #0
 8010306:	4443      	add	r3, r8
 8010308:	f843 2b04 	str.w	r2, [r3], #4
 801030c:	429f      	cmp	r7, r3
 801030e:	d2fb      	bcs.n	8010308 <__hexnan+0xcc>
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	b91b      	cbnz	r3, 801031c <__hexnan+0xe0>
 8010314:	4547      	cmp	r7, r8
 8010316:	d128      	bne.n	801036a <__hexnan+0x12e>
 8010318:	2301      	movs	r3, #1
 801031a:	603b      	str	r3, [r7, #0]
 801031c:	2005      	movs	r0, #5
 801031e:	b007      	add	sp, #28
 8010320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010324:	3501      	adds	r5, #1
 8010326:	2d08      	cmp	r5, #8
 8010328:	f10b 0b01 	add.w	fp, fp, #1
 801032c:	dd06      	ble.n	801033c <__hexnan+0x100>
 801032e:	4544      	cmp	r4, r8
 8010330:	d9c1      	bls.n	80102b6 <__hexnan+0x7a>
 8010332:	2300      	movs	r3, #0
 8010334:	2501      	movs	r5, #1
 8010336:	f844 3c04 	str.w	r3, [r4, #-4]
 801033a:	3c04      	subs	r4, #4
 801033c:	6822      	ldr	r2, [r4, #0]
 801033e:	f000 000f 	and.w	r0, r0, #15
 8010342:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010346:	6020      	str	r0, [r4, #0]
 8010348:	e7b5      	b.n	80102b6 <__hexnan+0x7a>
 801034a:	2508      	movs	r5, #8
 801034c:	e7b3      	b.n	80102b6 <__hexnan+0x7a>
 801034e:	9b01      	ldr	r3, [sp, #4]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d0dd      	beq.n	8010310 <__hexnan+0xd4>
 8010354:	f04f 32ff 	mov.w	r2, #4294967295
 8010358:	f1c3 0320 	rsb	r3, r3, #32
 801035c:	40da      	lsrs	r2, r3
 801035e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010362:	4013      	ands	r3, r2
 8010364:	f846 3c04 	str.w	r3, [r6, #-4]
 8010368:	e7d2      	b.n	8010310 <__hexnan+0xd4>
 801036a:	3f04      	subs	r7, #4
 801036c:	e7d0      	b.n	8010310 <__hexnan+0xd4>
 801036e:	2004      	movs	r0, #4
 8010370:	e7d5      	b.n	801031e <__hexnan+0xe2>
	...

08010374 <_findenv_r>:
 8010374:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010378:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80103e8 <_findenv_r+0x74>
 801037c:	4606      	mov	r6, r0
 801037e:	4689      	mov	r9, r1
 8010380:	4617      	mov	r7, r2
 8010382:	f001 f9c3 	bl	801170c <__env_lock>
 8010386:	f8da 4000 	ldr.w	r4, [sl]
 801038a:	b134      	cbz	r4, 801039a <_findenv_r+0x26>
 801038c:	464b      	mov	r3, r9
 801038e:	4698      	mov	r8, r3
 8010390:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010394:	b13a      	cbz	r2, 80103a6 <_findenv_r+0x32>
 8010396:	2a3d      	cmp	r2, #61	@ 0x3d
 8010398:	d1f9      	bne.n	801038e <_findenv_r+0x1a>
 801039a:	4630      	mov	r0, r6
 801039c:	f001 f9bc 	bl	8011718 <__env_unlock>
 80103a0:	2000      	movs	r0, #0
 80103a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103a6:	eba8 0809 	sub.w	r8, r8, r9
 80103aa:	46a3      	mov	fp, r4
 80103ac:	f854 0b04 	ldr.w	r0, [r4], #4
 80103b0:	2800      	cmp	r0, #0
 80103b2:	d0f2      	beq.n	801039a <_findenv_r+0x26>
 80103b4:	4642      	mov	r2, r8
 80103b6:	4649      	mov	r1, r9
 80103b8:	f7fd feda 	bl	800e170 <strncmp>
 80103bc:	2800      	cmp	r0, #0
 80103be:	d1f4      	bne.n	80103aa <_findenv_r+0x36>
 80103c0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80103c4:	eb03 0508 	add.w	r5, r3, r8
 80103c8:	f813 3008 	ldrb.w	r3, [r3, r8]
 80103cc:	2b3d      	cmp	r3, #61	@ 0x3d
 80103ce:	d1ec      	bne.n	80103aa <_findenv_r+0x36>
 80103d0:	f8da 3000 	ldr.w	r3, [sl]
 80103d4:	4630      	mov	r0, r6
 80103d6:	ebab 0303 	sub.w	r3, fp, r3
 80103da:	109b      	asrs	r3, r3, #2
 80103dc:	603b      	str	r3, [r7, #0]
 80103de:	f001 f99b 	bl	8011718 <__env_unlock>
 80103e2:	1c68      	adds	r0, r5, #1
 80103e4:	e7dd      	b.n	80103a2 <_findenv_r+0x2e>
 80103e6:	bf00      	nop
 80103e8:	200000dc 	.word	0x200000dc

080103ec <_getenv_r>:
 80103ec:	b507      	push	{r0, r1, r2, lr}
 80103ee:	aa01      	add	r2, sp, #4
 80103f0:	f7ff ffc0 	bl	8010374 <_findenv_r>
 80103f4:	b003      	add	sp, #12
 80103f6:	f85d fb04 	ldr.w	pc, [sp], #4

080103fa <__ascii_mbtowc>:
 80103fa:	b082      	sub	sp, #8
 80103fc:	b901      	cbnz	r1, 8010400 <__ascii_mbtowc+0x6>
 80103fe:	a901      	add	r1, sp, #4
 8010400:	b142      	cbz	r2, 8010414 <__ascii_mbtowc+0x1a>
 8010402:	b14b      	cbz	r3, 8010418 <__ascii_mbtowc+0x1e>
 8010404:	7813      	ldrb	r3, [r2, #0]
 8010406:	600b      	str	r3, [r1, #0]
 8010408:	7812      	ldrb	r2, [r2, #0]
 801040a:	1e10      	subs	r0, r2, #0
 801040c:	bf18      	it	ne
 801040e:	2001      	movne	r0, #1
 8010410:	b002      	add	sp, #8
 8010412:	4770      	bx	lr
 8010414:	4610      	mov	r0, r2
 8010416:	e7fb      	b.n	8010410 <__ascii_mbtowc+0x16>
 8010418:	f06f 0001 	mvn.w	r0, #1
 801041c:	e7f8      	b.n	8010410 <__ascii_mbtowc+0x16>
	...

08010420 <_Balloc>:
 8010420:	b570      	push	{r4, r5, r6, lr}
 8010422:	69c6      	ldr	r6, [r0, #28]
 8010424:	4604      	mov	r4, r0
 8010426:	460d      	mov	r5, r1
 8010428:	b976      	cbnz	r6, 8010448 <_Balloc+0x28>
 801042a:	2010      	movs	r0, #16
 801042c:	f7fc f95e 	bl	800c6ec <malloc>
 8010430:	4602      	mov	r2, r0
 8010432:	61e0      	str	r0, [r4, #28]
 8010434:	b920      	cbnz	r0, 8010440 <_Balloc+0x20>
 8010436:	216b      	movs	r1, #107	@ 0x6b
 8010438:	4b17      	ldr	r3, [pc, #92]	@ (8010498 <_Balloc+0x78>)
 801043a:	4818      	ldr	r0, [pc, #96]	@ (801049c <_Balloc+0x7c>)
 801043c:	f7fe fda0 	bl	800ef80 <__assert_func>
 8010440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010444:	6006      	str	r6, [r0, #0]
 8010446:	60c6      	str	r6, [r0, #12]
 8010448:	69e6      	ldr	r6, [r4, #28]
 801044a:	68f3      	ldr	r3, [r6, #12]
 801044c:	b183      	cbz	r3, 8010470 <_Balloc+0x50>
 801044e:	69e3      	ldr	r3, [r4, #28]
 8010450:	68db      	ldr	r3, [r3, #12]
 8010452:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010456:	b9b8      	cbnz	r0, 8010488 <_Balloc+0x68>
 8010458:	2101      	movs	r1, #1
 801045a:	fa01 f605 	lsl.w	r6, r1, r5
 801045e:	1d72      	adds	r2, r6, #5
 8010460:	4620      	mov	r0, r4
 8010462:	0092      	lsls	r2, r2, #2
 8010464:	f001 f93d 	bl	80116e2 <_calloc_r>
 8010468:	b160      	cbz	r0, 8010484 <_Balloc+0x64>
 801046a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801046e:	e00e      	b.n	801048e <_Balloc+0x6e>
 8010470:	2221      	movs	r2, #33	@ 0x21
 8010472:	2104      	movs	r1, #4
 8010474:	4620      	mov	r0, r4
 8010476:	f001 f934 	bl	80116e2 <_calloc_r>
 801047a:	69e3      	ldr	r3, [r4, #28]
 801047c:	60f0      	str	r0, [r6, #12]
 801047e:	68db      	ldr	r3, [r3, #12]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d1e4      	bne.n	801044e <_Balloc+0x2e>
 8010484:	2000      	movs	r0, #0
 8010486:	bd70      	pop	{r4, r5, r6, pc}
 8010488:	6802      	ldr	r2, [r0, #0]
 801048a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801048e:	2300      	movs	r3, #0
 8010490:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010494:	e7f7      	b.n	8010486 <_Balloc+0x66>
 8010496:	bf00      	nop
 8010498:	08012463 	.word	0x08012463
 801049c:	0801269c 	.word	0x0801269c

080104a0 <_Bfree>:
 80104a0:	b570      	push	{r4, r5, r6, lr}
 80104a2:	69c6      	ldr	r6, [r0, #28]
 80104a4:	4605      	mov	r5, r0
 80104a6:	460c      	mov	r4, r1
 80104a8:	b976      	cbnz	r6, 80104c8 <_Bfree+0x28>
 80104aa:	2010      	movs	r0, #16
 80104ac:	f7fc f91e 	bl	800c6ec <malloc>
 80104b0:	4602      	mov	r2, r0
 80104b2:	61e8      	str	r0, [r5, #28]
 80104b4:	b920      	cbnz	r0, 80104c0 <_Bfree+0x20>
 80104b6:	218f      	movs	r1, #143	@ 0x8f
 80104b8:	4b08      	ldr	r3, [pc, #32]	@ (80104dc <_Bfree+0x3c>)
 80104ba:	4809      	ldr	r0, [pc, #36]	@ (80104e0 <_Bfree+0x40>)
 80104bc:	f7fe fd60 	bl	800ef80 <__assert_func>
 80104c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80104c4:	6006      	str	r6, [r0, #0]
 80104c6:	60c6      	str	r6, [r0, #12]
 80104c8:	b13c      	cbz	r4, 80104da <_Bfree+0x3a>
 80104ca:	69eb      	ldr	r3, [r5, #28]
 80104cc:	6862      	ldr	r2, [r4, #4]
 80104ce:	68db      	ldr	r3, [r3, #12]
 80104d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80104d4:	6021      	str	r1, [r4, #0]
 80104d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80104da:	bd70      	pop	{r4, r5, r6, pc}
 80104dc:	08012463 	.word	0x08012463
 80104e0:	0801269c 	.word	0x0801269c

080104e4 <__multadd>:
 80104e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104e8:	4607      	mov	r7, r0
 80104ea:	460c      	mov	r4, r1
 80104ec:	461e      	mov	r6, r3
 80104ee:	2000      	movs	r0, #0
 80104f0:	690d      	ldr	r5, [r1, #16]
 80104f2:	f101 0c14 	add.w	ip, r1, #20
 80104f6:	f8dc 3000 	ldr.w	r3, [ip]
 80104fa:	3001      	adds	r0, #1
 80104fc:	b299      	uxth	r1, r3
 80104fe:	fb02 6101 	mla	r1, r2, r1, r6
 8010502:	0c1e      	lsrs	r6, r3, #16
 8010504:	0c0b      	lsrs	r3, r1, #16
 8010506:	fb02 3306 	mla	r3, r2, r6, r3
 801050a:	b289      	uxth	r1, r1
 801050c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010510:	4285      	cmp	r5, r0
 8010512:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010516:	f84c 1b04 	str.w	r1, [ip], #4
 801051a:	dcec      	bgt.n	80104f6 <__multadd+0x12>
 801051c:	b30e      	cbz	r6, 8010562 <__multadd+0x7e>
 801051e:	68a3      	ldr	r3, [r4, #8]
 8010520:	42ab      	cmp	r3, r5
 8010522:	dc19      	bgt.n	8010558 <__multadd+0x74>
 8010524:	6861      	ldr	r1, [r4, #4]
 8010526:	4638      	mov	r0, r7
 8010528:	3101      	adds	r1, #1
 801052a:	f7ff ff79 	bl	8010420 <_Balloc>
 801052e:	4680      	mov	r8, r0
 8010530:	b928      	cbnz	r0, 801053e <__multadd+0x5a>
 8010532:	4602      	mov	r2, r0
 8010534:	21ba      	movs	r1, #186	@ 0xba
 8010536:	4b0c      	ldr	r3, [pc, #48]	@ (8010568 <__multadd+0x84>)
 8010538:	480c      	ldr	r0, [pc, #48]	@ (801056c <__multadd+0x88>)
 801053a:	f7fe fd21 	bl	800ef80 <__assert_func>
 801053e:	6922      	ldr	r2, [r4, #16]
 8010540:	f104 010c 	add.w	r1, r4, #12
 8010544:	3202      	adds	r2, #2
 8010546:	0092      	lsls	r2, r2, #2
 8010548:	300c      	adds	r0, #12
 801054a:	f7fe fd00 	bl	800ef4e <memcpy>
 801054e:	4621      	mov	r1, r4
 8010550:	4638      	mov	r0, r7
 8010552:	f7ff ffa5 	bl	80104a0 <_Bfree>
 8010556:	4644      	mov	r4, r8
 8010558:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801055c:	3501      	adds	r5, #1
 801055e:	615e      	str	r6, [r3, #20]
 8010560:	6125      	str	r5, [r4, #16]
 8010562:	4620      	mov	r0, r4
 8010564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010568:	0801262b 	.word	0x0801262b
 801056c:	0801269c 	.word	0x0801269c

08010570 <__s2b>:
 8010570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010574:	4615      	mov	r5, r2
 8010576:	2209      	movs	r2, #9
 8010578:	461f      	mov	r7, r3
 801057a:	3308      	adds	r3, #8
 801057c:	460c      	mov	r4, r1
 801057e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010582:	4606      	mov	r6, r0
 8010584:	2201      	movs	r2, #1
 8010586:	2100      	movs	r1, #0
 8010588:	429a      	cmp	r2, r3
 801058a:	db09      	blt.n	80105a0 <__s2b+0x30>
 801058c:	4630      	mov	r0, r6
 801058e:	f7ff ff47 	bl	8010420 <_Balloc>
 8010592:	b940      	cbnz	r0, 80105a6 <__s2b+0x36>
 8010594:	4602      	mov	r2, r0
 8010596:	21d3      	movs	r1, #211	@ 0xd3
 8010598:	4b18      	ldr	r3, [pc, #96]	@ (80105fc <__s2b+0x8c>)
 801059a:	4819      	ldr	r0, [pc, #100]	@ (8010600 <__s2b+0x90>)
 801059c:	f7fe fcf0 	bl	800ef80 <__assert_func>
 80105a0:	0052      	lsls	r2, r2, #1
 80105a2:	3101      	adds	r1, #1
 80105a4:	e7f0      	b.n	8010588 <__s2b+0x18>
 80105a6:	9b08      	ldr	r3, [sp, #32]
 80105a8:	2d09      	cmp	r5, #9
 80105aa:	6143      	str	r3, [r0, #20]
 80105ac:	f04f 0301 	mov.w	r3, #1
 80105b0:	6103      	str	r3, [r0, #16]
 80105b2:	dd16      	ble.n	80105e2 <__s2b+0x72>
 80105b4:	f104 0909 	add.w	r9, r4, #9
 80105b8:	46c8      	mov	r8, r9
 80105ba:	442c      	add	r4, r5
 80105bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80105c0:	4601      	mov	r1, r0
 80105c2:	220a      	movs	r2, #10
 80105c4:	4630      	mov	r0, r6
 80105c6:	3b30      	subs	r3, #48	@ 0x30
 80105c8:	f7ff ff8c 	bl	80104e4 <__multadd>
 80105cc:	45a0      	cmp	r8, r4
 80105ce:	d1f5      	bne.n	80105bc <__s2b+0x4c>
 80105d0:	f1a5 0408 	sub.w	r4, r5, #8
 80105d4:	444c      	add	r4, r9
 80105d6:	1b2d      	subs	r5, r5, r4
 80105d8:	1963      	adds	r3, r4, r5
 80105da:	42bb      	cmp	r3, r7
 80105dc:	db04      	blt.n	80105e8 <__s2b+0x78>
 80105de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105e2:	2509      	movs	r5, #9
 80105e4:	340a      	adds	r4, #10
 80105e6:	e7f6      	b.n	80105d6 <__s2b+0x66>
 80105e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80105ec:	4601      	mov	r1, r0
 80105ee:	220a      	movs	r2, #10
 80105f0:	4630      	mov	r0, r6
 80105f2:	3b30      	subs	r3, #48	@ 0x30
 80105f4:	f7ff ff76 	bl	80104e4 <__multadd>
 80105f8:	e7ee      	b.n	80105d8 <__s2b+0x68>
 80105fa:	bf00      	nop
 80105fc:	0801262b 	.word	0x0801262b
 8010600:	0801269c 	.word	0x0801269c

08010604 <__hi0bits>:
 8010604:	4603      	mov	r3, r0
 8010606:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801060a:	bf3a      	itte	cc
 801060c:	0403      	lslcc	r3, r0, #16
 801060e:	2010      	movcc	r0, #16
 8010610:	2000      	movcs	r0, #0
 8010612:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010616:	bf3c      	itt	cc
 8010618:	021b      	lslcc	r3, r3, #8
 801061a:	3008      	addcc	r0, #8
 801061c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010620:	bf3c      	itt	cc
 8010622:	011b      	lslcc	r3, r3, #4
 8010624:	3004      	addcc	r0, #4
 8010626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801062a:	bf3c      	itt	cc
 801062c:	009b      	lslcc	r3, r3, #2
 801062e:	3002      	addcc	r0, #2
 8010630:	2b00      	cmp	r3, #0
 8010632:	db05      	blt.n	8010640 <__hi0bits+0x3c>
 8010634:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010638:	f100 0001 	add.w	r0, r0, #1
 801063c:	bf08      	it	eq
 801063e:	2020      	moveq	r0, #32
 8010640:	4770      	bx	lr

08010642 <__lo0bits>:
 8010642:	6803      	ldr	r3, [r0, #0]
 8010644:	4602      	mov	r2, r0
 8010646:	f013 0007 	ands.w	r0, r3, #7
 801064a:	d00b      	beq.n	8010664 <__lo0bits+0x22>
 801064c:	07d9      	lsls	r1, r3, #31
 801064e:	d421      	bmi.n	8010694 <__lo0bits+0x52>
 8010650:	0798      	lsls	r0, r3, #30
 8010652:	bf49      	itett	mi
 8010654:	085b      	lsrmi	r3, r3, #1
 8010656:	089b      	lsrpl	r3, r3, #2
 8010658:	2001      	movmi	r0, #1
 801065a:	6013      	strmi	r3, [r2, #0]
 801065c:	bf5c      	itt	pl
 801065e:	2002      	movpl	r0, #2
 8010660:	6013      	strpl	r3, [r2, #0]
 8010662:	4770      	bx	lr
 8010664:	b299      	uxth	r1, r3
 8010666:	b909      	cbnz	r1, 801066c <__lo0bits+0x2a>
 8010668:	2010      	movs	r0, #16
 801066a:	0c1b      	lsrs	r3, r3, #16
 801066c:	b2d9      	uxtb	r1, r3
 801066e:	b909      	cbnz	r1, 8010674 <__lo0bits+0x32>
 8010670:	3008      	adds	r0, #8
 8010672:	0a1b      	lsrs	r3, r3, #8
 8010674:	0719      	lsls	r1, r3, #28
 8010676:	bf04      	itt	eq
 8010678:	091b      	lsreq	r3, r3, #4
 801067a:	3004      	addeq	r0, #4
 801067c:	0799      	lsls	r1, r3, #30
 801067e:	bf04      	itt	eq
 8010680:	089b      	lsreq	r3, r3, #2
 8010682:	3002      	addeq	r0, #2
 8010684:	07d9      	lsls	r1, r3, #31
 8010686:	d403      	bmi.n	8010690 <__lo0bits+0x4e>
 8010688:	085b      	lsrs	r3, r3, #1
 801068a:	f100 0001 	add.w	r0, r0, #1
 801068e:	d003      	beq.n	8010698 <__lo0bits+0x56>
 8010690:	6013      	str	r3, [r2, #0]
 8010692:	4770      	bx	lr
 8010694:	2000      	movs	r0, #0
 8010696:	4770      	bx	lr
 8010698:	2020      	movs	r0, #32
 801069a:	4770      	bx	lr

0801069c <__i2b>:
 801069c:	b510      	push	{r4, lr}
 801069e:	460c      	mov	r4, r1
 80106a0:	2101      	movs	r1, #1
 80106a2:	f7ff febd 	bl	8010420 <_Balloc>
 80106a6:	4602      	mov	r2, r0
 80106a8:	b928      	cbnz	r0, 80106b6 <__i2b+0x1a>
 80106aa:	f240 1145 	movw	r1, #325	@ 0x145
 80106ae:	4b04      	ldr	r3, [pc, #16]	@ (80106c0 <__i2b+0x24>)
 80106b0:	4804      	ldr	r0, [pc, #16]	@ (80106c4 <__i2b+0x28>)
 80106b2:	f7fe fc65 	bl	800ef80 <__assert_func>
 80106b6:	2301      	movs	r3, #1
 80106b8:	6144      	str	r4, [r0, #20]
 80106ba:	6103      	str	r3, [r0, #16]
 80106bc:	bd10      	pop	{r4, pc}
 80106be:	bf00      	nop
 80106c0:	0801262b 	.word	0x0801262b
 80106c4:	0801269c 	.word	0x0801269c

080106c8 <__multiply>:
 80106c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106cc:	4614      	mov	r4, r2
 80106ce:	690a      	ldr	r2, [r1, #16]
 80106d0:	6923      	ldr	r3, [r4, #16]
 80106d2:	460f      	mov	r7, r1
 80106d4:	429a      	cmp	r2, r3
 80106d6:	bfa2      	ittt	ge
 80106d8:	4623      	movge	r3, r4
 80106da:	460c      	movge	r4, r1
 80106dc:	461f      	movge	r7, r3
 80106de:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80106e2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80106e6:	68a3      	ldr	r3, [r4, #8]
 80106e8:	6861      	ldr	r1, [r4, #4]
 80106ea:	eb0a 0609 	add.w	r6, sl, r9
 80106ee:	42b3      	cmp	r3, r6
 80106f0:	b085      	sub	sp, #20
 80106f2:	bfb8      	it	lt
 80106f4:	3101      	addlt	r1, #1
 80106f6:	f7ff fe93 	bl	8010420 <_Balloc>
 80106fa:	b930      	cbnz	r0, 801070a <__multiply+0x42>
 80106fc:	4602      	mov	r2, r0
 80106fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010702:	4b43      	ldr	r3, [pc, #268]	@ (8010810 <__multiply+0x148>)
 8010704:	4843      	ldr	r0, [pc, #268]	@ (8010814 <__multiply+0x14c>)
 8010706:	f7fe fc3b 	bl	800ef80 <__assert_func>
 801070a:	f100 0514 	add.w	r5, r0, #20
 801070e:	462b      	mov	r3, r5
 8010710:	2200      	movs	r2, #0
 8010712:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010716:	4543      	cmp	r3, r8
 8010718:	d321      	bcc.n	801075e <__multiply+0x96>
 801071a:	f107 0114 	add.w	r1, r7, #20
 801071e:	f104 0214 	add.w	r2, r4, #20
 8010722:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8010726:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801072a:	9302      	str	r3, [sp, #8]
 801072c:	1b13      	subs	r3, r2, r4
 801072e:	3b15      	subs	r3, #21
 8010730:	f023 0303 	bic.w	r3, r3, #3
 8010734:	3304      	adds	r3, #4
 8010736:	f104 0715 	add.w	r7, r4, #21
 801073a:	42ba      	cmp	r2, r7
 801073c:	bf38      	it	cc
 801073e:	2304      	movcc	r3, #4
 8010740:	9301      	str	r3, [sp, #4]
 8010742:	9b02      	ldr	r3, [sp, #8]
 8010744:	9103      	str	r1, [sp, #12]
 8010746:	428b      	cmp	r3, r1
 8010748:	d80c      	bhi.n	8010764 <__multiply+0x9c>
 801074a:	2e00      	cmp	r6, #0
 801074c:	dd03      	ble.n	8010756 <__multiply+0x8e>
 801074e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010752:	2b00      	cmp	r3, #0
 8010754:	d05a      	beq.n	801080c <__multiply+0x144>
 8010756:	6106      	str	r6, [r0, #16]
 8010758:	b005      	add	sp, #20
 801075a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801075e:	f843 2b04 	str.w	r2, [r3], #4
 8010762:	e7d8      	b.n	8010716 <__multiply+0x4e>
 8010764:	f8b1 a000 	ldrh.w	sl, [r1]
 8010768:	f1ba 0f00 	cmp.w	sl, #0
 801076c:	d023      	beq.n	80107b6 <__multiply+0xee>
 801076e:	46a9      	mov	r9, r5
 8010770:	f04f 0c00 	mov.w	ip, #0
 8010774:	f104 0e14 	add.w	lr, r4, #20
 8010778:	f85e 7b04 	ldr.w	r7, [lr], #4
 801077c:	f8d9 3000 	ldr.w	r3, [r9]
 8010780:	fa1f fb87 	uxth.w	fp, r7
 8010784:	b29b      	uxth	r3, r3
 8010786:	fb0a 330b 	mla	r3, sl, fp, r3
 801078a:	4463      	add	r3, ip
 801078c:	f8d9 c000 	ldr.w	ip, [r9]
 8010790:	0c3f      	lsrs	r7, r7, #16
 8010792:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8010796:	fb0a c707 	mla	r7, sl, r7, ip
 801079a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801079e:	b29b      	uxth	r3, r3
 80107a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80107a4:	4572      	cmp	r2, lr
 80107a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80107aa:	f849 3b04 	str.w	r3, [r9], #4
 80107ae:	d8e3      	bhi.n	8010778 <__multiply+0xb0>
 80107b0:	9b01      	ldr	r3, [sp, #4]
 80107b2:	f845 c003 	str.w	ip, [r5, r3]
 80107b6:	9b03      	ldr	r3, [sp, #12]
 80107b8:	3104      	adds	r1, #4
 80107ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80107be:	f1b9 0f00 	cmp.w	r9, #0
 80107c2:	d021      	beq.n	8010808 <__multiply+0x140>
 80107c4:	46ae      	mov	lr, r5
 80107c6:	f04f 0a00 	mov.w	sl, #0
 80107ca:	682b      	ldr	r3, [r5, #0]
 80107cc:	f104 0c14 	add.w	ip, r4, #20
 80107d0:	f8bc b000 	ldrh.w	fp, [ip]
 80107d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80107d8:	b29b      	uxth	r3, r3
 80107da:	fb09 770b 	mla	r7, r9, fp, r7
 80107de:	4457      	add	r7, sl
 80107e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80107e4:	f84e 3b04 	str.w	r3, [lr], #4
 80107e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80107ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80107f0:	f8be 3000 	ldrh.w	r3, [lr]
 80107f4:	4562      	cmp	r2, ip
 80107f6:	fb09 330a 	mla	r3, r9, sl, r3
 80107fa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80107fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010802:	d8e5      	bhi.n	80107d0 <__multiply+0x108>
 8010804:	9f01      	ldr	r7, [sp, #4]
 8010806:	51eb      	str	r3, [r5, r7]
 8010808:	3504      	adds	r5, #4
 801080a:	e79a      	b.n	8010742 <__multiply+0x7a>
 801080c:	3e01      	subs	r6, #1
 801080e:	e79c      	b.n	801074a <__multiply+0x82>
 8010810:	0801262b 	.word	0x0801262b
 8010814:	0801269c 	.word	0x0801269c

08010818 <__pow5mult>:
 8010818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801081c:	4615      	mov	r5, r2
 801081e:	f012 0203 	ands.w	r2, r2, #3
 8010822:	4607      	mov	r7, r0
 8010824:	460e      	mov	r6, r1
 8010826:	d007      	beq.n	8010838 <__pow5mult+0x20>
 8010828:	4c25      	ldr	r4, [pc, #148]	@ (80108c0 <__pow5mult+0xa8>)
 801082a:	3a01      	subs	r2, #1
 801082c:	2300      	movs	r3, #0
 801082e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010832:	f7ff fe57 	bl	80104e4 <__multadd>
 8010836:	4606      	mov	r6, r0
 8010838:	10ad      	asrs	r5, r5, #2
 801083a:	d03d      	beq.n	80108b8 <__pow5mult+0xa0>
 801083c:	69fc      	ldr	r4, [r7, #28]
 801083e:	b97c      	cbnz	r4, 8010860 <__pow5mult+0x48>
 8010840:	2010      	movs	r0, #16
 8010842:	f7fb ff53 	bl	800c6ec <malloc>
 8010846:	4602      	mov	r2, r0
 8010848:	61f8      	str	r0, [r7, #28]
 801084a:	b928      	cbnz	r0, 8010858 <__pow5mult+0x40>
 801084c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010850:	4b1c      	ldr	r3, [pc, #112]	@ (80108c4 <__pow5mult+0xac>)
 8010852:	481d      	ldr	r0, [pc, #116]	@ (80108c8 <__pow5mult+0xb0>)
 8010854:	f7fe fb94 	bl	800ef80 <__assert_func>
 8010858:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801085c:	6004      	str	r4, [r0, #0]
 801085e:	60c4      	str	r4, [r0, #12]
 8010860:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010864:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010868:	b94c      	cbnz	r4, 801087e <__pow5mult+0x66>
 801086a:	f240 2171 	movw	r1, #625	@ 0x271
 801086e:	4638      	mov	r0, r7
 8010870:	f7ff ff14 	bl	801069c <__i2b>
 8010874:	2300      	movs	r3, #0
 8010876:	4604      	mov	r4, r0
 8010878:	f8c8 0008 	str.w	r0, [r8, #8]
 801087c:	6003      	str	r3, [r0, #0]
 801087e:	f04f 0900 	mov.w	r9, #0
 8010882:	07eb      	lsls	r3, r5, #31
 8010884:	d50a      	bpl.n	801089c <__pow5mult+0x84>
 8010886:	4631      	mov	r1, r6
 8010888:	4622      	mov	r2, r4
 801088a:	4638      	mov	r0, r7
 801088c:	f7ff ff1c 	bl	80106c8 <__multiply>
 8010890:	4680      	mov	r8, r0
 8010892:	4631      	mov	r1, r6
 8010894:	4638      	mov	r0, r7
 8010896:	f7ff fe03 	bl	80104a0 <_Bfree>
 801089a:	4646      	mov	r6, r8
 801089c:	106d      	asrs	r5, r5, #1
 801089e:	d00b      	beq.n	80108b8 <__pow5mult+0xa0>
 80108a0:	6820      	ldr	r0, [r4, #0]
 80108a2:	b938      	cbnz	r0, 80108b4 <__pow5mult+0x9c>
 80108a4:	4622      	mov	r2, r4
 80108a6:	4621      	mov	r1, r4
 80108a8:	4638      	mov	r0, r7
 80108aa:	f7ff ff0d 	bl	80106c8 <__multiply>
 80108ae:	6020      	str	r0, [r4, #0]
 80108b0:	f8c0 9000 	str.w	r9, [r0]
 80108b4:	4604      	mov	r4, r0
 80108b6:	e7e4      	b.n	8010882 <__pow5mult+0x6a>
 80108b8:	4630      	mov	r0, r6
 80108ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108be:	bf00      	nop
 80108c0:	080126f8 	.word	0x080126f8
 80108c4:	08012463 	.word	0x08012463
 80108c8:	0801269c 	.word	0x0801269c

080108cc <__lshift>:
 80108cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108d0:	460c      	mov	r4, r1
 80108d2:	4607      	mov	r7, r0
 80108d4:	4691      	mov	r9, r2
 80108d6:	6923      	ldr	r3, [r4, #16]
 80108d8:	6849      	ldr	r1, [r1, #4]
 80108da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80108de:	68a3      	ldr	r3, [r4, #8]
 80108e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80108e4:	f108 0601 	add.w	r6, r8, #1
 80108e8:	42b3      	cmp	r3, r6
 80108ea:	db0b      	blt.n	8010904 <__lshift+0x38>
 80108ec:	4638      	mov	r0, r7
 80108ee:	f7ff fd97 	bl	8010420 <_Balloc>
 80108f2:	4605      	mov	r5, r0
 80108f4:	b948      	cbnz	r0, 801090a <__lshift+0x3e>
 80108f6:	4602      	mov	r2, r0
 80108f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80108fc:	4b27      	ldr	r3, [pc, #156]	@ (801099c <__lshift+0xd0>)
 80108fe:	4828      	ldr	r0, [pc, #160]	@ (80109a0 <__lshift+0xd4>)
 8010900:	f7fe fb3e 	bl	800ef80 <__assert_func>
 8010904:	3101      	adds	r1, #1
 8010906:	005b      	lsls	r3, r3, #1
 8010908:	e7ee      	b.n	80108e8 <__lshift+0x1c>
 801090a:	2300      	movs	r3, #0
 801090c:	f100 0114 	add.w	r1, r0, #20
 8010910:	f100 0210 	add.w	r2, r0, #16
 8010914:	4618      	mov	r0, r3
 8010916:	4553      	cmp	r3, sl
 8010918:	db33      	blt.n	8010982 <__lshift+0xb6>
 801091a:	6920      	ldr	r0, [r4, #16]
 801091c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010920:	f104 0314 	add.w	r3, r4, #20
 8010924:	f019 091f 	ands.w	r9, r9, #31
 8010928:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801092c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010930:	d02b      	beq.n	801098a <__lshift+0xbe>
 8010932:	468a      	mov	sl, r1
 8010934:	2200      	movs	r2, #0
 8010936:	f1c9 0e20 	rsb	lr, r9, #32
 801093a:	6818      	ldr	r0, [r3, #0]
 801093c:	fa00 f009 	lsl.w	r0, r0, r9
 8010940:	4310      	orrs	r0, r2
 8010942:	f84a 0b04 	str.w	r0, [sl], #4
 8010946:	f853 2b04 	ldr.w	r2, [r3], #4
 801094a:	459c      	cmp	ip, r3
 801094c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010950:	d8f3      	bhi.n	801093a <__lshift+0x6e>
 8010952:	ebac 0304 	sub.w	r3, ip, r4
 8010956:	3b15      	subs	r3, #21
 8010958:	f023 0303 	bic.w	r3, r3, #3
 801095c:	3304      	adds	r3, #4
 801095e:	f104 0015 	add.w	r0, r4, #21
 8010962:	4584      	cmp	ip, r0
 8010964:	bf38      	it	cc
 8010966:	2304      	movcc	r3, #4
 8010968:	50ca      	str	r2, [r1, r3]
 801096a:	b10a      	cbz	r2, 8010970 <__lshift+0xa4>
 801096c:	f108 0602 	add.w	r6, r8, #2
 8010970:	3e01      	subs	r6, #1
 8010972:	4638      	mov	r0, r7
 8010974:	4621      	mov	r1, r4
 8010976:	612e      	str	r6, [r5, #16]
 8010978:	f7ff fd92 	bl	80104a0 <_Bfree>
 801097c:	4628      	mov	r0, r5
 801097e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010982:	f842 0f04 	str.w	r0, [r2, #4]!
 8010986:	3301      	adds	r3, #1
 8010988:	e7c5      	b.n	8010916 <__lshift+0x4a>
 801098a:	3904      	subs	r1, #4
 801098c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010990:	459c      	cmp	ip, r3
 8010992:	f841 2f04 	str.w	r2, [r1, #4]!
 8010996:	d8f9      	bhi.n	801098c <__lshift+0xc0>
 8010998:	e7ea      	b.n	8010970 <__lshift+0xa4>
 801099a:	bf00      	nop
 801099c:	0801262b 	.word	0x0801262b
 80109a0:	0801269c 	.word	0x0801269c

080109a4 <__mcmp>:
 80109a4:	4603      	mov	r3, r0
 80109a6:	690a      	ldr	r2, [r1, #16]
 80109a8:	6900      	ldr	r0, [r0, #16]
 80109aa:	b530      	push	{r4, r5, lr}
 80109ac:	1a80      	subs	r0, r0, r2
 80109ae:	d10e      	bne.n	80109ce <__mcmp+0x2a>
 80109b0:	3314      	adds	r3, #20
 80109b2:	3114      	adds	r1, #20
 80109b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80109b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80109bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80109c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80109c4:	4295      	cmp	r5, r2
 80109c6:	d003      	beq.n	80109d0 <__mcmp+0x2c>
 80109c8:	d205      	bcs.n	80109d6 <__mcmp+0x32>
 80109ca:	f04f 30ff 	mov.w	r0, #4294967295
 80109ce:	bd30      	pop	{r4, r5, pc}
 80109d0:	42a3      	cmp	r3, r4
 80109d2:	d3f3      	bcc.n	80109bc <__mcmp+0x18>
 80109d4:	e7fb      	b.n	80109ce <__mcmp+0x2a>
 80109d6:	2001      	movs	r0, #1
 80109d8:	e7f9      	b.n	80109ce <__mcmp+0x2a>
	...

080109dc <__mdiff>:
 80109dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109e0:	4689      	mov	r9, r1
 80109e2:	4606      	mov	r6, r0
 80109e4:	4611      	mov	r1, r2
 80109e6:	4648      	mov	r0, r9
 80109e8:	4614      	mov	r4, r2
 80109ea:	f7ff ffdb 	bl	80109a4 <__mcmp>
 80109ee:	1e05      	subs	r5, r0, #0
 80109f0:	d112      	bne.n	8010a18 <__mdiff+0x3c>
 80109f2:	4629      	mov	r1, r5
 80109f4:	4630      	mov	r0, r6
 80109f6:	f7ff fd13 	bl	8010420 <_Balloc>
 80109fa:	4602      	mov	r2, r0
 80109fc:	b928      	cbnz	r0, 8010a0a <__mdiff+0x2e>
 80109fe:	f240 2137 	movw	r1, #567	@ 0x237
 8010a02:	4b3e      	ldr	r3, [pc, #248]	@ (8010afc <__mdiff+0x120>)
 8010a04:	483e      	ldr	r0, [pc, #248]	@ (8010b00 <__mdiff+0x124>)
 8010a06:	f7fe fabb 	bl	800ef80 <__assert_func>
 8010a0a:	2301      	movs	r3, #1
 8010a0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010a10:	4610      	mov	r0, r2
 8010a12:	b003      	add	sp, #12
 8010a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a18:	bfbc      	itt	lt
 8010a1a:	464b      	movlt	r3, r9
 8010a1c:	46a1      	movlt	r9, r4
 8010a1e:	4630      	mov	r0, r6
 8010a20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010a24:	bfba      	itte	lt
 8010a26:	461c      	movlt	r4, r3
 8010a28:	2501      	movlt	r5, #1
 8010a2a:	2500      	movge	r5, #0
 8010a2c:	f7ff fcf8 	bl	8010420 <_Balloc>
 8010a30:	4602      	mov	r2, r0
 8010a32:	b918      	cbnz	r0, 8010a3c <__mdiff+0x60>
 8010a34:	f240 2145 	movw	r1, #581	@ 0x245
 8010a38:	4b30      	ldr	r3, [pc, #192]	@ (8010afc <__mdiff+0x120>)
 8010a3a:	e7e3      	b.n	8010a04 <__mdiff+0x28>
 8010a3c:	f100 0b14 	add.w	fp, r0, #20
 8010a40:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010a44:	f109 0310 	add.w	r3, r9, #16
 8010a48:	60c5      	str	r5, [r0, #12]
 8010a4a:	f04f 0c00 	mov.w	ip, #0
 8010a4e:	f109 0514 	add.w	r5, r9, #20
 8010a52:	46d9      	mov	r9, fp
 8010a54:	6926      	ldr	r6, [r4, #16]
 8010a56:	f104 0e14 	add.w	lr, r4, #20
 8010a5a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010a5e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010a62:	9301      	str	r3, [sp, #4]
 8010a64:	9b01      	ldr	r3, [sp, #4]
 8010a66:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010a6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010a6e:	b281      	uxth	r1, r0
 8010a70:	9301      	str	r3, [sp, #4]
 8010a72:	fa1f f38a 	uxth.w	r3, sl
 8010a76:	1a5b      	subs	r3, r3, r1
 8010a78:	0c00      	lsrs	r0, r0, #16
 8010a7a:	4463      	add	r3, ip
 8010a7c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010a80:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010a84:	b29b      	uxth	r3, r3
 8010a86:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010a8a:	4576      	cmp	r6, lr
 8010a8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010a90:	f849 3b04 	str.w	r3, [r9], #4
 8010a94:	d8e6      	bhi.n	8010a64 <__mdiff+0x88>
 8010a96:	1b33      	subs	r3, r6, r4
 8010a98:	3b15      	subs	r3, #21
 8010a9a:	f023 0303 	bic.w	r3, r3, #3
 8010a9e:	3415      	adds	r4, #21
 8010aa0:	3304      	adds	r3, #4
 8010aa2:	42a6      	cmp	r6, r4
 8010aa4:	bf38      	it	cc
 8010aa6:	2304      	movcc	r3, #4
 8010aa8:	441d      	add	r5, r3
 8010aaa:	445b      	add	r3, fp
 8010aac:	461e      	mov	r6, r3
 8010aae:	462c      	mov	r4, r5
 8010ab0:	4544      	cmp	r4, r8
 8010ab2:	d30e      	bcc.n	8010ad2 <__mdiff+0xf6>
 8010ab4:	f108 0103 	add.w	r1, r8, #3
 8010ab8:	1b49      	subs	r1, r1, r5
 8010aba:	f021 0103 	bic.w	r1, r1, #3
 8010abe:	3d03      	subs	r5, #3
 8010ac0:	45a8      	cmp	r8, r5
 8010ac2:	bf38      	it	cc
 8010ac4:	2100      	movcc	r1, #0
 8010ac6:	440b      	add	r3, r1
 8010ac8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010acc:	b199      	cbz	r1, 8010af6 <__mdiff+0x11a>
 8010ace:	6117      	str	r7, [r2, #16]
 8010ad0:	e79e      	b.n	8010a10 <__mdiff+0x34>
 8010ad2:	46e6      	mov	lr, ip
 8010ad4:	f854 1b04 	ldr.w	r1, [r4], #4
 8010ad8:	fa1f fc81 	uxth.w	ip, r1
 8010adc:	44f4      	add	ip, lr
 8010ade:	0c08      	lsrs	r0, r1, #16
 8010ae0:	4471      	add	r1, lr
 8010ae2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010ae6:	b289      	uxth	r1, r1
 8010ae8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010aec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010af0:	f846 1b04 	str.w	r1, [r6], #4
 8010af4:	e7dc      	b.n	8010ab0 <__mdiff+0xd4>
 8010af6:	3f01      	subs	r7, #1
 8010af8:	e7e6      	b.n	8010ac8 <__mdiff+0xec>
 8010afa:	bf00      	nop
 8010afc:	0801262b 	.word	0x0801262b
 8010b00:	0801269c 	.word	0x0801269c

08010b04 <__ulp>:
 8010b04:	4b0e      	ldr	r3, [pc, #56]	@ (8010b40 <__ulp+0x3c>)
 8010b06:	400b      	ands	r3, r1
 8010b08:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	dc08      	bgt.n	8010b22 <__ulp+0x1e>
 8010b10:	425b      	negs	r3, r3
 8010b12:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010b16:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010b1a:	da04      	bge.n	8010b26 <__ulp+0x22>
 8010b1c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010b20:	4113      	asrs	r3, r2
 8010b22:	2200      	movs	r2, #0
 8010b24:	e008      	b.n	8010b38 <__ulp+0x34>
 8010b26:	f1a2 0314 	sub.w	r3, r2, #20
 8010b2a:	2b1e      	cmp	r3, #30
 8010b2c:	bfd6      	itet	le
 8010b2e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010b32:	2201      	movgt	r2, #1
 8010b34:	40da      	lsrle	r2, r3
 8010b36:	2300      	movs	r3, #0
 8010b38:	4619      	mov	r1, r3
 8010b3a:	4610      	mov	r0, r2
 8010b3c:	4770      	bx	lr
 8010b3e:	bf00      	nop
 8010b40:	7ff00000 	.word	0x7ff00000

08010b44 <__b2d>:
 8010b44:	6902      	ldr	r2, [r0, #16]
 8010b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b48:	f100 0614 	add.w	r6, r0, #20
 8010b4c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8010b50:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8010b54:	4f1e      	ldr	r7, [pc, #120]	@ (8010bd0 <__b2d+0x8c>)
 8010b56:	4620      	mov	r0, r4
 8010b58:	f7ff fd54 	bl	8010604 <__hi0bits>
 8010b5c:	4603      	mov	r3, r0
 8010b5e:	f1c0 0020 	rsb	r0, r0, #32
 8010b62:	2b0a      	cmp	r3, #10
 8010b64:	f1a2 0504 	sub.w	r5, r2, #4
 8010b68:	6008      	str	r0, [r1, #0]
 8010b6a:	dc12      	bgt.n	8010b92 <__b2d+0x4e>
 8010b6c:	42ae      	cmp	r6, r5
 8010b6e:	bf2c      	ite	cs
 8010b70:	2200      	movcs	r2, #0
 8010b72:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8010b76:	f1c3 0c0b 	rsb	ip, r3, #11
 8010b7a:	3315      	adds	r3, #21
 8010b7c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8010b80:	fa04 f303 	lsl.w	r3, r4, r3
 8010b84:	fa22 f20c 	lsr.w	r2, r2, ip
 8010b88:	ea4e 0107 	orr.w	r1, lr, r7
 8010b8c:	431a      	orrs	r2, r3
 8010b8e:	4610      	mov	r0, r2
 8010b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b92:	42ae      	cmp	r6, r5
 8010b94:	bf36      	itet	cc
 8010b96:	f1a2 0508 	subcc.w	r5, r2, #8
 8010b9a:	2200      	movcs	r2, #0
 8010b9c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8010ba0:	3b0b      	subs	r3, #11
 8010ba2:	d012      	beq.n	8010bca <__b2d+0x86>
 8010ba4:	f1c3 0720 	rsb	r7, r3, #32
 8010ba8:	fa22 f107 	lsr.w	r1, r2, r7
 8010bac:	409c      	lsls	r4, r3
 8010bae:	430c      	orrs	r4, r1
 8010bb0:	42b5      	cmp	r5, r6
 8010bb2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8010bb6:	bf94      	ite	ls
 8010bb8:	2400      	movls	r4, #0
 8010bba:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8010bbe:	409a      	lsls	r2, r3
 8010bc0:	40fc      	lsrs	r4, r7
 8010bc2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8010bc6:	4322      	orrs	r2, r4
 8010bc8:	e7e1      	b.n	8010b8e <__b2d+0x4a>
 8010bca:	ea44 0107 	orr.w	r1, r4, r7
 8010bce:	e7de      	b.n	8010b8e <__b2d+0x4a>
 8010bd0:	3ff00000 	.word	0x3ff00000

08010bd4 <__d2b>:
 8010bd4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8010bd8:	2101      	movs	r1, #1
 8010bda:	4690      	mov	r8, r2
 8010bdc:	4699      	mov	r9, r3
 8010bde:	9e08      	ldr	r6, [sp, #32]
 8010be0:	f7ff fc1e 	bl	8010420 <_Balloc>
 8010be4:	4604      	mov	r4, r0
 8010be6:	b930      	cbnz	r0, 8010bf6 <__d2b+0x22>
 8010be8:	4602      	mov	r2, r0
 8010bea:	f240 310f 	movw	r1, #783	@ 0x30f
 8010bee:	4b23      	ldr	r3, [pc, #140]	@ (8010c7c <__d2b+0xa8>)
 8010bf0:	4823      	ldr	r0, [pc, #140]	@ (8010c80 <__d2b+0xac>)
 8010bf2:	f7fe f9c5 	bl	800ef80 <__assert_func>
 8010bf6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010bfa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010bfe:	b10d      	cbz	r5, 8010c04 <__d2b+0x30>
 8010c00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010c04:	9301      	str	r3, [sp, #4]
 8010c06:	f1b8 0300 	subs.w	r3, r8, #0
 8010c0a:	d024      	beq.n	8010c56 <__d2b+0x82>
 8010c0c:	4668      	mov	r0, sp
 8010c0e:	9300      	str	r3, [sp, #0]
 8010c10:	f7ff fd17 	bl	8010642 <__lo0bits>
 8010c14:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010c18:	b1d8      	cbz	r0, 8010c52 <__d2b+0x7e>
 8010c1a:	f1c0 0320 	rsb	r3, r0, #32
 8010c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8010c22:	430b      	orrs	r3, r1
 8010c24:	40c2      	lsrs	r2, r0
 8010c26:	6163      	str	r3, [r4, #20]
 8010c28:	9201      	str	r2, [sp, #4]
 8010c2a:	9b01      	ldr	r3, [sp, #4]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	bf0c      	ite	eq
 8010c30:	2201      	moveq	r2, #1
 8010c32:	2202      	movne	r2, #2
 8010c34:	61a3      	str	r3, [r4, #24]
 8010c36:	6122      	str	r2, [r4, #16]
 8010c38:	b1ad      	cbz	r5, 8010c66 <__d2b+0x92>
 8010c3a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010c3e:	4405      	add	r5, r0
 8010c40:	6035      	str	r5, [r6, #0]
 8010c42:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c48:	6018      	str	r0, [r3, #0]
 8010c4a:	4620      	mov	r0, r4
 8010c4c:	b002      	add	sp, #8
 8010c4e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8010c52:	6161      	str	r1, [r4, #20]
 8010c54:	e7e9      	b.n	8010c2a <__d2b+0x56>
 8010c56:	a801      	add	r0, sp, #4
 8010c58:	f7ff fcf3 	bl	8010642 <__lo0bits>
 8010c5c:	9b01      	ldr	r3, [sp, #4]
 8010c5e:	2201      	movs	r2, #1
 8010c60:	6163      	str	r3, [r4, #20]
 8010c62:	3020      	adds	r0, #32
 8010c64:	e7e7      	b.n	8010c36 <__d2b+0x62>
 8010c66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010c6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010c6e:	6030      	str	r0, [r6, #0]
 8010c70:	6918      	ldr	r0, [r3, #16]
 8010c72:	f7ff fcc7 	bl	8010604 <__hi0bits>
 8010c76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010c7a:	e7e4      	b.n	8010c46 <__d2b+0x72>
 8010c7c:	0801262b 	.word	0x0801262b
 8010c80:	0801269c 	.word	0x0801269c

08010c84 <__ratio>:
 8010c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c88:	b085      	sub	sp, #20
 8010c8a:	e9cd 1000 	strd	r1, r0, [sp]
 8010c8e:	a902      	add	r1, sp, #8
 8010c90:	f7ff ff58 	bl	8010b44 <__b2d>
 8010c94:	468b      	mov	fp, r1
 8010c96:	4606      	mov	r6, r0
 8010c98:	460f      	mov	r7, r1
 8010c9a:	9800      	ldr	r0, [sp, #0]
 8010c9c:	a903      	add	r1, sp, #12
 8010c9e:	f7ff ff51 	bl	8010b44 <__b2d>
 8010ca2:	460d      	mov	r5, r1
 8010ca4:	9b01      	ldr	r3, [sp, #4]
 8010ca6:	4689      	mov	r9, r1
 8010ca8:	6919      	ldr	r1, [r3, #16]
 8010caa:	9b00      	ldr	r3, [sp, #0]
 8010cac:	4604      	mov	r4, r0
 8010cae:	691b      	ldr	r3, [r3, #16]
 8010cb0:	4630      	mov	r0, r6
 8010cb2:	1ac9      	subs	r1, r1, r3
 8010cb4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010cb8:	1a9b      	subs	r3, r3, r2
 8010cba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	bfcd      	iteet	gt
 8010cc2:	463a      	movgt	r2, r7
 8010cc4:	462a      	movle	r2, r5
 8010cc6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010cca:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8010cce:	bfd8      	it	le
 8010cd0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010cd4:	464b      	mov	r3, r9
 8010cd6:	4622      	mov	r2, r4
 8010cd8:	4659      	mov	r1, fp
 8010cda:	f7ef fda1 	bl	8000820 <__aeabi_ddiv>
 8010cde:	b005      	add	sp, #20
 8010ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010ce4 <__copybits>:
 8010ce4:	3901      	subs	r1, #1
 8010ce6:	b570      	push	{r4, r5, r6, lr}
 8010ce8:	1149      	asrs	r1, r1, #5
 8010cea:	6914      	ldr	r4, [r2, #16]
 8010cec:	3101      	adds	r1, #1
 8010cee:	f102 0314 	add.w	r3, r2, #20
 8010cf2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010cf6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010cfa:	1f05      	subs	r5, r0, #4
 8010cfc:	42a3      	cmp	r3, r4
 8010cfe:	d30c      	bcc.n	8010d1a <__copybits+0x36>
 8010d00:	1aa3      	subs	r3, r4, r2
 8010d02:	3b11      	subs	r3, #17
 8010d04:	f023 0303 	bic.w	r3, r3, #3
 8010d08:	3211      	adds	r2, #17
 8010d0a:	42a2      	cmp	r2, r4
 8010d0c:	bf88      	it	hi
 8010d0e:	2300      	movhi	r3, #0
 8010d10:	4418      	add	r0, r3
 8010d12:	2300      	movs	r3, #0
 8010d14:	4288      	cmp	r0, r1
 8010d16:	d305      	bcc.n	8010d24 <__copybits+0x40>
 8010d18:	bd70      	pop	{r4, r5, r6, pc}
 8010d1a:	f853 6b04 	ldr.w	r6, [r3], #4
 8010d1e:	f845 6f04 	str.w	r6, [r5, #4]!
 8010d22:	e7eb      	b.n	8010cfc <__copybits+0x18>
 8010d24:	f840 3b04 	str.w	r3, [r0], #4
 8010d28:	e7f4      	b.n	8010d14 <__copybits+0x30>

08010d2a <__any_on>:
 8010d2a:	f100 0214 	add.w	r2, r0, #20
 8010d2e:	6900      	ldr	r0, [r0, #16]
 8010d30:	114b      	asrs	r3, r1, #5
 8010d32:	4298      	cmp	r0, r3
 8010d34:	b510      	push	{r4, lr}
 8010d36:	db11      	blt.n	8010d5c <__any_on+0x32>
 8010d38:	dd0a      	ble.n	8010d50 <__any_on+0x26>
 8010d3a:	f011 011f 	ands.w	r1, r1, #31
 8010d3e:	d007      	beq.n	8010d50 <__any_on+0x26>
 8010d40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010d44:	fa24 f001 	lsr.w	r0, r4, r1
 8010d48:	fa00 f101 	lsl.w	r1, r0, r1
 8010d4c:	428c      	cmp	r4, r1
 8010d4e:	d10b      	bne.n	8010d68 <__any_on+0x3e>
 8010d50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010d54:	4293      	cmp	r3, r2
 8010d56:	d803      	bhi.n	8010d60 <__any_on+0x36>
 8010d58:	2000      	movs	r0, #0
 8010d5a:	bd10      	pop	{r4, pc}
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	e7f7      	b.n	8010d50 <__any_on+0x26>
 8010d60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010d64:	2900      	cmp	r1, #0
 8010d66:	d0f5      	beq.n	8010d54 <__any_on+0x2a>
 8010d68:	2001      	movs	r0, #1
 8010d6a:	e7f6      	b.n	8010d5a <__any_on+0x30>

08010d6c <_strtoul_l.constprop.0>:
 8010d6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d70:	4686      	mov	lr, r0
 8010d72:	460d      	mov	r5, r1
 8010d74:	4e33      	ldr	r6, [pc, #204]	@ (8010e44 <_strtoul_l.constprop.0+0xd8>)
 8010d76:	4628      	mov	r0, r5
 8010d78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d7c:	5d37      	ldrb	r7, [r6, r4]
 8010d7e:	f017 0708 	ands.w	r7, r7, #8
 8010d82:	d1f8      	bne.n	8010d76 <_strtoul_l.constprop.0+0xa>
 8010d84:	2c2d      	cmp	r4, #45	@ 0x2d
 8010d86:	d12f      	bne.n	8010de8 <_strtoul_l.constprop.0+0x7c>
 8010d88:	2701      	movs	r7, #1
 8010d8a:	782c      	ldrb	r4, [r5, #0]
 8010d8c:	1c85      	adds	r5, r0, #2
 8010d8e:	f033 0010 	bics.w	r0, r3, #16
 8010d92:	d109      	bne.n	8010da8 <_strtoul_l.constprop.0+0x3c>
 8010d94:	2c30      	cmp	r4, #48	@ 0x30
 8010d96:	d12c      	bne.n	8010df2 <_strtoul_l.constprop.0+0x86>
 8010d98:	7828      	ldrb	r0, [r5, #0]
 8010d9a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010d9e:	2858      	cmp	r0, #88	@ 0x58
 8010da0:	d127      	bne.n	8010df2 <_strtoul_l.constprop.0+0x86>
 8010da2:	2310      	movs	r3, #16
 8010da4:	786c      	ldrb	r4, [r5, #1]
 8010da6:	3502      	adds	r5, #2
 8010da8:	f04f 38ff 	mov.w	r8, #4294967295
 8010dac:	fbb8 f8f3 	udiv	r8, r8, r3
 8010db0:	2600      	movs	r6, #0
 8010db2:	fb03 f908 	mul.w	r9, r3, r8
 8010db6:	4630      	mov	r0, r6
 8010db8:	ea6f 0909 	mvn.w	r9, r9
 8010dbc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010dc0:	f1bc 0f09 	cmp.w	ip, #9
 8010dc4:	d81c      	bhi.n	8010e00 <_strtoul_l.constprop.0+0x94>
 8010dc6:	4664      	mov	r4, ip
 8010dc8:	42a3      	cmp	r3, r4
 8010dca:	dd2a      	ble.n	8010e22 <_strtoul_l.constprop.0+0xb6>
 8010dcc:	f1b6 3fff 	cmp.w	r6, #4294967295
 8010dd0:	d007      	beq.n	8010de2 <_strtoul_l.constprop.0+0x76>
 8010dd2:	4580      	cmp	r8, r0
 8010dd4:	d322      	bcc.n	8010e1c <_strtoul_l.constprop.0+0xb0>
 8010dd6:	d101      	bne.n	8010ddc <_strtoul_l.constprop.0+0x70>
 8010dd8:	45a1      	cmp	r9, r4
 8010dda:	db1f      	blt.n	8010e1c <_strtoul_l.constprop.0+0xb0>
 8010ddc:	2601      	movs	r6, #1
 8010dde:	fb00 4003 	mla	r0, r0, r3, r4
 8010de2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010de6:	e7e9      	b.n	8010dbc <_strtoul_l.constprop.0+0x50>
 8010de8:	2c2b      	cmp	r4, #43	@ 0x2b
 8010dea:	bf04      	itt	eq
 8010dec:	782c      	ldrbeq	r4, [r5, #0]
 8010dee:	1c85      	addeq	r5, r0, #2
 8010df0:	e7cd      	b.n	8010d8e <_strtoul_l.constprop.0+0x22>
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d1d8      	bne.n	8010da8 <_strtoul_l.constprop.0+0x3c>
 8010df6:	2c30      	cmp	r4, #48	@ 0x30
 8010df8:	bf0c      	ite	eq
 8010dfa:	2308      	moveq	r3, #8
 8010dfc:	230a      	movne	r3, #10
 8010dfe:	e7d3      	b.n	8010da8 <_strtoul_l.constprop.0+0x3c>
 8010e00:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010e04:	f1bc 0f19 	cmp.w	ip, #25
 8010e08:	d801      	bhi.n	8010e0e <_strtoul_l.constprop.0+0xa2>
 8010e0a:	3c37      	subs	r4, #55	@ 0x37
 8010e0c:	e7dc      	b.n	8010dc8 <_strtoul_l.constprop.0+0x5c>
 8010e0e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010e12:	f1bc 0f19 	cmp.w	ip, #25
 8010e16:	d804      	bhi.n	8010e22 <_strtoul_l.constprop.0+0xb6>
 8010e18:	3c57      	subs	r4, #87	@ 0x57
 8010e1a:	e7d5      	b.n	8010dc8 <_strtoul_l.constprop.0+0x5c>
 8010e1c:	f04f 36ff 	mov.w	r6, #4294967295
 8010e20:	e7df      	b.n	8010de2 <_strtoul_l.constprop.0+0x76>
 8010e22:	1c73      	adds	r3, r6, #1
 8010e24:	d106      	bne.n	8010e34 <_strtoul_l.constprop.0+0xc8>
 8010e26:	2322      	movs	r3, #34	@ 0x22
 8010e28:	4630      	mov	r0, r6
 8010e2a:	f8ce 3000 	str.w	r3, [lr]
 8010e2e:	b932      	cbnz	r2, 8010e3e <_strtoul_l.constprop.0+0xd2>
 8010e30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010e34:	b107      	cbz	r7, 8010e38 <_strtoul_l.constprop.0+0xcc>
 8010e36:	4240      	negs	r0, r0
 8010e38:	2a00      	cmp	r2, #0
 8010e3a:	d0f9      	beq.n	8010e30 <_strtoul_l.constprop.0+0xc4>
 8010e3c:	b106      	cbz	r6, 8010e40 <_strtoul_l.constprop.0+0xd4>
 8010e3e:	1e69      	subs	r1, r5, #1
 8010e40:	6011      	str	r1, [r2, #0]
 8010e42:	e7f5      	b.n	8010e30 <_strtoul_l.constprop.0+0xc4>
 8010e44:	08012331 	.word	0x08012331

08010e48 <_strtoul_r>:
 8010e48:	f7ff bf90 	b.w	8010d6c <_strtoul_l.constprop.0>

08010e4c <strtoul>:
 8010e4c:	4613      	mov	r3, r2
 8010e4e:	460a      	mov	r2, r1
 8010e50:	4601      	mov	r1, r0
 8010e52:	4802      	ldr	r0, [pc, #8]	@ (8010e5c <strtoul+0x10>)
 8010e54:	6800      	ldr	r0, [r0, #0]
 8010e56:	f7ff bf89 	b.w	8010d6c <_strtoul_l.constprop.0>
 8010e5a:	bf00      	nop
 8010e5c:	20000284 	.word	0x20000284

08010e60 <__ascii_wctomb>:
 8010e60:	4603      	mov	r3, r0
 8010e62:	4608      	mov	r0, r1
 8010e64:	b141      	cbz	r1, 8010e78 <__ascii_wctomb+0x18>
 8010e66:	2aff      	cmp	r2, #255	@ 0xff
 8010e68:	d904      	bls.n	8010e74 <__ascii_wctomb+0x14>
 8010e6a:	228a      	movs	r2, #138	@ 0x8a
 8010e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e70:	601a      	str	r2, [r3, #0]
 8010e72:	4770      	bx	lr
 8010e74:	2001      	movs	r0, #1
 8010e76:	700a      	strb	r2, [r1, #0]
 8010e78:	4770      	bx	lr

08010e7a <__ssputs_r>:
 8010e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e7e:	461f      	mov	r7, r3
 8010e80:	688e      	ldr	r6, [r1, #8]
 8010e82:	4682      	mov	sl, r0
 8010e84:	42be      	cmp	r6, r7
 8010e86:	460c      	mov	r4, r1
 8010e88:	4690      	mov	r8, r2
 8010e8a:	680b      	ldr	r3, [r1, #0]
 8010e8c:	d82d      	bhi.n	8010eea <__ssputs_r+0x70>
 8010e8e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010e92:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010e96:	d026      	beq.n	8010ee6 <__ssputs_r+0x6c>
 8010e98:	6965      	ldr	r5, [r4, #20]
 8010e9a:	6909      	ldr	r1, [r1, #16]
 8010e9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010ea0:	eba3 0901 	sub.w	r9, r3, r1
 8010ea4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010ea8:	1c7b      	adds	r3, r7, #1
 8010eaa:	444b      	add	r3, r9
 8010eac:	106d      	asrs	r5, r5, #1
 8010eae:	429d      	cmp	r5, r3
 8010eb0:	bf38      	it	cc
 8010eb2:	461d      	movcc	r5, r3
 8010eb4:	0553      	lsls	r3, r2, #21
 8010eb6:	d527      	bpl.n	8010f08 <__ssputs_r+0x8e>
 8010eb8:	4629      	mov	r1, r5
 8010eba:	f7fb fc49 	bl	800c750 <_malloc_r>
 8010ebe:	4606      	mov	r6, r0
 8010ec0:	b360      	cbz	r0, 8010f1c <__ssputs_r+0xa2>
 8010ec2:	464a      	mov	r2, r9
 8010ec4:	6921      	ldr	r1, [r4, #16]
 8010ec6:	f7fe f842 	bl	800ef4e <memcpy>
 8010eca:	89a3      	ldrh	r3, [r4, #12]
 8010ecc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010ed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ed4:	81a3      	strh	r3, [r4, #12]
 8010ed6:	6126      	str	r6, [r4, #16]
 8010ed8:	444e      	add	r6, r9
 8010eda:	6026      	str	r6, [r4, #0]
 8010edc:	463e      	mov	r6, r7
 8010ede:	6165      	str	r5, [r4, #20]
 8010ee0:	eba5 0509 	sub.w	r5, r5, r9
 8010ee4:	60a5      	str	r5, [r4, #8]
 8010ee6:	42be      	cmp	r6, r7
 8010ee8:	d900      	bls.n	8010eec <__ssputs_r+0x72>
 8010eea:	463e      	mov	r6, r7
 8010eec:	4632      	mov	r2, r6
 8010eee:	4641      	mov	r1, r8
 8010ef0:	6820      	ldr	r0, [r4, #0]
 8010ef2:	f000 fbd1 	bl	8011698 <memmove>
 8010ef6:	2000      	movs	r0, #0
 8010ef8:	68a3      	ldr	r3, [r4, #8]
 8010efa:	1b9b      	subs	r3, r3, r6
 8010efc:	60a3      	str	r3, [r4, #8]
 8010efe:	6823      	ldr	r3, [r4, #0]
 8010f00:	4433      	add	r3, r6
 8010f02:	6023      	str	r3, [r4, #0]
 8010f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f08:	462a      	mov	r2, r5
 8010f0a:	f000 fc0b 	bl	8011724 <_realloc_r>
 8010f0e:	4606      	mov	r6, r0
 8010f10:	2800      	cmp	r0, #0
 8010f12:	d1e0      	bne.n	8010ed6 <__ssputs_r+0x5c>
 8010f14:	4650      	mov	r0, sl
 8010f16:	6921      	ldr	r1, [r4, #16]
 8010f18:	f7fe feaa 	bl	800fc70 <_free_r>
 8010f1c:	230c      	movs	r3, #12
 8010f1e:	f8ca 3000 	str.w	r3, [sl]
 8010f22:	89a3      	ldrh	r3, [r4, #12]
 8010f24:	f04f 30ff 	mov.w	r0, #4294967295
 8010f28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f2c:	81a3      	strh	r3, [r4, #12]
 8010f2e:	e7e9      	b.n	8010f04 <__ssputs_r+0x8a>

08010f30 <_svfiprintf_r>:
 8010f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f34:	4698      	mov	r8, r3
 8010f36:	898b      	ldrh	r3, [r1, #12]
 8010f38:	4607      	mov	r7, r0
 8010f3a:	061b      	lsls	r3, r3, #24
 8010f3c:	460d      	mov	r5, r1
 8010f3e:	4614      	mov	r4, r2
 8010f40:	b09d      	sub	sp, #116	@ 0x74
 8010f42:	d510      	bpl.n	8010f66 <_svfiprintf_r+0x36>
 8010f44:	690b      	ldr	r3, [r1, #16]
 8010f46:	b973      	cbnz	r3, 8010f66 <_svfiprintf_r+0x36>
 8010f48:	2140      	movs	r1, #64	@ 0x40
 8010f4a:	f7fb fc01 	bl	800c750 <_malloc_r>
 8010f4e:	6028      	str	r0, [r5, #0]
 8010f50:	6128      	str	r0, [r5, #16]
 8010f52:	b930      	cbnz	r0, 8010f62 <_svfiprintf_r+0x32>
 8010f54:	230c      	movs	r3, #12
 8010f56:	603b      	str	r3, [r7, #0]
 8010f58:	f04f 30ff 	mov.w	r0, #4294967295
 8010f5c:	b01d      	add	sp, #116	@ 0x74
 8010f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f62:	2340      	movs	r3, #64	@ 0x40
 8010f64:	616b      	str	r3, [r5, #20]
 8010f66:	2300      	movs	r3, #0
 8010f68:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f6a:	2320      	movs	r3, #32
 8010f6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010f70:	2330      	movs	r3, #48	@ 0x30
 8010f72:	f04f 0901 	mov.w	r9, #1
 8010f76:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f7a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8011114 <_svfiprintf_r+0x1e4>
 8010f7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010f82:	4623      	mov	r3, r4
 8010f84:	469a      	mov	sl, r3
 8010f86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f8a:	b10a      	cbz	r2, 8010f90 <_svfiprintf_r+0x60>
 8010f8c:	2a25      	cmp	r2, #37	@ 0x25
 8010f8e:	d1f9      	bne.n	8010f84 <_svfiprintf_r+0x54>
 8010f90:	ebba 0b04 	subs.w	fp, sl, r4
 8010f94:	d00b      	beq.n	8010fae <_svfiprintf_r+0x7e>
 8010f96:	465b      	mov	r3, fp
 8010f98:	4622      	mov	r2, r4
 8010f9a:	4629      	mov	r1, r5
 8010f9c:	4638      	mov	r0, r7
 8010f9e:	f7ff ff6c 	bl	8010e7a <__ssputs_r>
 8010fa2:	3001      	adds	r0, #1
 8010fa4:	f000 80a7 	beq.w	80110f6 <_svfiprintf_r+0x1c6>
 8010fa8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010faa:	445a      	add	r2, fp
 8010fac:	9209      	str	r2, [sp, #36]	@ 0x24
 8010fae:	f89a 3000 	ldrb.w	r3, [sl]
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	f000 809f 	beq.w	80110f6 <_svfiprintf_r+0x1c6>
 8010fb8:	2300      	movs	r3, #0
 8010fba:	f04f 32ff 	mov.w	r2, #4294967295
 8010fbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010fc2:	f10a 0a01 	add.w	sl, sl, #1
 8010fc6:	9304      	str	r3, [sp, #16]
 8010fc8:	9307      	str	r3, [sp, #28]
 8010fca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010fce:	931a      	str	r3, [sp, #104]	@ 0x68
 8010fd0:	4654      	mov	r4, sl
 8010fd2:	2205      	movs	r2, #5
 8010fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fd8:	484e      	ldr	r0, [pc, #312]	@ (8011114 <_svfiprintf_r+0x1e4>)
 8010fda:	f7fd ffaa 	bl	800ef32 <memchr>
 8010fde:	9a04      	ldr	r2, [sp, #16]
 8010fe0:	b9d8      	cbnz	r0, 801101a <_svfiprintf_r+0xea>
 8010fe2:	06d0      	lsls	r0, r2, #27
 8010fe4:	bf44      	itt	mi
 8010fe6:	2320      	movmi	r3, #32
 8010fe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010fec:	0711      	lsls	r1, r2, #28
 8010fee:	bf44      	itt	mi
 8010ff0:	232b      	movmi	r3, #43	@ 0x2b
 8010ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8010ffa:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ffc:	d015      	beq.n	801102a <_svfiprintf_r+0xfa>
 8010ffe:	4654      	mov	r4, sl
 8011000:	2000      	movs	r0, #0
 8011002:	f04f 0c0a 	mov.w	ip, #10
 8011006:	9a07      	ldr	r2, [sp, #28]
 8011008:	4621      	mov	r1, r4
 801100a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801100e:	3b30      	subs	r3, #48	@ 0x30
 8011010:	2b09      	cmp	r3, #9
 8011012:	d94b      	bls.n	80110ac <_svfiprintf_r+0x17c>
 8011014:	b1b0      	cbz	r0, 8011044 <_svfiprintf_r+0x114>
 8011016:	9207      	str	r2, [sp, #28]
 8011018:	e014      	b.n	8011044 <_svfiprintf_r+0x114>
 801101a:	eba0 0308 	sub.w	r3, r0, r8
 801101e:	fa09 f303 	lsl.w	r3, r9, r3
 8011022:	4313      	orrs	r3, r2
 8011024:	46a2      	mov	sl, r4
 8011026:	9304      	str	r3, [sp, #16]
 8011028:	e7d2      	b.n	8010fd0 <_svfiprintf_r+0xa0>
 801102a:	9b03      	ldr	r3, [sp, #12]
 801102c:	1d19      	adds	r1, r3, #4
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	9103      	str	r1, [sp, #12]
 8011032:	2b00      	cmp	r3, #0
 8011034:	bfbb      	ittet	lt
 8011036:	425b      	neglt	r3, r3
 8011038:	f042 0202 	orrlt.w	r2, r2, #2
 801103c:	9307      	strge	r3, [sp, #28]
 801103e:	9307      	strlt	r3, [sp, #28]
 8011040:	bfb8      	it	lt
 8011042:	9204      	strlt	r2, [sp, #16]
 8011044:	7823      	ldrb	r3, [r4, #0]
 8011046:	2b2e      	cmp	r3, #46	@ 0x2e
 8011048:	d10a      	bne.n	8011060 <_svfiprintf_r+0x130>
 801104a:	7863      	ldrb	r3, [r4, #1]
 801104c:	2b2a      	cmp	r3, #42	@ 0x2a
 801104e:	d132      	bne.n	80110b6 <_svfiprintf_r+0x186>
 8011050:	9b03      	ldr	r3, [sp, #12]
 8011052:	3402      	adds	r4, #2
 8011054:	1d1a      	adds	r2, r3, #4
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	9203      	str	r2, [sp, #12]
 801105a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801105e:	9305      	str	r3, [sp, #20]
 8011060:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8011118 <_svfiprintf_r+0x1e8>
 8011064:	2203      	movs	r2, #3
 8011066:	4650      	mov	r0, sl
 8011068:	7821      	ldrb	r1, [r4, #0]
 801106a:	f7fd ff62 	bl	800ef32 <memchr>
 801106e:	b138      	cbz	r0, 8011080 <_svfiprintf_r+0x150>
 8011070:	2240      	movs	r2, #64	@ 0x40
 8011072:	9b04      	ldr	r3, [sp, #16]
 8011074:	eba0 000a 	sub.w	r0, r0, sl
 8011078:	4082      	lsls	r2, r0
 801107a:	4313      	orrs	r3, r2
 801107c:	3401      	adds	r4, #1
 801107e:	9304      	str	r3, [sp, #16]
 8011080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011084:	2206      	movs	r2, #6
 8011086:	4825      	ldr	r0, [pc, #148]	@ (801111c <_svfiprintf_r+0x1ec>)
 8011088:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801108c:	f7fd ff51 	bl	800ef32 <memchr>
 8011090:	2800      	cmp	r0, #0
 8011092:	d036      	beq.n	8011102 <_svfiprintf_r+0x1d2>
 8011094:	4b22      	ldr	r3, [pc, #136]	@ (8011120 <_svfiprintf_r+0x1f0>)
 8011096:	bb1b      	cbnz	r3, 80110e0 <_svfiprintf_r+0x1b0>
 8011098:	9b03      	ldr	r3, [sp, #12]
 801109a:	3307      	adds	r3, #7
 801109c:	f023 0307 	bic.w	r3, r3, #7
 80110a0:	3308      	adds	r3, #8
 80110a2:	9303      	str	r3, [sp, #12]
 80110a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110a6:	4433      	add	r3, r6
 80110a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80110aa:	e76a      	b.n	8010f82 <_svfiprintf_r+0x52>
 80110ac:	460c      	mov	r4, r1
 80110ae:	2001      	movs	r0, #1
 80110b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80110b4:	e7a8      	b.n	8011008 <_svfiprintf_r+0xd8>
 80110b6:	2300      	movs	r3, #0
 80110b8:	f04f 0c0a 	mov.w	ip, #10
 80110bc:	4619      	mov	r1, r3
 80110be:	3401      	adds	r4, #1
 80110c0:	9305      	str	r3, [sp, #20]
 80110c2:	4620      	mov	r0, r4
 80110c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80110c8:	3a30      	subs	r2, #48	@ 0x30
 80110ca:	2a09      	cmp	r2, #9
 80110cc:	d903      	bls.n	80110d6 <_svfiprintf_r+0x1a6>
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d0c6      	beq.n	8011060 <_svfiprintf_r+0x130>
 80110d2:	9105      	str	r1, [sp, #20]
 80110d4:	e7c4      	b.n	8011060 <_svfiprintf_r+0x130>
 80110d6:	4604      	mov	r4, r0
 80110d8:	2301      	movs	r3, #1
 80110da:	fb0c 2101 	mla	r1, ip, r1, r2
 80110de:	e7f0      	b.n	80110c2 <_svfiprintf_r+0x192>
 80110e0:	ab03      	add	r3, sp, #12
 80110e2:	9300      	str	r3, [sp, #0]
 80110e4:	462a      	mov	r2, r5
 80110e6:	4638      	mov	r0, r7
 80110e8:	4b0e      	ldr	r3, [pc, #56]	@ (8011124 <_svfiprintf_r+0x1f4>)
 80110ea:	a904      	add	r1, sp, #16
 80110ec:	f7fc fb34 	bl	800d758 <_printf_float>
 80110f0:	1c42      	adds	r2, r0, #1
 80110f2:	4606      	mov	r6, r0
 80110f4:	d1d6      	bne.n	80110a4 <_svfiprintf_r+0x174>
 80110f6:	89ab      	ldrh	r3, [r5, #12]
 80110f8:	065b      	lsls	r3, r3, #25
 80110fa:	f53f af2d 	bmi.w	8010f58 <_svfiprintf_r+0x28>
 80110fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011100:	e72c      	b.n	8010f5c <_svfiprintf_r+0x2c>
 8011102:	ab03      	add	r3, sp, #12
 8011104:	9300      	str	r3, [sp, #0]
 8011106:	462a      	mov	r2, r5
 8011108:	4638      	mov	r0, r7
 801110a:	4b06      	ldr	r3, [pc, #24]	@ (8011124 <_svfiprintf_r+0x1f4>)
 801110c:	a904      	add	r1, sp, #16
 801110e:	f7fc fdc1 	bl	800dc94 <_printf_i>
 8011112:	e7ed      	b.n	80110f0 <_svfiprintf_r+0x1c0>
 8011114:	080127f8 	.word	0x080127f8
 8011118:	080127fe 	.word	0x080127fe
 801111c:	08012802 	.word	0x08012802
 8011120:	0800d759 	.word	0x0800d759
 8011124:	08010e7b 	.word	0x08010e7b

08011128 <__sfputc_r>:
 8011128:	6893      	ldr	r3, [r2, #8]
 801112a:	b410      	push	{r4}
 801112c:	3b01      	subs	r3, #1
 801112e:	2b00      	cmp	r3, #0
 8011130:	6093      	str	r3, [r2, #8]
 8011132:	da07      	bge.n	8011144 <__sfputc_r+0x1c>
 8011134:	6994      	ldr	r4, [r2, #24]
 8011136:	42a3      	cmp	r3, r4
 8011138:	db01      	blt.n	801113e <__sfputc_r+0x16>
 801113a:	290a      	cmp	r1, #10
 801113c:	d102      	bne.n	8011144 <__sfputc_r+0x1c>
 801113e:	bc10      	pop	{r4}
 8011140:	f000 ba16 	b.w	8011570 <__swbuf_r>
 8011144:	6813      	ldr	r3, [r2, #0]
 8011146:	1c58      	adds	r0, r3, #1
 8011148:	6010      	str	r0, [r2, #0]
 801114a:	7019      	strb	r1, [r3, #0]
 801114c:	4608      	mov	r0, r1
 801114e:	bc10      	pop	{r4}
 8011150:	4770      	bx	lr

08011152 <__sfputs_r>:
 8011152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011154:	4606      	mov	r6, r0
 8011156:	460f      	mov	r7, r1
 8011158:	4614      	mov	r4, r2
 801115a:	18d5      	adds	r5, r2, r3
 801115c:	42ac      	cmp	r4, r5
 801115e:	d101      	bne.n	8011164 <__sfputs_r+0x12>
 8011160:	2000      	movs	r0, #0
 8011162:	e007      	b.n	8011174 <__sfputs_r+0x22>
 8011164:	463a      	mov	r2, r7
 8011166:	4630      	mov	r0, r6
 8011168:	f814 1b01 	ldrb.w	r1, [r4], #1
 801116c:	f7ff ffdc 	bl	8011128 <__sfputc_r>
 8011170:	1c43      	adds	r3, r0, #1
 8011172:	d1f3      	bne.n	801115c <__sfputs_r+0xa>
 8011174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011178 <_vfiprintf_r>:
 8011178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801117c:	460d      	mov	r5, r1
 801117e:	4614      	mov	r4, r2
 8011180:	4698      	mov	r8, r3
 8011182:	4606      	mov	r6, r0
 8011184:	b09d      	sub	sp, #116	@ 0x74
 8011186:	b118      	cbz	r0, 8011190 <_vfiprintf_r+0x18>
 8011188:	6a03      	ldr	r3, [r0, #32]
 801118a:	b90b      	cbnz	r3, 8011190 <_vfiprintf_r+0x18>
 801118c:	f7fc ff2e 	bl	800dfec <__sinit>
 8011190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011192:	07d9      	lsls	r1, r3, #31
 8011194:	d405      	bmi.n	80111a2 <_vfiprintf_r+0x2a>
 8011196:	89ab      	ldrh	r3, [r5, #12]
 8011198:	059a      	lsls	r2, r3, #22
 801119a:	d402      	bmi.n	80111a2 <_vfiprintf_r+0x2a>
 801119c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801119e:	f7fd febd 	bl	800ef1c <__retarget_lock_acquire_recursive>
 80111a2:	89ab      	ldrh	r3, [r5, #12]
 80111a4:	071b      	lsls	r3, r3, #28
 80111a6:	d501      	bpl.n	80111ac <_vfiprintf_r+0x34>
 80111a8:	692b      	ldr	r3, [r5, #16]
 80111aa:	b99b      	cbnz	r3, 80111d4 <_vfiprintf_r+0x5c>
 80111ac:	4629      	mov	r1, r5
 80111ae:	4630      	mov	r0, r6
 80111b0:	f000 fa1c 	bl	80115ec <__swsetup_r>
 80111b4:	b170      	cbz	r0, 80111d4 <_vfiprintf_r+0x5c>
 80111b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80111b8:	07dc      	lsls	r4, r3, #31
 80111ba:	d504      	bpl.n	80111c6 <_vfiprintf_r+0x4e>
 80111bc:	f04f 30ff 	mov.w	r0, #4294967295
 80111c0:	b01d      	add	sp, #116	@ 0x74
 80111c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111c6:	89ab      	ldrh	r3, [r5, #12]
 80111c8:	0598      	lsls	r0, r3, #22
 80111ca:	d4f7      	bmi.n	80111bc <_vfiprintf_r+0x44>
 80111cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80111ce:	f7fd fea7 	bl	800ef20 <__retarget_lock_release_recursive>
 80111d2:	e7f3      	b.n	80111bc <_vfiprintf_r+0x44>
 80111d4:	2300      	movs	r3, #0
 80111d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80111d8:	2320      	movs	r3, #32
 80111da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80111de:	2330      	movs	r3, #48	@ 0x30
 80111e0:	f04f 0901 	mov.w	r9, #1
 80111e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80111e8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8011394 <_vfiprintf_r+0x21c>
 80111ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80111f0:	4623      	mov	r3, r4
 80111f2:	469a      	mov	sl, r3
 80111f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80111f8:	b10a      	cbz	r2, 80111fe <_vfiprintf_r+0x86>
 80111fa:	2a25      	cmp	r2, #37	@ 0x25
 80111fc:	d1f9      	bne.n	80111f2 <_vfiprintf_r+0x7a>
 80111fe:	ebba 0b04 	subs.w	fp, sl, r4
 8011202:	d00b      	beq.n	801121c <_vfiprintf_r+0xa4>
 8011204:	465b      	mov	r3, fp
 8011206:	4622      	mov	r2, r4
 8011208:	4629      	mov	r1, r5
 801120a:	4630      	mov	r0, r6
 801120c:	f7ff ffa1 	bl	8011152 <__sfputs_r>
 8011210:	3001      	adds	r0, #1
 8011212:	f000 80a7 	beq.w	8011364 <_vfiprintf_r+0x1ec>
 8011216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011218:	445a      	add	r2, fp
 801121a:	9209      	str	r2, [sp, #36]	@ 0x24
 801121c:	f89a 3000 	ldrb.w	r3, [sl]
 8011220:	2b00      	cmp	r3, #0
 8011222:	f000 809f 	beq.w	8011364 <_vfiprintf_r+0x1ec>
 8011226:	2300      	movs	r3, #0
 8011228:	f04f 32ff 	mov.w	r2, #4294967295
 801122c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011230:	f10a 0a01 	add.w	sl, sl, #1
 8011234:	9304      	str	r3, [sp, #16]
 8011236:	9307      	str	r3, [sp, #28]
 8011238:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801123c:	931a      	str	r3, [sp, #104]	@ 0x68
 801123e:	4654      	mov	r4, sl
 8011240:	2205      	movs	r2, #5
 8011242:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011246:	4853      	ldr	r0, [pc, #332]	@ (8011394 <_vfiprintf_r+0x21c>)
 8011248:	f7fd fe73 	bl	800ef32 <memchr>
 801124c:	9a04      	ldr	r2, [sp, #16]
 801124e:	b9d8      	cbnz	r0, 8011288 <_vfiprintf_r+0x110>
 8011250:	06d1      	lsls	r1, r2, #27
 8011252:	bf44      	itt	mi
 8011254:	2320      	movmi	r3, #32
 8011256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801125a:	0713      	lsls	r3, r2, #28
 801125c:	bf44      	itt	mi
 801125e:	232b      	movmi	r3, #43	@ 0x2b
 8011260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011264:	f89a 3000 	ldrb.w	r3, [sl]
 8011268:	2b2a      	cmp	r3, #42	@ 0x2a
 801126a:	d015      	beq.n	8011298 <_vfiprintf_r+0x120>
 801126c:	4654      	mov	r4, sl
 801126e:	2000      	movs	r0, #0
 8011270:	f04f 0c0a 	mov.w	ip, #10
 8011274:	9a07      	ldr	r2, [sp, #28]
 8011276:	4621      	mov	r1, r4
 8011278:	f811 3b01 	ldrb.w	r3, [r1], #1
 801127c:	3b30      	subs	r3, #48	@ 0x30
 801127e:	2b09      	cmp	r3, #9
 8011280:	d94b      	bls.n	801131a <_vfiprintf_r+0x1a2>
 8011282:	b1b0      	cbz	r0, 80112b2 <_vfiprintf_r+0x13a>
 8011284:	9207      	str	r2, [sp, #28]
 8011286:	e014      	b.n	80112b2 <_vfiprintf_r+0x13a>
 8011288:	eba0 0308 	sub.w	r3, r0, r8
 801128c:	fa09 f303 	lsl.w	r3, r9, r3
 8011290:	4313      	orrs	r3, r2
 8011292:	46a2      	mov	sl, r4
 8011294:	9304      	str	r3, [sp, #16]
 8011296:	e7d2      	b.n	801123e <_vfiprintf_r+0xc6>
 8011298:	9b03      	ldr	r3, [sp, #12]
 801129a:	1d19      	adds	r1, r3, #4
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	9103      	str	r1, [sp, #12]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	bfbb      	ittet	lt
 80112a4:	425b      	neglt	r3, r3
 80112a6:	f042 0202 	orrlt.w	r2, r2, #2
 80112aa:	9307      	strge	r3, [sp, #28]
 80112ac:	9307      	strlt	r3, [sp, #28]
 80112ae:	bfb8      	it	lt
 80112b0:	9204      	strlt	r2, [sp, #16]
 80112b2:	7823      	ldrb	r3, [r4, #0]
 80112b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80112b6:	d10a      	bne.n	80112ce <_vfiprintf_r+0x156>
 80112b8:	7863      	ldrb	r3, [r4, #1]
 80112ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80112bc:	d132      	bne.n	8011324 <_vfiprintf_r+0x1ac>
 80112be:	9b03      	ldr	r3, [sp, #12]
 80112c0:	3402      	adds	r4, #2
 80112c2:	1d1a      	adds	r2, r3, #4
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	9203      	str	r2, [sp, #12]
 80112c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80112cc:	9305      	str	r3, [sp, #20]
 80112ce:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8011398 <_vfiprintf_r+0x220>
 80112d2:	2203      	movs	r2, #3
 80112d4:	4650      	mov	r0, sl
 80112d6:	7821      	ldrb	r1, [r4, #0]
 80112d8:	f7fd fe2b 	bl	800ef32 <memchr>
 80112dc:	b138      	cbz	r0, 80112ee <_vfiprintf_r+0x176>
 80112de:	2240      	movs	r2, #64	@ 0x40
 80112e0:	9b04      	ldr	r3, [sp, #16]
 80112e2:	eba0 000a 	sub.w	r0, r0, sl
 80112e6:	4082      	lsls	r2, r0
 80112e8:	4313      	orrs	r3, r2
 80112ea:	3401      	adds	r4, #1
 80112ec:	9304      	str	r3, [sp, #16]
 80112ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112f2:	2206      	movs	r2, #6
 80112f4:	4829      	ldr	r0, [pc, #164]	@ (801139c <_vfiprintf_r+0x224>)
 80112f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80112fa:	f7fd fe1a 	bl	800ef32 <memchr>
 80112fe:	2800      	cmp	r0, #0
 8011300:	d03f      	beq.n	8011382 <_vfiprintf_r+0x20a>
 8011302:	4b27      	ldr	r3, [pc, #156]	@ (80113a0 <_vfiprintf_r+0x228>)
 8011304:	bb1b      	cbnz	r3, 801134e <_vfiprintf_r+0x1d6>
 8011306:	9b03      	ldr	r3, [sp, #12]
 8011308:	3307      	adds	r3, #7
 801130a:	f023 0307 	bic.w	r3, r3, #7
 801130e:	3308      	adds	r3, #8
 8011310:	9303      	str	r3, [sp, #12]
 8011312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011314:	443b      	add	r3, r7
 8011316:	9309      	str	r3, [sp, #36]	@ 0x24
 8011318:	e76a      	b.n	80111f0 <_vfiprintf_r+0x78>
 801131a:	460c      	mov	r4, r1
 801131c:	2001      	movs	r0, #1
 801131e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011322:	e7a8      	b.n	8011276 <_vfiprintf_r+0xfe>
 8011324:	2300      	movs	r3, #0
 8011326:	f04f 0c0a 	mov.w	ip, #10
 801132a:	4619      	mov	r1, r3
 801132c:	3401      	adds	r4, #1
 801132e:	9305      	str	r3, [sp, #20]
 8011330:	4620      	mov	r0, r4
 8011332:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011336:	3a30      	subs	r2, #48	@ 0x30
 8011338:	2a09      	cmp	r2, #9
 801133a:	d903      	bls.n	8011344 <_vfiprintf_r+0x1cc>
 801133c:	2b00      	cmp	r3, #0
 801133e:	d0c6      	beq.n	80112ce <_vfiprintf_r+0x156>
 8011340:	9105      	str	r1, [sp, #20]
 8011342:	e7c4      	b.n	80112ce <_vfiprintf_r+0x156>
 8011344:	4604      	mov	r4, r0
 8011346:	2301      	movs	r3, #1
 8011348:	fb0c 2101 	mla	r1, ip, r1, r2
 801134c:	e7f0      	b.n	8011330 <_vfiprintf_r+0x1b8>
 801134e:	ab03      	add	r3, sp, #12
 8011350:	9300      	str	r3, [sp, #0]
 8011352:	462a      	mov	r2, r5
 8011354:	4630      	mov	r0, r6
 8011356:	4b13      	ldr	r3, [pc, #76]	@ (80113a4 <_vfiprintf_r+0x22c>)
 8011358:	a904      	add	r1, sp, #16
 801135a:	f7fc f9fd 	bl	800d758 <_printf_float>
 801135e:	4607      	mov	r7, r0
 8011360:	1c78      	adds	r0, r7, #1
 8011362:	d1d6      	bne.n	8011312 <_vfiprintf_r+0x19a>
 8011364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011366:	07d9      	lsls	r1, r3, #31
 8011368:	d405      	bmi.n	8011376 <_vfiprintf_r+0x1fe>
 801136a:	89ab      	ldrh	r3, [r5, #12]
 801136c:	059a      	lsls	r2, r3, #22
 801136e:	d402      	bmi.n	8011376 <_vfiprintf_r+0x1fe>
 8011370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011372:	f7fd fdd5 	bl	800ef20 <__retarget_lock_release_recursive>
 8011376:	89ab      	ldrh	r3, [r5, #12]
 8011378:	065b      	lsls	r3, r3, #25
 801137a:	f53f af1f 	bmi.w	80111bc <_vfiprintf_r+0x44>
 801137e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011380:	e71e      	b.n	80111c0 <_vfiprintf_r+0x48>
 8011382:	ab03      	add	r3, sp, #12
 8011384:	9300      	str	r3, [sp, #0]
 8011386:	462a      	mov	r2, r5
 8011388:	4630      	mov	r0, r6
 801138a:	4b06      	ldr	r3, [pc, #24]	@ (80113a4 <_vfiprintf_r+0x22c>)
 801138c:	a904      	add	r1, sp, #16
 801138e:	f7fc fc81 	bl	800dc94 <_printf_i>
 8011392:	e7e4      	b.n	801135e <_vfiprintf_r+0x1e6>
 8011394:	080127f8 	.word	0x080127f8
 8011398:	080127fe 	.word	0x080127fe
 801139c:	08012802 	.word	0x08012802
 80113a0:	0800d759 	.word	0x0800d759
 80113a4:	08011153 	.word	0x08011153

080113a8 <__sflush_r>:
 80113a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80113ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113ae:	0716      	lsls	r6, r2, #28
 80113b0:	4605      	mov	r5, r0
 80113b2:	460c      	mov	r4, r1
 80113b4:	d454      	bmi.n	8011460 <__sflush_r+0xb8>
 80113b6:	684b      	ldr	r3, [r1, #4]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	dc02      	bgt.n	80113c2 <__sflush_r+0x1a>
 80113bc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80113be:	2b00      	cmp	r3, #0
 80113c0:	dd48      	ble.n	8011454 <__sflush_r+0xac>
 80113c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113c4:	2e00      	cmp	r6, #0
 80113c6:	d045      	beq.n	8011454 <__sflush_r+0xac>
 80113c8:	2300      	movs	r3, #0
 80113ca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80113ce:	682f      	ldr	r7, [r5, #0]
 80113d0:	6a21      	ldr	r1, [r4, #32]
 80113d2:	602b      	str	r3, [r5, #0]
 80113d4:	d030      	beq.n	8011438 <__sflush_r+0x90>
 80113d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80113d8:	89a3      	ldrh	r3, [r4, #12]
 80113da:	0759      	lsls	r1, r3, #29
 80113dc:	d505      	bpl.n	80113ea <__sflush_r+0x42>
 80113de:	6863      	ldr	r3, [r4, #4]
 80113e0:	1ad2      	subs	r2, r2, r3
 80113e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80113e4:	b10b      	cbz	r3, 80113ea <__sflush_r+0x42>
 80113e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113e8:	1ad2      	subs	r2, r2, r3
 80113ea:	2300      	movs	r3, #0
 80113ec:	4628      	mov	r0, r5
 80113ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80113f0:	6a21      	ldr	r1, [r4, #32]
 80113f2:	47b0      	blx	r6
 80113f4:	1c43      	adds	r3, r0, #1
 80113f6:	89a3      	ldrh	r3, [r4, #12]
 80113f8:	d106      	bne.n	8011408 <__sflush_r+0x60>
 80113fa:	6829      	ldr	r1, [r5, #0]
 80113fc:	291d      	cmp	r1, #29
 80113fe:	d82b      	bhi.n	8011458 <__sflush_r+0xb0>
 8011400:	4a28      	ldr	r2, [pc, #160]	@ (80114a4 <__sflush_r+0xfc>)
 8011402:	410a      	asrs	r2, r1
 8011404:	07d6      	lsls	r6, r2, #31
 8011406:	d427      	bmi.n	8011458 <__sflush_r+0xb0>
 8011408:	2200      	movs	r2, #0
 801140a:	6062      	str	r2, [r4, #4]
 801140c:	6922      	ldr	r2, [r4, #16]
 801140e:	04d9      	lsls	r1, r3, #19
 8011410:	6022      	str	r2, [r4, #0]
 8011412:	d504      	bpl.n	801141e <__sflush_r+0x76>
 8011414:	1c42      	adds	r2, r0, #1
 8011416:	d101      	bne.n	801141c <__sflush_r+0x74>
 8011418:	682b      	ldr	r3, [r5, #0]
 801141a:	b903      	cbnz	r3, 801141e <__sflush_r+0x76>
 801141c:	6560      	str	r0, [r4, #84]	@ 0x54
 801141e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011420:	602f      	str	r7, [r5, #0]
 8011422:	b1b9      	cbz	r1, 8011454 <__sflush_r+0xac>
 8011424:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011428:	4299      	cmp	r1, r3
 801142a:	d002      	beq.n	8011432 <__sflush_r+0x8a>
 801142c:	4628      	mov	r0, r5
 801142e:	f7fe fc1f 	bl	800fc70 <_free_r>
 8011432:	2300      	movs	r3, #0
 8011434:	6363      	str	r3, [r4, #52]	@ 0x34
 8011436:	e00d      	b.n	8011454 <__sflush_r+0xac>
 8011438:	2301      	movs	r3, #1
 801143a:	4628      	mov	r0, r5
 801143c:	47b0      	blx	r6
 801143e:	4602      	mov	r2, r0
 8011440:	1c50      	adds	r0, r2, #1
 8011442:	d1c9      	bne.n	80113d8 <__sflush_r+0x30>
 8011444:	682b      	ldr	r3, [r5, #0]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d0c6      	beq.n	80113d8 <__sflush_r+0x30>
 801144a:	2b1d      	cmp	r3, #29
 801144c:	d001      	beq.n	8011452 <__sflush_r+0xaa>
 801144e:	2b16      	cmp	r3, #22
 8011450:	d11d      	bne.n	801148e <__sflush_r+0xe6>
 8011452:	602f      	str	r7, [r5, #0]
 8011454:	2000      	movs	r0, #0
 8011456:	e021      	b.n	801149c <__sflush_r+0xf4>
 8011458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801145c:	b21b      	sxth	r3, r3
 801145e:	e01a      	b.n	8011496 <__sflush_r+0xee>
 8011460:	690f      	ldr	r7, [r1, #16]
 8011462:	2f00      	cmp	r7, #0
 8011464:	d0f6      	beq.n	8011454 <__sflush_r+0xac>
 8011466:	0793      	lsls	r3, r2, #30
 8011468:	bf18      	it	ne
 801146a:	2300      	movne	r3, #0
 801146c:	680e      	ldr	r6, [r1, #0]
 801146e:	bf08      	it	eq
 8011470:	694b      	ldreq	r3, [r1, #20]
 8011472:	1bf6      	subs	r6, r6, r7
 8011474:	600f      	str	r7, [r1, #0]
 8011476:	608b      	str	r3, [r1, #8]
 8011478:	2e00      	cmp	r6, #0
 801147a:	ddeb      	ble.n	8011454 <__sflush_r+0xac>
 801147c:	4633      	mov	r3, r6
 801147e:	463a      	mov	r2, r7
 8011480:	4628      	mov	r0, r5
 8011482:	6a21      	ldr	r1, [r4, #32]
 8011484:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8011488:	47e0      	blx	ip
 801148a:	2800      	cmp	r0, #0
 801148c:	dc07      	bgt.n	801149e <__sflush_r+0xf6>
 801148e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011496:	f04f 30ff 	mov.w	r0, #4294967295
 801149a:	81a3      	strh	r3, [r4, #12]
 801149c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801149e:	4407      	add	r7, r0
 80114a0:	1a36      	subs	r6, r6, r0
 80114a2:	e7e9      	b.n	8011478 <__sflush_r+0xd0>
 80114a4:	dfbffffe 	.word	0xdfbffffe

080114a8 <_fflush_r>:
 80114a8:	b538      	push	{r3, r4, r5, lr}
 80114aa:	690b      	ldr	r3, [r1, #16]
 80114ac:	4605      	mov	r5, r0
 80114ae:	460c      	mov	r4, r1
 80114b0:	b913      	cbnz	r3, 80114b8 <_fflush_r+0x10>
 80114b2:	2500      	movs	r5, #0
 80114b4:	4628      	mov	r0, r5
 80114b6:	bd38      	pop	{r3, r4, r5, pc}
 80114b8:	b118      	cbz	r0, 80114c2 <_fflush_r+0x1a>
 80114ba:	6a03      	ldr	r3, [r0, #32]
 80114bc:	b90b      	cbnz	r3, 80114c2 <_fflush_r+0x1a>
 80114be:	f7fc fd95 	bl	800dfec <__sinit>
 80114c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d0f3      	beq.n	80114b2 <_fflush_r+0xa>
 80114ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80114cc:	07d0      	lsls	r0, r2, #31
 80114ce:	d404      	bmi.n	80114da <_fflush_r+0x32>
 80114d0:	0599      	lsls	r1, r3, #22
 80114d2:	d402      	bmi.n	80114da <_fflush_r+0x32>
 80114d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114d6:	f7fd fd21 	bl	800ef1c <__retarget_lock_acquire_recursive>
 80114da:	4628      	mov	r0, r5
 80114dc:	4621      	mov	r1, r4
 80114de:	f7ff ff63 	bl	80113a8 <__sflush_r>
 80114e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80114e4:	4605      	mov	r5, r0
 80114e6:	07da      	lsls	r2, r3, #31
 80114e8:	d4e4      	bmi.n	80114b4 <_fflush_r+0xc>
 80114ea:	89a3      	ldrh	r3, [r4, #12]
 80114ec:	059b      	lsls	r3, r3, #22
 80114ee:	d4e1      	bmi.n	80114b4 <_fflush_r+0xc>
 80114f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114f2:	f7fd fd15 	bl	800ef20 <__retarget_lock_release_recursive>
 80114f6:	e7dd      	b.n	80114b4 <_fflush_r+0xc>

080114f8 <fiprintf>:
 80114f8:	b40e      	push	{r1, r2, r3}
 80114fa:	b503      	push	{r0, r1, lr}
 80114fc:	4601      	mov	r1, r0
 80114fe:	ab03      	add	r3, sp, #12
 8011500:	4805      	ldr	r0, [pc, #20]	@ (8011518 <fiprintf+0x20>)
 8011502:	f853 2b04 	ldr.w	r2, [r3], #4
 8011506:	6800      	ldr	r0, [r0, #0]
 8011508:	9301      	str	r3, [sp, #4]
 801150a:	f7ff fe35 	bl	8011178 <_vfiprintf_r>
 801150e:	b002      	add	sp, #8
 8011510:	f85d eb04 	ldr.w	lr, [sp], #4
 8011514:	b003      	add	sp, #12
 8011516:	4770      	bx	lr
 8011518:	20000284 	.word	0x20000284

0801151c <siscanf>:
 801151c:	b40e      	push	{r1, r2, r3}
 801151e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011522:	b530      	push	{r4, r5, lr}
 8011524:	b09c      	sub	sp, #112	@ 0x70
 8011526:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011528:	f854 5b04 	ldr.w	r5, [r4], #4
 801152c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011530:	9002      	str	r0, [sp, #8]
 8011532:	9006      	str	r0, [sp, #24]
 8011534:	f7ee fe86 	bl	8000244 <strlen>
 8011538:	4b0b      	ldr	r3, [pc, #44]	@ (8011568 <siscanf+0x4c>)
 801153a:	9003      	str	r0, [sp, #12]
 801153c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801153e:	2300      	movs	r3, #0
 8011540:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011542:	9314      	str	r3, [sp, #80]	@ 0x50
 8011544:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011548:	9007      	str	r0, [sp, #28]
 801154a:	4808      	ldr	r0, [pc, #32]	@ (801156c <siscanf+0x50>)
 801154c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011550:	462a      	mov	r2, r5
 8011552:	4623      	mov	r3, r4
 8011554:	a902      	add	r1, sp, #8
 8011556:	6800      	ldr	r0, [r0, #0]
 8011558:	9401      	str	r4, [sp, #4]
 801155a:	f000 f969 	bl	8011830 <__ssvfiscanf_r>
 801155e:	b01c      	add	sp, #112	@ 0x70
 8011560:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011564:	b003      	add	sp, #12
 8011566:	4770      	bx	lr
 8011568:	0800e0df 	.word	0x0800e0df
 801156c:	20000284 	.word	0x20000284

08011570 <__swbuf_r>:
 8011570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011572:	460e      	mov	r6, r1
 8011574:	4614      	mov	r4, r2
 8011576:	4605      	mov	r5, r0
 8011578:	b118      	cbz	r0, 8011582 <__swbuf_r+0x12>
 801157a:	6a03      	ldr	r3, [r0, #32]
 801157c:	b90b      	cbnz	r3, 8011582 <__swbuf_r+0x12>
 801157e:	f7fc fd35 	bl	800dfec <__sinit>
 8011582:	69a3      	ldr	r3, [r4, #24]
 8011584:	60a3      	str	r3, [r4, #8]
 8011586:	89a3      	ldrh	r3, [r4, #12]
 8011588:	071a      	lsls	r2, r3, #28
 801158a:	d501      	bpl.n	8011590 <__swbuf_r+0x20>
 801158c:	6923      	ldr	r3, [r4, #16]
 801158e:	b943      	cbnz	r3, 80115a2 <__swbuf_r+0x32>
 8011590:	4621      	mov	r1, r4
 8011592:	4628      	mov	r0, r5
 8011594:	f000 f82a 	bl	80115ec <__swsetup_r>
 8011598:	b118      	cbz	r0, 80115a2 <__swbuf_r+0x32>
 801159a:	f04f 37ff 	mov.w	r7, #4294967295
 801159e:	4638      	mov	r0, r7
 80115a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80115a2:	6823      	ldr	r3, [r4, #0]
 80115a4:	6922      	ldr	r2, [r4, #16]
 80115a6:	b2f6      	uxtb	r6, r6
 80115a8:	1a98      	subs	r0, r3, r2
 80115aa:	6963      	ldr	r3, [r4, #20]
 80115ac:	4637      	mov	r7, r6
 80115ae:	4283      	cmp	r3, r0
 80115b0:	dc05      	bgt.n	80115be <__swbuf_r+0x4e>
 80115b2:	4621      	mov	r1, r4
 80115b4:	4628      	mov	r0, r5
 80115b6:	f7ff ff77 	bl	80114a8 <_fflush_r>
 80115ba:	2800      	cmp	r0, #0
 80115bc:	d1ed      	bne.n	801159a <__swbuf_r+0x2a>
 80115be:	68a3      	ldr	r3, [r4, #8]
 80115c0:	3b01      	subs	r3, #1
 80115c2:	60a3      	str	r3, [r4, #8]
 80115c4:	6823      	ldr	r3, [r4, #0]
 80115c6:	1c5a      	adds	r2, r3, #1
 80115c8:	6022      	str	r2, [r4, #0]
 80115ca:	701e      	strb	r6, [r3, #0]
 80115cc:	6962      	ldr	r2, [r4, #20]
 80115ce:	1c43      	adds	r3, r0, #1
 80115d0:	429a      	cmp	r2, r3
 80115d2:	d004      	beq.n	80115de <__swbuf_r+0x6e>
 80115d4:	89a3      	ldrh	r3, [r4, #12]
 80115d6:	07db      	lsls	r3, r3, #31
 80115d8:	d5e1      	bpl.n	801159e <__swbuf_r+0x2e>
 80115da:	2e0a      	cmp	r6, #10
 80115dc:	d1df      	bne.n	801159e <__swbuf_r+0x2e>
 80115de:	4621      	mov	r1, r4
 80115e0:	4628      	mov	r0, r5
 80115e2:	f7ff ff61 	bl	80114a8 <_fflush_r>
 80115e6:	2800      	cmp	r0, #0
 80115e8:	d0d9      	beq.n	801159e <__swbuf_r+0x2e>
 80115ea:	e7d6      	b.n	801159a <__swbuf_r+0x2a>

080115ec <__swsetup_r>:
 80115ec:	b538      	push	{r3, r4, r5, lr}
 80115ee:	4b29      	ldr	r3, [pc, #164]	@ (8011694 <__swsetup_r+0xa8>)
 80115f0:	4605      	mov	r5, r0
 80115f2:	6818      	ldr	r0, [r3, #0]
 80115f4:	460c      	mov	r4, r1
 80115f6:	b118      	cbz	r0, 8011600 <__swsetup_r+0x14>
 80115f8:	6a03      	ldr	r3, [r0, #32]
 80115fa:	b90b      	cbnz	r3, 8011600 <__swsetup_r+0x14>
 80115fc:	f7fc fcf6 	bl	800dfec <__sinit>
 8011600:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011604:	0719      	lsls	r1, r3, #28
 8011606:	d422      	bmi.n	801164e <__swsetup_r+0x62>
 8011608:	06da      	lsls	r2, r3, #27
 801160a:	d407      	bmi.n	801161c <__swsetup_r+0x30>
 801160c:	2209      	movs	r2, #9
 801160e:	602a      	str	r2, [r5, #0]
 8011610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011614:	f04f 30ff 	mov.w	r0, #4294967295
 8011618:	81a3      	strh	r3, [r4, #12]
 801161a:	e033      	b.n	8011684 <__swsetup_r+0x98>
 801161c:	0758      	lsls	r0, r3, #29
 801161e:	d512      	bpl.n	8011646 <__swsetup_r+0x5a>
 8011620:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011622:	b141      	cbz	r1, 8011636 <__swsetup_r+0x4a>
 8011624:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011628:	4299      	cmp	r1, r3
 801162a:	d002      	beq.n	8011632 <__swsetup_r+0x46>
 801162c:	4628      	mov	r0, r5
 801162e:	f7fe fb1f 	bl	800fc70 <_free_r>
 8011632:	2300      	movs	r3, #0
 8011634:	6363      	str	r3, [r4, #52]	@ 0x34
 8011636:	89a3      	ldrh	r3, [r4, #12]
 8011638:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801163c:	81a3      	strh	r3, [r4, #12]
 801163e:	2300      	movs	r3, #0
 8011640:	6063      	str	r3, [r4, #4]
 8011642:	6923      	ldr	r3, [r4, #16]
 8011644:	6023      	str	r3, [r4, #0]
 8011646:	89a3      	ldrh	r3, [r4, #12]
 8011648:	f043 0308 	orr.w	r3, r3, #8
 801164c:	81a3      	strh	r3, [r4, #12]
 801164e:	6923      	ldr	r3, [r4, #16]
 8011650:	b94b      	cbnz	r3, 8011666 <__swsetup_r+0x7a>
 8011652:	89a3      	ldrh	r3, [r4, #12]
 8011654:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801165c:	d003      	beq.n	8011666 <__swsetup_r+0x7a>
 801165e:	4621      	mov	r1, r4
 8011660:	4628      	mov	r0, r5
 8011662:	f000 fbc8 	bl	8011df6 <__smakebuf_r>
 8011666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801166a:	f013 0201 	ands.w	r2, r3, #1
 801166e:	d00a      	beq.n	8011686 <__swsetup_r+0x9a>
 8011670:	2200      	movs	r2, #0
 8011672:	60a2      	str	r2, [r4, #8]
 8011674:	6962      	ldr	r2, [r4, #20]
 8011676:	4252      	negs	r2, r2
 8011678:	61a2      	str	r2, [r4, #24]
 801167a:	6922      	ldr	r2, [r4, #16]
 801167c:	b942      	cbnz	r2, 8011690 <__swsetup_r+0xa4>
 801167e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011682:	d1c5      	bne.n	8011610 <__swsetup_r+0x24>
 8011684:	bd38      	pop	{r3, r4, r5, pc}
 8011686:	0799      	lsls	r1, r3, #30
 8011688:	bf58      	it	pl
 801168a:	6962      	ldrpl	r2, [r4, #20]
 801168c:	60a2      	str	r2, [r4, #8]
 801168e:	e7f4      	b.n	801167a <__swsetup_r+0x8e>
 8011690:	2000      	movs	r0, #0
 8011692:	e7f7      	b.n	8011684 <__swsetup_r+0x98>
 8011694:	20000284 	.word	0x20000284

08011698 <memmove>:
 8011698:	4288      	cmp	r0, r1
 801169a:	b510      	push	{r4, lr}
 801169c:	eb01 0402 	add.w	r4, r1, r2
 80116a0:	d902      	bls.n	80116a8 <memmove+0x10>
 80116a2:	4284      	cmp	r4, r0
 80116a4:	4623      	mov	r3, r4
 80116a6:	d807      	bhi.n	80116b8 <memmove+0x20>
 80116a8:	1e43      	subs	r3, r0, #1
 80116aa:	42a1      	cmp	r1, r4
 80116ac:	d008      	beq.n	80116c0 <memmove+0x28>
 80116ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80116b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80116b6:	e7f8      	b.n	80116aa <memmove+0x12>
 80116b8:	4601      	mov	r1, r0
 80116ba:	4402      	add	r2, r0
 80116bc:	428a      	cmp	r2, r1
 80116be:	d100      	bne.n	80116c2 <memmove+0x2a>
 80116c0:	bd10      	pop	{r4, pc}
 80116c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80116c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80116ca:	e7f7      	b.n	80116bc <memmove+0x24>

080116cc <__gettzinfo>:
 80116cc:	4800      	ldr	r0, [pc, #0]	@ (80116d0 <__gettzinfo+0x4>)
 80116ce:	4770      	bx	lr
 80116d0:	200002d8 	.word	0x200002d8

080116d4 <abort>:
 80116d4:	2006      	movs	r0, #6
 80116d6:	b508      	push	{r3, lr}
 80116d8:	f000 fc62 	bl	8011fa0 <raise>
 80116dc:	2001      	movs	r0, #1
 80116de:	f7f2 fe08 	bl	80042f2 <_exit>

080116e2 <_calloc_r>:
 80116e2:	b570      	push	{r4, r5, r6, lr}
 80116e4:	fba1 5402 	umull	r5, r4, r1, r2
 80116e8:	b93c      	cbnz	r4, 80116fa <_calloc_r+0x18>
 80116ea:	4629      	mov	r1, r5
 80116ec:	f7fb f830 	bl	800c750 <_malloc_r>
 80116f0:	4606      	mov	r6, r0
 80116f2:	b928      	cbnz	r0, 8011700 <_calloc_r+0x1e>
 80116f4:	2600      	movs	r6, #0
 80116f6:	4630      	mov	r0, r6
 80116f8:	bd70      	pop	{r4, r5, r6, pc}
 80116fa:	220c      	movs	r2, #12
 80116fc:	6002      	str	r2, [r0, #0]
 80116fe:	e7f9      	b.n	80116f4 <_calloc_r+0x12>
 8011700:	462a      	mov	r2, r5
 8011702:	4621      	mov	r1, r4
 8011704:	f7fc fd1f 	bl	800e146 <memset>
 8011708:	e7f5      	b.n	80116f6 <_calloc_r+0x14>
	...

0801170c <__env_lock>:
 801170c:	4801      	ldr	r0, [pc, #4]	@ (8011714 <__env_lock+0x8>)
 801170e:	f7fd bc05 	b.w	800ef1c <__retarget_lock_acquire_recursive>
 8011712:	bf00      	nop
 8011714:	20005b89 	.word	0x20005b89

08011718 <__env_unlock>:
 8011718:	4801      	ldr	r0, [pc, #4]	@ (8011720 <__env_unlock+0x8>)
 801171a:	f7fd bc01 	b.w	800ef20 <__retarget_lock_release_recursive>
 801171e:	bf00      	nop
 8011720:	20005b89 	.word	0x20005b89

08011724 <_realloc_r>:
 8011724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011728:	4680      	mov	r8, r0
 801172a:	4615      	mov	r5, r2
 801172c:	460c      	mov	r4, r1
 801172e:	b921      	cbnz	r1, 801173a <_realloc_r+0x16>
 8011730:	4611      	mov	r1, r2
 8011732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011736:	f7fb b80b 	b.w	800c750 <_malloc_r>
 801173a:	b92a      	cbnz	r2, 8011748 <_realloc_r+0x24>
 801173c:	f7fe fa98 	bl	800fc70 <_free_r>
 8011740:	2400      	movs	r4, #0
 8011742:	4620      	mov	r0, r4
 8011744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011748:	f000 fc68 	bl	801201c <_malloc_usable_size_r>
 801174c:	4285      	cmp	r5, r0
 801174e:	4606      	mov	r6, r0
 8011750:	d802      	bhi.n	8011758 <_realloc_r+0x34>
 8011752:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011756:	d8f4      	bhi.n	8011742 <_realloc_r+0x1e>
 8011758:	4629      	mov	r1, r5
 801175a:	4640      	mov	r0, r8
 801175c:	f7fa fff8 	bl	800c750 <_malloc_r>
 8011760:	4607      	mov	r7, r0
 8011762:	2800      	cmp	r0, #0
 8011764:	d0ec      	beq.n	8011740 <_realloc_r+0x1c>
 8011766:	42b5      	cmp	r5, r6
 8011768:	462a      	mov	r2, r5
 801176a:	4621      	mov	r1, r4
 801176c:	bf28      	it	cs
 801176e:	4632      	movcs	r2, r6
 8011770:	f7fd fbed 	bl	800ef4e <memcpy>
 8011774:	4621      	mov	r1, r4
 8011776:	4640      	mov	r0, r8
 8011778:	f7fe fa7a 	bl	800fc70 <_free_r>
 801177c:	463c      	mov	r4, r7
 801177e:	e7e0      	b.n	8011742 <_realloc_r+0x1e>

08011780 <_sungetc_r>:
 8011780:	b538      	push	{r3, r4, r5, lr}
 8011782:	1c4b      	adds	r3, r1, #1
 8011784:	4614      	mov	r4, r2
 8011786:	d103      	bne.n	8011790 <_sungetc_r+0x10>
 8011788:	f04f 35ff 	mov.w	r5, #4294967295
 801178c:	4628      	mov	r0, r5
 801178e:	bd38      	pop	{r3, r4, r5, pc}
 8011790:	8993      	ldrh	r3, [r2, #12]
 8011792:	b2cd      	uxtb	r5, r1
 8011794:	f023 0320 	bic.w	r3, r3, #32
 8011798:	8193      	strh	r3, [r2, #12]
 801179a:	6853      	ldr	r3, [r2, #4]
 801179c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801179e:	b18a      	cbz	r2, 80117c4 <_sungetc_r+0x44>
 80117a0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80117a2:	429a      	cmp	r2, r3
 80117a4:	dd08      	ble.n	80117b8 <_sungetc_r+0x38>
 80117a6:	6823      	ldr	r3, [r4, #0]
 80117a8:	1e5a      	subs	r2, r3, #1
 80117aa:	6022      	str	r2, [r4, #0]
 80117ac:	f803 5c01 	strb.w	r5, [r3, #-1]
 80117b0:	6863      	ldr	r3, [r4, #4]
 80117b2:	3301      	adds	r3, #1
 80117b4:	6063      	str	r3, [r4, #4]
 80117b6:	e7e9      	b.n	801178c <_sungetc_r+0xc>
 80117b8:	4621      	mov	r1, r4
 80117ba:	f000 fb91 	bl	8011ee0 <__submore>
 80117be:	2800      	cmp	r0, #0
 80117c0:	d0f1      	beq.n	80117a6 <_sungetc_r+0x26>
 80117c2:	e7e1      	b.n	8011788 <_sungetc_r+0x8>
 80117c4:	6921      	ldr	r1, [r4, #16]
 80117c6:	6822      	ldr	r2, [r4, #0]
 80117c8:	b141      	cbz	r1, 80117dc <_sungetc_r+0x5c>
 80117ca:	4291      	cmp	r1, r2
 80117cc:	d206      	bcs.n	80117dc <_sungetc_r+0x5c>
 80117ce:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80117d2:	42a9      	cmp	r1, r5
 80117d4:	d102      	bne.n	80117dc <_sungetc_r+0x5c>
 80117d6:	3a01      	subs	r2, #1
 80117d8:	6022      	str	r2, [r4, #0]
 80117da:	e7ea      	b.n	80117b2 <_sungetc_r+0x32>
 80117dc:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80117e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80117e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80117e6:	2303      	movs	r3, #3
 80117e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80117ea:	4623      	mov	r3, r4
 80117ec:	f803 5f46 	strb.w	r5, [r3, #70]!
 80117f0:	6023      	str	r3, [r4, #0]
 80117f2:	2301      	movs	r3, #1
 80117f4:	e7de      	b.n	80117b4 <_sungetc_r+0x34>

080117f6 <__ssrefill_r>:
 80117f6:	b510      	push	{r4, lr}
 80117f8:	460c      	mov	r4, r1
 80117fa:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80117fc:	b169      	cbz	r1, 801181a <__ssrefill_r+0x24>
 80117fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011802:	4299      	cmp	r1, r3
 8011804:	d001      	beq.n	801180a <__ssrefill_r+0x14>
 8011806:	f7fe fa33 	bl	800fc70 <_free_r>
 801180a:	2000      	movs	r0, #0
 801180c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801180e:	6360      	str	r0, [r4, #52]	@ 0x34
 8011810:	6063      	str	r3, [r4, #4]
 8011812:	b113      	cbz	r3, 801181a <__ssrefill_r+0x24>
 8011814:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8011816:	6023      	str	r3, [r4, #0]
 8011818:	bd10      	pop	{r4, pc}
 801181a:	6923      	ldr	r3, [r4, #16]
 801181c:	f04f 30ff 	mov.w	r0, #4294967295
 8011820:	6023      	str	r3, [r4, #0]
 8011822:	2300      	movs	r3, #0
 8011824:	6063      	str	r3, [r4, #4]
 8011826:	89a3      	ldrh	r3, [r4, #12]
 8011828:	f043 0320 	orr.w	r3, r3, #32
 801182c:	81a3      	strh	r3, [r4, #12]
 801182e:	e7f3      	b.n	8011818 <__ssrefill_r+0x22>

08011830 <__ssvfiscanf_r>:
 8011830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011834:	460c      	mov	r4, r1
 8011836:	2100      	movs	r1, #0
 8011838:	4606      	mov	r6, r0
 801183a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801183e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8011842:	49aa      	ldr	r1, [pc, #680]	@ (8011aec <__ssvfiscanf_r+0x2bc>)
 8011844:	f10d 0804 	add.w	r8, sp, #4
 8011848:	91a0      	str	r1, [sp, #640]	@ 0x280
 801184a:	49a9      	ldr	r1, [pc, #676]	@ (8011af0 <__ssvfiscanf_r+0x2c0>)
 801184c:	4fa9      	ldr	r7, [pc, #676]	@ (8011af4 <__ssvfiscanf_r+0x2c4>)
 801184e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8011852:	91a1      	str	r1, [sp, #644]	@ 0x284
 8011854:	9300      	str	r3, [sp, #0]
 8011856:	7813      	ldrb	r3, [r2, #0]
 8011858:	2b00      	cmp	r3, #0
 801185a:	f000 8159 	beq.w	8011b10 <__ssvfiscanf_r+0x2e0>
 801185e:	5cf9      	ldrb	r1, [r7, r3]
 8011860:	1c55      	adds	r5, r2, #1
 8011862:	f011 0108 	ands.w	r1, r1, #8
 8011866:	d019      	beq.n	801189c <__ssvfiscanf_r+0x6c>
 8011868:	6863      	ldr	r3, [r4, #4]
 801186a:	2b00      	cmp	r3, #0
 801186c:	dd0f      	ble.n	801188e <__ssvfiscanf_r+0x5e>
 801186e:	6823      	ldr	r3, [r4, #0]
 8011870:	781a      	ldrb	r2, [r3, #0]
 8011872:	5cba      	ldrb	r2, [r7, r2]
 8011874:	0712      	lsls	r2, r2, #28
 8011876:	d401      	bmi.n	801187c <__ssvfiscanf_r+0x4c>
 8011878:	462a      	mov	r2, r5
 801187a:	e7ec      	b.n	8011856 <__ssvfiscanf_r+0x26>
 801187c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801187e:	3301      	adds	r3, #1
 8011880:	3201      	adds	r2, #1
 8011882:	9245      	str	r2, [sp, #276]	@ 0x114
 8011884:	6862      	ldr	r2, [r4, #4]
 8011886:	6023      	str	r3, [r4, #0]
 8011888:	3a01      	subs	r2, #1
 801188a:	6062      	str	r2, [r4, #4]
 801188c:	e7ec      	b.n	8011868 <__ssvfiscanf_r+0x38>
 801188e:	4621      	mov	r1, r4
 8011890:	4630      	mov	r0, r6
 8011892:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011894:	4798      	blx	r3
 8011896:	2800      	cmp	r0, #0
 8011898:	d0e9      	beq.n	801186e <__ssvfiscanf_r+0x3e>
 801189a:	e7ed      	b.n	8011878 <__ssvfiscanf_r+0x48>
 801189c:	2b25      	cmp	r3, #37	@ 0x25
 801189e:	d012      	beq.n	80118c6 <__ssvfiscanf_r+0x96>
 80118a0:	4699      	mov	r9, r3
 80118a2:	6863      	ldr	r3, [r4, #4]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	f340 8094 	ble.w	80119d2 <__ssvfiscanf_r+0x1a2>
 80118aa:	6822      	ldr	r2, [r4, #0]
 80118ac:	7813      	ldrb	r3, [r2, #0]
 80118ae:	454b      	cmp	r3, r9
 80118b0:	f040 812e 	bne.w	8011b10 <__ssvfiscanf_r+0x2e0>
 80118b4:	6863      	ldr	r3, [r4, #4]
 80118b6:	3201      	adds	r2, #1
 80118b8:	3b01      	subs	r3, #1
 80118ba:	6063      	str	r3, [r4, #4]
 80118bc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80118be:	6022      	str	r2, [r4, #0]
 80118c0:	3301      	adds	r3, #1
 80118c2:	9345      	str	r3, [sp, #276]	@ 0x114
 80118c4:	e7d8      	b.n	8011878 <__ssvfiscanf_r+0x48>
 80118c6:	9141      	str	r1, [sp, #260]	@ 0x104
 80118c8:	9143      	str	r1, [sp, #268]	@ 0x10c
 80118ca:	7853      	ldrb	r3, [r2, #1]
 80118cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80118ce:	bf04      	itt	eq
 80118d0:	2310      	moveq	r3, #16
 80118d2:	1c95      	addeq	r5, r2, #2
 80118d4:	f04f 020a 	mov.w	r2, #10
 80118d8:	bf08      	it	eq
 80118da:	9341      	streq	r3, [sp, #260]	@ 0x104
 80118dc:	46a9      	mov	r9, r5
 80118de:	f819 1b01 	ldrb.w	r1, [r9], #1
 80118e2:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80118e6:	2b09      	cmp	r3, #9
 80118e8:	d91e      	bls.n	8011928 <__ssvfiscanf_r+0xf8>
 80118ea:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8011af8 <__ssvfiscanf_r+0x2c8>
 80118ee:	2203      	movs	r2, #3
 80118f0:	4650      	mov	r0, sl
 80118f2:	f7fd fb1e 	bl	800ef32 <memchr>
 80118f6:	b138      	cbz	r0, 8011908 <__ssvfiscanf_r+0xd8>
 80118f8:	2301      	movs	r3, #1
 80118fa:	464d      	mov	r5, r9
 80118fc:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80118fe:	eba0 000a 	sub.w	r0, r0, sl
 8011902:	4083      	lsls	r3, r0
 8011904:	4313      	orrs	r3, r2
 8011906:	9341      	str	r3, [sp, #260]	@ 0x104
 8011908:	f815 3b01 	ldrb.w	r3, [r5], #1
 801190c:	2b78      	cmp	r3, #120	@ 0x78
 801190e:	d806      	bhi.n	801191e <__ssvfiscanf_r+0xee>
 8011910:	2b57      	cmp	r3, #87	@ 0x57
 8011912:	d810      	bhi.n	8011936 <__ssvfiscanf_r+0x106>
 8011914:	2b25      	cmp	r3, #37	@ 0x25
 8011916:	d0c3      	beq.n	80118a0 <__ssvfiscanf_r+0x70>
 8011918:	d856      	bhi.n	80119c8 <__ssvfiscanf_r+0x198>
 801191a:	2b00      	cmp	r3, #0
 801191c:	d064      	beq.n	80119e8 <__ssvfiscanf_r+0x1b8>
 801191e:	2303      	movs	r3, #3
 8011920:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011922:	230a      	movs	r3, #10
 8011924:	9342      	str	r3, [sp, #264]	@ 0x108
 8011926:	e077      	b.n	8011a18 <__ssvfiscanf_r+0x1e8>
 8011928:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801192a:	464d      	mov	r5, r9
 801192c:	fb02 1103 	mla	r1, r2, r3, r1
 8011930:	3930      	subs	r1, #48	@ 0x30
 8011932:	9143      	str	r1, [sp, #268]	@ 0x10c
 8011934:	e7d2      	b.n	80118dc <__ssvfiscanf_r+0xac>
 8011936:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801193a:	2a20      	cmp	r2, #32
 801193c:	d8ef      	bhi.n	801191e <__ssvfiscanf_r+0xee>
 801193e:	a101      	add	r1, pc, #4	@ (adr r1, 8011944 <__ssvfiscanf_r+0x114>)
 8011940:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011944:	080119f7 	.word	0x080119f7
 8011948:	0801191f 	.word	0x0801191f
 801194c:	0801191f 	.word	0x0801191f
 8011950:	08011a51 	.word	0x08011a51
 8011954:	0801191f 	.word	0x0801191f
 8011958:	0801191f 	.word	0x0801191f
 801195c:	0801191f 	.word	0x0801191f
 8011960:	0801191f 	.word	0x0801191f
 8011964:	0801191f 	.word	0x0801191f
 8011968:	0801191f 	.word	0x0801191f
 801196c:	0801191f 	.word	0x0801191f
 8011970:	08011a67 	.word	0x08011a67
 8011974:	08011a4d 	.word	0x08011a4d
 8011978:	080119cf 	.word	0x080119cf
 801197c:	080119cf 	.word	0x080119cf
 8011980:	080119cf 	.word	0x080119cf
 8011984:	0801191f 	.word	0x0801191f
 8011988:	08011a09 	.word	0x08011a09
 801198c:	0801191f 	.word	0x0801191f
 8011990:	0801191f 	.word	0x0801191f
 8011994:	0801191f 	.word	0x0801191f
 8011998:	0801191f 	.word	0x0801191f
 801199c:	08011a77 	.word	0x08011a77
 80119a0:	08011a11 	.word	0x08011a11
 80119a4:	080119ef 	.word	0x080119ef
 80119a8:	0801191f 	.word	0x0801191f
 80119ac:	0801191f 	.word	0x0801191f
 80119b0:	08011a73 	.word	0x08011a73
 80119b4:	0801191f 	.word	0x0801191f
 80119b8:	08011a4d 	.word	0x08011a4d
 80119bc:	0801191f 	.word	0x0801191f
 80119c0:	0801191f 	.word	0x0801191f
 80119c4:	080119f7 	.word	0x080119f7
 80119c8:	3b45      	subs	r3, #69	@ 0x45
 80119ca:	2b02      	cmp	r3, #2
 80119cc:	d8a7      	bhi.n	801191e <__ssvfiscanf_r+0xee>
 80119ce:	2305      	movs	r3, #5
 80119d0:	e021      	b.n	8011a16 <__ssvfiscanf_r+0x1e6>
 80119d2:	4621      	mov	r1, r4
 80119d4:	4630      	mov	r0, r6
 80119d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80119d8:	4798      	blx	r3
 80119da:	2800      	cmp	r0, #0
 80119dc:	f43f af65 	beq.w	80118aa <__ssvfiscanf_r+0x7a>
 80119e0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80119e2:	2800      	cmp	r0, #0
 80119e4:	f040 808c 	bne.w	8011b00 <__ssvfiscanf_r+0x2d0>
 80119e8:	f04f 30ff 	mov.w	r0, #4294967295
 80119ec:	e08c      	b.n	8011b08 <__ssvfiscanf_r+0x2d8>
 80119ee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80119f0:	f042 0220 	orr.w	r2, r2, #32
 80119f4:	9241      	str	r2, [sp, #260]	@ 0x104
 80119f6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80119f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80119fc:	9241      	str	r2, [sp, #260]	@ 0x104
 80119fe:	2210      	movs	r2, #16
 8011a00:	2b6e      	cmp	r3, #110	@ 0x6e
 8011a02:	9242      	str	r2, [sp, #264]	@ 0x108
 8011a04:	d902      	bls.n	8011a0c <__ssvfiscanf_r+0x1dc>
 8011a06:	e005      	b.n	8011a14 <__ssvfiscanf_r+0x1e4>
 8011a08:	2300      	movs	r3, #0
 8011a0a:	9342      	str	r3, [sp, #264]	@ 0x108
 8011a0c:	2303      	movs	r3, #3
 8011a0e:	e002      	b.n	8011a16 <__ssvfiscanf_r+0x1e6>
 8011a10:	2308      	movs	r3, #8
 8011a12:	9342      	str	r3, [sp, #264]	@ 0x108
 8011a14:	2304      	movs	r3, #4
 8011a16:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011a18:	6863      	ldr	r3, [r4, #4]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	dd39      	ble.n	8011a92 <__ssvfiscanf_r+0x262>
 8011a1e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011a20:	0659      	lsls	r1, r3, #25
 8011a22:	d404      	bmi.n	8011a2e <__ssvfiscanf_r+0x1fe>
 8011a24:	6823      	ldr	r3, [r4, #0]
 8011a26:	781a      	ldrb	r2, [r3, #0]
 8011a28:	5cba      	ldrb	r2, [r7, r2]
 8011a2a:	0712      	lsls	r2, r2, #28
 8011a2c:	d438      	bmi.n	8011aa0 <__ssvfiscanf_r+0x270>
 8011a2e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8011a30:	2b02      	cmp	r3, #2
 8011a32:	dc47      	bgt.n	8011ac4 <__ssvfiscanf_r+0x294>
 8011a34:	466b      	mov	r3, sp
 8011a36:	4622      	mov	r2, r4
 8011a38:	4630      	mov	r0, r6
 8011a3a:	a941      	add	r1, sp, #260	@ 0x104
 8011a3c:	f000 f86a 	bl	8011b14 <_scanf_chars>
 8011a40:	2801      	cmp	r0, #1
 8011a42:	d065      	beq.n	8011b10 <__ssvfiscanf_r+0x2e0>
 8011a44:	2802      	cmp	r0, #2
 8011a46:	f47f af17 	bne.w	8011878 <__ssvfiscanf_r+0x48>
 8011a4a:	e7c9      	b.n	80119e0 <__ssvfiscanf_r+0x1b0>
 8011a4c:	220a      	movs	r2, #10
 8011a4e:	e7d7      	b.n	8011a00 <__ssvfiscanf_r+0x1d0>
 8011a50:	4629      	mov	r1, r5
 8011a52:	4640      	mov	r0, r8
 8011a54:	f000 fa0b 	bl	8011e6e <__sccl>
 8011a58:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011a5a:	4605      	mov	r5, r0
 8011a5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a60:	9341      	str	r3, [sp, #260]	@ 0x104
 8011a62:	2301      	movs	r3, #1
 8011a64:	e7d7      	b.n	8011a16 <__ssvfiscanf_r+0x1e6>
 8011a66:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011a68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a6c:	9341      	str	r3, [sp, #260]	@ 0x104
 8011a6e:	2300      	movs	r3, #0
 8011a70:	e7d1      	b.n	8011a16 <__ssvfiscanf_r+0x1e6>
 8011a72:	2302      	movs	r3, #2
 8011a74:	e7cf      	b.n	8011a16 <__ssvfiscanf_r+0x1e6>
 8011a76:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011a78:	06c3      	lsls	r3, r0, #27
 8011a7a:	f53f aefd 	bmi.w	8011878 <__ssvfiscanf_r+0x48>
 8011a7e:	9b00      	ldr	r3, [sp, #0]
 8011a80:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8011a82:	1d19      	adds	r1, r3, #4
 8011a84:	9100      	str	r1, [sp, #0]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	07c0      	lsls	r0, r0, #31
 8011a8a:	bf4c      	ite	mi
 8011a8c:	801a      	strhmi	r2, [r3, #0]
 8011a8e:	601a      	strpl	r2, [r3, #0]
 8011a90:	e6f2      	b.n	8011878 <__ssvfiscanf_r+0x48>
 8011a92:	4621      	mov	r1, r4
 8011a94:	4630      	mov	r0, r6
 8011a96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011a98:	4798      	blx	r3
 8011a9a:	2800      	cmp	r0, #0
 8011a9c:	d0bf      	beq.n	8011a1e <__ssvfiscanf_r+0x1ee>
 8011a9e:	e79f      	b.n	80119e0 <__ssvfiscanf_r+0x1b0>
 8011aa0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8011aa2:	3201      	adds	r2, #1
 8011aa4:	9245      	str	r2, [sp, #276]	@ 0x114
 8011aa6:	6862      	ldr	r2, [r4, #4]
 8011aa8:	3a01      	subs	r2, #1
 8011aaa:	2a00      	cmp	r2, #0
 8011aac:	6062      	str	r2, [r4, #4]
 8011aae:	dd02      	ble.n	8011ab6 <__ssvfiscanf_r+0x286>
 8011ab0:	3301      	adds	r3, #1
 8011ab2:	6023      	str	r3, [r4, #0]
 8011ab4:	e7b6      	b.n	8011a24 <__ssvfiscanf_r+0x1f4>
 8011ab6:	4621      	mov	r1, r4
 8011ab8:	4630      	mov	r0, r6
 8011aba:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011abc:	4798      	blx	r3
 8011abe:	2800      	cmp	r0, #0
 8011ac0:	d0b0      	beq.n	8011a24 <__ssvfiscanf_r+0x1f4>
 8011ac2:	e78d      	b.n	80119e0 <__ssvfiscanf_r+0x1b0>
 8011ac4:	2b04      	cmp	r3, #4
 8011ac6:	dc06      	bgt.n	8011ad6 <__ssvfiscanf_r+0x2a6>
 8011ac8:	466b      	mov	r3, sp
 8011aca:	4622      	mov	r2, r4
 8011acc:	4630      	mov	r0, r6
 8011ace:	a941      	add	r1, sp, #260	@ 0x104
 8011ad0:	f000 f87a 	bl	8011bc8 <_scanf_i>
 8011ad4:	e7b4      	b.n	8011a40 <__ssvfiscanf_r+0x210>
 8011ad6:	4b09      	ldr	r3, [pc, #36]	@ (8011afc <__ssvfiscanf_r+0x2cc>)
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	f43f aecd 	beq.w	8011878 <__ssvfiscanf_r+0x48>
 8011ade:	466b      	mov	r3, sp
 8011ae0:	4622      	mov	r2, r4
 8011ae2:	4630      	mov	r0, r6
 8011ae4:	a941      	add	r1, sp, #260	@ 0x104
 8011ae6:	f3af 8000 	nop.w
 8011aea:	e7a9      	b.n	8011a40 <__ssvfiscanf_r+0x210>
 8011aec:	08011781 	.word	0x08011781
 8011af0:	080117f7 	.word	0x080117f7
 8011af4:	08012331 	.word	0x08012331
 8011af8:	080127fe 	.word	0x080127fe
 8011afc:	00000000 	.word	0x00000000
 8011b00:	89a3      	ldrh	r3, [r4, #12]
 8011b02:	065b      	lsls	r3, r3, #25
 8011b04:	f53f af70 	bmi.w	80119e8 <__ssvfiscanf_r+0x1b8>
 8011b08:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8011b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b10:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8011b12:	e7f9      	b.n	8011b08 <__ssvfiscanf_r+0x2d8>

08011b14 <_scanf_chars>:
 8011b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b18:	4615      	mov	r5, r2
 8011b1a:	688a      	ldr	r2, [r1, #8]
 8011b1c:	4680      	mov	r8, r0
 8011b1e:	460c      	mov	r4, r1
 8011b20:	b932      	cbnz	r2, 8011b30 <_scanf_chars+0x1c>
 8011b22:	698a      	ldr	r2, [r1, #24]
 8011b24:	2a00      	cmp	r2, #0
 8011b26:	bf14      	ite	ne
 8011b28:	f04f 32ff 	movne.w	r2, #4294967295
 8011b2c:	2201      	moveq	r2, #1
 8011b2e:	608a      	str	r2, [r1, #8]
 8011b30:	2700      	movs	r7, #0
 8011b32:	6822      	ldr	r2, [r4, #0]
 8011b34:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8011bc4 <_scanf_chars+0xb0>
 8011b38:	06d1      	lsls	r1, r2, #27
 8011b3a:	bf5f      	itttt	pl
 8011b3c:	681a      	ldrpl	r2, [r3, #0]
 8011b3e:	1d11      	addpl	r1, r2, #4
 8011b40:	6019      	strpl	r1, [r3, #0]
 8011b42:	6816      	ldrpl	r6, [r2, #0]
 8011b44:	69a0      	ldr	r0, [r4, #24]
 8011b46:	b188      	cbz	r0, 8011b6c <_scanf_chars+0x58>
 8011b48:	2801      	cmp	r0, #1
 8011b4a:	d107      	bne.n	8011b5c <_scanf_chars+0x48>
 8011b4c:	682b      	ldr	r3, [r5, #0]
 8011b4e:	781a      	ldrb	r2, [r3, #0]
 8011b50:	6963      	ldr	r3, [r4, #20]
 8011b52:	5c9b      	ldrb	r3, [r3, r2]
 8011b54:	b953      	cbnz	r3, 8011b6c <_scanf_chars+0x58>
 8011b56:	2f00      	cmp	r7, #0
 8011b58:	d031      	beq.n	8011bbe <_scanf_chars+0xaa>
 8011b5a:	e022      	b.n	8011ba2 <_scanf_chars+0x8e>
 8011b5c:	2802      	cmp	r0, #2
 8011b5e:	d120      	bne.n	8011ba2 <_scanf_chars+0x8e>
 8011b60:	682b      	ldr	r3, [r5, #0]
 8011b62:	781b      	ldrb	r3, [r3, #0]
 8011b64:	f819 3003 	ldrb.w	r3, [r9, r3]
 8011b68:	071b      	lsls	r3, r3, #28
 8011b6a:	d41a      	bmi.n	8011ba2 <_scanf_chars+0x8e>
 8011b6c:	6823      	ldr	r3, [r4, #0]
 8011b6e:	3701      	adds	r7, #1
 8011b70:	06da      	lsls	r2, r3, #27
 8011b72:	bf5e      	ittt	pl
 8011b74:	682b      	ldrpl	r3, [r5, #0]
 8011b76:	781b      	ldrbpl	r3, [r3, #0]
 8011b78:	f806 3b01 	strbpl.w	r3, [r6], #1
 8011b7c:	682a      	ldr	r2, [r5, #0]
 8011b7e:	686b      	ldr	r3, [r5, #4]
 8011b80:	3201      	adds	r2, #1
 8011b82:	602a      	str	r2, [r5, #0]
 8011b84:	68a2      	ldr	r2, [r4, #8]
 8011b86:	3b01      	subs	r3, #1
 8011b88:	3a01      	subs	r2, #1
 8011b8a:	606b      	str	r3, [r5, #4]
 8011b8c:	60a2      	str	r2, [r4, #8]
 8011b8e:	b142      	cbz	r2, 8011ba2 <_scanf_chars+0x8e>
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	dcd7      	bgt.n	8011b44 <_scanf_chars+0x30>
 8011b94:	4629      	mov	r1, r5
 8011b96:	4640      	mov	r0, r8
 8011b98:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011b9c:	4798      	blx	r3
 8011b9e:	2800      	cmp	r0, #0
 8011ba0:	d0d0      	beq.n	8011b44 <_scanf_chars+0x30>
 8011ba2:	6823      	ldr	r3, [r4, #0]
 8011ba4:	f013 0310 	ands.w	r3, r3, #16
 8011ba8:	d105      	bne.n	8011bb6 <_scanf_chars+0xa2>
 8011baa:	68e2      	ldr	r2, [r4, #12]
 8011bac:	3201      	adds	r2, #1
 8011bae:	60e2      	str	r2, [r4, #12]
 8011bb0:	69a2      	ldr	r2, [r4, #24]
 8011bb2:	b102      	cbz	r2, 8011bb6 <_scanf_chars+0xa2>
 8011bb4:	7033      	strb	r3, [r6, #0]
 8011bb6:	2000      	movs	r0, #0
 8011bb8:	6923      	ldr	r3, [r4, #16]
 8011bba:	443b      	add	r3, r7
 8011bbc:	6123      	str	r3, [r4, #16]
 8011bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bc2:	bf00      	nop
 8011bc4:	08012331 	.word	0x08012331

08011bc8 <_scanf_i>:
 8011bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bcc:	460c      	mov	r4, r1
 8011bce:	4698      	mov	r8, r3
 8011bd0:	4b72      	ldr	r3, [pc, #456]	@ (8011d9c <_scanf_i+0x1d4>)
 8011bd2:	b087      	sub	sp, #28
 8011bd4:	4682      	mov	sl, r0
 8011bd6:	4616      	mov	r6, r2
 8011bd8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011bdc:	ab03      	add	r3, sp, #12
 8011bde:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011be2:	4b6f      	ldr	r3, [pc, #444]	@ (8011da0 <_scanf_i+0x1d8>)
 8011be4:	69a1      	ldr	r1, [r4, #24]
 8011be6:	4a6f      	ldr	r2, [pc, #444]	@ (8011da4 <_scanf_i+0x1dc>)
 8011be8:	4627      	mov	r7, r4
 8011bea:	2903      	cmp	r1, #3
 8011bec:	bf08      	it	eq
 8011bee:	461a      	moveq	r2, r3
 8011bf0:	68a3      	ldr	r3, [r4, #8]
 8011bf2:	9201      	str	r2, [sp, #4]
 8011bf4:	1e5a      	subs	r2, r3, #1
 8011bf6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011bfa:	bf81      	itttt	hi
 8011bfc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011c00:	eb03 0905 	addhi.w	r9, r3, r5
 8011c04:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011c08:	60a3      	strhi	r3, [r4, #8]
 8011c0a:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011c0e:	bf98      	it	ls
 8011c10:	f04f 0900 	movls.w	r9, #0
 8011c14:	463d      	mov	r5, r7
 8011c16:	f04f 0b00 	mov.w	fp, #0
 8011c1a:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8011c1e:	6023      	str	r3, [r4, #0]
 8011c20:	6831      	ldr	r1, [r6, #0]
 8011c22:	ab03      	add	r3, sp, #12
 8011c24:	2202      	movs	r2, #2
 8011c26:	7809      	ldrb	r1, [r1, #0]
 8011c28:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011c2c:	f7fd f981 	bl	800ef32 <memchr>
 8011c30:	b328      	cbz	r0, 8011c7e <_scanf_i+0xb6>
 8011c32:	f1bb 0f01 	cmp.w	fp, #1
 8011c36:	d159      	bne.n	8011cec <_scanf_i+0x124>
 8011c38:	6862      	ldr	r2, [r4, #4]
 8011c3a:	b92a      	cbnz	r2, 8011c48 <_scanf_i+0x80>
 8011c3c:	2108      	movs	r1, #8
 8011c3e:	6822      	ldr	r2, [r4, #0]
 8011c40:	6061      	str	r1, [r4, #4]
 8011c42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011c46:	6022      	str	r2, [r4, #0]
 8011c48:	6822      	ldr	r2, [r4, #0]
 8011c4a:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8011c4e:	6022      	str	r2, [r4, #0]
 8011c50:	68a2      	ldr	r2, [r4, #8]
 8011c52:	1e51      	subs	r1, r2, #1
 8011c54:	60a1      	str	r1, [r4, #8]
 8011c56:	b192      	cbz	r2, 8011c7e <_scanf_i+0xb6>
 8011c58:	6832      	ldr	r2, [r6, #0]
 8011c5a:	1c51      	adds	r1, r2, #1
 8011c5c:	6031      	str	r1, [r6, #0]
 8011c5e:	7812      	ldrb	r2, [r2, #0]
 8011c60:	f805 2b01 	strb.w	r2, [r5], #1
 8011c64:	6872      	ldr	r2, [r6, #4]
 8011c66:	3a01      	subs	r2, #1
 8011c68:	2a00      	cmp	r2, #0
 8011c6a:	6072      	str	r2, [r6, #4]
 8011c6c:	dc07      	bgt.n	8011c7e <_scanf_i+0xb6>
 8011c6e:	4631      	mov	r1, r6
 8011c70:	4650      	mov	r0, sl
 8011c72:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8011c76:	4790      	blx	r2
 8011c78:	2800      	cmp	r0, #0
 8011c7a:	f040 8085 	bne.w	8011d88 <_scanf_i+0x1c0>
 8011c7e:	f10b 0b01 	add.w	fp, fp, #1
 8011c82:	f1bb 0f03 	cmp.w	fp, #3
 8011c86:	d1cb      	bne.n	8011c20 <_scanf_i+0x58>
 8011c88:	6863      	ldr	r3, [r4, #4]
 8011c8a:	b90b      	cbnz	r3, 8011c90 <_scanf_i+0xc8>
 8011c8c:	230a      	movs	r3, #10
 8011c8e:	6063      	str	r3, [r4, #4]
 8011c90:	6863      	ldr	r3, [r4, #4]
 8011c92:	4945      	ldr	r1, [pc, #276]	@ (8011da8 <_scanf_i+0x1e0>)
 8011c94:	6960      	ldr	r0, [r4, #20]
 8011c96:	1ac9      	subs	r1, r1, r3
 8011c98:	f000 f8e9 	bl	8011e6e <__sccl>
 8011c9c:	f04f 0b00 	mov.w	fp, #0
 8011ca0:	68a3      	ldr	r3, [r4, #8]
 8011ca2:	6822      	ldr	r2, [r4, #0]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d03d      	beq.n	8011d24 <_scanf_i+0x15c>
 8011ca8:	6831      	ldr	r1, [r6, #0]
 8011caa:	6960      	ldr	r0, [r4, #20]
 8011cac:	f891 c000 	ldrb.w	ip, [r1]
 8011cb0:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011cb4:	2800      	cmp	r0, #0
 8011cb6:	d035      	beq.n	8011d24 <_scanf_i+0x15c>
 8011cb8:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8011cbc:	d124      	bne.n	8011d08 <_scanf_i+0x140>
 8011cbe:	0510      	lsls	r0, r2, #20
 8011cc0:	d522      	bpl.n	8011d08 <_scanf_i+0x140>
 8011cc2:	f10b 0b01 	add.w	fp, fp, #1
 8011cc6:	f1b9 0f00 	cmp.w	r9, #0
 8011cca:	d003      	beq.n	8011cd4 <_scanf_i+0x10c>
 8011ccc:	3301      	adds	r3, #1
 8011cce:	f109 39ff 	add.w	r9, r9, #4294967295
 8011cd2:	60a3      	str	r3, [r4, #8]
 8011cd4:	6873      	ldr	r3, [r6, #4]
 8011cd6:	3b01      	subs	r3, #1
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	6073      	str	r3, [r6, #4]
 8011cdc:	dd1b      	ble.n	8011d16 <_scanf_i+0x14e>
 8011cde:	6833      	ldr	r3, [r6, #0]
 8011ce0:	3301      	adds	r3, #1
 8011ce2:	6033      	str	r3, [r6, #0]
 8011ce4:	68a3      	ldr	r3, [r4, #8]
 8011ce6:	3b01      	subs	r3, #1
 8011ce8:	60a3      	str	r3, [r4, #8]
 8011cea:	e7d9      	b.n	8011ca0 <_scanf_i+0xd8>
 8011cec:	f1bb 0f02 	cmp.w	fp, #2
 8011cf0:	d1ae      	bne.n	8011c50 <_scanf_i+0x88>
 8011cf2:	6822      	ldr	r2, [r4, #0]
 8011cf4:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8011cf8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8011cfc:	d1bf      	bne.n	8011c7e <_scanf_i+0xb6>
 8011cfe:	2110      	movs	r1, #16
 8011d00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011d04:	6061      	str	r1, [r4, #4]
 8011d06:	e7a2      	b.n	8011c4e <_scanf_i+0x86>
 8011d08:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8011d0c:	6022      	str	r2, [r4, #0]
 8011d0e:	780b      	ldrb	r3, [r1, #0]
 8011d10:	f805 3b01 	strb.w	r3, [r5], #1
 8011d14:	e7de      	b.n	8011cd4 <_scanf_i+0x10c>
 8011d16:	4631      	mov	r1, r6
 8011d18:	4650      	mov	r0, sl
 8011d1a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011d1e:	4798      	blx	r3
 8011d20:	2800      	cmp	r0, #0
 8011d22:	d0df      	beq.n	8011ce4 <_scanf_i+0x11c>
 8011d24:	6823      	ldr	r3, [r4, #0]
 8011d26:	05d9      	lsls	r1, r3, #23
 8011d28:	d50d      	bpl.n	8011d46 <_scanf_i+0x17e>
 8011d2a:	42bd      	cmp	r5, r7
 8011d2c:	d909      	bls.n	8011d42 <_scanf_i+0x17a>
 8011d2e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011d32:	4632      	mov	r2, r6
 8011d34:	4650      	mov	r0, sl
 8011d36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011d3a:	f105 39ff 	add.w	r9, r5, #4294967295
 8011d3e:	4798      	blx	r3
 8011d40:	464d      	mov	r5, r9
 8011d42:	42bd      	cmp	r5, r7
 8011d44:	d028      	beq.n	8011d98 <_scanf_i+0x1d0>
 8011d46:	6822      	ldr	r2, [r4, #0]
 8011d48:	f012 0210 	ands.w	r2, r2, #16
 8011d4c:	d113      	bne.n	8011d76 <_scanf_i+0x1ae>
 8011d4e:	702a      	strb	r2, [r5, #0]
 8011d50:	4639      	mov	r1, r7
 8011d52:	6863      	ldr	r3, [r4, #4]
 8011d54:	4650      	mov	r0, sl
 8011d56:	9e01      	ldr	r6, [sp, #4]
 8011d58:	47b0      	blx	r6
 8011d5a:	f8d8 3000 	ldr.w	r3, [r8]
 8011d5e:	6821      	ldr	r1, [r4, #0]
 8011d60:	1d1a      	adds	r2, r3, #4
 8011d62:	f8c8 2000 	str.w	r2, [r8]
 8011d66:	f011 0f20 	tst.w	r1, #32
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	d00f      	beq.n	8011d8e <_scanf_i+0x1c6>
 8011d6e:	6018      	str	r0, [r3, #0]
 8011d70:	68e3      	ldr	r3, [r4, #12]
 8011d72:	3301      	adds	r3, #1
 8011d74:	60e3      	str	r3, [r4, #12]
 8011d76:	2000      	movs	r0, #0
 8011d78:	6923      	ldr	r3, [r4, #16]
 8011d7a:	1bed      	subs	r5, r5, r7
 8011d7c:	445d      	add	r5, fp
 8011d7e:	442b      	add	r3, r5
 8011d80:	6123      	str	r3, [r4, #16]
 8011d82:	b007      	add	sp, #28
 8011d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d88:	f04f 0b00 	mov.w	fp, #0
 8011d8c:	e7ca      	b.n	8011d24 <_scanf_i+0x15c>
 8011d8e:	07ca      	lsls	r2, r1, #31
 8011d90:	bf4c      	ite	mi
 8011d92:	8018      	strhmi	r0, [r3, #0]
 8011d94:	6018      	strpl	r0, [r3, #0]
 8011d96:	e7eb      	b.n	8011d70 <_scanf_i+0x1a8>
 8011d98:	2001      	movs	r0, #1
 8011d9a:	e7f2      	b.n	8011d82 <_scanf_i+0x1ba>
 8011d9c:	08012274 	.word	0x08012274
 8011da0:	0800d605 	.word	0x0800d605
 8011da4:	08010e49 	.word	0x08010e49
 8011da8:	0801287c 	.word	0x0801287c

08011dac <__swhatbuf_r>:
 8011dac:	b570      	push	{r4, r5, r6, lr}
 8011dae:	460c      	mov	r4, r1
 8011db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011db4:	4615      	mov	r5, r2
 8011db6:	2900      	cmp	r1, #0
 8011db8:	461e      	mov	r6, r3
 8011dba:	b096      	sub	sp, #88	@ 0x58
 8011dbc:	da0c      	bge.n	8011dd8 <__swhatbuf_r+0x2c>
 8011dbe:	89a3      	ldrh	r3, [r4, #12]
 8011dc0:	2100      	movs	r1, #0
 8011dc2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011dc6:	bf14      	ite	ne
 8011dc8:	2340      	movne	r3, #64	@ 0x40
 8011dca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011dce:	2000      	movs	r0, #0
 8011dd0:	6031      	str	r1, [r6, #0]
 8011dd2:	602b      	str	r3, [r5, #0]
 8011dd4:	b016      	add	sp, #88	@ 0x58
 8011dd6:	bd70      	pop	{r4, r5, r6, pc}
 8011dd8:	466a      	mov	r2, sp
 8011dda:	f000 f8e9 	bl	8011fb0 <_fstat_r>
 8011dde:	2800      	cmp	r0, #0
 8011de0:	dbed      	blt.n	8011dbe <__swhatbuf_r+0x12>
 8011de2:	9901      	ldr	r1, [sp, #4]
 8011de4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011de8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011dec:	4259      	negs	r1, r3
 8011dee:	4159      	adcs	r1, r3
 8011df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011df4:	e7eb      	b.n	8011dce <__swhatbuf_r+0x22>

08011df6 <__smakebuf_r>:
 8011df6:	898b      	ldrh	r3, [r1, #12]
 8011df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011dfa:	079d      	lsls	r5, r3, #30
 8011dfc:	4606      	mov	r6, r0
 8011dfe:	460c      	mov	r4, r1
 8011e00:	d507      	bpl.n	8011e12 <__smakebuf_r+0x1c>
 8011e02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011e06:	6023      	str	r3, [r4, #0]
 8011e08:	6123      	str	r3, [r4, #16]
 8011e0a:	2301      	movs	r3, #1
 8011e0c:	6163      	str	r3, [r4, #20]
 8011e0e:	b003      	add	sp, #12
 8011e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e12:	466a      	mov	r2, sp
 8011e14:	ab01      	add	r3, sp, #4
 8011e16:	f7ff ffc9 	bl	8011dac <__swhatbuf_r>
 8011e1a:	9f00      	ldr	r7, [sp, #0]
 8011e1c:	4605      	mov	r5, r0
 8011e1e:	4639      	mov	r1, r7
 8011e20:	4630      	mov	r0, r6
 8011e22:	f7fa fc95 	bl	800c750 <_malloc_r>
 8011e26:	b948      	cbnz	r0, 8011e3c <__smakebuf_r+0x46>
 8011e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e2c:	059a      	lsls	r2, r3, #22
 8011e2e:	d4ee      	bmi.n	8011e0e <__smakebuf_r+0x18>
 8011e30:	f023 0303 	bic.w	r3, r3, #3
 8011e34:	f043 0302 	orr.w	r3, r3, #2
 8011e38:	81a3      	strh	r3, [r4, #12]
 8011e3a:	e7e2      	b.n	8011e02 <__smakebuf_r+0xc>
 8011e3c:	89a3      	ldrh	r3, [r4, #12]
 8011e3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e46:	81a3      	strh	r3, [r4, #12]
 8011e48:	9b01      	ldr	r3, [sp, #4]
 8011e4a:	6020      	str	r0, [r4, #0]
 8011e4c:	b15b      	cbz	r3, 8011e66 <__smakebuf_r+0x70>
 8011e4e:	4630      	mov	r0, r6
 8011e50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011e54:	f000 f8be 	bl	8011fd4 <_isatty_r>
 8011e58:	b128      	cbz	r0, 8011e66 <__smakebuf_r+0x70>
 8011e5a:	89a3      	ldrh	r3, [r4, #12]
 8011e5c:	f023 0303 	bic.w	r3, r3, #3
 8011e60:	f043 0301 	orr.w	r3, r3, #1
 8011e64:	81a3      	strh	r3, [r4, #12]
 8011e66:	89a3      	ldrh	r3, [r4, #12]
 8011e68:	431d      	orrs	r5, r3
 8011e6a:	81a5      	strh	r5, [r4, #12]
 8011e6c:	e7cf      	b.n	8011e0e <__smakebuf_r+0x18>

08011e6e <__sccl>:
 8011e6e:	b570      	push	{r4, r5, r6, lr}
 8011e70:	780b      	ldrb	r3, [r1, #0]
 8011e72:	4604      	mov	r4, r0
 8011e74:	2b5e      	cmp	r3, #94	@ 0x5e
 8011e76:	bf0b      	itete	eq
 8011e78:	784b      	ldrbeq	r3, [r1, #1]
 8011e7a:	1c4a      	addne	r2, r1, #1
 8011e7c:	1c8a      	addeq	r2, r1, #2
 8011e7e:	2100      	movne	r1, #0
 8011e80:	bf08      	it	eq
 8011e82:	2101      	moveq	r1, #1
 8011e84:	3801      	subs	r0, #1
 8011e86:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011e8a:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011e8e:	42a8      	cmp	r0, r5
 8011e90:	d1fb      	bne.n	8011e8a <__sccl+0x1c>
 8011e92:	b90b      	cbnz	r3, 8011e98 <__sccl+0x2a>
 8011e94:	1e50      	subs	r0, r2, #1
 8011e96:	bd70      	pop	{r4, r5, r6, pc}
 8011e98:	f081 0101 	eor.w	r1, r1, #1
 8011e9c:	4610      	mov	r0, r2
 8011e9e:	54e1      	strb	r1, [r4, r3]
 8011ea0:	4602      	mov	r2, r0
 8011ea2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011ea6:	2d2d      	cmp	r5, #45	@ 0x2d
 8011ea8:	d005      	beq.n	8011eb6 <__sccl+0x48>
 8011eaa:	2d5d      	cmp	r5, #93	@ 0x5d
 8011eac:	d016      	beq.n	8011edc <__sccl+0x6e>
 8011eae:	2d00      	cmp	r5, #0
 8011eb0:	d0f1      	beq.n	8011e96 <__sccl+0x28>
 8011eb2:	462b      	mov	r3, r5
 8011eb4:	e7f2      	b.n	8011e9c <__sccl+0x2e>
 8011eb6:	7846      	ldrb	r6, [r0, #1]
 8011eb8:	2e5d      	cmp	r6, #93	@ 0x5d
 8011eba:	d0fa      	beq.n	8011eb2 <__sccl+0x44>
 8011ebc:	42b3      	cmp	r3, r6
 8011ebe:	dcf8      	bgt.n	8011eb2 <__sccl+0x44>
 8011ec0:	461a      	mov	r2, r3
 8011ec2:	3002      	adds	r0, #2
 8011ec4:	3201      	adds	r2, #1
 8011ec6:	4296      	cmp	r6, r2
 8011ec8:	54a1      	strb	r1, [r4, r2]
 8011eca:	dcfb      	bgt.n	8011ec4 <__sccl+0x56>
 8011ecc:	1af2      	subs	r2, r6, r3
 8011ece:	3a01      	subs	r2, #1
 8011ed0:	42b3      	cmp	r3, r6
 8011ed2:	bfa8      	it	ge
 8011ed4:	2200      	movge	r2, #0
 8011ed6:	1c5d      	adds	r5, r3, #1
 8011ed8:	18ab      	adds	r3, r5, r2
 8011eda:	e7e1      	b.n	8011ea0 <__sccl+0x32>
 8011edc:	4610      	mov	r0, r2
 8011ede:	e7da      	b.n	8011e96 <__sccl+0x28>

08011ee0 <__submore>:
 8011ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ee4:	460c      	mov	r4, r1
 8011ee6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011ee8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011eec:	4299      	cmp	r1, r3
 8011eee:	d11b      	bne.n	8011f28 <__submore+0x48>
 8011ef0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8011ef4:	f7fa fc2c 	bl	800c750 <_malloc_r>
 8011ef8:	b918      	cbnz	r0, 8011f02 <__submore+0x22>
 8011efa:	f04f 30ff 	mov.w	r0, #4294967295
 8011efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011f06:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011f08:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8011f0c:	6360      	str	r0, [r4, #52]	@ 0x34
 8011f0e:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8011f12:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8011f16:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8011f1a:	7043      	strb	r3, [r0, #1]
 8011f1c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011f20:	7003      	strb	r3, [r0, #0]
 8011f22:	6020      	str	r0, [r4, #0]
 8011f24:	2000      	movs	r0, #0
 8011f26:	e7ea      	b.n	8011efe <__submore+0x1e>
 8011f28:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011f2a:	0077      	lsls	r7, r6, #1
 8011f2c:	463a      	mov	r2, r7
 8011f2e:	f7ff fbf9 	bl	8011724 <_realloc_r>
 8011f32:	4605      	mov	r5, r0
 8011f34:	2800      	cmp	r0, #0
 8011f36:	d0e0      	beq.n	8011efa <__submore+0x1a>
 8011f38:	eb00 0806 	add.w	r8, r0, r6
 8011f3c:	4601      	mov	r1, r0
 8011f3e:	4632      	mov	r2, r6
 8011f40:	4640      	mov	r0, r8
 8011f42:	f7fd f804 	bl	800ef4e <memcpy>
 8011f46:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011f4a:	f8c4 8000 	str.w	r8, [r4]
 8011f4e:	e7e9      	b.n	8011f24 <__submore+0x44>

08011f50 <_raise_r>:
 8011f50:	291f      	cmp	r1, #31
 8011f52:	b538      	push	{r3, r4, r5, lr}
 8011f54:	4605      	mov	r5, r0
 8011f56:	460c      	mov	r4, r1
 8011f58:	d904      	bls.n	8011f64 <_raise_r+0x14>
 8011f5a:	2316      	movs	r3, #22
 8011f5c:	6003      	str	r3, [r0, #0]
 8011f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8011f62:	bd38      	pop	{r3, r4, r5, pc}
 8011f64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011f66:	b112      	cbz	r2, 8011f6e <_raise_r+0x1e>
 8011f68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011f6c:	b94b      	cbnz	r3, 8011f82 <_raise_r+0x32>
 8011f6e:	4628      	mov	r0, r5
 8011f70:	f000 f852 	bl	8012018 <_getpid_r>
 8011f74:	4622      	mov	r2, r4
 8011f76:	4601      	mov	r1, r0
 8011f78:	4628      	mov	r0, r5
 8011f7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f7e:	f000 b839 	b.w	8011ff4 <_kill_r>
 8011f82:	2b01      	cmp	r3, #1
 8011f84:	d00a      	beq.n	8011f9c <_raise_r+0x4c>
 8011f86:	1c59      	adds	r1, r3, #1
 8011f88:	d103      	bne.n	8011f92 <_raise_r+0x42>
 8011f8a:	2316      	movs	r3, #22
 8011f8c:	6003      	str	r3, [r0, #0]
 8011f8e:	2001      	movs	r0, #1
 8011f90:	e7e7      	b.n	8011f62 <_raise_r+0x12>
 8011f92:	2100      	movs	r1, #0
 8011f94:	4620      	mov	r0, r4
 8011f96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011f9a:	4798      	blx	r3
 8011f9c:	2000      	movs	r0, #0
 8011f9e:	e7e0      	b.n	8011f62 <_raise_r+0x12>

08011fa0 <raise>:
 8011fa0:	4b02      	ldr	r3, [pc, #8]	@ (8011fac <raise+0xc>)
 8011fa2:	4601      	mov	r1, r0
 8011fa4:	6818      	ldr	r0, [r3, #0]
 8011fa6:	f7ff bfd3 	b.w	8011f50 <_raise_r>
 8011faa:	bf00      	nop
 8011fac:	20000284 	.word	0x20000284

08011fb0 <_fstat_r>:
 8011fb0:	b538      	push	{r3, r4, r5, lr}
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	4d06      	ldr	r5, [pc, #24]	@ (8011fd0 <_fstat_r+0x20>)
 8011fb6:	4604      	mov	r4, r0
 8011fb8:	4608      	mov	r0, r1
 8011fba:	4611      	mov	r1, r2
 8011fbc:	602b      	str	r3, [r5, #0]
 8011fbe:	f7f2 f9ae 	bl	800431e <_fstat>
 8011fc2:	1c43      	adds	r3, r0, #1
 8011fc4:	d102      	bne.n	8011fcc <_fstat_r+0x1c>
 8011fc6:	682b      	ldr	r3, [r5, #0]
 8011fc8:	b103      	cbz	r3, 8011fcc <_fstat_r+0x1c>
 8011fca:	6023      	str	r3, [r4, #0]
 8011fcc:	bd38      	pop	{r3, r4, r5, pc}
 8011fce:	bf00      	nop
 8011fd0:	20005b84 	.word	0x20005b84

08011fd4 <_isatty_r>:
 8011fd4:	b538      	push	{r3, r4, r5, lr}
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	4d05      	ldr	r5, [pc, #20]	@ (8011ff0 <_isatty_r+0x1c>)
 8011fda:	4604      	mov	r4, r0
 8011fdc:	4608      	mov	r0, r1
 8011fde:	602b      	str	r3, [r5, #0]
 8011fe0:	f7f2 f9ac 	bl	800433c <_isatty>
 8011fe4:	1c43      	adds	r3, r0, #1
 8011fe6:	d102      	bne.n	8011fee <_isatty_r+0x1a>
 8011fe8:	682b      	ldr	r3, [r5, #0]
 8011fea:	b103      	cbz	r3, 8011fee <_isatty_r+0x1a>
 8011fec:	6023      	str	r3, [r4, #0]
 8011fee:	bd38      	pop	{r3, r4, r5, pc}
 8011ff0:	20005b84 	.word	0x20005b84

08011ff4 <_kill_r>:
 8011ff4:	b538      	push	{r3, r4, r5, lr}
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	4d06      	ldr	r5, [pc, #24]	@ (8012014 <_kill_r+0x20>)
 8011ffa:	4604      	mov	r4, r0
 8011ffc:	4608      	mov	r0, r1
 8011ffe:	4611      	mov	r1, r2
 8012000:	602b      	str	r3, [r5, #0]
 8012002:	f7f2 f966 	bl	80042d2 <_kill>
 8012006:	1c43      	adds	r3, r0, #1
 8012008:	d102      	bne.n	8012010 <_kill_r+0x1c>
 801200a:	682b      	ldr	r3, [r5, #0]
 801200c:	b103      	cbz	r3, 8012010 <_kill_r+0x1c>
 801200e:	6023      	str	r3, [r4, #0]
 8012010:	bd38      	pop	{r3, r4, r5, pc}
 8012012:	bf00      	nop
 8012014:	20005b84 	.word	0x20005b84

08012018 <_getpid_r>:
 8012018:	f7f2 b954 	b.w	80042c4 <_getpid>

0801201c <_malloc_usable_size_r>:
 801201c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012020:	1f18      	subs	r0, r3, #4
 8012022:	2b00      	cmp	r3, #0
 8012024:	bfbc      	itt	lt
 8012026:	580b      	ldrlt	r3, [r1, r0]
 8012028:	18c0      	addlt	r0, r0, r3
 801202a:	4770      	bx	lr

0801202c <_init>:
 801202c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801202e:	bf00      	nop
 8012030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012032:	bc08      	pop	{r3}
 8012034:	469e      	mov	lr, r3
 8012036:	4770      	bx	lr

08012038 <_fini>:
 8012038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801203a:	bf00      	nop
 801203c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801203e:	bc08      	pop	{r3}
 8012040:	469e      	mov	lr, r3
 8012042:	4770      	bx	lr
