
test_my.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004160  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004220  08004220  00014220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004250  08004250  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004250  08004250  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004250  08004250  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004250  08004250  00014250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004254  08004254  00014254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  2000000c  08004264  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08004264  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4c9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002431  00000000  00000000  0002d4fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  0002f930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b18  00000000  00000000  00030580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001961d  00000000  00000000  00031098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001048b  00000000  00000000  0004a6b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091269  00000000  00000000  0005ab40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ebda9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a9c  00000000  00000000  000ebdfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004208 	.word	0x08004208

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004208 	.word	0x08004208

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f003 ffe2 	bl	80041f8 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000234:	4b53      	ldr	r3, [pc, #332]	; (8000384 <MX_ADC_Init+0x164>)
 8000236:	4a54      	ldr	r2, [pc, #336]	; (8000388 <MX_ADC_Init+0x168>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023a:	4b52      	ldr	r3, [pc, #328]	; (8000384 <MX_ADC_Init+0x164>)
 800023c:	2200      	movs	r2, #0
 800023e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000240:	4b50      	ldr	r3, [pc, #320]	; (8000384 <MX_ADC_Init+0x164>)
 8000242:	2210      	movs	r2, #16
 8000244:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000246:	4b4f      	ldr	r3, [pc, #316]	; (8000384 <MX_ADC_Init+0x164>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800024c:	4b4d      	ldr	r3, [pc, #308]	; (8000384 <MX_ADC_Init+0x164>)
 800024e:	2201      	movs	r2, #1
 8000250:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000252:	4b4c      	ldr	r3, [pc, #304]	; (8000384 <MX_ADC_Init+0x164>)
 8000254:	2204      	movs	r2, #4
 8000256:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000258:	4b4a      	ldr	r3, [pc, #296]	; (8000384 <MX_ADC_Init+0x164>)
 800025a:	2200      	movs	r2, #0
 800025c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800025e:	4b49      	ldr	r3, [pc, #292]	; (8000384 <MX_ADC_Init+0x164>)
 8000260:	2200      	movs	r2, #0
 8000262:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000264:	4b47      	ldr	r3, [pc, #284]	; (8000384 <MX_ADC_Init+0x164>)
 8000266:	2201      	movs	r2, #1
 8000268:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800026a:	4b46      	ldr	r3, [pc, #280]	; (8000384 <MX_ADC_Init+0x164>)
 800026c:	2200      	movs	r2, #0
 800026e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000270:	4b44      	ldr	r3, [pc, #272]	; (8000384 <MX_ADC_Init+0x164>)
 8000272:	22c2      	movs	r2, #194	; 0xc2
 8000274:	32ff      	adds	r2, #255	; 0xff
 8000276:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000278:	4b42      	ldr	r3, [pc, #264]	; (8000384 <MX_ADC_Init+0x164>)
 800027a:	2200      	movs	r2, #0
 800027c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 800027e:	4b41      	ldr	r3, [pc, #260]	; (8000384 <MX_ADC_Init+0x164>)
 8000280:	2224      	movs	r2, #36	; 0x24
 8000282:	2101      	movs	r1, #1
 8000284:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000286:	4b3f      	ldr	r3, [pc, #252]	; (8000384 <MX_ADC_Init+0x164>)
 8000288:	2201      	movs	r2, #1
 800028a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800028c:	4b3d      	ldr	r3, [pc, #244]	; (8000384 <MX_ADC_Init+0x164>)
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fcfa 	bl	8000c88 <HAL_ADC_Init>
 8000294:	1e03      	subs	r3, r0, #0
 8000296:	d001      	beq.n	800029c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000298:	f000 fae7 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2280      	movs	r2, #128	; 0x80
 80002a6:	0152      	lsls	r2, r2, #5
 80002a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	2201      	movs	r2, #1
 80002ae:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002b0:	1d3a      	adds	r2, r7, #4
 80002b2:	4b34      	ldr	r3, [pc, #208]	; (8000384 <MX_ADC_Init+0x164>)
 80002b4:	0011      	movs	r1, r2
 80002b6:	0018      	movs	r0, r3
 80002b8:	f000 ff2e 	bl	8001118 <HAL_ADC_ConfigChannel>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d001      	beq.n	80002c4 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80002c0:	f000 fad3 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2201      	movs	r2, #1
 80002c8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002ca:	1d3a      	adds	r2, r7, #4
 80002cc:	4b2d      	ldr	r3, [pc, #180]	; (8000384 <MX_ADC_Init+0x164>)
 80002ce:	0011      	movs	r1, r2
 80002d0:	0018      	movs	r0, r3
 80002d2:	f000 ff21 	bl	8001118 <HAL_ADC_ConfigChannel>
 80002d6:	1e03      	subs	r3, r0, #0
 80002d8:	d001      	beq.n	80002de <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80002da:	f000 fac6 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2202      	movs	r2, #2
 80002e2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002e4:	1d3a      	adds	r2, r7, #4
 80002e6:	4b27      	ldr	r3, [pc, #156]	; (8000384 <MX_ADC_Init+0x164>)
 80002e8:	0011      	movs	r1, r2
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 ff14 	bl	8001118 <HAL_ADC_ConfigChannel>
 80002f0:	1e03      	subs	r3, r0, #0
 80002f2:	d001      	beq.n	80002f8 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 80002f4:	f000 fab9 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80002f8:	1d3b      	adds	r3, r7, #4
 80002fa:	2203      	movs	r2, #3
 80002fc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002fe:	1d3a      	adds	r2, r7, #4
 8000300:	4b20      	ldr	r3, [pc, #128]	; (8000384 <MX_ADC_Init+0x164>)
 8000302:	0011      	movs	r1, r2
 8000304:	0018      	movs	r0, r3
 8000306:	f000 ff07 	bl	8001118 <HAL_ADC_ConfigChannel>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d001      	beq.n	8000312 <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 800030e:	f000 faac 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2204      	movs	r2, #4
 8000316:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000318:	1d3a      	adds	r2, r7, #4
 800031a:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <MX_ADC_Init+0x164>)
 800031c:	0011      	movs	r1, r2
 800031e:	0018      	movs	r0, r3
 8000320:	f000 fefa 	bl	8001118 <HAL_ADC_ConfigChannel>
 8000324:	1e03      	subs	r3, r0, #0
 8000326:	d001      	beq.n	800032c <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 8000328:	f000 fa9f 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2205      	movs	r2, #5
 8000330:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000332:	1d3a      	adds	r2, r7, #4
 8000334:	4b13      	ldr	r3, [pc, #76]	; (8000384 <MX_ADC_Init+0x164>)
 8000336:	0011      	movs	r1, r2
 8000338:	0018      	movs	r0, r3
 800033a:	f000 feed 	bl	8001118 <HAL_ADC_ConfigChannel>
 800033e:	1e03      	subs	r3, r0, #0
 8000340:	d001      	beq.n	8000346 <MX_ADC_Init+0x126>
  {
    Error_Handler();
 8000342:	f000 fa92 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2206      	movs	r2, #6
 800034a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800034c:	1d3a      	adds	r2, r7, #4
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <MX_ADC_Init+0x164>)
 8000350:	0011      	movs	r1, r2
 8000352:	0018      	movs	r0, r3
 8000354:	f000 fee0 	bl	8001118 <HAL_ADC_ConfigChannel>
 8000358:	1e03      	subs	r3, r0, #0
 800035a:	d001      	beq.n	8000360 <MX_ADC_Init+0x140>
  {
    Error_Handler();
 800035c:	f000 fa85 	bl	800086a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2207      	movs	r2, #7
 8000364:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000366:	1d3a      	adds	r2, r7, #4
 8000368:	4b06      	ldr	r3, [pc, #24]	; (8000384 <MX_ADC_Init+0x164>)
 800036a:	0011      	movs	r1, r2
 800036c:	0018      	movs	r0, r3
 800036e:	f000 fed3 	bl	8001118 <HAL_ADC_ConfigChannel>
 8000372:	1e03      	subs	r3, r0, #0
 8000374:	d001      	beq.n	800037a <MX_ADC_Init+0x15a>
  {
    Error_Handler();
 8000376:	f000 fa78 	bl	800086a <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	b004      	add	sp, #16
 8000380:	bd80      	pop	{r7, pc}
 8000382:	46c0      	nop			; (mov r8, r8)
 8000384:	20000088 	.word	0x20000088
 8000388:	40012400 	.word	0x40012400

0800038c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800038c:	b590      	push	{r4, r7, lr}
 800038e:	b08b      	sub	sp, #44	; 0x2c
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000394:	2414      	movs	r4, #20
 8000396:	193b      	adds	r3, r7, r4
 8000398:	0018      	movs	r0, r3
 800039a:	2314      	movs	r3, #20
 800039c:	001a      	movs	r2, r3
 800039e:	2100      	movs	r1, #0
 80003a0:	f003 ff2a 	bl	80041f8 <memset>
  if(adcHandle->Instance==ADC1)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a2c      	ldr	r2, [pc, #176]	; (800045c <HAL_ADC_MspInit+0xd0>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d151      	bne.n	8000452 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80003ae:	4b2c      	ldr	r3, [pc, #176]	; (8000460 <HAL_ADC_MspInit+0xd4>)
 80003b0:	699a      	ldr	r2, [r3, #24]
 80003b2:	4b2b      	ldr	r3, [pc, #172]	; (8000460 <HAL_ADC_MspInit+0xd4>)
 80003b4:	2180      	movs	r1, #128	; 0x80
 80003b6:	0089      	lsls	r1, r1, #2
 80003b8:	430a      	orrs	r2, r1
 80003ba:	619a      	str	r2, [r3, #24]
 80003bc:	4b28      	ldr	r3, [pc, #160]	; (8000460 <HAL_ADC_MspInit+0xd4>)
 80003be:	699a      	ldr	r2, [r3, #24]
 80003c0:	2380      	movs	r3, #128	; 0x80
 80003c2:	009b      	lsls	r3, r3, #2
 80003c4:	4013      	ands	r3, r2
 80003c6:	613b      	str	r3, [r7, #16]
 80003c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ca:	4b25      	ldr	r3, [pc, #148]	; (8000460 <HAL_ADC_MspInit+0xd4>)
 80003cc:	695a      	ldr	r2, [r3, #20]
 80003ce:	4b24      	ldr	r3, [pc, #144]	; (8000460 <HAL_ADC_MspInit+0xd4>)
 80003d0:	2180      	movs	r1, #128	; 0x80
 80003d2:	0289      	lsls	r1, r1, #10
 80003d4:	430a      	orrs	r2, r1
 80003d6:	615a      	str	r2, [r3, #20]
 80003d8:	4b21      	ldr	r3, [pc, #132]	; (8000460 <HAL_ADC_MspInit+0xd4>)
 80003da:	695a      	ldr	r2, [r3, #20]
 80003dc:	2380      	movs	r3, #128	; 0x80
 80003de:	029b      	lsls	r3, r3, #10
 80003e0:	4013      	ands	r3, r2
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80003e6:	193b      	adds	r3, r7, r4
 80003e8:	22ff      	movs	r2, #255	; 0xff
 80003ea:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003ec:	193b      	adds	r3, r7, r4
 80003ee:	2203      	movs	r2, #3
 80003f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f2:	193b      	adds	r3, r7, r4
 80003f4:	2200      	movs	r2, #0
 80003f6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f8:	193a      	adds	r2, r7, r4
 80003fa:	2390      	movs	r3, #144	; 0x90
 80003fc:	05db      	lsls	r3, r3, #23
 80003fe:	0011      	movs	r1, r2
 8000400:	0018      	movs	r0, r3
 8000402:	f002 fa0f 	bl	8002824 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000406:	4b17      	ldr	r3, [pc, #92]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 8000408:	4a17      	ldr	r2, [pc, #92]	; (8000468 <HAL_ADC_MspInit+0xdc>)
 800040a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800040c:	4b15      	ldr	r3, [pc, #84]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 800040e:	2200      	movs	r2, #0
 8000410:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000412:	4b14      	ldr	r3, [pc, #80]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000418:	4b12      	ldr	r3, [pc, #72]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 800041a:	2280      	movs	r2, #128	; 0x80
 800041c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800041e:	4b11      	ldr	r3, [pc, #68]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000424:	4b0f      	ldr	r3, [pc, #60]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 8000426:	2200      	movs	r2, #0
 8000428:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800042a:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 800042c:	2200      	movs	r2, #0
 800042e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000430:	4b0c      	ldr	r3, [pc, #48]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 8000432:	2200      	movs	r2, #0
 8000434:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000436:	4b0b      	ldr	r3, [pc, #44]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 8000438:	0018      	movs	r0, r3
 800043a:	f002 f823 	bl	8002484 <HAL_DMA_Init>
 800043e:	1e03      	subs	r3, r0, #0
 8000440:	d001      	beq.n	8000446 <HAL_ADC_MspInit+0xba>
    {
      Error_Handler();
 8000442:	f000 fa12 	bl	800086a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4a06      	ldr	r2, [pc, #24]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 800044a:	631a      	str	r2, [r3, #48]	; 0x30
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <HAL_ADC_MspInit+0xd8>)
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000452:	46c0      	nop			; (mov r8, r8)
 8000454:	46bd      	mov	sp, r7
 8000456:	b00b      	add	sp, #44	; 0x2c
 8000458:	bd90      	pop	{r4, r7, pc}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	40012400 	.word	0x40012400
 8000460:	40021000 	.word	0x40021000
 8000464:	20000044 	.word	0x20000044
 8000468:	40020008 	.word	0x40020008

0800046c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <MX_CAN_Init+0x68>)
 8000472:	4a19      	ldr	r2, [pc, #100]	; (80004d8 <MX_CAN_Init+0x6c>)
 8000474:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000476:	4b17      	ldr	r3, [pc, #92]	; (80004d4 <MX_CAN_Init+0x68>)
 8000478:	2204      	movs	r2, #4
 800047a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800047c:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <MX_CAN_Init+0x68>)
 800047e:	2200      	movs	r2, #0
 8000480:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000482:	4b14      	ldr	r3, [pc, #80]	; (80004d4 <MX_CAN_Init+0x68>)
 8000484:	2200      	movs	r2, #0
 8000486:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000488:	4b12      	ldr	r3, [pc, #72]	; (80004d4 <MX_CAN_Init+0x68>)
 800048a:	22c0      	movs	r2, #192	; 0xc0
 800048c:	0312      	lsls	r2, r2, #12
 800048e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000490:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <MX_CAN_Init+0x68>)
 8000492:	2280      	movs	r2, #128	; 0x80
 8000494:	0352      	lsls	r2, r2, #13
 8000496:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000498:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <MX_CAN_Init+0x68>)
 800049a:	2200      	movs	r2, #0
 800049c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800049e:	4b0d      	ldr	r3, [pc, #52]	; (80004d4 <MX_CAN_Init+0x68>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80004a4:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <MX_CAN_Init+0x68>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80004aa:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <MX_CAN_Init+0x68>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80004b0:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <MX_CAN_Init+0x68>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80004b6:	4b07      	ldr	r3, [pc, #28]	; (80004d4 <MX_CAN_Init+0x68>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80004bc:	4b05      	ldr	r3, [pc, #20]	; (80004d4 <MX_CAN_Init+0x68>)
 80004be:	0018      	movs	r0, r3
 80004c0:	f001 f986 	bl	80017d0 <HAL_CAN_Init>
 80004c4:	1e03      	subs	r3, r0, #0
 80004c6:	d001      	beq.n	80004cc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80004c8:	f000 f9cf 	bl	800086a <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	200000c8 	.word	0x200000c8
 80004d8:	40006400 	.word	0x40006400

080004dc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b08b      	sub	sp, #44	; 0x2c
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e4:	2414      	movs	r4, #20
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	0018      	movs	r0, r3
 80004ea:	2314      	movs	r3, #20
 80004ec:	001a      	movs	r2, r3
 80004ee:	2100      	movs	r1, #0
 80004f0:	f003 fe82 	bl	80041f8 <memset>
  if(canHandle->Instance==CAN)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a21      	ldr	r2, [pc, #132]	; (8000580 <HAL_CAN_MspInit+0xa4>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d13b      	bne.n	8000576 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80004fe:	4b21      	ldr	r3, [pc, #132]	; (8000584 <HAL_CAN_MspInit+0xa8>)
 8000500:	69da      	ldr	r2, [r3, #28]
 8000502:	4b20      	ldr	r3, [pc, #128]	; (8000584 <HAL_CAN_MspInit+0xa8>)
 8000504:	2180      	movs	r1, #128	; 0x80
 8000506:	0489      	lsls	r1, r1, #18
 8000508:	430a      	orrs	r2, r1
 800050a:	61da      	str	r2, [r3, #28]
 800050c:	4b1d      	ldr	r3, [pc, #116]	; (8000584 <HAL_CAN_MspInit+0xa8>)
 800050e:	69da      	ldr	r2, [r3, #28]
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	049b      	lsls	r3, r3, #18
 8000514:	4013      	ands	r3, r2
 8000516:	613b      	str	r3, [r7, #16]
 8000518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800051a:	4b1a      	ldr	r3, [pc, #104]	; (8000584 <HAL_CAN_MspInit+0xa8>)
 800051c:	695a      	ldr	r2, [r3, #20]
 800051e:	4b19      	ldr	r3, [pc, #100]	; (8000584 <HAL_CAN_MspInit+0xa8>)
 8000520:	2180      	movs	r1, #128	; 0x80
 8000522:	0289      	lsls	r1, r1, #10
 8000524:	430a      	orrs	r2, r1
 8000526:	615a      	str	r2, [r3, #20]
 8000528:	4b16      	ldr	r3, [pc, #88]	; (8000584 <HAL_CAN_MspInit+0xa8>)
 800052a:	695a      	ldr	r2, [r3, #20]
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	029b      	lsls	r3, r3, #10
 8000530:	4013      	ands	r3, r2
 8000532:	60fb      	str	r3, [r7, #12]
 8000534:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000536:	193b      	adds	r3, r7, r4
 8000538:	22c0      	movs	r2, #192	; 0xc0
 800053a:	0152      	lsls	r2, r2, #5
 800053c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800053e:	0021      	movs	r1, r4
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2202      	movs	r2, #2
 8000544:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2203      	movs	r2, #3
 8000550:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2204      	movs	r2, #4
 8000556:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000558:	187a      	adds	r2, r7, r1
 800055a:	2390      	movs	r3, #144	; 0x90
 800055c:	05db      	lsls	r3, r3, #23
 800055e:	0011      	movs	r1, r2
 8000560:	0018      	movs	r0, r3
 8000562:	f002 f95f 	bl	8002824 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000566:	2200      	movs	r2, #0
 8000568:	2100      	movs	r1, #0
 800056a:	201e      	movs	r0, #30
 800056c:	f001 ff58 	bl	8002420 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000570:	201e      	movs	r0, #30
 8000572:	f001 ff6a 	bl	800244a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	b00b      	add	sp, #44	; 0x2c
 800057c:	bd90      	pop	{r4, r7, pc}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	40006400 	.word	0x40006400
 8000584:	40021000 	.word	0x40021000

08000588 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800058e:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <MX_DMA_Init+0x38>)
 8000590:	695a      	ldr	r2, [r3, #20]
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <MX_DMA_Init+0x38>)
 8000594:	2101      	movs	r1, #1
 8000596:	430a      	orrs	r2, r1
 8000598:	615a      	str	r2, [r3, #20]
 800059a:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <MX_DMA_Init+0x38>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	2201      	movs	r2, #1
 80005a0:	4013      	ands	r3, r2
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2100      	movs	r1, #0
 80005aa:	2009      	movs	r0, #9
 80005ac:	f001 ff38 	bl	8002420 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005b0:	2009      	movs	r0, #9
 80005b2:	f001 ff4a 	bl	800244a <HAL_NVIC_EnableIRQ>

}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b002      	add	sp, #8
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	40021000 	.word	0x40021000

080005c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b089      	sub	sp, #36	; 0x24
 80005c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	240c      	movs	r4, #12
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	0018      	movs	r0, r3
 80005d0:	2314      	movs	r3, #20
 80005d2:	001a      	movs	r2, r3
 80005d4:	2100      	movs	r1, #0
 80005d6:	f003 fe0f 	bl	80041f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005da:	4b23      	ldr	r3, [pc, #140]	; (8000668 <MX_GPIO_Init+0xa4>)
 80005dc:	695a      	ldr	r2, [r3, #20]
 80005de:	4b22      	ldr	r3, [pc, #136]	; (8000668 <MX_GPIO_Init+0xa4>)
 80005e0:	2180      	movs	r1, #128	; 0x80
 80005e2:	03c9      	lsls	r1, r1, #15
 80005e4:	430a      	orrs	r2, r1
 80005e6:	615a      	str	r2, [r3, #20]
 80005e8:	4b1f      	ldr	r3, [pc, #124]	; (8000668 <MX_GPIO_Init+0xa4>)
 80005ea:	695a      	ldr	r2, [r3, #20]
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	03db      	lsls	r3, r3, #15
 80005f0:	4013      	ands	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b1c      	ldr	r3, [pc, #112]	; (8000668 <MX_GPIO_Init+0xa4>)
 80005f8:	695a      	ldr	r2, [r3, #20]
 80005fa:	4b1b      	ldr	r3, [pc, #108]	; (8000668 <MX_GPIO_Init+0xa4>)
 80005fc:	2180      	movs	r1, #128	; 0x80
 80005fe:	0289      	lsls	r1, r1, #10
 8000600:	430a      	orrs	r2, r1
 8000602:	615a      	str	r2, [r3, #20]
 8000604:	4b18      	ldr	r3, [pc, #96]	; (8000668 <MX_GPIO_Init+0xa4>)
 8000606:	695a      	ldr	r2, [r3, #20]
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	029b      	lsls	r3, r3, #10
 800060c:	4013      	ands	r3, r2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000612:	4b15      	ldr	r3, [pc, #84]	; (8000668 <MX_GPIO_Init+0xa4>)
 8000614:	695a      	ldr	r2, [r3, #20]
 8000616:	4b14      	ldr	r3, [pc, #80]	; (8000668 <MX_GPIO_Init+0xa4>)
 8000618:	2180      	movs	r1, #128	; 0x80
 800061a:	02c9      	lsls	r1, r1, #11
 800061c:	430a      	orrs	r2, r1
 800061e:	615a      	str	r2, [r3, #20]
 8000620:	4b11      	ldr	r3, [pc, #68]	; (8000668 <MX_GPIO_Init+0xa4>)
 8000622:	695a      	ldr	r2, [r3, #20]
 8000624:	2380      	movs	r3, #128	; 0x80
 8000626:	02db      	lsls	r3, r3, #11
 8000628:	4013      	ands	r3, r2
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 800062e:	4b0f      	ldr	r3, [pc, #60]	; (800066c <MX_GPIO_Init+0xa8>)
 8000630:	2200      	movs	r2, #0
 8000632:	2101      	movs	r1, #1
 8000634:	0018      	movs	r0, r3
 8000636:	f002 fa5d 	bl	8002af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800063a:	0021      	movs	r1, r4
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2201      	movs	r2, #1
 8000640:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2201      	movs	r2, #1
 8000646:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2200      	movs	r2, #0
 8000652:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000654:	187b      	adds	r3, r7, r1
 8000656:	4a05      	ldr	r2, [pc, #20]	; (800066c <MX_GPIO_Init+0xa8>)
 8000658:	0019      	movs	r1, r3
 800065a:	0010      	movs	r0, r2
 800065c:	f002 f8e2 	bl	8002824 <HAL_GPIO_Init>

}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	b009      	add	sp, #36	; 0x24
 8000666:	bd90      	pop	{r4, r7, pc}
 8000668:	40021000 	.word	0x40021000
 800066c:	48001400 	.word	0x48001400

08000670 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
const uint32_t header_id = 0xA;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]

        flag = 1;
 8000678:	4b03      	ldr	r3, [pc, #12]	; (8000688 <HAL_ADC_ConvCpltCallback+0x18>)
 800067a:	2201      	movs	r2, #1
 800067c:	701a      	strb	r2, [r3, #0]

}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b002      	add	sp, #8
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	2000003c 	.word	0x2000003c

0800068c <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000696:	4a0a      	ldr	r2, [pc, #40]	; (80006c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	2100      	movs	r1, #0
 800069c:	f001 faba 	bl	8001c14 <HAL_CAN_GetRxMessage>
 80006a0:	1e03      	subs	r3, r0, #0
 80006a2:	d106      	bne.n	80006b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80006a4:	2380      	movs	r3, #128	; 0x80
 80006a6:	019b      	lsls	r3, r3, #6
 80006a8:	4a06      	ldr	r2, [pc, #24]	; (80006c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80006aa:	0019      	movs	r1, r3
 80006ac:	0010      	movs	r0, r2
 80006ae:	f002 fa3e 	bl	8002b2e <HAL_GPIO_TogglePin>
    }
}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b002      	add	sp, #8
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	20000028 	.word	0x20000028
 80006c0:	20000108 	.word	0x20000108
 80006c4:	48000800 	.word	0x48000800

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006cc:	f000 fa54 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d0:	f000 f87a 	bl	80007c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d4:	f7ff ff76 	bl	80005c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80006d8:	f7ff ff56 	bl	8000588 <MX_DMA_Init>
  MX_CAN_Init();
 80006dc:	f7ff fec6 	bl	800046c <MX_CAN_Init>
  MX_ADC_Init();
 80006e0:	f7ff fd9e 	bl	8000220 <MX_ADC_Init>
  MX_TIM3_Init();
 80006e4:	f000 f928 	bl	8000938 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc);
 80006e8:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <main+0xd0>)
 80006ea:	0018      	movs	r0, r3
 80006ec:	f000 ffd2 	bl	8001694 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adc, 8);
 80006f0:	492a      	ldr	r1, [pc, #168]	; (800079c <main+0xd4>)
 80006f2:	4b29      	ldr	r3, [pc, #164]	; (8000798 <main+0xd0>)
 80006f4:	2208      	movs	r2, #8
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 fc06 	bl	8000f08 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80006fc:	4b28      	ldr	r3, [pc, #160]	; (80007a0 <main+0xd8>)
 80006fe:	210c      	movs	r1, #12
 8000700:	0018      	movs	r0, r3
 8000702:	f002 ffb7 	bl	8003674 <HAL_TIM_PWM_Start>
  TxHeader.StdId = header_id;
 8000706:	220a      	movs	r2, #10
 8000708:	4b26      	ldr	r3, [pc, #152]	; (80007a4 <main+0xdc>)
 800070a:	601a      	str	r2, [r3, #0]
  TxHeader.ExtId = 0;
 800070c:	4b25      	ldr	r3, [pc, #148]	; (80007a4 <main+0xdc>)
 800070e:	2200      	movs	r2, #0
 8000710:	605a      	str	r2, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8000712:	4b24      	ldr	r3, [pc, #144]	; (80007a4 <main+0xdc>)
 8000714:	2200      	movs	r2, #0
 8000716:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8000718:	4b22      	ldr	r3, [pc, #136]	; (80007a4 <main+0xdc>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 800071e:	4b21      	ldr	r3, [pc, #132]	; (80007a4 <main+0xdc>)
 8000720:	2208      	movs	r2, #8
 8000722:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = 0;
 8000724:	4b1f      	ldr	r3, [pc, #124]	; (80007a4 <main+0xdc>)
 8000726:	2200      	movs	r2, #0
 8000728:	751a      	strb	r2, [r3, #20]

  HAL_CAN_Start(&hcan);
 800072a:	4b1f      	ldr	r3, [pc, #124]	; (80007a8 <main+0xe0>)
 800072c:	0018      	movs	r0, r3
 800072e:	f001 f94d 	bl	80019cc <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE);
 8000732:	4a1e      	ldr	r2, [pc, #120]	; (80007ac <main+0xe4>)
 8000734:	4b1c      	ldr	r3, [pc, #112]	; (80007a8 <main+0xe0>)
 8000736:	0011      	movs	r1, r2
 8000738:	0018      	movs	r0, r3
 800073a:	f001 fb87 	bl	8001e4c <HAL_CAN_ActivateNotification>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 //while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
	 	 	 if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, (uint8_t*)adc, &TxMailbox) == HAL_OK)
 800073e:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <main+0xe8>)
 8000740:	4a16      	ldr	r2, [pc, #88]	; (800079c <main+0xd4>)
 8000742:	4918      	ldr	r1, [pc, #96]	; (80007a4 <main+0xdc>)
 8000744:	4818      	ldr	r0, [pc, #96]	; (80007a8 <main+0xe0>)
 8000746:	f001 f987 	bl	8001a58 <HAL_CAN_AddTxMessage>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d104      	bne.n	8000758 <main+0x90>
	         // if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
	          {
	 	 		++can_count;//  HAL_UART_Transmit(&huart1, (uint8_t*)"ER SEND\n", 8, 100);
 800074e:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <main+0xec>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <main+0xec>)
 8000756:	601a      	str	r2, [r3, #0]
	          }
	 	 	  HAL_Delay(50);
 8000758:	2032      	movs	r0, #50	; 0x32
 800075a:	f000 fa71 	bl	8000c40 <HAL_Delay>
	         // HAL_Delay(500);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  TIM3->CCR4 = 8888;
 800075e:	4b16      	ldr	r3, [pc, #88]	; (80007b8 <main+0xf0>)
 8000760:	4a16      	ldr	r2, [pc, #88]	; (80007bc <main+0xf4>)
 8000762:	641a      	str	r2, [r3, #64]	; 0x40
	  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_SET);
 8000764:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <main+0xf8>)
 8000766:	2201      	movs	r2, #1
 8000768:	2101      	movs	r1, #1
 800076a:	0018      	movs	r0, r3
 800076c:	f002 f9c2 	bl	8002af4 <HAL_GPIO_WritePin>
//	  HAL_ADC_PollForConversion(&hadc, 100); // ожидаем окончания преобразования
//	  adc = HAL_ADC_GetValue(&hadc); // читаем полученное значение в переменную adc
//	  HAL_ADC_Stop(&hadc); // останавливаем АЦП (не обязательно)
//	  HAL_Delay(100);

 if(flag)
 8000770:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <main+0xfc>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	2b00      	cmp	r3, #0
 8000778:	d0e1      	beq.n	800073e <main+0x76>
	  {
	        flag = 0;
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <main+0xfc>)
 800077c:	2200      	movs	r2, #0
 800077e:	701a      	strb	r2, [r3, #0]

	        HAL_ADC_Stop_DMA(&hadc); // это необязательно
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <main+0xd0>)
 8000782:	0018      	movs	r0, r3
 8000784:	f000 fc42 	bl	800100c <HAL_ADC_Stop_DMA>

	        HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adc, 8);
 8000788:	4904      	ldr	r1, [pc, #16]	; (800079c <main+0xd4>)
 800078a:	4b03      	ldr	r3, [pc, #12]	; (8000798 <main+0xd0>)
 800078c:	2208      	movs	r2, #8
 800078e:	0018      	movs	r0, r3
 8000790:	f000 fbba 	bl	8000f08 <HAL_ADC_Start_DMA>
	 	 	 if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, (uint8_t*)adc, &TxMailbox) == HAL_OK)
 8000794:	e7d3      	b.n	800073e <main+0x76>
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	20000088 	.word	0x20000088
 800079c:	20000034 	.word	0x20000034
 80007a0:	20000124 	.word	0x20000124
 80007a4:	200000f0 	.word	0x200000f0
 80007a8:	200000c8 	.word	0x200000c8
 80007ac:	00008c02 	.word	0x00008c02
 80007b0:	20000030 	.word	0x20000030
 80007b4:	20000040 	.word	0x20000040
 80007b8:	40000400 	.word	0x40000400
 80007bc:	000022b8 	.word	0x000022b8
 80007c0:	48001400 	.word	0x48001400
 80007c4:	2000003c 	.word	0x2000003c

080007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b093      	sub	sp, #76	; 0x4c
 80007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ce:	2414      	movs	r4, #20
 80007d0:	193b      	adds	r3, r7, r4
 80007d2:	0018      	movs	r0, r3
 80007d4:	2334      	movs	r3, #52	; 0x34
 80007d6:	001a      	movs	r2, r3
 80007d8:	2100      	movs	r1, #0
 80007da:	f003 fd0d 	bl	80041f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	0018      	movs	r0, r3
 80007e2:	2310      	movs	r3, #16
 80007e4:	001a      	movs	r2, r3
 80007e6:	2100      	movs	r1, #0
 80007e8:	f003 fd06 	bl	80041f8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80007ec:	0021      	movs	r1, r4
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2212      	movs	r2, #18
 80007f2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2201      	movs	r2, #1
 80007f8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2201      	movs	r2, #1
 80007fe:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2210      	movs	r2, #16
 8000804:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2210      	movs	r2, #16
 800080a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2202      	movs	r2, #2
 8000810:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2280      	movs	r2, #128	; 0x80
 8000816:	0212      	lsls	r2, r2, #8
 8000818:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2280      	movs	r2, #128	; 0x80
 800081e:	0312      	lsls	r2, r2, #12
 8000820:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2200      	movs	r2, #0
 8000826:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000828:	187b      	adds	r3, r7, r1
 800082a:	0018      	movs	r0, r3
 800082c:	f002 f99a 	bl	8002b64 <HAL_RCC_OscConfig>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000834:	f000 f819 	bl	800086a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	2207      	movs	r2, #7
 800083c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	2202      	movs	r2, #2
 8000842:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000844:	1d3b      	adds	r3, r7, #4
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	2200      	movs	r2, #0
 800084e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2101      	movs	r1, #1
 8000854:	0018      	movs	r0, r3
 8000856:	f002 fd0b 	bl	8003270 <HAL_RCC_ClockConfig>
 800085a:	1e03      	subs	r3, r0, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800085e:	f000 f804 	bl	800086a <Error_Handler>
  }
}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b013      	add	sp, #76	; 0x4c
 8000868:	bd90      	pop	{r4, r7, pc}

0800086a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800086e:	b672      	cpsid	i
}
 8000870:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000872:	e7fe      	b.n	8000872 <Error_Handler+0x8>

08000874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087a:	4b12      	ldr	r3, [pc, #72]	; (80008c4 <HAL_MspInit+0x50>)
 800087c:	699a      	ldr	r2, [r3, #24]
 800087e:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <HAL_MspInit+0x50>)
 8000880:	2101      	movs	r1, #1
 8000882:	430a      	orrs	r2, r1
 8000884:	619a      	str	r2, [r3, #24]
 8000886:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <HAL_MspInit+0x50>)
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	2201      	movs	r2, #1
 800088c:	4013      	ands	r3, r2
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <HAL_MspInit+0x50>)
 8000894:	69da      	ldr	r2, [r3, #28]
 8000896:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <HAL_MspInit+0x50>)
 8000898:	2180      	movs	r1, #128	; 0x80
 800089a:	0549      	lsls	r1, r1, #21
 800089c:	430a      	orrs	r2, r1
 800089e:	61da      	str	r2, [r3, #28]
 80008a0:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <HAL_MspInit+0x50>)
 80008a2:	69da      	ldr	r2, [r3, #28]
 80008a4:	2380      	movs	r3, #128	; 0x80
 80008a6:	055b      	lsls	r3, r3, #21
 80008a8:	4013      	ands	r3, r2
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_MspInit+0x54>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <HAL_MspInit+0x54>)
 80008b4:	2110      	movs	r1, #16
 80008b6:	430a      	orrs	r2, r1
 80008b8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	b002      	add	sp, #8
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	40021000 	.word	0x40021000
 80008c8:	40010000 	.word	0x40010000

080008cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <NMI_Handler+0x4>

080008d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d6:	e7fe      	b.n	80008d6 <HardFault_Handler+0x4>

080008d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f0:	f000 f98a 	bl	8000c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f4:	46c0      	nop			; (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000900:	4b03      	ldr	r3, [pc, #12]	; (8000910 <DMA1_Channel1_IRQHandler+0x14>)
 8000902:	0018      	movs	r0, r3
 8000904:	f001 fea4 	bl	8002650 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	20000044 	.word	0x20000044

08000914 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000918:	4b03      	ldr	r3, [pc, #12]	; (8000928 <CEC_CAN_IRQHandler+0x14>)
 800091a:	0018      	movs	r0, r3
 800091c:	f001 fac0 	bl	8001ea0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	200000c8 	.word	0x200000c8

0800092c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000930:	46c0      	nop			; (mov r8, r8)
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08e      	sub	sp, #56	; 0x38
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093e:	2328      	movs	r3, #40	; 0x28
 8000940:	18fb      	adds	r3, r7, r3
 8000942:	0018      	movs	r0, r3
 8000944:	2310      	movs	r3, #16
 8000946:	001a      	movs	r2, r3
 8000948:	2100      	movs	r1, #0
 800094a:	f003 fc55 	bl	80041f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800094e:	2320      	movs	r3, #32
 8000950:	18fb      	adds	r3, r7, r3
 8000952:	0018      	movs	r0, r3
 8000954:	2308      	movs	r3, #8
 8000956:	001a      	movs	r2, r3
 8000958:	2100      	movs	r1, #0
 800095a:	f003 fc4d 	bl	80041f8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	0018      	movs	r0, r3
 8000962:	231c      	movs	r3, #28
 8000964:	001a      	movs	r2, r3
 8000966:	2100      	movs	r1, #0
 8000968:	f003 fc46 	bl	80041f8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800096c:	4b2f      	ldr	r3, [pc, #188]	; (8000a2c <MX_TIM3_Init+0xf4>)
 800096e:	4a30      	ldr	r2, [pc, #192]	; (8000a30 <MX_TIM3_Init+0xf8>)
 8000970:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000972:	4b2e      	ldr	r3, [pc, #184]	; (8000a2c <MX_TIM3_Init+0xf4>)
 8000974:	2200      	movs	r2, #0
 8000976:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000978:	4b2c      	ldr	r3, [pc, #176]	; (8000a2c <MX_TIM3_Init+0xf4>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800097e:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <MX_TIM3_Init+0xf4>)
 8000980:	4a2c      	ldr	r2, [pc, #176]	; (8000a34 <MX_TIM3_Init+0xfc>)
 8000982:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000984:	4b29      	ldr	r3, [pc, #164]	; (8000a2c <MX_TIM3_Init+0xf4>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800098a:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <MX_TIM3_Init+0xf4>)
 800098c:	2200      	movs	r2, #0
 800098e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000990:	4b26      	ldr	r3, [pc, #152]	; (8000a2c <MX_TIM3_Init+0xf4>)
 8000992:	0018      	movs	r0, r3
 8000994:	f002 fdc6 	bl	8003524 <HAL_TIM_Base_Init>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800099c:	f7ff ff65 	bl	800086a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009a0:	2128      	movs	r1, #40	; 0x28
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2280      	movs	r2, #128	; 0x80
 80009a6:	0152      	lsls	r2, r2, #5
 80009a8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009aa:	187a      	adds	r2, r7, r1
 80009ac:	4b1f      	ldr	r3, [pc, #124]	; (8000a2c <MX_TIM3_Init+0xf4>)
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f002 ffc7 	bl	8003944 <HAL_TIM_ConfigClockSource>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80009ba:	f7ff ff56 	bl	800086a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009be:	4b1b      	ldr	r3, [pc, #108]	; (8000a2c <MX_TIM3_Init+0xf4>)
 80009c0:	0018      	movs	r0, r3
 80009c2:	f002 fdff 	bl	80035c4 <HAL_TIM_PWM_Init>
 80009c6:	1e03      	subs	r3, r0, #0
 80009c8:	d001      	beq.n	80009ce <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80009ca:	f7ff ff4e 	bl	800086a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ce:	2120      	movs	r1, #32
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d6:	187b      	adds	r3, r7, r1
 80009d8:	2200      	movs	r2, #0
 80009da:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009dc:	187a      	adds	r2, r7, r1
 80009de:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <MX_TIM3_Init+0xf4>)
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f003 fb8c 	bl	8004100 <HAL_TIMEx_MasterConfigSynchronization>
 80009e8:	1e03      	subs	r3, r0, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80009ec:	f7ff ff3d 	bl	800086a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2260      	movs	r2, #96	; 0x60
 80009f4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2200      	movs	r2, #0
 80009fa:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	2200      	movs	r2, #0
 8000a06:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a08:	1d39      	adds	r1, r7, #4
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <MX_TIM3_Init+0xf4>)
 8000a0c:	220c      	movs	r2, #12
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f002 fedc 	bl	80037cc <HAL_TIM_PWM_ConfigChannel>
 8000a14:	1e03      	subs	r3, r0, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000a18:	f7ff ff27 	bl	800086a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a1c:	4b03      	ldr	r3, [pc, #12]	; (8000a2c <MX_TIM3_Init+0xf4>)
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f000 f828 	bl	8000a74 <HAL_TIM_MspPostInit>

}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b00e      	add	sp, #56	; 0x38
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000124 	.word	0x20000124
 8000a30:	40000400 	.word	0x40000400
 8000a34:	0000270f 	.word	0x0000270f

08000a38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a09      	ldr	r2, [pc, #36]	; (8000a6c <HAL_TIM_Base_MspInit+0x34>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d10b      	bne.n	8000a62 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <HAL_TIM_Base_MspInit+0x38>)
 8000a4c:	69da      	ldr	r2, [r3, #28]
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <HAL_TIM_Base_MspInit+0x38>)
 8000a50:	2102      	movs	r1, #2
 8000a52:	430a      	orrs	r2, r1
 8000a54:	61da      	str	r2, [r3, #28]
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_TIM_Base_MspInit+0x38>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b004      	add	sp, #16
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	40000400 	.word	0x40000400
 8000a70:	40021000 	.word	0x40021000

08000a74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b089      	sub	sp, #36	; 0x24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	240c      	movs	r4, #12
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	0018      	movs	r0, r3
 8000a82:	2314      	movs	r3, #20
 8000a84:	001a      	movs	r2, r3
 8000a86:	2100      	movs	r1, #0
 8000a88:	f003 fbb6 	bl	80041f8 <memset>
  if(timHandle->Instance==TIM3)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a15      	ldr	r2, [pc, #84]	; (8000ae8 <HAL_TIM_MspPostInit+0x74>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d123      	bne.n	8000ade <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b15      	ldr	r3, [pc, #84]	; (8000aec <HAL_TIM_MspPostInit+0x78>)
 8000a98:	695a      	ldr	r2, [r3, #20]
 8000a9a:	4b14      	ldr	r3, [pc, #80]	; (8000aec <HAL_TIM_MspPostInit+0x78>)
 8000a9c:	2180      	movs	r1, #128	; 0x80
 8000a9e:	02c9      	lsls	r1, r1, #11
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	615a      	str	r2, [r3, #20]
 8000aa4:	4b11      	ldr	r3, [pc, #68]	; (8000aec <HAL_TIM_MspPostInit+0x78>)
 8000aa6:	695a      	ldr	r2, [r3, #20]
 8000aa8:	2380      	movs	r3, #128	; 0x80
 8000aaa:	02db      	lsls	r3, r3, #11
 8000aac:	4013      	ands	r3, r2
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ab2:	0021      	movs	r1, r4
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2202      	movs	r2, #2
 8000abe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	187b      	adds	r3, r7, r1
 8000ac8:	2200      	movs	r2, #0
 8000aca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000acc:	187b      	adds	r3, r7, r1
 8000ace:	2201      	movs	r2, #1
 8000ad0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	4a06      	ldr	r2, [pc, #24]	; (8000af0 <HAL_TIM_MspPostInit+0x7c>)
 8000ad6:	0019      	movs	r1, r3
 8000ad8:	0010      	movs	r0, r2
 8000ada:	f001 fea3 	bl	8002824 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	b009      	add	sp, #36	; 0x24
 8000ae4:	bd90      	pop	{r4, r7, pc}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	40000400 	.word	0x40000400
 8000aec:	40021000 	.word	0x40021000
 8000af0:	48000400 	.word	0x48000400

08000af4 <Reset_Handler>:
 8000af4:	4813      	ldr	r0, [pc, #76]	; (8000b44 <LoopForever+0x2>)
 8000af6:	4685      	mov	sp, r0
 8000af8:	4813      	ldr	r0, [pc, #76]	; (8000b48 <LoopForever+0x6>)
 8000afa:	6801      	ldr	r1, [r0, #0]
 8000afc:	0e09      	lsrs	r1, r1, #24
 8000afe:	4a13      	ldr	r2, [pc, #76]	; (8000b4c <LoopForever+0xa>)
 8000b00:	4291      	cmp	r1, r2
 8000b02:	d105      	bne.n	8000b10 <ApplicationStart>
 8000b04:	4812      	ldr	r0, [pc, #72]	; (8000b50 <LoopForever+0xe>)
 8000b06:	4913      	ldr	r1, [pc, #76]	; (8000b54 <LoopForever+0x12>)
 8000b08:	6001      	str	r1, [r0, #0]
 8000b0a:	4813      	ldr	r0, [pc, #76]	; (8000b58 <LoopForever+0x16>)
 8000b0c:	4913      	ldr	r1, [pc, #76]	; (8000b5c <LoopForever+0x1a>)
 8000b0e:	6001      	str	r1, [r0, #0]

08000b10 <ApplicationStart>:
 8000b10:	4813      	ldr	r0, [pc, #76]	; (8000b60 <LoopForever+0x1e>)
 8000b12:	4914      	ldr	r1, [pc, #80]	; (8000b64 <LoopForever+0x22>)
 8000b14:	4a14      	ldr	r2, [pc, #80]	; (8000b68 <LoopForever+0x26>)
 8000b16:	2300      	movs	r3, #0
 8000b18:	e002      	b.n	8000b20 <LoopCopyDataInit>

08000b1a <CopyDataInit>:
 8000b1a:	58d4      	ldr	r4, [r2, r3]
 8000b1c:	50c4      	str	r4, [r0, r3]
 8000b1e:	3304      	adds	r3, #4

08000b20 <LoopCopyDataInit>:
 8000b20:	18c4      	adds	r4, r0, r3
 8000b22:	428c      	cmp	r4, r1
 8000b24:	d3f9      	bcc.n	8000b1a <CopyDataInit>
 8000b26:	4a11      	ldr	r2, [pc, #68]	; (8000b6c <LoopForever+0x2a>)
 8000b28:	4c11      	ldr	r4, [pc, #68]	; (8000b70 <LoopForever+0x2e>)
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	e001      	b.n	8000b32 <LoopFillZerobss>

08000b2e <FillZerobss>:
 8000b2e:	6013      	str	r3, [r2, #0]
 8000b30:	3204      	adds	r2, #4

08000b32 <LoopFillZerobss>:
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d3fb      	bcc.n	8000b2e <FillZerobss>
 8000b36:	f7ff fef9 	bl	800092c <SystemInit>
 8000b3a:	f003 fb39 	bl	80041b0 <__libc_init_array>
 8000b3e:	f7ff fdc3 	bl	80006c8 <main>

08000b42 <LoopForever>:
 8000b42:	e7fe      	b.n	8000b42 <LoopForever>
 8000b44:	20001800 	.word	0x20001800
 8000b48:	00000004 	.word	0x00000004
 8000b4c:	0000001f 	.word	0x0000001f
 8000b50:	40021018 	.word	0x40021018
 8000b54:	00000001 	.word	0x00000001
 8000b58:	40010000 	.word	0x40010000
 8000b5c:	00000000 	.word	0x00000000
 8000b60:	20000000 	.word	0x20000000
 8000b64:	2000000c 	.word	0x2000000c
 8000b68:	08004258 	.word	0x08004258
 8000b6c:	2000000c 	.word	0x2000000c
 8000b70:	20000170 	.word	0x20000170

08000b74 <ADC1_IRQHandler>:
 8000b74:	e7fe      	b.n	8000b74 <ADC1_IRQHandler>
	...

08000b78 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b7c:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <HAL_Init+0x24>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <HAL_Init+0x24>)
 8000b82:	2110      	movs	r1, #16
 8000b84:	430a      	orrs	r2, r1
 8000b86:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f000 f809 	bl	8000ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b8e:	f7ff fe71 	bl	8000874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b92:	2300      	movs	r3, #0
}
 8000b94:	0018      	movs	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	40022000 	.word	0x40022000

08000ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba0:	b590      	push	{r4, r7, lr}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba8:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <HAL_InitTick+0x5c>)
 8000baa:	681c      	ldr	r4, [r3, #0]
 8000bac:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <HAL_InitTick+0x60>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	0019      	movs	r1, r3
 8000bb2:	23fa      	movs	r3, #250	; 0xfa
 8000bb4:	0098      	lsls	r0, r3, #2
 8000bb6:	f7ff faa7 	bl	8000108 <__udivsi3>
 8000bba:	0003      	movs	r3, r0
 8000bbc:	0019      	movs	r1, r3
 8000bbe:	0020      	movs	r0, r4
 8000bc0:	f7ff faa2 	bl	8000108 <__udivsi3>
 8000bc4:	0003      	movs	r3, r0
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f001 fc4f 	bl	800246a <HAL_SYSTICK_Config>
 8000bcc:	1e03      	subs	r3, r0, #0
 8000bce:	d001      	beq.n	8000bd4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	e00f      	b.n	8000bf4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d80b      	bhi.n	8000bf2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	2301      	movs	r3, #1
 8000bde:	425b      	negs	r3, r3
 8000be0:	2200      	movs	r2, #0
 8000be2:	0018      	movs	r0, r3
 8000be4:	f001 fc1c 	bl	8002420 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <HAL_InitTick+0x64>)
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e000      	b.n	8000bf4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b003      	add	sp, #12
 8000bfa:	bd90      	pop	{r4, r7, pc}
 8000bfc:	20000000 	.word	0x20000000
 8000c00:	20000008 	.word	0x20000008
 8000c04:	20000004 	.word	0x20000004

08000c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <HAL_IncTick+0x1c>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	001a      	movs	r2, r3
 8000c12:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <HAL_IncTick+0x20>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	18d2      	adds	r2, r2, r3
 8000c18:	4b03      	ldr	r3, [pc, #12]	; (8000c28 <HAL_IncTick+0x20>)
 8000c1a:	601a      	str	r2, [r3, #0]
}
 8000c1c:	46c0      	nop			; (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	20000008 	.word	0x20000008
 8000c28:	2000016c 	.word	0x2000016c

08000c2c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c30:	4b02      	ldr	r3, [pc, #8]	; (8000c3c <HAL_GetTick+0x10>)
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	2000016c 	.word	0x2000016c

08000c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c48:	f7ff fff0 	bl	8000c2c <HAL_GetTick>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	3301      	adds	r3, #1
 8000c58:	d005      	beq.n	8000c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <HAL_Delay+0x44>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	001a      	movs	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	189b      	adds	r3, r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	f7ff ffe0 	bl	8000c2c <HAL_GetTick>
 8000c6c:	0002      	movs	r2, r0
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d8f7      	bhi.n	8000c68 <HAL_Delay+0x28>
  {
  }
}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b004      	add	sp, #16
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	20000008 	.word	0x20000008

08000c88 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c90:	230f      	movs	r3, #15
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	2200      	movs	r2, #0
 8000c96:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d101      	bne.n	8000ca6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e125      	b.n	8000ef2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d10a      	bne.n	8000cc4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2234      	movs	r2, #52	; 0x34
 8000cb8:	2100      	movs	r1, #0
 8000cba:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f7ff fb64 	bl	800038c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cc8:	2210      	movs	r2, #16
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d000      	beq.n	8000cd0 <HAL_ADC_Init+0x48>
 8000cce:	e103      	b.n	8000ed8 <HAL_ADC_Init+0x250>
 8000cd0:	230f      	movs	r3, #15
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d000      	beq.n	8000cdc <HAL_ADC_Init+0x54>
 8000cda:	e0fd      	b.n	8000ed8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	2204      	movs	r2, #4
 8000ce4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000ce6:	d000      	beq.n	8000cea <HAL_ADC_Init+0x62>
 8000ce8:	e0f6      	b.n	8000ed8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cee:	4a83      	ldr	r2, [pc, #524]	; (8000efc <HAL_ADC_Init+0x274>)
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2202      	movs	r2, #2
 8000cf4:	431a      	orrs	r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	2203      	movs	r2, #3
 8000d02:	4013      	ands	r3, r2
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d112      	bne.n	8000d2e <HAL_ADC_Init+0xa6>
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2201      	movs	r2, #1
 8000d10:	4013      	ands	r3, r2
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d009      	beq.n	8000d2a <HAL_ADC_Init+0xa2>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	68da      	ldr	r2, [r3, #12]
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	021b      	lsls	r3, r3, #8
 8000d20:	401a      	ands	r2, r3
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d101      	bne.n	8000d2e <HAL_ADC_Init+0xa6>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e000      	b.n	8000d30 <HAL_ADC_Init+0xa8>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d116      	bne.n	8000d62 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	2218      	movs	r2, #24
 8000d3c:	4393      	bics	r3, r2
 8000d3e:	0019      	movs	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	689a      	ldr	r2, [r3, #8]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	691b      	ldr	r3, [r3, #16]
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	0899      	lsrs	r1, r3, #2
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685a      	ldr	r2, [r3, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	68da      	ldr	r2, [r3, #12]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4964      	ldr	r1, [pc, #400]	; (8000f00 <HAL_ADC_Init+0x278>)
 8000d6e:	400a      	ands	r2, r1
 8000d70:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	7e1b      	ldrb	r3, [r3, #24]
 8000d76:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	7e5b      	ldrb	r3, [r3, #25]
 8000d7c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d7e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	7e9b      	ldrb	r3, [r3, #26]
 8000d84:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000d86:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d002      	beq.n	8000d96 <HAL_ADC_Init+0x10e>
 8000d90:	2380      	movs	r3, #128	; 0x80
 8000d92:	015b      	lsls	r3, r3, #5
 8000d94:	e000      	b.n	8000d98 <HAL_ADC_Init+0x110>
 8000d96:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000d98:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000d9e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	691b      	ldr	r3, [r3, #16]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d101      	bne.n	8000dac <HAL_ADC_Init+0x124>
 8000da8:	2304      	movs	r3, #4
 8000daa:	e000      	b.n	8000dae <HAL_ADC_Init+0x126>
 8000dac:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000dae:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2124      	movs	r1, #36	; 0x24
 8000db4:	5c5b      	ldrb	r3, [r3, r1]
 8000db6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000db8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7edb      	ldrb	r3, [r3, #27]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d115      	bne.n	8000df4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	7e9b      	ldrb	r3, [r3, #26]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d105      	bne.n	8000ddc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	2280      	movs	r2, #128	; 0x80
 8000dd4:	0252      	lsls	r2, r2, #9
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	e00b      	b.n	8000df4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000de0:	2220      	movs	r2, #32
 8000de2:	431a      	orrs	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dec:	2201      	movs	r2, #1
 8000dee:	431a      	orrs	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	69da      	ldr	r2, [r3, #28]
 8000df8:	23c2      	movs	r3, #194	; 0xc2
 8000dfa:	33ff      	adds	r3, #255	; 0xff
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d007      	beq.n	8000e10 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	68d9      	ldr	r1, [r3, #12]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e24:	2380      	movs	r3, #128	; 0x80
 8000e26:	055b      	lsls	r3, r3, #21
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d01b      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d017      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d013      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	d00f      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d00b      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e50:	2b05      	cmp	r3, #5
 8000e52:	d007      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e58:	2b06      	cmp	r3, #6
 8000e5a:	d003      	beq.n	8000e64 <HAL_ADC_Init+0x1dc>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e60:	2b07      	cmp	r3, #7
 8000e62:	d112      	bne.n	8000e8a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	695a      	ldr	r2, [r3, #20]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2107      	movs	r1, #7
 8000e70:	438a      	bics	r2, r1
 8000e72:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	6959      	ldr	r1, [r3, #20]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7e:	2207      	movs	r2, #7
 8000e80:	401a      	ands	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	430a      	orrs	r2, r1
 8000e88:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	4a1c      	ldr	r2, [pc, #112]	; (8000f04 <HAL_ADC_Init+0x27c>)
 8000e92:	4013      	ands	r3, r2
 8000e94:	68ba      	ldr	r2, [r7, #8]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d10b      	bne.n	8000eb2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	4393      	bics	r3, r2
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000eb0:	e01c      	b.n	8000eec <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb6:	2212      	movs	r2, #18
 8000eb8:	4393      	bics	r3, r2
 8000eba:	2210      	movs	r2, #16
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000ece:	230f      	movs	r3, #15
 8000ed0:	18fb      	adds	r3, r7, r3
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000ed6:	e009      	b.n	8000eec <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000edc:	2210      	movs	r2, #16
 8000ede:	431a      	orrs	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000eec:	230f      	movs	r3, #15
 8000eee:	18fb      	adds	r3, r7, r3
 8000ef0:	781b      	ldrb	r3, [r3, #0]
}
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b004      	add	sp, #16
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	fffffefd 	.word	0xfffffefd
 8000f00:	fffe0219 	.word	0xfffe0219
 8000f04:	833fffe7 	.word	0x833fffe7

08000f08 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f08:	b590      	push	{r4, r7, lr}
 8000f0a:	b087      	sub	sp, #28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f14:	2317      	movs	r3, #23
 8000f16:	18fb      	adds	r3, r7, r3
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	2204      	movs	r2, #4
 8000f24:	4013      	ands	r3, r2
 8000f26:	d15e      	bne.n	8000fe6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2234      	movs	r2, #52	; 0x34
 8000f2c:	5c9b      	ldrb	r3, [r3, r2]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d101      	bne.n	8000f36 <HAL_ADC_Start_DMA+0x2e>
 8000f32:	2302      	movs	r3, #2
 8000f34:	e05e      	b.n	8000ff4 <HAL_ADC_Start_DMA+0xec>
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2234      	movs	r2, #52	; 0x34
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	7e5b      	ldrb	r3, [r3, #25]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d007      	beq.n	8000f56 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000f46:	2317      	movs	r3, #23
 8000f48:	18fc      	adds	r4, r7, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	f000 f9f1 	bl	8001334 <ADC_Enable>
 8000f52:	0003      	movs	r3, r0
 8000f54:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f56:	2317      	movs	r3, #23
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d146      	bne.n	8000fee <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f64:	4a25      	ldr	r2, [pc, #148]	; (8000ffc <HAL_ADC_Start_DMA+0xf4>)
 8000f66:	4013      	ands	r3, r2
 8000f68:	2280      	movs	r2, #128	; 0x80
 8000f6a:	0052      	lsls	r2, r2, #1
 8000f6c:	431a      	orrs	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2200      	movs	r2, #0
 8000f76:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2234      	movs	r2, #52	; 0x34
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f84:	4a1e      	ldr	r2, [pc, #120]	; (8001000 <HAL_ADC_Start_DMA+0xf8>)
 8000f86:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8c:	4a1d      	ldr	r2, [pc, #116]	; (8001004 <HAL_ADC_Start_DMA+0xfc>)
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f94:	4a1c      	ldr	r2, [pc, #112]	; (8001008 <HAL_ADC_Start_DMA+0x100>)
 8000f96:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	221c      	movs	r2, #28
 8000f9e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2110      	movs	r1, #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	68da      	ldr	r2, [r3, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2101      	movs	r1, #1
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	3340      	adds	r3, #64	; 0x40
 8000fca:	0019      	movs	r1, r3
 8000fcc:	68ba      	ldr	r2, [r7, #8]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f001 faa0 	bl	8002514 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2104      	movs	r1, #4
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	e003      	b.n	8000fee <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000fe6:	2317      	movs	r3, #23
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	2202      	movs	r2, #2
 8000fec:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000fee:	2317      	movs	r3, #23
 8000ff0:	18fb      	adds	r3, r7, r3
 8000ff2:	781b      	ldrb	r3, [r3, #0]
}
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b007      	add	sp, #28
 8000ffa:	bd90      	pop	{r4, r7, pc}
 8000ffc:	fffff0fe 	.word	0xfffff0fe
 8001000:	0800158d 	.word	0x0800158d
 8001004:	08001641 	.word	0x08001641
 8001008:	0800165f 	.word	0x0800165f

0800100c <HAL_ADC_Stop_DMA>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001014:	230f      	movs	r3, #15
 8001016:	18fb      	adds	r3, r7, r3
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2234      	movs	r2, #52	; 0x34
 8001020:	5c9b      	ldrb	r3, [r3, r2]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d101      	bne.n	800102a <HAL_ADC_Stop_DMA+0x1e>
 8001026:	2302      	movs	r3, #2
 8001028:	e05f      	b.n	80010ea <HAL_ADC_Stop_DMA+0xde>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2234      	movs	r2, #52	; 0x34
 800102e:	2101      	movs	r1, #1
 8001030:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001032:	250f      	movs	r5, #15
 8001034:	197c      	adds	r4, r7, r5
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	0018      	movs	r0, r3
 800103a:	f000 fa61 	bl	8001500 <ADC_ConversionStop>
 800103e:	0003      	movs	r3, r0
 8001040:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001042:	0028      	movs	r0, r5
 8001044:	183b      	adds	r3, r7, r0
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d147      	bne.n	80010dc <HAL_ADC_Stop_DMA+0xd0>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    hadc->Instance->CFGR1 &= ~ADC_CFGR1_DMAEN;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	68da      	ldr	r2, [r3, #12]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2101      	movs	r1, #1
 8001058:	438a      	bics	r2, r1
 800105a:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001060:	2221      	movs	r2, #33	; 0x21
 8001062:	5c9b      	ldrb	r3, [r3, r2]
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b02      	cmp	r3, #2
 8001068:	d112      	bne.n	8001090 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	0005      	movs	r5, r0
 8001070:	183c      	adds	r4, r7, r0
 8001072:	0018      	movs	r0, r3
 8001074:	f001 fab4 	bl	80025e0 <HAL_DMA_Abort>
 8001078:	0003      	movs	r3, r0
 800107a:	7023      	strb	r3, [r4, #0]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800107c:	197b      	adds	r3, r7, r5
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d005      	beq.n	8001090 <HAL_ADC_Stop_DMA+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001088:	2240      	movs	r2, #64	; 0x40
 800108a:	431a      	orrs	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2110      	movs	r1, #16
 800109c:	438a      	bics	r2, r1
 800109e:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep  */
    /* in memory a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 80010a0:	220f      	movs	r2, #15
 80010a2:	18bb      	adds	r3, r7, r2
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d107      	bne.n	80010ba <HAL_ADC_Stop_DMA+0xae>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80010aa:	18bc      	adds	r4, r7, r2
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	0018      	movs	r0, r3
 80010b0:	f000 f9bc 	bl	800142c <ADC_Disable>
 80010b4:	0003      	movs	r3, r0
 80010b6:	7023      	strb	r3, [r4, #0]
 80010b8:	e003      	b.n	80010c2 <HAL_ADC_Stop_DMA+0xb6>
    }
    else
    {
      ADC_Disable(hadc);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	0018      	movs	r0, r3
 80010be:	f000 f9b5 	bl	800142c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80010c2:	230f      	movs	r3, #15
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d107      	bne.n	80010dc <HAL_ADC_Stop_DMA+0xd0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d0:	4a08      	ldr	r2, [pc, #32]	; (80010f4 <HAL_ADC_Stop_DMA+0xe8>)
 80010d2:	4013      	ands	r3, r2
 80010d4:	2201      	movs	r2, #1
 80010d6:	431a      	orrs	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2234      	movs	r2, #52	; 0x34
 80010e0:	2100      	movs	r1, #0
 80010e2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80010e4:	230f      	movs	r3, #15
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	781b      	ldrb	r3, [r3, #0]
}
 80010ea:	0018      	movs	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b004      	add	sp, #16
 80010f0:	bdb0      	pop	{r4, r5, r7, pc}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	fffffefe 	.word	0xfffffefe

080010f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001100:	46c0      	nop			; (mov r8, r8)
 8001102:	46bd      	mov	sp, r7
 8001104:	b002      	add	sp, #8
 8001106:	bd80      	pop	{r7, pc}

08001108 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	b002      	add	sp, #8
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001122:	230f      	movs	r3, #15
 8001124:	18fb      	adds	r3, r7, r3
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001132:	2380      	movs	r3, #128	; 0x80
 8001134:	055b      	lsls	r3, r3, #21
 8001136:	429a      	cmp	r2, r3
 8001138:	d011      	beq.n	800115e <HAL_ADC_ConfigChannel+0x46>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113e:	2b01      	cmp	r3, #1
 8001140:	d00d      	beq.n	800115e <HAL_ADC_ConfigChannel+0x46>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001146:	2b02      	cmp	r3, #2
 8001148:	d009      	beq.n	800115e <HAL_ADC_ConfigChannel+0x46>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800114e:	2b03      	cmp	r3, #3
 8001150:	d005      	beq.n	800115e <HAL_ADC_ConfigChannel+0x46>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001156:	2b04      	cmp	r3, #4
 8001158:	d001      	beq.n	800115e <HAL_ADC_ConfigChannel+0x46>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2234      	movs	r2, #52	; 0x34
 8001162:	5c9b      	ldrb	r3, [r3, r2]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d101      	bne.n	800116c <HAL_ADC_ConfigChannel+0x54>
 8001168:	2302      	movs	r3, #2
 800116a:	e0d0      	b.n	800130e <HAL_ADC_ConfigChannel+0x1f6>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2234      	movs	r2, #52	; 0x34
 8001170:	2101      	movs	r1, #1
 8001172:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	2204      	movs	r2, #4
 800117c:	4013      	ands	r3, r2
 800117e:	d000      	beq.n	8001182 <HAL_ADC_ConfigChannel+0x6a>
 8001180:	e0b4      	b.n	80012ec <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	4a64      	ldr	r2, [pc, #400]	; (8001318 <HAL_ADC_ConfigChannel+0x200>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d100      	bne.n	800118e <HAL_ADC_ConfigChannel+0x76>
 800118c:	e082      	b.n	8001294 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2201      	movs	r2, #1
 800119a:	409a      	lsls	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	430a      	orrs	r2, r1
 80011a2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	055b      	lsls	r3, r3, #21
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d037      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d033      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d02f      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	d02b      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d027      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d4:	2b05      	cmp	r3, #5
 80011d6:	d023      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011dc:	2b06      	cmp	r3, #6
 80011de:	d01f      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e4:	2b07      	cmp	r3, #7
 80011e6:	d01b      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	689a      	ldr	r2, [r3, #8]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	2107      	movs	r1, #7
 80011f4:	400b      	ands	r3, r1
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d012      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	695a      	ldr	r2, [r3, #20]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2107      	movs	r1, #7
 8001206:	438a      	bics	r2, r1
 8001208:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	6959      	ldr	r1, [r3, #20]
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	2207      	movs	r2, #7
 8001216:	401a      	ands	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	430a      	orrs	r2, r1
 800121e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b10      	cmp	r3, #16
 8001226:	d007      	beq.n	8001238 <HAL_ADC_ConfigChannel+0x120>
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b11      	cmp	r3, #17
 800122e:	d003      	beq.n	8001238 <HAL_ADC_ConfigChannel+0x120>
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b12      	cmp	r3, #18
 8001236:	d163      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001238:	4b38      	ldr	r3, [pc, #224]	; (800131c <HAL_ADC_ConfigChannel+0x204>)
 800123a:	6819      	ldr	r1, [r3, #0]
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b10      	cmp	r3, #16
 8001242:	d009      	beq.n	8001258 <HAL_ADC_ConfigChannel+0x140>
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b11      	cmp	r3, #17
 800124a:	d102      	bne.n	8001252 <HAL_ADC_ConfigChannel+0x13a>
 800124c:	2380      	movs	r3, #128	; 0x80
 800124e:	03db      	lsls	r3, r3, #15
 8001250:	e004      	b.n	800125c <HAL_ADC_ConfigChannel+0x144>
 8001252:	2380      	movs	r3, #128	; 0x80
 8001254:	045b      	lsls	r3, r3, #17
 8001256:	e001      	b.n	800125c <HAL_ADC_ConfigChannel+0x144>
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	041b      	lsls	r3, r3, #16
 800125c:	4a2f      	ldr	r2, [pc, #188]	; (800131c <HAL_ADC_ConfigChannel+0x204>)
 800125e:	430b      	orrs	r3, r1
 8001260:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b10      	cmp	r3, #16
 8001268:	d14a      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800126a:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <HAL_ADC_ConfigChannel+0x208>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	492d      	ldr	r1, [pc, #180]	; (8001324 <HAL_ADC_ConfigChannel+0x20c>)
 8001270:	0018      	movs	r0, r3
 8001272:	f7fe ff49 	bl	8000108 <__udivsi3>
 8001276:	0003      	movs	r3, r0
 8001278:	001a      	movs	r2, r3
 800127a:	0013      	movs	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	189b      	adds	r3, r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001284:	e002      	b.n	800128c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	3b01      	subs	r3, #1
 800128a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f9      	bne.n	8001286 <HAL_ADC_ConfigChannel+0x16e>
 8001292:	e035      	b.n	8001300 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2101      	movs	r1, #1
 80012a0:	4099      	lsls	r1, r3
 80012a2:	000b      	movs	r3, r1
 80012a4:	43d9      	mvns	r1, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	400a      	ands	r2, r1
 80012ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b10      	cmp	r3, #16
 80012b4:	d007      	beq.n	80012c6 <HAL_ADC_ConfigChannel+0x1ae>
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b11      	cmp	r3, #17
 80012bc:	d003      	beq.n	80012c6 <HAL_ADC_ConfigChannel+0x1ae>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b12      	cmp	r3, #18
 80012c4:	d11c      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <HAL_ADC_ConfigChannel+0x204>)
 80012c8:	6819      	ldr	r1, [r3, #0]
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b10      	cmp	r3, #16
 80012d0:	d007      	beq.n	80012e2 <HAL_ADC_ConfigChannel+0x1ca>
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b11      	cmp	r3, #17
 80012d8:	d101      	bne.n	80012de <HAL_ADC_ConfigChannel+0x1c6>
 80012da:	4b13      	ldr	r3, [pc, #76]	; (8001328 <HAL_ADC_ConfigChannel+0x210>)
 80012dc:	e002      	b.n	80012e4 <HAL_ADC_ConfigChannel+0x1cc>
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <HAL_ADC_ConfigChannel+0x214>)
 80012e0:	e000      	b.n	80012e4 <HAL_ADC_ConfigChannel+0x1cc>
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_ADC_ConfigChannel+0x218>)
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <HAL_ADC_ConfigChannel+0x204>)
 80012e6:	400b      	ands	r3, r1
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e009      	b.n	8001300 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012f0:	2220      	movs	r2, #32
 80012f2:	431a      	orrs	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80012f8:	230f      	movs	r3, #15
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	2201      	movs	r2, #1
 80012fe:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2234      	movs	r2, #52	; 0x34
 8001304:	2100      	movs	r1, #0
 8001306:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001308:	230f      	movs	r3, #15
 800130a:	18fb      	adds	r3, r7, r3
 800130c:	781b      	ldrb	r3, [r3, #0]
}
 800130e:	0018      	movs	r0, r3
 8001310:	46bd      	mov	sp, r7
 8001312:	b004      	add	sp, #16
 8001314:	bd80      	pop	{r7, pc}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	00001001 	.word	0x00001001
 800131c:	40012708 	.word	0x40012708
 8001320:	20000000 	.word	0x20000000
 8001324:	000f4240 	.word	0x000f4240
 8001328:	ffbfffff 	.word	0xffbfffff
 800132c:	feffffff 	.word	0xfeffffff
 8001330:	ff7fffff 	.word	0xff7fffff

08001334 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001340:	2300      	movs	r3, #0
 8001342:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2203      	movs	r2, #3
 800134c:	4013      	ands	r3, r2
 800134e:	2b01      	cmp	r3, #1
 8001350:	d112      	bne.n	8001378 <ADC_Enable+0x44>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2201      	movs	r2, #1
 800135a:	4013      	ands	r3, r2
 800135c:	2b01      	cmp	r3, #1
 800135e:	d009      	beq.n	8001374 <ADC_Enable+0x40>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	021b      	lsls	r3, r3, #8
 800136a:	401a      	ands	r2, r3
 800136c:	2380      	movs	r3, #128	; 0x80
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	429a      	cmp	r2, r3
 8001372:	d101      	bne.n	8001378 <ADC_Enable+0x44>
 8001374:	2301      	movs	r3, #1
 8001376:	e000      	b.n	800137a <ADC_Enable+0x46>
 8001378:	2300      	movs	r3, #0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d14b      	bne.n	8001416 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4a26      	ldr	r2, [pc, #152]	; (8001420 <ADC_Enable+0xec>)
 8001386:	4013      	ands	r3, r2
 8001388:	d00d      	beq.n	80013a6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800138e:	2210      	movs	r2, #16
 8001390:	431a      	orrs	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800139a:	2201      	movs	r2, #1
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e038      	b.n	8001418 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	689a      	ldr	r2, [r3, #8]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2101      	movs	r1, #1
 80013b2:	430a      	orrs	r2, r1
 80013b4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013b6:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <ADC_Enable+0xf0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	491b      	ldr	r1, [pc, #108]	; (8001428 <ADC_Enable+0xf4>)
 80013bc:	0018      	movs	r0, r3
 80013be:	f7fe fea3 	bl	8000108 <__udivsi3>
 80013c2:	0003      	movs	r3, r0
 80013c4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80013c6:	e002      	b.n	80013ce <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	3b01      	subs	r3, #1
 80013cc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d1f9      	bne.n	80013c8 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80013d4:	f7ff fc2a 	bl	8000c2c <HAL_GetTick>
 80013d8:	0003      	movs	r3, r0
 80013da:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013dc:	e014      	b.n	8001408 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013de:	f7ff fc25 	bl	8000c2c <HAL_GetTick>
 80013e2:	0002      	movs	r2, r0
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d90d      	bls.n	8001408 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013f0:	2210      	movs	r2, #16
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013fc:	2201      	movs	r2, #1
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e007      	b.n	8001418 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2201      	movs	r2, #1
 8001410:	4013      	ands	r3, r2
 8001412:	2b01      	cmp	r3, #1
 8001414:	d1e3      	bne.n	80013de <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001416:	2300      	movs	r3, #0
}
 8001418:	0018      	movs	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	b004      	add	sp, #16
 800141e:	bd80      	pop	{r7, pc}
 8001420:	80000017 	.word	0x80000017
 8001424:	20000000 	.word	0x20000000
 8001428:	000f4240 	.word	0x000f4240

0800142c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001434:	2300      	movs	r3, #0
 8001436:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	2203      	movs	r2, #3
 8001440:	4013      	ands	r3, r2
 8001442:	2b01      	cmp	r3, #1
 8001444:	d112      	bne.n	800146c <ADC_Disable+0x40>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2201      	movs	r2, #1
 800144e:	4013      	ands	r3, r2
 8001450:	2b01      	cmp	r3, #1
 8001452:	d009      	beq.n	8001468 <ADC_Disable+0x3c>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	68da      	ldr	r2, [r3, #12]
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	401a      	ands	r2, r3
 8001460:	2380      	movs	r3, #128	; 0x80
 8001462:	021b      	lsls	r3, r3, #8
 8001464:	429a      	cmp	r2, r3
 8001466:	d101      	bne.n	800146c <ADC_Disable+0x40>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <ADC_Disable+0x42>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d041      	beq.n	80014f6 <ADC_Disable+0xca>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	2205      	movs	r2, #5
 800147a:	4013      	ands	r3, r2
 800147c:	2b01      	cmp	r3, #1
 800147e:	d110      	bne.n	80014a2 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2102      	movs	r1, #2
 800148c:	430a      	orrs	r2, r1
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2203      	movs	r2, #3
 8001496:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001498:	f7ff fbc8 	bl	8000c2c <HAL_GetTick>
 800149c:	0003      	movs	r3, r0
 800149e:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80014a0:	e022      	b.n	80014e8 <ADC_Disable+0xbc>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a6:	2210      	movs	r2, #16
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014b2:	2201      	movs	r2, #1
 80014b4:	431a      	orrs	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e01c      	b.n	80014f8 <ADC_Disable+0xcc>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80014be:	f7ff fbb5 	bl	8000c2c <HAL_GetTick>
 80014c2:	0002      	movs	r2, r0
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d90d      	bls.n	80014e8 <ADC_Disable+0xbc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014d0:	2210      	movs	r2, #16
 80014d2:	431a      	orrs	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014dc:	2201      	movs	r2, #1
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e007      	b.n	80014f8 <ADC_Disable+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	2201      	movs	r2, #1
 80014f0:	4013      	ands	r3, r2
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d0e3      	beq.n	80014be <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	0018      	movs	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b004      	add	sp, #16
 80014fe:	bd80      	pop	{r7, pc}

08001500 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2204      	movs	r2, #4
 8001514:	4013      	ands	r3, r2
 8001516:	d034      	beq.n	8001582 <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2204      	movs	r2, #4
 8001520:	4013      	ands	r3, r2
 8001522:	2b04      	cmp	r3, #4
 8001524:	d10d      	bne.n	8001542 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2202      	movs	r2, #2
 800152e:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001530:	d107      	bne.n	8001542 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2110      	movs	r1, #16
 800153e:	430a      	orrs	r2, r1
 8001540:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001542:	f7ff fb73 	bl	8000c2c <HAL_GetTick>
 8001546:	0003      	movs	r3, r0
 8001548:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800154a:	e014      	b.n	8001576 <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800154c:	f7ff fb6e 	bl	8000c2c <HAL_GetTick>
 8001550:	0002      	movs	r2, r0
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d90d      	bls.n	8001576 <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800155e:	2210      	movs	r2, #16
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800156a:	2201      	movs	r2, #1
 800156c:	431a      	orrs	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e006      	b.n	8001584 <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2204      	movs	r2, #4
 800157e:	4013      	ands	r3, r2
 8001580:	d1e4      	bne.n	800154c <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001582:	2300      	movs	r3, #0
}
 8001584:	0018      	movs	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	b004      	add	sp, #16
 800158a:	bd80      	pop	{r7, pc}

0800158c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800159e:	2250      	movs	r2, #80	; 0x50
 80015a0:	4013      	ands	r3, r2
 80015a2:	d140      	bne.n	8001626 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015a8:	2280      	movs	r2, #128	; 0x80
 80015aa:	0092      	lsls	r2, r2, #2
 80015ac:	431a      	orrs	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68da      	ldr	r2, [r3, #12]
 80015b8:	23c0      	movs	r3, #192	; 0xc0
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	4013      	ands	r3, r2
 80015be:	d12d      	bne.n	800161c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d129      	bne.n	800161c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2208      	movs	r2, #8
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d122      	bne.n	800161c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2204      	movs	r2, #4
 80015de:	4013      	ands	r3, r2
 80015e0:	d110      	bne.n	8001604 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	210c      	movs	r1, #12
 80015ee:	438a      	bics	r2, r1
 80015f0:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f6:	4a11      	ldr	r2, [pc, #68]	; (800163c <ADC_DMAConvCplt+0xb0>)
 80015f8:	4013      	ands	r3, r2
 80015fa:	2201      	movs	r2, #1
 80015fc:	431a      	orrs	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	639a      	str	r2, [r3, #56]	; 0x38
 8001602:	e00b      	b.n	800161c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001608:	2220      	movs	r2, #32
 800160a:	431a      	orrs	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001614:	2201      	movs	r2, #1
 8001616:	431a      	orrs	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	0018      	movs	r0, r3
 8001620:	f7ff f826 	bl	8000670 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001624:	e005      	b.n	8001632 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	0010      	movs	r0, r2
 8001630:	4798      	blx	r3
}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b004      	add	sp, #16
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	fffffefe 	.word	0xfffffefe

08001640 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff fd51 	bl	80010f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	46bd      	mov	sp, r7
 800165a:	b004      	add	sp, #16
 800165c:	bd80      	pop	{r7, pc}

0800165e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b084      	sub	sp, #16
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800166a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001670:	2240      	movs	r2, #64	; 0x40
 8001672:	431a      	orrs	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800167c:	2204      	movs	r2, #4
 800167e:	431a      	orrs	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	0018      	movs	r0, r3
 8001688:	f7ff fd3e 	bl	8001108 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800168c:	46c0      	nop			; (mov r8, r8)
 800168e:	46bd      	mov	sp, r7
 8001690:	b004      	add	sp, #16
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800169c:	2317      	movs	r3, #23
 800169e:	18fb      	adds	r3, r7, r3
 80016a0:	2200      	movs	r2, #0
 80016a2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2234      	movs	r2, #52	; 0x34
 80016b0:	5c9b      	ldrb	r3, [r3, r2]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d101      	bne.n	80016ba <HAL_ADCEx_Calibration_Start+0x26>
 80016b6:	2302      	movs	r3, #2
 80016b8:	e084      	b.n	80017c4 <HAL_ADCEx_Calibration_Start+0x130>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2234      	movs	r2, #52	; 0x34
 80016be:	2101      	movs	r1, #1
 80016c0:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2203      	movs	r2, #3
 80016ca:	4013      	ands	r3, r2
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d112      	bne.n	80016f6 <HAL_ADCEx_Calibration_Start+0x62>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2201      	movs	r2, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d009      	beq.n	80016f2 <HAL_ADCEx_Calibration_Start+0x5e>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	401a      	ands	r2, r3
 80016ea:	2380      	movs	r3, #128	; 0x80
 80016ec:	021b      	lsls	r3, r3, #8
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d101      	bne.n	80016f6 <HAL_ADCEx_Calibration_Start+0x62>
 80016f2:	2301      	movs	r3, #1
 80016f4:	e000      	b.n	80016f8 <HAL_ADCEx_Calibration_Start+0x64>
 80016f6:	2300      	movs	r3, #0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d152      	bne.n	80017a2 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001700:	4a32      	ldr	r2, [pc, #200]	; (80017cc <HAL_ADCEx_Calibration_Start+0x138>)
 8001702:	4013      	ands	r3, r2
 8001704:	2202      	movs	r2, #2
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	2203      	movs	r2, #3
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2103      	movs	r1, #3
 8001724:	438a      	bics	r2, r1
 8001726:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2180      	movs	r1, #128	; 0x80
 8001734:	0609      	lsls	r1, r1, #24
 8001736:	430a      	orrs	r2, r1
 8001738:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800173a:	f7ff fa77 	bl	8000c2c <HAL_GetTick>
 800173e:	0003      	movs	r3, r0
 8001740:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001742:	e014      	b.n	800176e <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001744:	f7ff fa72 	bl	8000c2c <HAL_GetTick>
 8001748:	0002      	movs	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d90d      	bls.n	800176e <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001756:	2212      	movs	r2, #18
 8001758:	4393      	bics	r3, r2
 800175a:	2210      	movs	r2, #16
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	639a      	str	r2, [r3, #56]	; 0x38
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2234      	movs	r2, #52	; 0x34
 8001766:	2100      	movs	r1, #0
 8001768:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e02a      	b.n	80017c4 <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	0fdb      	lsrs	r3, r3, #31
 8001776:	07da      	lsls	r2, r3, #31
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	061b      	lsls	r3, r3, #24
 800177c:	429a      	cmp	r2, r3
 800177e:	d0e1      	beq.n	8001744 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68d9      	ldr	r1, [r3, #12]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	430a      	orrs	r2, r1
 800178e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001794:	2203      	movs	r2, #3
 8001796:	4393      	bics	r3, r2
 8001798:	2201      	movs	r2, #1
 800179a:	431a      	orrs	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	639a      	str	r2, [r3, #56]	; 0x38
 80017a0:	e009      	b.n	80017b6 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a6:	2220      	movs	r2, #32
 80017a8:	431a      	orrs	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80017ae:	2317      	movs	r3, #23
 80017b0:	18fb      	adds	r3, r7, r3
 80017b2:	2201      	movs	r2, #1
 80017b4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2234      	movs	r2, #52	; 0x34
 80017ba:	2100      	movs	r1, #0
 80017bc:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80017be:	2317      	movs	r3, #23
 80017c0:	18fb      	adds	r3, r7, r3
 80017c2:	781b      	ldrb	r3, [r3, #0]
}
 80017c4:	0018      	movs	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	b006      	add	sp, #24
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	fffffefd 	.word	0xfffffefd

080017d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e0f0      	b.n	80019c4 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2220      	movs	r2, #32
 80017e6:	5c9b      	ldrb	r3, [r3, r2]
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d103      	bne.n	80017f6 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f7fe fe73 	bl	80004dc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2102      	movs	r1, #2
 8001802:	438a      	bics	r2, r1
 8001804:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001806:	f7ff fa11 	bl	8000c2c <HAL_GetTick>
 800180a:	0003      	movs	r3, r0
 800180c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800180e:	e013      	b.n	8001838 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001810:	f7ff fa0c 	bl	8000c2c <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b0a      	cmp	r3, #10
 800181c:	d90c      	bls.n	8001838 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001822:	2280      	movs	r2, #128	; 0x80
 8001824:	0292      	lsls	r2, r2, #10
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2220      	movs	r2, #32
 8001830:	2105      	movs	r1, #5
 8001832:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e0c5      	b.n	80019c4 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2202      	movs	r2, #2
 8001840:	4013      	ands	r3, r2
 8001842:	d1e5      	bne.n	8001810 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2101      	movs	r1, #1
 8001850:	430a      	orrs	r2, r1
 8001852:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001854:	f7ff f9ea 	bl	8000c2c <HAL_GetTick>
 8001858:	0003      	movs	r3, r0
 800185a:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800185c:	e013      	b.n	8001886 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800185e:	f7ff f9e5 	bl	8000c2c <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b0a      	cmp	r3, #10
 800186a:	d90c      	bls.n	8001886 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	2280      	movs	r2, #128	; 0x80
 8001872:	0292      	lsls	r2, r2, #10
 8001874:	431a      	orrs	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2220      	movs	r2, #32
 800187e:	2105      	movs	r1, #5
 8001880:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e09e      	b.n	80019c4 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2201      	movs	r2, #1
 800188e:	4013      	ands	r3, r2
 8001890:	d0e5      	beq.n	800185e <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	7e1b      	ldrb	r3, [r3, #24]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d108      	bne.n	80018ac <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2180      	movs	r1, #128	; 0x80
 80018a6:	430a      	orrs	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	e007      	b.n	80018bc <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2180      	movs	r1, #128	; 0x80
 80018b8:	438a      	bics	r2, r1
 80018ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7e5b      	ldrb	r3, [r3, #25]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d108      	bne.n	80018d6 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2140      	movs	r1, #64	; 0x40
 80018d0:	430a      	orrs	r2, r1
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	e007      	b.n	80018e6 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2140      	movs	r1, #64	; 0x40
 80018e2:	438a      	bics	r2, r1
 80018e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	7e9b      	ldrb	r3, [r3, #26]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d108      	bne.n	8001900 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2120      	movs	r1, #32
 80018fa:	430a      	orrs	r2, r1
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	e007      	b.n	8001910 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2120      	movs	r1, #32
 800190c:	438a      	bics	r2, r1
 800190e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	7edb      	ldrb	r3, [r3, #27]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d108      	bne.n	800192a <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2110      	movs	r1, #16
 8001924:	438a      	bics	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	e007      	b.n	800193a <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2110      	movs	r1, #16
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7f1b      	ldrb	r3, [r3, #28]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d108      	bne.n	8001954 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2108      	movs	r1, #8
 800194e:	430a      	orrs	r2, r1
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	e007      	b.n	8001964 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2108      	movs	r1, #8
 8001960:	438a      	bics	r2, r1
 8001962:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	7f5b      	ldrb	r3, [r3, #29]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d108      	bne.n	800197e <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2104      	movs	r1, #4
 8001978:	430a      	orrs	r2, r1
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	e007      	b.n	800198e <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2104      	movs	r1, #4
 800198a:	438a      	bics	r2, r1
 800198c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	689a      	ldr	r2, [r3, #8]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	431a      	orrs	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	431a      	orrs	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	0011      	movs	r1, r2
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	1e5a      	subs	r2, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2220      	movs	r2, #32
 80019be:	2101      	movs	r1, #1
 80019c0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b004      	add	sp, #16
 80019ca:	bd80      	pop	{r7, pc}

080019cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2220      	movs	r2, #32
 80019d8:	5c9b      	ldrb	r3, [r3, r2]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d12f      	bne.n	8001a40 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2220      	movs	r2, #32
 80019e4:	2102      	movs	r1, #2
 80019e6:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2101      	movs	r1, #1
 80019f4:	438a      	bics	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80019f8:	f7ff f918 	bl	8000c2c <HAL_GetTick>
 80019fc:	0003      	movs	r3, r0
 80019fe:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001a00:	e013      	b.n	8001a2a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a02:	f7ff f913 	bl	8000c2c <HAL_GetTick>
 8001a06:	0002      	movs	r2, r0
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b0a      	cmp	r3, #10
 8001a0e:	d90c      	bls.n	8001a2a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	2280      	movs	r2, #128	; 0x80
 8001a16:	0292      	lsls	r2, r2, #10
 8001a18:	431a      	orrs	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2220      	movs	r2, #32
 8001a22:	2105      	movs	r1, #5
 8001a24:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e012      	b.n	8001a50 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2201      	movs	r2, #1
 8001a32:	4013      	ands	r3, r2
 8001a34:	d1e5      	bne.n	8001a02 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	e007      	b.n	8001a50 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a44:	2280      	movs	r2, #128	; 0x80
 8001a46:	0312      	lsls	r2, r2, #12
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
  }
}
 8001a50:	0018      	movs	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	b004      	add	sp, #16
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a66:	201f      	movs	r0, #31
 8001a68:	183b      	adds	r3, r7, r0
 8001a6a:	68fa      	ldr	r2, [r7, #12]
 8001a6c:	2120      	movs	r1, #32
 8001a6e:	5c52      	ldrb	r2, [r2, r1]
 8001a70:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a7a:	183b      	adds	r3, r7, r0
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d004      	beq.n	8001a8c <HAL_CAN_AddTxMessage+0x34>
 8001a82:	183b      	adds	r3, r7, r0
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d000      	beq.n	8001a8c <HAL_CAN_AddTxMessage+0x34>
 8001a8a:	e0b7      	b.n	8001bfc <HAL_CAN_AddTxMessage+0x1a4>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	2380      	movs	r3, #128	; 0x80
 8001a90:	04db      	lsls	r3, r3, #19
 8001a92:	4013      	ands	r3, r2
 8001a94:	d10a      	bne.n	8001aac <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	2380      	movs	r3, #128	; 0x80
 8001a9a:	051b      	lsls	r3, r3, #20
 8001a9c:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a9e:	d105      	bne.n	8001aac <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	2380      	movs	r3, #128	; 0x80
 8001aa4:	055b      	lsls	r3, r3, #21
 8001aa6:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001aa8:	d100      	bne.n	8001aac <HAL_CAN_AddTxMessage+0x54>
 8001aaa:	e09e      	b.n	8001bea <HAL_CAN_AddTxMessage+0x192>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	0e1b      	lsrs	r3, r3, #24
 8001ab0:	2203      	movs	r2, #3
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d908      	bls.n	8001ace <HAL_CAN_AddTxMessage+0x76>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac0:	2280      	movs	r2, #128	; 0x80
 8001ac2:	0412      	lsls	r2, r2, #16
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e09e      	b.n	8001c0c <HAL_CAN_AddTxMessage+0x1b4>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001ace:	2201      	movs	r2, #1
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	409a      	lsls	r2, r3
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d10c      	bne.n	8001afa <HAL_CAN_AddTxMessage+0xa2>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4311      	orrs	r1, r2
 8001af0:	697a      	ldr	r2, [r7, #20]
 8001af2:	3218      	adds	r2, #24
 8001af4:	0112      	lsls	r2, r2, #4
 8001af6:	50d1      	str	r1, [r2, r3]
 8001af8:	e00f      	b.n	8001b1a <HAL_CAN_AddTxMessage+0xc2>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b04:	431a      	orrs	r2, r3
 8001b06:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001b10:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	3218      	adds	r2, #24
 8001b16:	0112      	lsls	r2, r2, #4
 8001b18:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6819      	ldr	r1, [r3, #0]
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	691a      	ldr	r2, [r3, #16]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3318      	adds	r3, #24
 8001b26:	011b      	lsls	r3, r3, #4
 8001b28:	18cb      	adds	r3, r1, r3
 8001b2a:	3304      	adds	r3, #4
 8001b2c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	7d1b      	ldrb	r3, [r3, #20]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d112      	bne.n	8001b5c <HAL_CAN_AddTxMessage+0x104>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	3318      	adds	r3, #24
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	18d3      	adds	r3, r2, r3
 8001b42:	3304      	adds	r3, #4
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	6819      	ldr	r1, [r3, #0]
 8001b4a:	2380      	movs	r3, #128	; 0x80
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3318      	adds	r3, #24
 8001b54:	011b      	lsls	r3, r3, #4
 8001b56:	18cb      	adds	r3, r1, r3
 8001b58:	3304      	adds	r3, #4
 8001b5a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3307      	adds	r3, #7
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	061a      	lsls	r2, r3, #24
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3306      	adds	r3, #6
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	041b      	lsls	r3, r3, #16
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3305      	adds	r3, #5
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	431a      	orrs	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	0019      	movs	r1, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6818      	ldr	r0, [r3, #0]
 8001b84:	430a      	orrs	r2, r1
 8001b86:	6979      	ldr	r1, [r7, #20]
 8001b88:	23c6      	movs	r3, #198	; 0xc6
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	0109      	lsls	r1, r1, #4
 8001b8e:	1841      	adds	r1, r0, r1
 8001b90:	18cb      	adds	r3, r1, r3
 8001b92:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3303      	adds	r3, #3
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	061a      	lsls	r2, r3, #24
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3302      	adds	r3, #2
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	041b      	lsls	r3, r3, #16
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	021b      	lsls	r3, r3, #8
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	6979      	ldr	r1, [r7, #20]
 8001bbe:	23c4      	movs	r3, #196	; 0xc4
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	0109      	lsls	r1, r1, #4
 8001bc4:	1841      	adds	r1, r0, r1
 8001bc6:	18cb      	adds	r3, r1, r3
 8001bc8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	3218      	adds	r2, #24
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	58d2      	ldr	r2, [r2, r3]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2101      	movs	r1, #1
 8001bdc:	4311      	orrs	r1, r2
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	3218      	adds	r2, #24
 8001be2:	0112      	lsls	r2, r2, #4
 8001be4:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e010      	b.n	8001c0c <HAL_CAN_AddTxMessage+0x1b4>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bee:	2280      	movs	r2, #128	; 0x80
 8001bf0:	0392      	lsls	r2, r2, #14
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e007      	b.n	8001c0c <HAL_CAN_AddTxMessage+0x1b4>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	2280      	movs	r2, #128	; 0x80
 8001c02:	02d2      	lsls	r2, r2, #11
 8001c04:	431a      	orrs	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
  }
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b008      	add	sp, #32
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
 8001c20:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c22:	2017      	movs	r0, #23
 8001c24:	183b      	adds	r3, r7, r0
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	2120      	movs	r1, #32
 8001c2a:	5c52      	ldrb	r2, [r2, r1]
 8001c2c:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c2e:	0002      	movs	r2, r0
 8001c30:	18bb      	adds	r3, r7, r2
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d004      	beq.n	8001c42 <HAL_CAN_GetRxMessage+0x2e>
 8001c38:	18bb      	adds	r3, r7, r2
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d000      	beq.n	8001c42 <HAL_CAN_GetRxMessage+0x2e>
 8001c40:	e0f8      	b.n	8001e34 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d10e      	bne.n	8001c66 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	2203      	movs	r2, #3
 8001c50:	4013      	ands	r3, r2
 8001c52:	d117      	bne.n	8001c84 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c58:	2280      	movs	r2, #128	; 0x80
 8001c5a:	0392      	lsls	r2, r2, #14
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e0ee      	b.n	8001e44 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	2203      	movs	r2, #3
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d108      	bne.n	8001c84 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c76:	2280      	movs	r2, #128	; 0x80
 8001c78:	0392      	lsls	r2, r2, #14
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e0df      	b.n	8001e44 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	321b      	adds	r2, #27
 8001c8c:	0112      	lsls	r2, r2, #4
 8001c8e:	58d3      	ldr	r3, [r2, r3]
 8001c90:	2204      	movs	r2, #4
 8001c92:	401a      	ands	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10b      	bne.n	8001cb8 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	321b      	adds	r2, #27
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	58d3      	ldr	r3, [r2, r3]
 8001cac:	0d5b      	lsrs	r3, r3, #21
 8001cae:	055b      	lsls	r3, r3, #21
 8001cb0:	0d5a      	lsrs	r2, r3, #21
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	e00a      	b.n	8001cce <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68ba      	ldr	r2, [r7, #8]
 8001cbe:	321b      	adds	r2, #27
 8001cc0:	0112      	lsls	r2, r2, #4
 8001cc2:	58d3      	ldr	r3, [r2, r3]
 8001cc4:	08db      	lsrs	r3, r3, #3
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	08da      	lsrs	r2, r3, #3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	321b      	adds	r2, #27
 8001cd6:	0112      	lsls	r2, r2, #4
 8001cd8:	58d3      	ldr	r3, [r2, r3]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	401a      	ands	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	331b      	adds	r3, #27
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	18d3      	adds	r3, r2, r3
 8001cee:	3304      	adds	r3, #4
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	220f      	movs	r2, #15
 8001cf4:	401a      	ands	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	331b      	adds	r3, #27
 8001d02:	011b      	lsls	r3, r3, #4
 8001d04:	18d3      	adds	r3, r2, r3
 8001d06:	3304      	adds	r3, #4
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	0a1b      	lsrs	r3, r3, #8
 8001d0c:	22ff      	movs	r2, #255	; 0xff
 8001d0e:	401a      	ands	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	331b      	adds	r3, #27
 8001d1c:	011b      	lsls	r3, r3, #4
 8001d1e:	18d3      	adds	r3, r2, r3
 8001d20:	3304      	adds	r3, #4
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	0c1b      	lsrs	r3, r3, #16
 8001d26:	041b      	lsls	r3, r3, #16
 8001d28:	0c1a      	lsrs	r2, r3, #16
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6819      	ldr	r1, [r3, #0]
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	23dc      	movs	r3, #220	; 0xdc
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	0112      	lsls	r2, r2, #4
 8001d3a:	188a      	adds	r2, r1, r2
 8001d3c:	18d3      	adds	r3, r2, r3
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6819      	ldr	r1, [r3, #0]
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	23dc      	movs	r3, #220	; 0xdc
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	0112      	lsls	r2, r2, #4
 8001d52:	188a      	adds	r2, r1, r2
 8001d54:	18d3      	adds	r3, r2, r3
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	0a1a      	lsrs	r2, r3, #8
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6819      	ldr	r1, [r3, #0]
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	23dc      	movs	r3, #220	; 0xdc
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	0112      	lsls	r2, r2, #4
 8001d6e:	188a      	adds	r2, r1, r2
 8001d70:	18d3      	adds	r3, r2, r3
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	0c1a      	lsrs	r2, r3, #16
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	3302      	adds	r3, #2
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6819      	ldr	r1, [r3, #0]
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	23dc      	movs	r3, #220	; 0xdc
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	0112      	lsls	r2, r2, #4
 8001d8a:	188a      	adds	r2, r1, r2
 8001d8c:	18d3      	adds	r3, r2, r3
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	0e1a      	lsrs	r2, r3, #24
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	3303      	adds	r3, #3
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6819      	ldr	r1, [r3, #0]
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	23de      	movs	r3, #222	; 0xde
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	0112      	lsls	r2, r2, #4
 8001da6:	188a      	adds	r2, r1, r2
 8001da8:	18d3      	adds	r3, r2, r3
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	3304      	adds	r3, #4
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6819      	ldr	r1, [r3, #0]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	23de      	movs	r3, #222	; 0xde
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	0112      	lsls	r2, r2, #4
 8001dc0:	188a      	adds	r2, r1, r2
 8001dc2:	18d3      	adds	r3, r2, r3
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	0a1a      	lsrs	r2, r3, #8
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	3305      	adds	r3, #5
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	68ba      	ldr	r2, [r7, #8]
 8001dd6:	23de      	movs	r3, #222	; 0xde
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	0112      	lsls	r2, r2, #4
 8001ddc:	188a      	adds	r2, r1, r2
 8001dde:	18d3      	adds	r3, r2, r3
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	0c1a      	lsrs	r2, r3, #16
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	3306      	adds	r3, #6
 8001de8:	b2d2      	uxtb	r2, r2
 8001dea:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6819      	ldr	r1, [r3, #0]
 8001df0:	68ba      	ldr	r2, [r7, #8]
 8001df2:	23de      	movs	r3, #222	; 0xde
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	0112      	lsls	r2, r2, #4
 8001df8:	188a      	adds	r2, r1, r2
 8001dfa:	18d3      	adds	r3, r2, r3
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	0e1a      	lsrs	r2, r3, #24
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	3307      	adds	r3, #7
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d108      	bne.n	8001e20 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2120      	movs	r1, #32
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	e007      	b.n	8001e30 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2120      	movs	r1, #32
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	e007      	b.n	8001e44 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	2280      	movs	r2, #128	; 0x80
 8001e3a:	02d2      	lsls	r2, r2, #11
 8001e3c:	431a      	orrs	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
  }
}
 8001e44:	0018      	movs	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	b006      	add	sp, #24
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e56:	200f      	movs	r0, #15
 8001e58:	183b      	adds	r3, r7, r0
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	2120      	movs	r1, #32
 8001e5e:	5c52      	ldrb	r2, [r2, r1]
 8001e60:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e62:	0002      	movs	r2, r0
 8001e64:	18bb      	adds	r3, r7, r2
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d003      	beq.n	8001e74 <HAL_CAN_ActivateNotification+0x28>
 8001e6c:	18bb      	adds	r3, r7, r2
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d109      	bne.n	8001e88 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6959      	ldr	r1, [r3, #20]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	e007      	b.n	8001e98 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8c:	2280      	movs	r2, #128	; 0x80
 8001e8e:	02d2      	lsls	r2, r2, #11
 8001e90:	431a      	orrs	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
  }
}
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b004      	add	sp, #16
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	; 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001edc:	6a3b      	ldr	r3, [r7, #32]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d100      	bne.n	8001ee6 <HAL_CAN_IRQHandler+0x46>
 8001ee4:	e084      	b.n	8001ff0 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4013      	ands	r3, r2
 8001eec:	d024      	beq.n	8001f38 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	4013      	ands	r3, r2
 8001efc:	d004      	beq.n	8001f08 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	0018      	movs	r0, r3
 8001f02:	f000 f981 	bl	8002208 <HAL_CAN_TxMailbox0CompleteCallback>
 8001f06:	e017      	b.n	8001f38 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d005      	beq.n	8001f1c <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f12:	2280      	movs	r2, #128	; 0x80
 8001f14:	0112      	lsls	r2, r2, #4
 8001f16:	4313      	orrs	r3, r2
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
 8001f1a:	e00d      	b.n	8001f38 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	2208      	movs	r2, #8
 8001f20:	4013      	ands	r3, r2
 8001f22:	d005      	beq.n	8001f30 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f26:	2280      	movs	r2, #128	; 0x80
 8001f28:	0152      	lsls	r2, r2, #5
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2e:	e003      	b.n	8001f38 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	0018      	movs	r0, r3
 8001f34:	f000 f980 	bl	8002238 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	2380      	movs	r3, #128	; 0x80
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	4013      	ands	r3, r2
 8001f40:	d028      	beq.n	8001f94 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2280      	movs	r2, #128	; 0x80
 8001f48:	0052      	lsls	r2, r2, #1
 8001f4a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	2380      	movs	r3, #128	; 0x80
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4013      	ands	r3, r2
 8001f54:	d004      	beq.n	8001f60 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	0018      	movs	r0, r3
 8001f5a:	f000 f95d 	bl	8002218 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f5e:	e019      	b.n	8001f94 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	2380      	movs	r3, #128	; 0x80
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	4013      	ands	r3, r2
 8001f68:	d005      	beq.n	8001f76 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	2280      	movs	r2, #128	; 0x80
 8001f6e:	0192      	lsls	r2, r2, #6
 8001f70:	4313      	orrs	r3, r2
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
 8001f74:	e00e      	b.n	8001f94 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	2380      	movs	r3, #128	; 0x80
 8001f7a:	011b      	lsls	r3, r3, #4
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d005      	beq.n	8001f8c <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f82:	2280      	movs	r2, #128	; 0x80
 8001f84:	01d2      	lsls	r2, r2, #7
 8001f86:	4313      	orrs	r3, r2
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
 8001f8a:	e003      	b.n	8001f94 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	0018      	movs	r0, r3
 8001f90:	f000 f95a 	bl	8002248 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	025b      	lsls	r3, r3, #9
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d028      	beq.n	8001ff0 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2280      	movs	r2, #128	; 0x80
 8001fa4:	0252      	lsls	r2, r2, #9
 8001fa6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	2380      	movs	r3, #128	; 0x80
 8001fac:	029b      	lsls	r3, r3, #10
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d004      	beq.n	8001fbc <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f000 f937 	bl	8002228 <HAL_CAN_TxMailbox2CompleteCallback>
 8001fba:	e019      	b.n	8001ff0 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	2380      	movs	r3, #128	; 0x80
 8001fc0:	02db      	lsls	r3, r3, #11
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d005      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	2280      	movs	r2, #128	; 0x80
 8001fca:	0212      	lsls	r2, r2, #8
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	627b      	str	r3, [r7, #36]	; 0x24
 8001fd0:	e00e      	b.n	8001ff0 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	031b      	lsls	r3, r3, #12
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d005      	beq.n	8001fe8 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fde:	2280      	movs	r2, #128	; 0x80
 8001fe0:	0252      	lsls	r2, r2, #9
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe6:	e003      	b.n	8001ff0 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	0018      	movs	r0, r3
 8001fec:	f000 f934 	bl	8002258 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001ff0:	6a3b      	ldr	r3, [r7, #32]
 8001ff2:	2208      	movs	r2, #8
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d00c      	beq.n	8002012 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	2210      	movs	r2, #16
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d008      	beq.n	8002012 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002002:	2280      	movs	r2, #128	; 0x80
 8002004:	0092      	lsls	r2, r2, #2
 8002006:	4313      	orrs	r3, r2
 8002008:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2210      	movs	r2, #16
 8002010:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	2204      	movs	r2, #4
 8002016:	4013      	ands	r3, r2
 8002018:	d00b      	beq.n	8002032 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	2208      	movs	r2, #8
 800201e:	4013      	ands	r3, r2
 8002020:	d007      	beq.n	8002032 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2208      	movs	r2, #8
 8002028:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	0018      	movs	r0, r3
 800202e:	f000 f91b 	bl	8002268 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002032:	6a3b      	ldr	r3, [r7, #32]
 8002034:	2202      	movs	r2, #2
 8002036:	4013      	ands	r3, r2
 8002038:	d009      	beq.n	800204e <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	2203      	movs	r2, #3
 8002042:	4013      	ands	r3, r2
 8002044:	d003      	beq.n	800204e <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	0018      	movs	r0, r3
 800204a:	f7fe fb1f 	bl	800068c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800204e:	6a3b      	ldr	r3, [r7, #32]
 8002050:	2240      	movs	r2, #64	; 0x40
 8002052:	4013      	ands	r3, r2
 8002054:	d00c      	beq.n	8002070 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	2210      	movs	r2, #16
 800205a:	4013      	ands	r3, r2
 800205c:	d008      	beq.n	8002070 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800205e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002060:	2280      	movs	r2, #128	; 0x80
 8002062:	00d2      	lsls	r2, r2, #3
 8002064:	4313      	orrs	r3, r2
 8002066:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2210      	movs	r2, #16
 800206e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002070:	6a3b      	ldr	r3, [r7, #32]
 8002072:	2220      	movs	r2, #32
 8002074:	4013      	ands	r3, r2
 8002076:	d00b      	beq.n	8002090 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	2208      	movs	r2, #8
 800207c:	4013      	ands	r3, r2
 800207e:	d007      	beq.n	8002090 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2208      	movs	r2, #8
 8002086:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	0018      	movs	r0, r3
 800208c:	f000 f8fc 	bl	8002288 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	2210      	movs	r2, #16
 8002094:	4013      	ands	r3, r2
 8002096:	d009      	beq.n	80020ac <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	2203      	movs	r2, #3
 80020a0:	4013      	ands	r3, r2
 80020a2:	d003      	beq.n	80020ac <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 f8e6 	bl	8002278 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80020ac:	6a3a      	ldr	r2, [r7, #32]
 80020ae:	2380      	movs	r3, #128	; 0x80
 80020b0:	029b      	lsls	r3, r3, #10
 80020b2:	4013      	ands	r3, r2
 80020b4:	d00b      	beq.n	80020ce <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	2210      	movs	r2, #16
 80020ba:	4013      	ands	r3, r2
 80020bc:	d007      	beq.n	80020ce <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2210      	movs	r2, #16
 80020c4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	0018      	movs	r0, r3
 80020ca:	f000 f8e5 	bl	8002298 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80020ce:	6a3a      	ldr	r2, [r7, #32]
 80020d0:	2380      	movs	r3, #128	; 0x80
 80020d2:	025b      	lsls	r3, r3, #9
 80020d4:	4013      	ands	r3, r2
 80020d6:	d00b      	beq.n	80020f0 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	2208      	movs	r2, #8
 80020dc:	4013      	ands	r3, r2
 80020de:	d007      	beq.n	80020f0 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2208      	movs	r2, #8
 80020e6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 f8dc 	bl	80022a8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020f0:	6a3a      	ldr	r2, [r7, #32]
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	021b      	lsls	r3, r3, #8
 80020f6:	4013      	ands	r3, r2
 80020f8:	d100      	bne.n	80020fc <HAL_CAN_IRQHandler+0x25c>
 80020fa:	e074      	b.n	80021e6 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	2204      	movs	r2, #4
 8002100:	4013      	ands	r3, r2
 8002102:	d100      	bne.n	8002106 <HAL_CAN_IRQHandler+0x266>
 8002104:	e06b      	b.n	80021de <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002106:	6a3a      	ldr	r2, [r7, #32]
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	4013      	ands	r3, r2
 800210e:	d007      	beq.n	8002120 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2201      	movs	r2, #1
 8002114:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002116:	d003      	beq.n	8002120 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	2201      	movs	r2, #1
 800211c:	4313      	orrs	r3, r2
 800211e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002120:	6a3a      	ldr	r2, [r7, #32]
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4013      	ands	r3, r2
 8002128:	d007      	beq.n	800213a <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2202      	movs	r2, #2
 800212e:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002130:	d003      	beq.n	800213a <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002134:	2202      	movs	r2, #2
 8002136:	4313      	orrs	r3, r2
 8002138:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800213a:	6a3a      	ldr	r2, [r7, #32]
 800213c:	2380      	movs	r3, #128	; 0x80
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	4013      	ands	r3, r2
 8002142:	d007      	beq.n	8002154 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2204      	movs	r2, #4
 8002148:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800214a:	d003      	beq.n	8002154 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214e:	2204      	movs	r2, #4
 8002150:	4313      	orrs	r3, r2
 8002152:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002154:	6a3a      	ldr	r2, [r7, #32]
 8002156:	2380      	movs	r3, #128	; 0x80
 8002158:	011b      	lsls	r3, r3, #4
 800215a:	4013      	ands	r3, r2
 800215c:	d03f      	beq.n	80021de <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2270      	movs	r2, #112	; 0x70
 8002162:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002164:	d03b      	beq.n	80021de <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2270      	movs	r2, #112	; 0x70
 800216a:	4013      	ands	r3, r2
 800216c:	2b60      	cmp	r3, #96	; 0x60
 800216e:	d027      	beq.n	80021c0 <HAL_CAN_IRQHandler+0x320>
 8002170:	d82c      	bhi.n	80021cc <HAL_CAN_IRQHandler+0x32c>
 8002172:	2b50      	cmp	r3, #80	; 0x50
 8002174:	d01f      	beq.n	80021b6 <HAL_CAN_IRQHandler+0x316>
 8002176:	d829      	bhi.n	80021cc <HAL_CAN_IRQHandler+0x32c>
 8002178:	2b40      	cmp	r3, #64	; 0x40
 800217a:	d017      	beq.n	80021ac <HAL_CAN_IRQHandler+0x30c>
 800217c:	d826      	bhi.n	80021cc <HAL_CAN_IRQHandler+0x32c>
 800217e:	2b30      	cmp	r3, #48	; 0x30
 8002180:	d00f      	beq.n	80021a2 <HAL_CAN_IRQHandler+0x302>
 8002182:	d823      	bhi.n	80021cc <HAL_CAN_IRQHandler+0x32c>
 8002184:	2b10      	cmp	r3, #16
 8002186:	d002      	beq.n	800218e <HAL_CAN_IRQHandler+0x2ee>
 8002188:	2b20      	cmp	r3, #32
 800218a:	d005      	beq.n	8002198 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800218c:	e01e      	b.n	80021cc <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	2208      	movs	r2, #8
 8002192:	4313      	orrs	r3, r2
 8002194:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002196:	e01a      	b.n	80021ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219a:	2210      	movs	r2, #16
 800219c:	4313      	orrs	r3, r2
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021a0:	e015      	b.n	80021ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	2220      	movs	r2, #32
 80021a6:	4313      	orrs	r3, r2
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021aa:	e010      	b.n	80021ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 80021ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ae:	2240      	movs	r2, #64	; 0x40
 80021b0:	4313      	orrs	r3, r2
 80021b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021b4:	e00b      	b.n	80021ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 80021b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b8:	2280      	movs	r2, #128	; 0x80
 80021ba:	4313      	orrs	r3, r2
 80021bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021be:	e006      	b.n	80021ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 80021c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c2:	2280      	movs	r2, #128	; 0x80
 80021c4:	0052      	lsls	r2, r2, #1
 80021c6:	4313      	orrs	r3, r2
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80021ca:	e000      	b.n	80021ce <HAL_CAN_IRQHandler+0x32e>
            break;
 80021cc:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	699a      	ldr	r2, [r3, #24]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2170      	movs	r1, #112	; 0x70
 80021da:	438a      	bics	r2, r1
 80021dc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2204      	movs	r2, #4
 80021e4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d009      	beq.n	8002200 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f000 f85c 	bl	80022b8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002200:	46c0      	nop			; (mov r8, r8)
 8002202:	46bd      	mov	sp, r7
 8002204:	b00a      	add	sp, #40	; 0x28
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002210:	46c0      	nop			; (mov r8, r8)
 8002212:	46bd      	mov	sp, r7
 8002214:	b002      	add	sp, #8
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002220:	46c0      	nop			; (mov r8, r8)
 8002222:	46bd      	mov	sp, r7
 8002224:	b002      	add	sp, #8
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002230:	46c0      	nop			; (mov r8, r8)
 8002232:	46bd      	mov	sp, r7
 8002234:	b002      	add	sp, #8
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002240:	46c0      	nop			; (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	b002      	add	sp, #8
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002250:	46c0      	nop			; (mov r8, r8)
 8002252:	46bd      	mov	sp, r7
 8002254:	b002      	add	sp, #8
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002260:	46c0      	nop			; (mov r8, r8)
 8002262:	46bd      	mov	sp, r7
 8002264:	b002      	add	sp, #8
 8002266:	bd80      	pop	{r7, pc}

08002268 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002270:	46c0      	nop			; (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b002      	add	sp, #8
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002280:	46c0      	nop			; (mov r8, r8)
 8002282:	46bd      	mov	sp, r7
 8002284:	b002      	add	sp, #8
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002290:	46c0      	nop			; (mov r8, r8)
 8002292:	46bd      	mov	sp, r7
 8002294:	b002      	add	sp, #8
 8002296:	bd80      	pop	{r7, pc}

08002298 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80022a0:	46c0      	nop			; (mov r8, r8)
 80022a2:	46bd      	mov	sp, r7
 80022a4:	b002      	add	sp, #8
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80022b0:	46c0      	nop			; (mov r8, r8)
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b002      	add	sp, #8
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80022c0:	46c0      	nop			; (mov r8, r8)
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	0002      	movs	r2, r0
 80022d0:	1dfb      	adds	r3, r7, #7
 80022d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b7f      	cmp	r3, #127	; 0x7f
 80022da:	d809      	bhi.n	80022f0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022dc:	1dfb      	adds	r3, r7, #7
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	001a      	movs	r2, r3
 80022e2:	231f      	movs	r3, #31
 80022e4:	401a      	ands	r2, r3
 80022e6:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <__NVIC_EnableIRQ+0x30>)
 80022e8:	2101      	movs	r1, #1
 80022ea:	4091      	lsls	r1, r2
 80022ec:	000a      	movs	r2, r1
 80022ee:	601a      	str	r2, [r3, #0]
  }
}
 80022f0:	46c0      	nop			; (mov r8, r8)
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b002      	add	sp, #8
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	e000e100 	.word	0xe000e100

080022fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022fc:	b590      	push	{r4, r7, lr}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	0002      	movs	r2, r0
 8002304:	6039      	str	r1, [r7, #0]
 8002306:	1dfb      	adds	r3, r7, #7
 8002308:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800230a:	1dfb      	adds	r3, r7, #7
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	2b7f      	cmp	r3, #127	; 0x7f
 8002310:	d828      	bhi.n	8002364 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002312:	4a2f      	ldr	r2, [pc, #188]	; (80023d0 <__NVIC_SetPriority+0xd4>)
 8002314:	1dfb      	adds	r3, r7, #7
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	b25b      	sxtb	r3, r3
 800231a:	089b      	lsrs	r3, r3, #2
 800231c:	33c0      	adds	r3, #192	; 0xc0
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	589b      	ldr	r3, [r3, r2]
 8002322:	1dfa      	adds	r2, r7, #7
 8002324:	7812      	ldrb	r2, [r2, #0]
 8002326:	0011      	movs	r1, r2
 8002328:	2203      	movs	r2, #3
 800232a:	400a      	ands	r2, r1
 800232c:	00d2      	lsls	r2, r2, #3
 800232e:	21ff      	movs	r1, #255	; 0xff
 8002330:	4091      	lsls	r1, r2
 8002332:	000a      	movs	r2, r1
 8002334:	43d2      	mvns	r2, r2
 8002336:	401a      	ands	r2, r3
 8002338:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	019b      	lsls	r3, r3, #6
 800233e:	22ff      	movs	r2, #255	; 0xff
 8002340:	401a      	ands	r2, r3
 8002342:	1dfb      	adds	r3, r7, #7
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	0018      	movs	r0, r3
 8002348:	2303      	movs	r3, #3
 800234a:	4003      	ands	r3, r0
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002350:	481f      	ldr	r0, [pc, #124]	; (80023d0 <__NVIC_SetPriority+0xd4>)
 8002352:	1dfb      	adds	r3, r7, #7
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b25b      	sxtb	r3, r3
 8002358:	089b      	lsrs	r3, r3, #2
 800235a:	430a      	orrs	r2, r1
 800235c:	33c0      	adds	r3, #192	; 0xc0
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002362:	e031      	b.n	80023c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002364:	4a1b      	ldr	r2, [pc, #108]	; (80023d4 <__NVIC_SetPriority+0xd8>)
 8002366:	1dfb      	adds	r3, r7, #7
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	0019      	movs	r1, r3
 800236c:	230f      	movs	r3, #15
 800236e:	400b      	ands	r3, r1
 8002370:	3b08      	subs	r3, #8
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	3306      	adds	r3, #6
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	18d3      	adds	r3, r2, r3
 800237a:	3304      	adds	r3, #4
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	1dfa      	adds	r2, r7, #7
 8002380:	7812      	ldrb	r2, [r2, #0]
 8002382:	0011      	movs	r1, r2
 8002384:	2203      	movs	r2, #3
 8002386:	400a      	ands	r2, r1
 8002388:	00d2      	lsls	r2, r2, #3
 800238a:	21ff      	movs	r1, #255	; 0xff
 800238c:	4091      	lsls	r1, r2
 800238e:	000a      	movs	r2, r1
 8002390:	43d2      	mvns	r2, r2
 8002392:	401a      	ands	r2, r3
 8002394:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	019b      	lsls	r3, r3, #6
 800239a:	22ff      	movs	r2, #255	; 0xff
 800239c:	401a      	ands	r2, r3
 800239e:	1dfb      	adds	r3, r7, #7
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	0018      	movs	r0, r3
 80023a4:	2303      	movs	r3, #3
 80023a6:	4003      	ands	r3, r0
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023ac:	4809      	ldr	r0, [pc, #36]	; (80023d4 <__NVIC_SetPriority+0xd8>)
 80023ae:	1dfb      	adds	r3, r7, #7
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	001c      	movs	r4, r3
 80023b4:	230f      	movs	r3, #15
 80023b6:	4023      	ands	r3, r4
 80023b8:	3b08      	subs	r3, #8
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	430a      	orrs	r2, r1
 80023be:	3306      	adds	r3, #6
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	18c3      	adds	r3, r0, r3
 80023c4:	3304      	adds	r3, #4
 80023c6:	601a      	str	r2, [r3, #0]
}
 80023c8:	46c0      	nop			; (mov r8, r8)
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b003      	add	sp, #12
 80023ce:	bd90      	pop	{r4, r7, pc}
 80023d0:	e000e100 	.word	0xe000e100
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	1e5a      	subs	r2, r3, #1
 80023e4:	2380      	movs	r3, #128	; 0x80
 80023e6:	045b      	lsls	r3, r3, #17
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d301      	bcc.n	80023f0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ec:	2301      	movs	r3, #1
 80023ee:	e010      	b.n	8002412 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023f0:	4b0a      	ldr	r3, [pc, #40]	; (800241c <SysTick_Config+0x44>)
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	3a01      	subs	r2, #1
 80023f6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f8:	2301      	movs	r3, #1
 80023fa:	425b      	negs	r3, r3
 80023fc:	2103      	movs	r1, #3
 80023fe:	0018      	movs	r0, r3
 8002400:	f7ff ff7c 	bl	80022fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <SysTick_Config+0x44>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800240a:	4b04      	ldr	r3, [pc, #16]	; (800241c <SysTick_Config+0x44>)
 800240c:	2207      	movs	r2, #7
 800240e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002410:	2300      	movs	r3, #0
}
 8002412:	0018      	movs	r0, r3
 8002414:	46bd      	mov	sp, r7
 8002416:	b002      	add	sp, #8
 8002418:	bd80      	pop	{r7, pc}
 800241a:	46c0      	nop			; (mov r8, r8)
 800241c:	e000e010 	.word	0xe000e010

08002420 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
 800242a:	210f      	movs	r1, #15
 800242c:	187b      	adds	r3, r7, r1
 800242e:	1c02      	adds	r2, r0, #0
 8002430:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	187b      	adds	r3, r7, r1
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b25b      	sxtb	r3, r3
 800243a:	0011      	movs	r1, r2
 800243c:	0018      	movs	r0, r3
 800243e:	f7ff ff5d 	bl	80022fc <__NVIC_SetPriority>
}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b004      	add	sp, #16
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	0002      	movs	r2, r0
 8002452:	1dfb      	adds	r3, r7, #7
 8002454:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002456:	1dfb      	adds	r3, r7, #7
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b25b      	sxtb	r3, r3
 800245c:	0018      	movs	r0, r3
 800245e:	f7ff ff33 	bl	80022c8 <__NVIC_EnableIRQ>
}
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	46bd      	mov	sp, r7
 8002466:	b002      	add	sp, #8
 8002468:	bd80      	pop	{r7, pc}

0800246a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b082      	sub	sp, #8
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	0018      	movs	r0, r3
 8002476:	f7ff ffaf 	bl	80023d8 <SysTick_Config>
 800247a:	0003      	movs	r3, r0
}
 800247c:	0018      	movs	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	b002      	add	sp, #8
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e036      	b.n	8002508 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2221      	movs	r2, #33	; 0x21
 800249e:	2102      	movs	r1, #2
 80024a0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	4a18      	ldr	r2, [pc, #96]	; (8002510 <HAL_DMA_Init+0x8c>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80024ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	4313      	orrs	r3, r2
 80024de:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	0018      	movs	r0, r3
 80024ec:	f000 f97e 	bl	80027ec <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2221      	movs	r2, #33	; 0x21
 80024fa:	2101      	movs	r1, #1
 80024fc:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2220      	movs	r2, #32
 8002502:	2100      	movs	r1, #0
 8002504:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}  
 8002508:	0018      	movs	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	b004      	add	sp, #16
 800250e:	bd80      	pop	{r7, pc}
 8002510:	ffffc00f 	.word	0xffffc00f

08002514 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002522:	2317      	movs	r3, #23
 8002524:	18fb      	adds	r3, r7, r3
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2220      	movs	r2, #32
 800252e:	5c9b      	ldrb	r3, [r3, r2]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <HAL_DMA_Start_IT+0x24>
 8002534:	2302      	movs	r3, #2
 8002536:	e04f      	b.n	80025d8 <HAL_DMA_Start_IT+0xc4>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2220      	movs	r2, #32
 800253c:	2101      	movs	r1, #1
 800253e:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2221      	movs	r2, #33	; 0x21
 8002544:	5c9b      	ldrb	r3, [r3, r2]
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b01      	cmp	r3, #1
 800254a:	d13a      	bne.n	80025c2 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2221      	movs	r2, #33	; 0x21
 8002550:	2102      	movs	r1, #2
 8002552:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2101      	movs	r1, #1
 8002566:	438a      	bics	r2, r1
 8002568:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	68b9      	ldr	r1, [r7, #8]
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f000 f90f 	bl	8002794 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257a:	2b00      	cmp	r3, #0
 800257c:	d008      	beq.n	8002590 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	210e      	movs	r1, #14
 800258a:	430a      	orrs	r2, r1
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	e00f      	b.n	80025b0 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	210a      	movs	r1, #10
 800259c:	430a      	orrs	r2, r1
 800259e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2104      	movs	r1, #4
 80025ac:	438a      	bics	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2101      	movs	r1, #1
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	e007      	b.n	80025d2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2220      	movs	r2, #32
 80025c6:	2100      	movs	r1, #0
 80025c8:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80025ca:	2317      	movs	r3, #23
 80025cc:	18fb      	adds	r3, r7, r3
 80025ce:	2202      	movs	r2, #2
 80025d0:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80025d2:	2317      	movs	r3, #23
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	781b      	ldrb	r3, [r3, #0]
} 
 80025d8:	0018      	movs	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	b006      	add	sp, #24
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2221      	movs	r2, #33	; 0x21
 80025ec:	5c9b      	ldrb	r3, [r3, r2]
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d008      	beq.n	8002606 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2204      	movs	r2, #4
 80025f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2220      	movs	r2, #32
 80025fe:	2100      	movs	r1, #0
 8002600:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e020      	b.n	8002648 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	210e      	movs	r1, #14
 8002612:	438a      	bics	r2, r1
 8002614:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2101      	movs	r1, #1
 8002622:	438a      	bics	r2, r1
 8002624:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800262e:	2101      	movs	r1, #1
 8002630:	4091      	lsls	r1, r2
 8002632:	000a      	movs	r2, r1
 8002634:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2221      	movs	r2, #33	; 0x21
 800263a:	2101      	movs	r1, #1
 800263c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2220      	movs	r2, #32
 8002642:	2100      	movs	r1, #0
 8002644:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	0018      	movs	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	b002      	add	sp, #8
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266c:	2204      	movs	r2, #4
 800266e:	409a      	lsls	r2, r3
 8002670:	0013      	movs	r3, r2
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	4013      	ands	r3, r2
 8002676:	d024      	beq.n	80026c2 <HAL_DMA_IRQHandler+0x72>
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2204      	movs	r2, #4
 800267c:	4013      	ands	r3, r2
 800267e:	d020      	beq.n	80026c2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2220      	movs	r2, #32
 8002688:	4013      	ands	r3, r2
 800268a:	d107      	bne.n	800269c <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2104      	movs	r1, #4
 8002698:	438a      	bics	r2, r1
 800269a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026a4:	2104      	movs	r1, #4
 80026a6:	4091      	lsls	r1, r2
 80026a8:	000a      	movs	r2, r1
 80026aa:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d100      	bne.n	80026b6 <HAL_DMA_IRQHandler+0x66>
 80026b4:	e06a      	b.n	800278c <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	0010      	movs	r0, r2
 80026be:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80026c0:	e064      	b.n	800278c <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	2202      	movs	r2, #2
 80026c8:	409a      	lsls	r2, r3
 80026ca:	0013      	movs	r3, r2
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	4013      	ands	r3, r2
 80026d0:	d02b      	beq.n	800272a <HAL_DMA_IRQHandler+0xda>
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	2202      	movs	r2, #2
 80026d6:	4013      	ands	r3, r2
 80026d8:	d027      	beq.n	800272a <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2220      	movs	r2, #32
 80026e2:	4013      	ands	r3, r2
 80026e4:	d10b      	bne.n	80026fe <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	210a      	movs	r1, #10
 80026f2:	438a      	bics	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2221      	movs	r2, #33	; 0x21
 80026fa:	2101      	movs	r1, #1
 80026fc:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002706:	2102      	movs	r1, #2
 8002708:	4091      	lsls	r1, r2
 800270a:	000a      	movs	r2, r1
 800270c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2220      	movs	r2, #32
 8002712:	2100      	movs	r1, #0
 8002714:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271a:	2b00      	cmp	r3, #0
 800271c:	d036      	beq.n	800278c <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	0010      	movs	r0, r2
 8002726:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002728:	e030      	b.n	800278c <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	2208      	movs	r2, #8
 8002730:	409a      	lsls	r2, r3
 8002732:	0013      	movs	r3, r2
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	4013      	ands	r3, r2
 8002738:	d028      	beq.n	800278c <HAL_DMA_IRQHandler+0x13c>
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	2208      	movs	r2, #8
 800273e:	4013      	ands	r3, r2
 8002740:	d024      	beq.n	800278c <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	210e      	movs	r1, #14
 800274e:	438a      	bics	r2, r1
 8002750:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800275a:	2101      	movs	r1, #1
 800275c:	4091      	lsls	r1, r2
 800275e:	000a      	movs	r2, r1
 8002760:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2221      	movs	r2, #33	; 0x21
 800276c:	2101      	movs	r1, #1
 800276e:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2220      	movs	r2, #32
 8002774:	2100      	movs	r1, #0
 8002776:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	2b00      	cmp	r3, #0
 800277e:	d005      	beq.n	800278c <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	0010      	movs	r0, r2
 8002788:	4798      	blx	r3
    }
   }
}  
 800278a:	e7ff      	b.n	800278c <HAL_DMA_IRQHandler+0x13c>
 800278c:	46c0      	nop			; (mov r8, r8)
 800278e:	46bd      	mov	sp, r7
 8002790:	b004      	add	sp, #16
 8002792:	bd80      	pop	{r7, pc}

08002794 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027aa:	2101      	movs	r1, #1
 80027ac:	4091      	lsls	r1, r2
 80027ae:	000a      	movs	r2, r1
 80027b0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b10      	cmp	r3, #16
 80027c0:	d108      	bne.n	80027d4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027d2:	e007      	b.n	80027e4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	60da      	str	r2, [r3, #12]
}
 80027e4:	46c0      	nop			; (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b004      	add	sp, #16
 80027ea:	bd80      	pop	{r7, pc}

080027ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a08      	ldr	r2, [pc, #32]	; (800281c <DMA_CalcBaseAndBitshift+0x30>)
 80027fa:	4694      	mov	ip, r2
 80027fc:	4463      	add	r3, ip
 80027fe:	2114      	movs	r1, #20
 8002800:	0018      	movs	r0, r3
 8002802:	f7fd fc81 	bl	8000108 <__udivsi3>
 8002806:	0003      	movs	r3, r0
 8002808:	009a      	lsls	r2, r3, #2
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a03      	ldr	r2, [pc, #12]	; (8002820 <DMA_CalcBaseAndBitshift+0x34>)
 8002812:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b002      	add	sp, #8
 800281a:	bd80      	pop	{r7, pc}
 800281c:	bffdfff8 	.word	0xbffdfff8
 8002820:	40020000 	.word	0x40020000

08002824 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002832:	e149      	b.n	8002ac8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2101      	movs	r1, #1
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	4091      	lsls	r1, r2
 800283e:	000a      	movs	r2, r1
 8002840:	4013      	ands	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d100      	bne.n	800284c <HAL_GPIO_Init+0x28>
 800284a:	e13a      	b.n	8002ac2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d00b      	beq.n	800286c <HAL_GPIO_Init+0x48>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d007      	beq.n	800286c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002860:	2b11      	cmp	r3, #17
 8002862:	d003      	beq.n	800286c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2b12      	cmp	r3, #18
 800286a:	d130      	bne.n	80028ce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	2203      	movs	r2, #3
 8002878:	409a      	lsls	r2, r3
 800287a:	0013      	movs	r3, r2
 800287c:	43da      	mvns	r2, r3
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4013      	ands	r3, r2
 8002882:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	409a      	lsls	r2, r3
 800288e:	0013      	movs	r3, r2
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	4313      	orrs	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028a2:	2201      	movs	r2, #1
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
 80028a8:	0013      	movs	r3, r2
 80028aa:	43da      	mvns	r2, r3
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4013      	ands	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	091b      	lsrs	r3, r3, #4
 80028b8:	2201      	movs	r2, #1
 80028ba:	401a      	ands	r2, r3
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	409a      	lsls	r2, r3
 80028c0:	0013      	movs	r3, r2
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	2203      	movs	r2, #3
 80028da:	409a      	lsls	r2, r3
 80028dc:	0013      	movs	r3, r2
 80028de:	43da      	mvns	r2, r3
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	409a      	lsls	r2, r3
 80028f0:	0013      	movs	r3, r2
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0xea>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b12      	cmp	r3, #18
 800290c:	d123      	bne.n	8002956 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	08da      	lsrs	r2, r3, #3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3208      	adds	r2, #8
 8002916:	0092      	lsls	r2, r2, #2
 8002918:	58d3      	ldr	r3, [r2, r3]
 800291a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2207      	movs	r2, #7
 8002920:	4013      	ands	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	220f      	movs	r2, #15
 8002926:	409a      	lsls	r2, r3
 8002928:	0013      	movs	r3, r2
 800292a:	43da      	mvns	r2, r3
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	4013      	ands	r3, r2
 8002930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	691a      	ldr	r2, [r3, #16]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2107      	movs	r1, #7
 800293a:	400b      	ands	r3, r1
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	409a      	lsls	r2, r3
 8002940:	0013      	movs	r3, r2
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	08da      	lsrs	r2, r3, #3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	3208      	adds	r2, #8
 8002950:	0092      	lsls	r2, r2, #2
 8002952:	6939      	ldr	r1, [r7, #16]
 8002954:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	2203      	movs	r2, #3
 8002962:	409a      	lsls	r2, r3
 8002964:	0013      	movs	r3, r2
 8002966:	43da      	mvns	r2, r3
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	4013      	ands	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2203      	movs	r2, #3
 8002974:	401a      	ands	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	409a      	lsls	r2, r3
 800297c:	0013      	movs	r3, r2
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4313      	orrs	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	055b      	lsls	r3, r3, #21
 8002992:	4013      	ands	r3, r2
 8002994:	d100      	bne.n	8002998 <HAL_GPIO_Init+0x174>
 8002996:	e094      	b.n	8002ac2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002998:	4b51      	ldr	r3, [pc, #324]	; (8002ae0 <HAL_GPIO_Init+0x2bc>)
 800299a:	699a      	ldr	r2, [r3, #24]
 800299c:	4b50      	ldr	r3, [pc, #320]	; (8002ae0 <HAL_GPIO_Init+0x2bc>)
 800299e:	2101      	movs	r1, #1
 80029a0:	430a      	orrs	r2, r1
 80029a2:	619a      	str	r2, [r3, #24]
 80029a4:	4b4e      	ldr	r3, [pc, #312]	; (8002ae0 <HAL_GPIO_Init+0x2bc>)
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	2201      	movs	r2, #1
 80029aa:	4013      	ands	r3, r2
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029b0:	4a4c      	ldr	r2, [pc, #304]	; (8002ae4 <HAL_GPIO_Init+0x2c0>)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	089b      	lsrs	r3, r3, #2
 80029b6:	3302      	adds	r3, #2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	589b      	ldr	r3, [r3, r2]
 80029bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	2203      	movs	r2, #3
 80029c2:	4013      	ands	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	220f      	movs	r2, #15
 80029c8:	409a      	lsls	r2, r3
 80029ca:	0013      	movs	r3, r2
 80029cc:	43da      	mvns	r2, r3
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4013      	ands	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	2390      	movs	r3, #144	; 0x90
 80029d8:	05db      	lsls	r3, r3, #23
 80029da:	429a      	cmp	r2, r3
 80029dc:	d00d      	beq.n	80029fa <HAL_GPIO_Init+0x1d6>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a41      	ldr	r2, [pc, #260]	; (8002ae8 <HAL_GPIO_Init+0x2c4>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d007      	beq.n	80029f6 <HAL_GPIO_Init+0x1d2>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a40      	ldr	r2, [pc, #256]	; (8002aec <HAL_GPIO_Init+0x2c8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d101      	bne.n	80029f2 <HAL_GPIO_Init+0x1ce>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e004      	b.n	80029fc <HAL_GPIO_Init+0x1d8>
 80029f2:	2305      	movs	r3, #5
 80029f4:	e002      	b.n	80029fc <HAL_GPIO_Init+0x1d8>
 80029f6:	2301      	movs	r3, #1
 80029f8:	e000      	b.n	80029fc <HAL_GPIO_Init+0x1d8>
 80029fa:	2300      	movs	r3, #0
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	2103      	movs	r1, #3
 8002a00:	400a      	ands	r2, r1
 8002a02:	0092      	lsls	r2, r2, #2
 8002a04:	4093      	lsls	r3, r2
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a0c:	4935      	ldr	r1, [pc, #212]	; (8002ae4 <HAL_GPIO_Init+0x2c0>)
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	089b      	lsrs	r3, r3, #2
 8002a12:	3302      	adds	r3, #2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a1a:	4b35      	ldr	r3, [pc, #212]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	43da      	mvns	r2, r3
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	025b      	lsls	r3, r3, #9
 8002a32:	4013      	ands	r3, r2
 8002a34:	d003      	beq.n	8002a3e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a3e:	4b2c      	ldr	r3, [pc, #176]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002a44:	4b2a      	ldr	r3, [pc, #168]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	43da      	mvns	r2, r3
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4013      	ands	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	2380      	movs	r3, #128	; 0x80
 8002a5a:	029b      	lsls	r3, r3, #10
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d003      	beq.n	8002a68 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002a68:	4b21      	ldr	r3, [pc, #132]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a6e:	4b20      	ldr	r3, [pc, #128]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	43da      	mvns	r2, r3
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	2380      	movs	r3, #128	; 0x80
 8002a84:	035b      	lsls	r3, r3, #13
 8002a86:	4013      	ands	r3, r2
 8002a88:	d003      	beq.n	8002a92 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002a92:	4b17      	ldr	r3, [pc, #92]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002a98:	4b15      	ldr	r3, [pc, #84]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	43da      	mvns	r2, r3
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	2380      	movs	r3, #128	; 0x80
 8002aae:	039b      	lsls	r3, r3, #14
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d003      	beq.n	8002abc <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002abc:	4b0c      	ldr	r3, [pc, #48]	; (8002af0 <HAL_GPIO_Init+0x2cc>)
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	40da      	lsrs	r2, r3
 8002ad0:	1e13      	subs	r3, r2, #0
 8002ad2:	d000      	beq.n	8002ad6 <HAL_GPIO_Init+0x2b2>
 8002ad4:	e6ae      	b.n	8002834 <HAL_GPIO_Init+0x10>
  } 
}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	46c0      	nop			; (mov r8, r8)
 8002ada:	46bd      	mov	sp, r7
 8002adc:	b006      	add	sp, #24
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	40010000 	.word	0x40010000
 8002ae8:	48000400 	.word	0x48000400
 8002aec:	48000800 	.word	0x48000800
 8002af0:	40010400 	.word	0x40010400

08002af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	0008      	movs	r0, r1
 8002afe:	0011      	movs	r1, r2
 8002b00:	1cbb      	adds	r3, r7, #2
 8002b02:	1c02      	adds	r2, r0, #0
 8002b04:	801a      	strh	r2, [r3, #0]
 8002b06:	1c7b      	adds	r3, r7, #1
 8002b08:	1c0a      	adds	r2, r1, #0
 8002b0a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b0c:	1c7b      	adds	r3, r7, #1
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d004      	beq.n	8002b1e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b14:	1cbb      	adds	r3, r7, #2
 8002b16:	881a      	ldrh	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b1c:	e003      	b.n	8002b26 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b1e:	1cbb      	adds	r3, r7, #2
 8002b20:	881a      	ldrh	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b26:	46c0      	nop			; (mov r8, r8)
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	b002      	add	sp, #8
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b084      	sub	sp, #16
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	000a      	movs	r2, r1
 8002b38:	1cbb      	adds	r3, r7, #2
 8002b3a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	695b      	ldr	r3, [r3, #20]
 8002b40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b42:	1cbb      	adds	r3, r7, #2
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	041a      	lsls	r2, r3, #16
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	43db      	mvns	r3, r3
 8002b50:	1cb9      	adds	r1, r7, #2
 8002b52:	8809      	ldrh	r1, [r1, #0]
 8002b54:	400b      	ands	r3, r1
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
}
 8002b5c:	46c0      	nop			; (mov r8, r8)
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b004      	add	sp, #16
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d102      	bne.n	8002b78 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	f000 fb76 	bl	8003264 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d100      	bne.n	8002b84 <HAL_RCC_OscConfig+0x20>
 8002b82:	e08e      	b.n	8002ca2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002b84:	4bc5      	ldr	r3, [pc, #788]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	220c      	movs	r2, #12
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	2b04      	cmp	r3, #4
 8002b8e:	d00e      	beq.n	8002bae <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b90:	4bc2      	ldr	r3, [pc, #776]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	220c      	movs	r2, #12
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d117      	bne.n	8002bcc <HAL_RCC_OscConfig+0x68>
 8002b9c:	4bbf      	ldr	r3, [pc, #764]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	23c0      	movs	r3, #192	; 0xc0
 8002ba2:	025b      	lsls	r3, r3, #9
 8002ba4:	401a      	ands	r2, r3
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	025b      	lsls	r3, r3, #9
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d10e      	bne.n	8002bcc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bae:	4bbb      	ldr	r3, [pc, #748]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	029b      	lsls	r3, r3, #10
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d100      	bne.n	8002bbc <HAL_RCC_OscConfig+0x58>
 8002bba:	e071      	b.n	8002ca0 <HAL_RCC_OscConfig+0x13c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d000      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x62>
 8002bc4:	e06c      	b.n	8002ca0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	f000 fb4c 	bl	8003264 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d107      	bne.n	8002be4 <HAL_RCC_OscConfig+0x80>
 8002bd4:	4bb1      	ldr	r3, [pc, #708]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	4bb0      	ldr	r3, [pc, #704]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bda:	2180      	movs	r1, #128	; 0x80
 8002bdc:	0249      	lsls	r1, r1, #9
 8002bde:	430a      	orrs	r2, r1
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	e02f      	b.n	8002c44 <HAL_RCC_OscConfig+0xe0>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10c      	bne.n	8002c06 <HAL_RCC_OscConfig+0xa2>
 8002bec:	4bab      	ldr	r3, [pc, #684]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	4baa      	ldr	r3, [pc, #680]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bf2:	49ab      	ldr	r1, [pc, #684]	; (8002ea0 <HAL_RCC_OscConfig+0x33c>)
 8002bf4:	400a      	ands	r2, r1
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	4ba8      	ldr	r3, [pc, #672]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4ba7      	ldr	r3, [pc, #668]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002bfe:	49a9      	ldr	r1, [pc, #676]	; (8002ea4 <HAL_RCC_OscConfig+0x340>)
 8002c00:	400a      	ands	r2, r1
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	e01e      	b.n	8002c44 <HAL_RCC_OscConfig+0xe0>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b05      	cmp	r3, #5
 8002c0c:	d10e      	bne.n	8002c2c <HAL_RCC_OscConfig+0xc8>
 8002c0e:	4ba3      	ldr	r3, [pc, #652]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	4ba2      	ldr	r3, [pc, #648]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c14:	2180      	movs	r1, #128	; 0x80
 8002c16:	02c9      	lsls	r1, r1, #11
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	4b9f      	ldr	r3, [pc, #636]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b9e      	ldr	r3, [pc, #632]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c22:	2180      	movs	r1, #128	; 0x80
 8002c24:	0249      	lsls	r1, r1, #9
 8002c26:	430a      	orrs	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]
 8002c2a:	e00b      	b.n	8002c44 <HAL_RCC_OscConfig+0xe0>
 8002c2c:	4b9b      	ldr	r3, [pc, #620]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	4b9a      	ldr	r3, [pc, #616]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c32:	499b      	ldr	r1, [pc, #620]	; (8002ea0 <HAL_RCC_OscConfig+0x33c>)
 8002c34:	400a      	ands	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	4b98      	ldr	r3, [pc, #608]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	4b97      	ldr	r3, [pc, #604]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c3e:	4999      	ldr	r1, [pc, #612]	; (8002ea4 <HAL_RCC_OscConfig+0x340>)
 8002c40:	400a      	ands	r2, r1
 8002c42:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d014      	beq.n	8002c76 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4c:	f7fd ffee 	bl	8000c2c <HAL_GetTick>
 8002c50:	0003      	movs	r3, r0
 8002c52:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c56:	f7fd ffe9 	bl	8000c2c <HAL_GetTick>
 8002c5a:	0002      	movs	r2, r0
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b64      	cmp	r3, #100	; 0x64
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e2fd      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c68:	4b8c      	ldr	r3, [pc, #560]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	2380      	movs	r3, #128	; 0x80
 8002c6e:	029b      	lsls	r3, r3, #10
 8002c70:	4013      	ands	r3, r2
 8002c72:	d0f0      	beq.n	8002c56 <HAL_RCC_OscConfig+0xf2>
 8002c74:	e015      	b.n	8002ca2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c76:	f7fd ffd9 	bl	8000c2c <HAL_GetTick>
 8002c7a:	0003      	movs	r3, r0
 8002c7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c80:	f7fd ffd4 	bl	8000c2c <HAL_GetTick>
 8002c84:	0002      	movs	r2, r0
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	; 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e2e8      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c92:	4b82      	ldr	r3, [pc, #520]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	2380      	movs	r3, #128	; 0x80
 8002c98:	029b      	lsls	r3, r3, #10
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x11c>
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	4013      	ands	r3, r2
 8002caa:	d100      	bne.n	8002cae <HAL_RCC_OscConfig+0x14a>
 8002cac:	e06c      	b.n	8002d88 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002cae:	4b7b      	ldr	r3, [pc, #492]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d00e      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002cb8:	4b78      	ldr	r3, [pc, #480]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	220c      	movs	r2, #12
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	d11f      	bne.n	8002d04 <HAL_RCC_OscConfig+0x1a0>
 8002cc4:	4b75      	ldr	r3, [pc, #468]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	23c0      	movs	r3, #192	; 0xc0
 8002cca:	025b      	lsls	r3, r3, #9
 8002ccc:	401a      	ands	r2, r3
 8002cce:	2380      	movs	r3, #128	; 0x80
 8002cd0:	021b      	lsls	r3, r3, #8
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d116      	bne.n	8002d04 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cd6:	4b71      	ldr	r3, [pc, #452]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d005      	beq.n	8002cec <HAL_RCC_OscConfig+0x188>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d001      	beq.n	8002cec <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e2bb      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cec:	4b6b      	ldr	r3, [pc, #428]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	22f8      	movs	r2, #248	; 0xf8
 8002cf2:	4393      	bics	r3, r2
 8002cf4:	0019      	movs	r1, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	00da      	lsls	r2, r3, #3
 8002cfc:	4b67      	ldr	r3, [pc, #412]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d02:	e041      	b.n	8002d88 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d024      	beq.n	8002d56 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d0c:	4b63      	ldr	r3, [pc, #396]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	4b62      	ldr	r3, [pc, #392]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d12:	2101      	movs	r1, #1
 8002d14:	430a      	orrs	r2, r1
 8002d16:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d18:	f7fd ff88 	bl	8000c2c <HAL_GetTick>
 8002d1c:	0003      	movs	r3, r0
 8002d1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d20:	e008      	b.n	8002d34 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d22:	f7fd ff83 	bl	8000c2c <HAL_GetTick>
 8002d26:	0002      	movs	r2, r0
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e297      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d34:	4b59      	ldr	r3, [pc, #356]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d0f1      	beq.n	8002d22 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3e:	4b57      	ldr	r3, [pc, #348]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	22f8      	movs	r2, #248	; 0xf8
 8002d44:	4393      	bics	r3, r2
 8002d46:	0019      	movs	r1, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	00da      	lsls	r2, r3, #3
 8002d4e:	4b53      	ldr	r3, [pc, #332]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	e018      	b.n	8002d88 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d56:	4b51      	ldr	r3, [pc, #324]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4b50      	ldr	r3, [pc, #320]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	438a      	bics	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d62:	f7fd ff63 	bl	8000c2c <HAL_GetTick>
 8002d66:	0003      	movs	r3, r0
 8002d68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d6c:	f7fd ff5e 	bl	8000c2c <HAL_GetTick>
 8002d70:	0002      	movs	r2, r0
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e272      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d7e:	4b47      	ldr	r3, [pc, #284]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2202      	movs	r2, #2
 8002d84:	4013      	ands	r3, r2
 8002d86:	d1f1      	bne.n	8002d6c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d036      	beq.n	8002e00 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d019      	beq.n	8002dce <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d9a:	4b40      	ldr	r3, [pc, #256]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002d9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d9e:	4b3f      	ldr	r3, [pc, #252]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002da0:	2101      	movs	r1, #1
 8002da2:	430a      	orrs	r2, r1
 8002da4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da6:	f7fd ff41 	bl	8000c2c <HAL_GetTick>
 8002daa:	0003      	movs	r3, r0
 8002dac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db0:	f7fd ff3c 	bl	8000c2c <HAL_GetTick>
 8002db4:	0002      	movs	r2, r0
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e250      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc2:	4b36      	ldr	r3, [pc, #216]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	4013      	ands	r3, r2
 8002dca:	d0f1      	beq.n	8002db0 <HAL_RCC_OscConfig+0x24c>
 8002dcc:	e018      	b.n	8002e00 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dce:	4b33      	ldr	r3, [pc, #204]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002dd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dd2:	4b32      	ldr	r3, [pc, #200]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	438a      	bics	r2, r1
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dda:	f7fd ff27 	bl	8000c2c <HAL_GetTick>
 8002dde:	0003      	movs	r3, r0
 8002de0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002de4:	f7fd ff22 	bl	8000c2c <HAL_GetTick>
 8002de8:	0002      	movs	r2, r0
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e236      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df6:	4b29      	ldr	r3, [pc, #164]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d1f1      	bne.n	8002de4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2204      	movs	r2, #4
 8002e06:	4013      	ands	r3, r2
 8002e08:	d100      	bne.n	8002e0c <HAL_RCC_OscConfig+0x2a8>
 8002e0a:	e0b5      	b.n	8002f78 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0c:	201f      	movs	r0, #31
 8002e0e:	183b      	adds	r3, r7, r0
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e14:	4b21      	ldr	r3, [pc, #132]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002e16:	69da      	ldr	r2, [r3, #28]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	055b      	lsls	r3, r3, #21
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d110      	bne.n	8002e42 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e20:	4b1e      	ldr	r3, [pc, #120]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002e22:	69da      	ldr	r2, [r3, #28]
 8002e24:	4b1d      	ldr	r3, [pc, #116]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002e26:	2180      	movs	r1, #128	; 0x80
 8002e28:	0549      	lsls	r1, r1, #21
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	61da      	str	r2, [r3, #28]
 8002e2e:	4b1b      	ldr	r3, [pc, #108]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002e30:	69da      	ldr	r2, [r3, #28]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	055b      	lsls	r3, r3, #21
 8002e36:	4013      	ands	r3, r2
 8002e38:	60fb      	str	r3, [r7, #12]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002e3c:	183b      	adds	r3, r7, r0
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e42:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <HAL_RCC_OscConfig+0x344>)
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d11a      	bne.n	8002e84 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e4e:	4b16      	ldr	r3, [pc, #88]	; (8002ea8 <HAL_RCC_OscConfig+0x344>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	4b15      	ldr	r3, [pc, #84]	; (8002ea8 <HAL_RCC_OscConfig+0x344>)
 8002e54:	2180      	movs	r1, #128	; 0x80
 8002e56:	0049      	lsls	r1, r1, #1
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e5c:	f7fd fee6 	bl	8000c2c <HAL_GetTick>
 8002e60:	0003      	movs	r3, r0
 8002e62:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e66:	f7fd fee1 	bl	8000c2c <HAL_GetTick>
 8002e6a:	0002      	movs	r2, r0
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b64      	cmp	r3, #100	; 0x64
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e1f5      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <HAL_RCC_OscConfig+0x344>)
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	2380      	movs	r3, #128	; 0x80
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	4013      	ands	r3, r2
 8002e82:	d0f0      	beq.n	8002e66 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d10f      	bne.n	8002eac <HAL_RCC_OscConfig+0x348>
 8002e8c:	4b03      	ldr	r3, [pc, #12]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002e8e:	6a1a      	ldr	r2, [r3, #32]
 8002e90:	4b02      	ldr	r3, [pc, #8]	; (8002e9c <HAL_RCC_OscConfig+0x338>)
 8002e92:	2101      	movs	r1, #1
 8002e94:	430a      	orrs	r2, r1
 8002e96:	621a      	str	r2, [r3, #32]
 8002e98:	e036      	b.n	8002f08 <HAL_RCC_OscConfig+0x3a4>
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	fffeffff 	.word	0xfffeffff
 8002ea4:	fffbffff 	.word	0xfffbffff
 8002ea8:	40007000 	.word	0x40007000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10c      	bne.n	8002ece <HAL_RCC_OscConfig+0x36a>
 8002eb4:	4bca      	ldr	r3, [pc, #808]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002eb6:	6a1a      	ldr	r2, [r3, #32]
 8002eb8:	4bc9      	ldr	r3, [pc, #804]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002eba:	2101      	movs	r1, #1
 8002ebc:	438a      	bics	r2, r1
 8002ebe:	621a      	str	r2, [r3, #32]
 8002ec0:	4bc7      	ldr	r3, [pc, #796]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ec2:	6a1a      	ldr	r2, [r3, #32]
 8002ec4:	4bc6      	ldr	r3, [pc, #792]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ec6:	2104      	movs	r1, #4
 8002ec8:	438a      	bics	r2, r1
 8002eca:	621a      	str	r2, [r3, #32]
 8002ecc:	e01c      	b.n	8002f08 <HAL_RCC_OscConfig+0x3a4>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2b05      	cmp	r3, #5
 8002ed4:	d10c      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x38c>
 8002ed6:	4bc2      	ldr	r3, [pc, #776]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ed8:	6a1a      	ldr	r2, [r3, #32]
 8002eda:	4bc1      	ldr	r3, [pc, #772]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002edc:	2104      	movs	r1, #4
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	621a      	str	r2, [r3, #32]
 8002ee2:	4bbf      	ldr	r3, [pc, #764]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ee4:	6a1a      	ldr	r2, [r3, #32]
 8002ee6:	4bbe      	ldr	r3, [pc, #760]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ee8:	2101      	movs	r1, #1
 8002eea:	430a      	orrs	r2, r1
 8002eec:	621a      	str	r2, [r3, #32]
 8002eee:	e00b      	b.n	8002f08 <HAL_RCC_OscConfig+0x3a4>
 8002ef0:	4bbb      	ldr	r3, [pc, #748]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ef2:	6a1a      	ldr	r2, [r3, #32]
 8002ef4:	4bba      	ldr	r3, [pc, #744]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	438a      	bics	r2, r1
 8002efa:	621a      	str	r2, [r3, #32]
 8002efc:	4bb8      	ldr	r3, [pc, #736]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002efe:	6a1a      	ldr	r2, [r3, #32]
 8002f00:	4bb7      	ldr	r3, [pc, #732]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f02:	2104      	movs	r1, #4
 8002f04:	438a      	bics	r2, r1
 8002f06:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d014      	beq.n	8002f3a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f10:	f7fd fe8c 	bl	8000c2c <HAL_GetTick>
 8002f14:	0003      	movs	r3, r0
 8002f16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f18:	e009      	b.n	8002f2e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f1a:	f7fd fe87 	bl	8000c2c <HAL_GetTick>
 8002f1e:	0002      	movs	r2, r0
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	4aaf      	ldr	r2, [pc, #700]	; (80031e4 <HAL_RCC_OscConfig+0x680>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e19a      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f2e:	4bac      	ldr	r3, [pc, #688]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	2202      	movs	r2, #2
 8002f34:	4013      	ands	r3, r2
 8002f36:	d0f0      	beq.n	8002f1a <HAL_RCC_OscConfig+0x3b6>
 8002f38:	e013      	b.n	8002f62 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3a:	f7fd fe77 	bl	8000c2c <HAL_GetTick>
 8002f3e:	0003      	movs	r3, r0
 8002f40:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f42:	e009      	b.n	8002f58 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f44:	f7fd fe72 	bl	8000c2c <HAL_GetTick>
 8002f48:	0002      	movs	r2, r0
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	4aa5      	ldr	r2, [pc, #660]	; (80031e4 <HAL_RCC_OscConfig+0x680>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e185      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f58:	4ba1      	ldr	r3, [pc, #644]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d1f0      	bne.n	8002f44 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f62:	231f      	movs	r3, #31
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d105      	bne.n	8002f78 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f6c:	4b9c      	ldr	r3, [pc, #624]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f6e:	69da      	ldr	r2, [r3, #28]
 8002f70:	4b9b      	ldr	r3, [pc, #620]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f72:	499d      	ldr	r1, [pc, #628]	; (80031e8 <HAL_RCC_OscConfig+0x684>)
 8002f74:	400a      	ands	r2, r1
 8002f76:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2210      	movs	r2, #16
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d063      	beq.n	800304a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d12a      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002f8a:	4b95      	ldr	r3, [pc, #596]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f8e:	4b94      	ldr	r3, [pc, #592]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f90:	2104      	movs	r1, #4
 8002f92:	430a      	orrs	r2, r1
 8002f94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002f96:	4b92      	ldr	r3, [pc, #584]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f9a:	4b91      	ldr	r3, [pc, #580]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa2:	f7fd fe43 	bl	8000c2c <HAL_GetTick>
 8002fa6:	0003      	movs	r3, r0
 8002fa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002fac:	f7fd fe3e 	bl	8000c2c <HAL_GetTick>
 8002fb0:	0002      	movs	r2, r0
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e152      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002fbe:	4b88      	ldr	r3, [pc, #544]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d0f1      	beq.n	8002fac <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002fc8:	4b85      	ldr	r3, [pc, #532]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fcc:	22f8      	movs	r2, #248	; 0xf8
 8002fce:	4393      	bics	r3, r2
 8002fd0:	0019      	movs	r1, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	00da      	lsls	r2, r3, #3
 8002fd8:	4b81      	ldr	r3, [pc, #516]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8002fde:	e034      	b.n	800304a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	3305      	adds	r3, #5
 8002fe6:	d111      	bne.n	800300c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002fe8:	4b7d      	ldr	r3, [pc, #500]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002fea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fec:	4b7c      	ldr	r3, [pc, #496]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002fee:	2104      	movs	r1, #4
 8002ff0:	438a      	bics	r2, r1
 8002ff2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ff4:	4b7a      	ldr	r3, [pc, #488]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8002ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff8:	22f8      	movs	r2, #248	; 0xf8
 8002ffa:	4393      	bics	r3, r2
 8002ffc:	0019      	movs	r1, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	00da      	lsls	r2, r3, #3
 8003004:	4b76      	ldr	r3, [pc, #472]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003006:	430a      	orrs	r2, r1
 8003008:	635a      	str	r2, [r3, #52]	; 0x34
 800300a:	e01e      	b.n	800304a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800300c:	4b74      	ldr	r3, [pc, #464]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 800300e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003010:	4b73      	ldr	r3, [pc, #460]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003012:	2104      	movs	r1, #4
 8003014:	430a      	orrs	r2, r1
 8003016:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003018:	4b71      	ldr	r3, [pc, #452]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 800301a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800301c:	4b70      	ldr	r3, [pc, #448]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 800301e:	2101      	movs	r1, #1
 8003020:	438a      	bics	r2, r1
 8003022:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003024:	f7fd fe02 	bl	8000c2c <HAL_GetTick>
 8003028:	0003      	movs	r3, r0
 800302a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800302e:	f7fd fdfd 	bl	8000c2c <HAL_GetTick>
 8003032:	0002      	movs	r2, r0
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e111      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003040:	4b67      	ldr	r3, [pc, #412]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003044:	2202      	movs	r2, #2
 8003046:	4013      	ands	r3, r2
 8003048:	d1f1      	bne.n	800302e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2220      	movs	r2, #32
 8003050:	4013      	ands	r3, r2
 8003052:	d05c      	beq.n	800310e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003054:	4b62      	ldr	r3, [pc, #392]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	220c      	movs	r2, #12
 800305a:	4013      	ands	r3, r2
 800305c:	2b0c      	cmp	r3, #12
 800305e:	d00e      	beq.n	800307e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003060:	4b5f      	ldr	r3, [pc, #380]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	220c      	movs	r2, #12
 8003066:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003068:	2b08      	cmp	r3, #8
 800306a:	d114      	bne.n	8003096 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800306c:	4b5c      	ldr	r3, [pc, #368]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	23c0      	movs	r3, #192	; 0xc0
 8003072:	025b      	lsls	r3, r3, #9
 8003074:	401a      	ands	r2, r3
 8003076:	23c0      	movs	r3, #192	; 0xc0
 8003078:	025b      	lsls	r3, r3, #9
 800307a:	429a      	cmp	r2, r3
 800307c:	d10b      	bne.n	8003096 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800307e:	4b58      	ldr	r3, [pc, #352]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003080:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	025b      	lsls	r3, r3, #9
 8003086:	4013      	ands	r3, r2
 8003088:	d040      	beq.n	800310c <HAL_RCC_OscConfig+0x5a8>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d03c      	beq.n	800310c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e0e6      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d01b      	beq.n	80030d6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800309e:	4b50      	ldr	r3, [pc, #320]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80030a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030a2:	4b4f      	ldr	r3, [pc, #316]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80030a4:	2180      	movs	r1, #128	; 0x80
 80030a6:	0249      	lsls	r1, r1, #9
 80030a8:	430a      	orrs	r2, r1
 80030aa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7fd fdbe 	bl	8000c2c <HAL_GetTick>
 80030b0:	0003      	movs	r3, r0
 80030b2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030b6:	f7fd fdb9 	bl	8000c2c <HAL_GetTick>
 80030ba:	0002      	movs	r2, r0
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e0cd      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80030c8:	4b45      	ldr	r3, [pc, #276]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80030ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030cc:	2380      	movs	r3, #128	; 0x80
 80030ce:	025b      	lsls	r3, r3, #9
 80030d0:	4013      	ands	r3, r2
 80030d2:	d0f0      	beq.n	80030b6 <HAL_RCC_OscConfig+0x552>
 80030d4:	e01b      	b.n	800310e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80030d6:	4b42      	ldr	r3, [pc, #264]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80030d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030da:	4b41      	ldr	r3, [pc, #260]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80030dc:	4943      	ldr	r1, [pc, #268]	; (80031ec <HAL_RCC_OscConfig+0x688>)
 80030de:	400a      	ands	r2, r1
 80030e0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e2:	f7fd fda3 	bl	8000c2c <HAL_GetTick>
 80030e6:	0003      	movs	r3, r0
 80030e8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030ec:	f7fd fd9e 	bl	8000c2c <HAL_GetTick>
 80030f0:	0002      	movs	r2, r0
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e0b2      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80030fe:	4b38      	ldr	r3, [pc, #224]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003102:	2380      	movs	r3, #128	; 0x80
 8003104:	025b      	lsls	r3, r3, #9
 8003106:	4013      	ands	r3, r2
 8003108:	d1f0      	bne.n	80030ec <HAL_RCC_OscConfig+0x588>
 800310a:	e000      	b.n	800310e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800310c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	2b00      	cmp	r3, #0
 8003114:	d100      	bne.n	8003118 <HAL_RCC_OscConfig+0x5b4>
 8003116:	e0a4      	b.n	8003262 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003118:	4b31      	ldr	r3, [pc, #196]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	220c      	movs	r2, #12
 800311e:	4013      	ands	r3, r2
 8003120:	2b08      	cmp	r3, #8
 8003122:	d100      	bne.n	8003126 <HAL_RCC_OscConfig+0x5c2>
 8003124:	e078      	b.n	8003218 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	2b02      	cmp	r3, #2
 800312c:	d14c      	bne.n	80031c8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800312e:	4b2c      	ldr	r3, [pc, #176]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4b2b      	ldr	r3, [pc, #172]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003134:	492e      	ldr	r1, [pc, #184]	; (80031f0 <HAL_RCC_OscConfig+0x68c>)
 8003136:	400a      	ands	r2, r1
 8003138:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313a:	f7fd fd77 	bl	8000c2c <HAL_GetTick>
 800313e:	0003      	movs	r3, r0
 8003140:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003144:	f7fd fd72 	bl	8000c2c <HAL_GetTick>
 8003148:	0002      	movs	r2, r0
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e086      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003156:	4b22      	ldr	r3, [pc, #136]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	049b      	lsls	r3, r3, #18
 800315e:	4013      	ands	r3, r2
 8003160:	d1f0      	bne.n	8003144 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003162:	4b1f      	ldr	r3, [pc, #124]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	220f      	movs	r2, #15
 8003168:	4393      	bics	r3, r2
 800316a:	0019      	movs	r1, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003170:	4b1b      	ldr	r3, [pc, #108]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003172:	430a      	orrs	r2, r1
 8003174:	62da      	str	r2, [r3, #44]	; 0x2c
 8003176:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	4a1e      	ldr	r2, [pc, #120]	; (80031f4 <HAL_RCC_OscConfig+0x690>)
 800317c:	4013      	ands	r3, r2
 800317e:	0019      	movs	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003188:	431a      	orrs	r2, r3
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 800318c:	430a      	orrs	r2, r1
 800318e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003190:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 8003196:	2180      	movs	r1, #128	; 0x80
 8003198:	0449      	lsls	r1, r1, #17
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319e:	f7fd fd45 	bl	8000c2c <HAL_GetTick>
 80031a2:	0003      	movs	r3, r0
 80031a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031a8:	f7fd fd40 	bl	8000c2c <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e054      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031ba:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	2380      	movs	r3, #128	; 0x80
 80031c0:	049b      	lsls	r3, r3, #18
 80031c2:	4013      	ands	r3, r2
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0x644>
 80031c6:	e04c      	b.n	8003262 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c8:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	4b04      	ldr	r3, [pc, #16]	; (80031e0 <HAL_RCC_OscConfig+0x67c>)
 80031ce:	4908      	ldr	r1, [pc, #32]	; (80031f0 <HAL_RCC_OscConfig+0x68c>)
 80031d0:	400a      	ands	r2, r1
 80031d2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d4:	f7fd fd2a 	bl	8000c2c <HAL_GetTick>
 80031d8:	0003      	movs	r3, r0
 80031da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031dc:	e015      	b.n	800320a <HAL_RCC_OscConfig+0x6a6>
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	40021000 	.word	0x40021000
 80031e4:	00001388 	.word	0x00001388
 80031e8:	efffffff 	.word	0xefffffff
 80031ec:	fffeffff 	.word	0xfffeffff
 80031f0:	feffffff 	.word	0xfeffffff
 80031f4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f8:	f7fd fd18 	bl	8000c2c <HAL_GetTick>
 80031fc:	0002      	movs	r2, r0
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e02c      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800320a:	4b18      	ldr	r3, [pc, #96]	; (800326c <HAL_RCC_OscConfig+0x708>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	2380      	movs	r3, #128	; 0x80
 8003210:	049b      	lsls	r3, r3, #18
 8003212:	4013      	ands	r3, r2
 8003214:	d1f0      	bne.n	80031f8 <HAL_RCC_OscConfig+0x694>
 8003216:	e024      	b.n	8003262 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e01f      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003224:	4b11      	ldr	r3, [pc, #68]	; (800326c <HAL_RCC_OscConfig+0x708>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800322a:	4b10      	ldr	r3, [pc, #64]	; (800326c <HAL_RCC_OscConfig+0x708>)
 800322c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	23c0      	movs	r3, #192	; 0xc0
 8003234:	025b      	lsls	r3, r3, #9
 8003236:	401a      	ands	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	429a      	cmp	r2, r3
 800323e:	d10e      	bne.n	800325e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	220f      	movs	r2, #15
 8003244:	401a      	ands	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800324a:	429a      	cmp	r2, r3
 800324c:	d107      	bne.n	800325e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	23f0      	movs	r3, #240	; 0xf0
 8003252:	039b      	lsls	r3, r3, #14
 8003254:	401a      	ands	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800325a:	429a      	cmp	r2, r3
 800325c:	d001      	beq.n	8003262 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	0018      	movs	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	b008      	add	sp, #32
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40021000 	.word	0x40021000

08003270 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0bf      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003284:	4b61      	ldr	r3, [pc, #388]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2201      	movs	r2, #1
 800328a:	4013      	ands	r3, r2
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d911      	bls.n	80032b6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003292:	4b5e      	ldr	r3, [pc, #376]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2201      	movs	r2, #1
 8003298:	4393      	bics	r3, r2
 800329a:	0019      	movs	r1, r3
 800329c:	4b5b      	ldr	r3, [pc, #364]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a4:	4b59      	ldr	r3, [pc, #356]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2201      	movs	r2, #1
 80032aa:	4013      	ands	r3, r2
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d001      	beq.n	80032b6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e0a6      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2202      	movs	r2, #2
 80032bc:	4013      	ands	r3, r2
 80032be:	d015      	beq.n	80032ec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2204      	movs	r2, #4
 80032c6:	4013      	ands	r3, r2
 80032c8:	d006      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80032ca:	4b51      	ldr	r3, [pc, #324]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	4b50      	ldr	r3, [pc, #320]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80032d0:	21e0      	movs	r1, #224	; 0xe0
 80032d2:	00c9      	lsls	r1, r1, #3
 80032d4:	430a      	orrs	r2, r1
 80032d6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d8:	4b4d      	ldr	r3, [pc, #308]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	22f0      	movs	r2, #240	; 0xf0
 80032de:	4393      	bics	r3, r2
 80032e0:	0019      	movs	r1, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	4b4a      	ldr	r3, [pc, #296]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80032e8:	430a      	orrs	r2, r1
 80032ea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2201      	movs	r2, #1
 80032f2:	4013      	ands	r3, r2
 80032f4:	d04c      	beq.n	8003390 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d107      	bne.n	800330e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032fe:	4b44      	ldr	r3, [pc, #272]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	2380      	movs	r3, #128	; 0x80
 8003304:	029b      	lsls	r3, r3, #10
 8003306:	4013      	ands	r3, r2
 8003308:	d120      	bne.n	800334c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e07a      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d107      	bne.n	8003326 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003316:	4b3e      	ldr	r3, [pc, #248]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	2380      	movs	r3, #128	; 0x80
 800331c:	049b      	lsls	r3, r3, #18
 800331e:	4013      	ands	r3, r2
 8003320:	d114      	bne.n	800334c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e06e      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b03      	cmp	r3, #3
 800332c:	d107      	bne.n	800333e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800332e:	4b38      	ldr	r3, [pc, #224]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 8003330:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	025b      	lsls	r3, r3, #9
 8003336:	4013      	ands	r3, r2
 8003338:	d108      	bne.n	800334c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e062      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333e:	4b34      	ldr	r3, [pc, #208]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2202      	movs	r2, #2
 8003344:	4013      	ands	r3, r2
 8003346:	d101      	bne.n	800334c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e05b      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800334c:	4b30      	ldr	r3, [pc, #192]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2203      	movs	r2, #3
 8003352:	4393      	bics	r3, r2
 8003354:	0019      	movs	r1, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	4b2d      	ldr	r3, [pc, #180]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 800335c:	430a      	orrs	r2, r1
 800335e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003360:	f7fd fc64 	bl	8000c2c <HAL_GetTick>
 8003364:	0003      	movs	r3, r0
 8003366:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003368:	e009      	b.n	800337e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800336a:	f7fd fc5f 	bl	8000c2c <HAL_GetTick>
 800336e:	0002      	movs	r2, r0
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	4a27      	ldr	r2, [pc, #156]	; (8003414 <HAL_RCC_ClockConfig+0x1a4>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d901      	bls.n	800337e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e042      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337e:	4b24      	ldr	r3, [pc, #144]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	220c      	movs	r2, #12
 8003384:	401a      	ands	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	429a      	cmp	r2, r3
 800338e:	d1ec      	bne.n	800336a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003390:	4b1e      	ldr	r3, [pc, #120]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2201      	movs	r2, #1
 8003396:	4013      	ands	r3, r2
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d211      	bcs.n	80033c2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339e:	4b1b      	ldr	r3, [pc, #108]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2201      	movs	r2, #1
 80033a4:	4393      	bics	r3, r2
 80033a6:	0019      	movs	r1, r3
 80033a8:	4b18      	ldr	r3, [pc, #96]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b0:	4b16      	ldr	r3, [pc, #88]	; (800340c <HAL_RCC_ClockConfig+0x19c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2201      	movs	r2, #1
 80033b6:	4013      	ands	r3, r2
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d001      	beq.n	80033c2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e020      	b.n	8003404 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2204      	movs	r2, #4
 80033c8:	4013      	ands	r3, r2
 80033ca:	d009      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033cc:	4b10      	ldr	r3, [pc, #64]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	4a11      	ldr	r2, [pc, #68]	; (8003418 <HAL_RCC_ClockConfig+0x1a8>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	0019      	movs	r1, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80033dc:	430a      	orrs	r2, r1
 80033de:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80033e0:	f000 f820 	bl	8003424 <HAL_RCC_GetSysClockFreq>
 80033e4:	0001      	movs	r1, r0
 80033e6:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <HAL_RCC_ClockConfig+0x1a0>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	091b      	lsrs	r3, r3, #4
 80033ec:	220f      	movs	r2, #15
 80033ee:	4013      	ands	r3, r2
 80033f0:	4a0a      	ldr	r2, [pc, #40]	; (800341c <HAL_RCC_ClockConfig+0x1ac>)
 80033f2:	5cd3      	ldrb	r3, [r2, r3]
 80033f4:	000a      	movs	r2, r1
 80033f6:	40da      	lsrs	r2, r3
 80033f8:	4b09      	ldr	r3, [pc, #36]	; (8003420 <HAL_RCC_ClockConfig+0x1b0>)
 80033fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80033fc:	2000      	movs	r0, #0
 80033fe:	f7fd fbcf 	bl	8000ba0 <HAL_InitTick>
  
  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	0018      	movs	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	b004      	add	sp, #16
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40022000 	.word	0x40022000
 8003410:	40021000 	.word	0x40021000
 8003414:	00001388 	.word	0x00001388
 8003418:	fffff8ff 	.word	0xfffff8ff
 800341c:	08004240 	.word	0x08004240
 8003420:	20000000 	.word	0x20000000

08003424 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b08f      	sub	sp, #60	; 0x3c
 8003428:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800342a:	2314      	movs	r3, #20
 800342c:	18fb      	adds	r3, r7, r3
 800342e:	4a38      	ldr	r2, [pc, #224]	; (8003510 <HAL_RCC_GetSysClockFreq+0xec>)
 8003430:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003432:	c313      	stmia	r3!, {r0, r1, r4}
 8003434:	6812      	ldr	r2, [r2, #0]
 8003436:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003438:	1d3b      	adds	r3, r7, #4
 800343a:	4a36      	ldr	r2, [pc, #216]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf0>)
 800343c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800343e:	c313      	stmia	r3!, {r0, r1, r4}
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003444:	2300      	movs	r3, #0
 8003446:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003448:	2300      	movs	r3, #0
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28
 800344c:	2300      	movs	r3, #0
 800344e:	637b      	str	r3, [r7, #52]	; 0x34
 8003450:	2300      	movs	r3, #0
 8003452:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003458:	4b2f      	ldr	r3, [pc, #188]	; (8003518 <HAL_RCC_GetSysClockFreq+0xf4>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800345e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003460:	220c      	movs	r2, #12
 8003462:	4013      	ands	r3, r2
 8003464:	2b0c      	cmp	r3, #12
 8003466:	d047      	beq.n	80034f8 <HAL_RCC_GetSysClockFreq+0xd4>
 8003468:	d849      	bhi.n	80034fe <HAL_RCC_GetSysClockFreq+0xda>
 800346a:	2b04      	cmp	r3, #4
 800346c:	d002      	beq.n	8003474 <HAL_RCC_GetSysClockFreq+0x50>
 800346e:	2b08      	cmp	r3, #8
 8003470:	d003      	beq.n	800347a <HAL_RCC_GetSysClockFreq+0x56>
 8003472:	e044      	b.n	80034fe <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003474:	4b29      	ldr	r3, [pc, #164]	; (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003476:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003478:	e044      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800347a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347c:	0c9b      	lsrs	r3, r3, #18
 800347e:	220f      	movs	r2, #15
 8003480:	4013      	ands	r3, r2
 8003482:	2214      	movs	r2, #20
 8003484:	18ba      	adds	r2, r7, r2
 8003486:	5cd3      	ldrb	r3, [r2, r3]
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800348a:	4b23      	ldr	r3, [pc, #140]	; (8003518 <HAL_RCC_GetSysClockFreq+0xf4>)
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	220f      	movs	r2, #15
 8003490:	4013      	ands	r3, r2
 8003492:	1d3a      	adds	r2, r7, #4
 8003494:	5cd3      	ldrb	r3, [r2, r3]
 8003496:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003498:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800349a:	23c0      	movs	r3, #192	; 0xc0
 800349c:	025b      	lsls	r3, r3, #9
 800349e:	401a      	ands	r2, r3
 80034a0:	2380      	movs	r3, #128	; 0x80
 80034a2:	025b      	lsls	r3, r3, #9
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d109      	bne.n	80034bc <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80034a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034aa:	481c      	ldr	r0, [pc, #112]	; (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 80034ac:	f7fc fe2c 	bl	8000108 <__udivsi3>
 80034b0:	0003      	movs	r3, r0
 80034b2:	001a      	movs	r2, r3
 80034b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b6:	4353      	muls	r3, r2
 80034b8:	637b      	str	r3, [r7, #52]	; 0x34
 80034ba:	e01a      	b.n	80034f2 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80034bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034be:	23c0      	movs	r3, #192	; 0xc0
 80034c0:	025b      	lsls	r3, r3, #9
 80034c2:	401a      	ands	r2, r3
 80034c4:	23c0      	movs	r3, #192	; 0xc0
 80034c6:	025b      	lsls	r3, r3, #9
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d109      	bne.n	80034e0 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80034cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034ce:	4814      	ldr	r0, [pc, #80]	; (8003520 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034d0:	f7fc fe1a 	bl	8000108 <__udivsi3>
 80034d4:	0003      	movs	r3, r0
 80034d6:	001a      	movs	r2, r3
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	4353      	muls	r3, r2
 80034dc:	637b      	str	r3, [r7, #52]	; 0x34
 80034de:	e008      	b.n	80034f2 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80034e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034e2:	480e      	ldr	r0, [pc, #56]	; (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 80034e4:	f7fc fe10 	bl	8000108 <__udivsi3>
 80034e8:	0003      	movs	r3, r0
 80034ea:	001a      	movs	r2, r3
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	4353      	muls	r3, r2
 80034f0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80034f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80034f6:	e005      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80034f8:	4b09      	ldr	r3, [pc, #36]	; (8003520 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80034fc:	e002      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80034fe:	4b07      	ldr	r3, [pc, #28]	; (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003500:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003502:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003506:	0018      	movs	r0, r3
 8003508:	46bd      	mov	sp, r7
 800350a:	b00f      	add	sp, #60	; 0x3c
 800350c:	bd90      	pop	{r4, r7, pc}
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	08004220 	.word	0x08004220
 8003514:	08004230 	.word	0x08004230
 8003518:	40021000 	.word	0x40021000
 800351c:	007a1200 	.word	0x007a1200
 8003520:	02dc6c00 	.word	0x02dc6c00

08003524 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e042      	b.n	80035bc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	223d      	movs	r2, #61	; 0x3d
 800353a:	5c9b      	ldrb	r3, [r3, r2]
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d107      	bne.n	8003552 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	223c      	movs	r2, #60	; 0x3c
 8003546:	2100      	movs	r1, #0
 8003548:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	0018      	movs	r0, r3
 800354e:	f7fd fa73 	bl	8000a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	223d      	movs	r2, #61	; 0x3d
 8003556:	2102      	movs	r1, #2
 8003558:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	3304      	adds	r3, #4
 8003562:	0019      	movs	r1, r3
 8003564:	0010      	movs	r0, r2
 8003566:	f000 fab7 	bl	8003ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2246      	movs	r2, #70	; 0x46
 800356e:	2101      	movs	r1, #1
 8003570:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	223e      	movs	r2, #62	; 0x3e
 8003576:	2101      	movs	r1, #1
 8003578:	5499      	strb	r1, [r3, r2]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	223f      	movs	r2, #63	; 0x3f
 800357e:	2101      	movs	r1, #1
 8003580:	5499      	strb	r1, [r3, r2]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2240      	movs	r2, #64	; 0x40
 8003586:	2101      	movs	r1, #1
 8003588:	5499      	strb	r1, [r3, r2]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2241      	movs	r2, #65	; 0x41
 800358e:	2101      	movs	r1, #1
 8003590:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2242      	movs	r2, #66	; 0x42
 8003596:	2101      	movs	r1, #1
 8003598:	5499      	strb	r1, [r3, r2]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2243      	movs	r2, #67	; 0x43
 800359e:	2101      	movs	r1, #1
 80035a0:	5499      	strb	r1, [r3, r2]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2244      	movs	r2, #68	; 0x44
 80035a6:	2101      	movs	r1, #1
 80035a8:	5499      	strb	r1, [r3, r2]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2245      	movs	r2, #69	; 0x45
 80035ae:	2101      	movs	r1, #1
 80035b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	223d      	movs	r2, #61	; 0x3d
 80035b6:	2101      	movs	r1, #1
 80035b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	0018      	movs	r0, r3
 80035be:	46bd      	mov	sp, r7
 80035c0:	b002      	add	sp, #8
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e042      	b.n	800365c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	223d      	movs	r2, #61	; 0x3d
 80035da:	5c9b      	ldrb	r3, [r3, r2]
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d107      	bne.n	80035f2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	223c      	movs	r2, #60	; 0x3c
 80035e6:	2100      	movs	r1, #0
 80035e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	0018      	movs	r0, r3
 80035ee:	f000 f839 	bl	8003664 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	223d      	movs	r2, #61	; 0x3d
 80035f6:	2102      	movs	r1, #2
 80035f8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	0019      	movs	r1, r3
 8003604:	0010      	movs	r0, r2
 8003606:	f000 fa67 	bl	8003ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2246      	movs	r2, #70	; 0x46
 800360e:	2101      	movs	r1, #1
 8003610:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	223e      	movs	r2, #62	; 0x3e
 8003616:	2101      	movs	r1, #1
 8003618:	5499      	strb	r1, [r3, r2]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	223f      	movs	r2, #63	; 0x3f
 800361e:	2101      	movs	r1, #1
 8003620:	5499      	strb	r1, [r3, r2]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2240      	movs	r2, #64	; 0x40
 8003626:	2101      	movs	r1, #1
 8003628:	5499      	strb	r1, [r3, r2]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2241      	movs	r2, #65	; 0x41
 800362e:	2101      	movs	r1, #1
 8003630:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2242      	movs	r2, #66	; 0x42
 8003636:	2101      	movs	r1, #1
 8003638:	5499      	strb	r1, [r3, r2]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2243      	movs	r2, #67	; 0x43
 800363e:	2101      	movs	r1, #1
 8003640:	5499      	strb	r1, [r3, r2]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2244      	movs	r2, #68	; 0x44
 8003646:	2101      	movs	r1, #1
 8003648:	5499      	strb	r1, [r3, r2]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2245      	movs	r2, #69	; 0x45
 800364e:	2101      	movs	r1, #1
 8003650:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	223d      	movs	r2, #61	; 0x3d
 8003656:	2101      	movs	r1, #1
 8003658:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	0018      	movs	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	b002      	add	sp, #8
 8003662:	bd80      	pop	{r7, pc}

08003664 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800366c:	46c0      	nop			; (mov r8, r8)
 800366e:	46bd      	mov	sp, r7
 8003670:	b002      	add	sp, #8
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d108      	bne.n	8003696 <HAL_TIM_PWM_Start+0x22>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	223e      	movs	r2, #62	; 0x3e
 8003688:	5c9b      	ldrb	r3, [r3, r2]
 800368a:	b2db      	uxtb	r3, r3
 800368c:	3b01      	subs	r3, #1
 800368e:	1e5a      	subs	r2, r3, #1
 8003690:	4193      	sbcs	r3, r2
 8003692:	b2db      	uxtb	r3, r3
 8003694:	e01f      	b.n	80036d6 <HAL_TIM_PWM_Start+0x62>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b04      	cmp	r3, #4
 800369a:	d108      	bne.n	80036ae <HAL_TIM_PWM_Start+0x3a>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	223f      	movs	r2, #63	; 0x3f
 80036a0:	5c9b      	ldrb	r3, [r3, r2]
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	3b01      	subs	r3, #1
 80036a6:	1e5a      	subs	r2, r3, #1
 80036a8:	4193      	sbcs	r3, r2
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	e013      	b.n	80036d6 <HAL_TIM_PWM_Start+0x62>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d108      	bne.n	80036c6 <HAL_TIM_PWM_Start+0x52>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2240      	movs	r2, #64	; 0x40
 80036b8:	5c9b      	ldrb	r3, [r3, r2]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	1e5a      	subs	r2, r3, #1
 80036c0:	4193      	sbcs	r3, r2
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	e007      	b.n	80036d6 <HAL_TIM_PWM_Start+0x62>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2241      	movs	r2, #65	; 0x41
 80036ca:	5c9b      	ldrb	r3, [r3, r2]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	1e5a      	subs	r2, r3, #1
 80036d2:	4193      	sbcs	r3, r2
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e06a      	b.n	80037b4 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d104      	bne.n	80036ee <HAL_TIM_PWM_Start+0x7a>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	223e      	movs	r2, #62	; 0x3e
 80036e8:	2102      	movs	r1, #2
 80036ea:	5499      	strb	r1, [r3, r2]
 80036ec:	e013      	b.n	8003716 <HAL_TIM_PWM_Start+0xa2>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	2b04      	cmp	r3, #4
 80036f2:	d104      	bne.n	80036fe <HAL_TIM_PWM_Start+0x8a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	223f      	movs	r2, #63	; 0x3f
 80036f8:	2102      	movs	r1, #2
 80036fa:	5499      	strb	r1, [r3, r2]
 80036fc:	e00b      	b.n	8003716 <HAL_TIM_PWM_Start+0xa2>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2b08      	cmp	r3, #8
 8003702:	d104      	bne.n	800370e <HAL_TIM_PWM_Start+0x9a>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2240      	movs	r2, #64	; 0x40
 8003708:	2102      	movs	r1, #2
 800370a:	5499      	strb	r1, [r3, r2]
 800370c:	e003      	b.n	8003716 <HAL_TIM_PWM_Start+0xa2>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2241      	movs	r2, #65	; 0x41
 8003712:	2102      	movs	r1, #2
 8003714:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	6839      	ldr	r1, [r7, #0]
 800371c:	2201      	movs	r2, #1
 800371e:	0018      	movs	r0, r3
 8003720:	f000 fcca 	bl	80040b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a24      	ldr	r2, [pc, #144]	; (80037bc <HAL_TIM_PWM_Start+0x148>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d009      	beq.n	8003742 <HAL_TIM_PWM_Start+0xce>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a23      	ldr	r2, [pc, #140]	; (80037c0 <HAL_TIM_PWM_Start+0x14c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d004      	beq.n	8003742 <HAL_TIM_PWM_Start+0xce>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a21      	ldr	r2, [pc, #132]	; (80037c4 <HAL_TIM_PWM_Start+0x150>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d101      	bne.n	8003746 <HAL_TIM_PWM_Start+0xd2>
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <HAL_TIM_PWM_Start+0xd4>
 8003746:	2300      	movs	r3, #0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2180      	movs	r1, #128	; 0x80
 8003758:	0209      	lsls	r1, r1, #8
 800375a:	430a      	orrs	r2, r1
 800375c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a16      	ldr	r2, [pc, #88]	; (80037bc <HAL_TIM_PWM_Start+0x148>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d00a      	beq.n	800377e <HAL_TIM_PWM_Start+0x10a>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	05db      	lsls	r3, r3, #23
 8003770:	429a      	cmp	r2, r3
 8003772:	d004      	beq.n	800377e <HAL_TIM_PWM_Start+0x10a>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a13      	ldr	r2, [pc, #76]	; (80037c8 <HAL_TIM_PWM_Start+0x154>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d111      	bne.n	80037a2 <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	2207      	movs	r2, #7
 8003786:	4013      	ands	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2b06      	cmp	r3, #6
 800378e:	d010      	beq.n	80037b2 <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2101      	movs	r1, #1
 800379c:	430a      	orrs	r2, r1
 800379e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037a0:	e007      	b.n	80037b2 <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2101      	movs	r1, #1
 80037ae:	430a      	orrs	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	0018      	movs	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	b004      	add	sp, #16
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40012c00 	.word	0x40012c00
 80037c0:	40014400 	.word	0x40014400
 80037c4:	40014800 	.word	0x40014800
 80037c8:	40000400 	.word	0x40000400

080037cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	223c      	movs	r2, #60	; 0x3c
 80037dc:	5c9b      	ldrb	r3, [r3, r2]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e0a7      	b.n	8003936 <HAL_TIM_PWM_ConfigChannel+0x16a>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	223c      	movs	r2, #60	; 0x3c
 80037ea:	2101      	movs	r1, #1
 80037ec:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b0c      	cmp	r3, #12
 80037f2:	d100      	bne.n	80037f6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80037f4:	e076      	b.n	80038e4 <HAL_TIM_PWM_ConfigChannel+0x118>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b0c      	cmp	r3, #12
 80037fa:	d900      	bls.n	80037fe <HAL_TIM_PWM_ConfigChannel+0x32>
 80037fc:	e095      	b.n	800392a <HAL_TIM_PWM_ConfigChannel+0x15e>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b08      	cmp	r3, #8
 8003802:	d04e      	beq.n	80038a2 <HAL_TIM_PWM_ConfigChannel+0xd6>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b08      	cmp	r3, #8
 8003808:	d900      	bls.n	800380c <HAL_TIM_PWM_ConfigChannel+0x40>
 800380a:	e08e      	b.n	800392a <HAL_TIM_PWM_ConfigChannel+0x15e>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b04      	cmp	r3, #4
 8003816:	d021      	beq.n	800385c <HAL_TIM_PWM_ConfigChannel+0x90>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8003818:	e087      	b.n	800392a <HAL_TIM_PWM_ConfigChannel+0x15e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68ba      	ldr	r2, [r7, #8]
 8003820:	0011      	movs	r1, r2
 8003822:	0018      	movs	r0, r3
 8003824:	f000 f9ce 	bl	8003bc4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2108      	movs	r1, #8
 8003834:	430a      	orrs	r2, r1
 8003836:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699a      	ldr	r2, [r3, #24]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2104      	movs	r1, #4
 8003844:	438a      	bics	r2, r1
 8003846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6999      	ldr	r1, [r3, #24]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	619a      	str	r2, [r3, #24]
      break;
 800385a:	e067      	b.n	800392c <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	0011      	movs	r1, r2
 8003864:	0018      	movs	r0, r3
 8003866:	f000 fa2b 	bl	8003cc0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699a      	ldr	r2, [r3, #24]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2180      	movs	r1, #128	; 0x80
 8003876:	0109      	lsls	r1, r1, #4
 8003878:	430a      	orrs	r2, r1
 800387a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	699a      	ldr	r2, [r3, #24]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	492e      	ldr	r1, [pc, #184]	; (8003940 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8003888:	400a      	ands	r2, r1
 800388a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6999      	ldr	r1, [r3, #24]
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	021a      	lsls	r2, r3, #8
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	619a      	str	r2, [r3, #24]
      break;
 80038a0:	e044      	b.n	800392c <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	0011      	movs	r1, r2
 80038aa:	0018      	movs	r0, r3
 80038ac:	f000 fa86 	bl	8003dbc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2108      	movs	r1, #8
 80038bc:	430a      	orrs	r2, r1
 80038be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	69da      	ldr	r2, [r3, #28]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2104      	movs	r1, #4
 80038cc:	438a      	bics	r2, r1
 80038ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69d9      	ldr	r1, [r3, #28]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	61da      	str	r2, [r3, #28]
      break;
 80038e2:	e023      	b.n	800392c <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	0011      	movs	r1, r2
 80038ec:	0018      	movs	r0, r3
 80038ee:	f000 fae5 	bl	8003ebc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	69da      	ldr	r2, [r3, #28]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2180      	movs	r1, #128	; 0x80
 80038fe:	0109      	lsls	r1, r1, #4
 8003900:	430a      	orrs	r2, r1
 8003902:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	69da      	ldr	r2, [r3, #28]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	490c      	ldr	r1, [pc, #48]	; (8003940 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8003910:	400a      	ands	r2, r1
 8003912:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	69d9      	ldr	r1, [r3, #28]
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	021a      	lsls	r2, r3, #8
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	430a      	orrs	r2, r1
 8003926:	61da      	str	r2, [r3, #28]
      break;
 8003928:	e000      	b.n	800392c <HAL_TIM_PWM_ConfigChannel+0x160>
      break;
 800392a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	223c      	movs	r2, #60	; 0x3c
 8003930:	2100      	movs	r1, #0
 8003932:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	0018      	movs	r0, r3
 8003938:	46bd      	mov	sp, r7
 800393a:	b004      	add	sp, #16
 800393c:	bd80      	pop	{r7, pc}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	fffffbff 	.word	0xfffffbff

08003944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	223c      	movs	r2, #60	; 0x3c
 8003952:	5c9b      	ldrb	r3, [r3, r2]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d101      	bne.n	800395c <HAL_TIM_ConfigClockSource+0x18>
 8003958:	2302      	movs	r3, #2
 800395a:	e0b7      	b.n	8003acc <HAL_TIM_ConfigClockSource+0x188>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	223c      	movs	r2, #60	; 0x3c
 8003960:	2101      	movs	r1, #1
 8003962:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	223d      	movs	r2, #61	; 0x3d
 8003968:	2102      	movs	r1, #2
 800396a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2277      	movs	r2, #119	; 0x77
 8003978:	4393      	bics	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4a55      	ldr	r2, [pc, #340]	; (8003ad4 <HAL_TIM_ConfigClockSource+0x190>)
 8003980:	4013      	ands	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2280      	movs	r2, #128	; 0x80
 8003992:	0192      	lsls	r2, r2, #6
 8003994:	4293      	cmp	r3, r2
 8003996:	d040      	beq.n	8003a1a <HAL_TIM_ConfigClockSource+0xd6>
 8003998:	2280      	movs	r2, #128	; 0x80
 800399a:	0192      	lsls	r2, r2, #6
 800399c:	4293      	cmp	r3, r2
 800399e:	d900      	bls.n	80039a2 <HAL_TIM_ConfigClockSource+0x5e>
 80039a0:	e088      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039a2:	2280      	movs	r2, #128	; 0x80
 80039a4:	0152      	lsls	r2, r2, #5
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d100      	bne.n	80039ac <HAL_TIM_ConfigClockSource+0x68>
 80039aa:	e085      	b.n	8003ab8 <HAL_TIM_ConfigClockSource+0x174>
 80039ac:	2280      	movs	r2, #128	; 0x80
 80039ae:	0152      	lsls	r2, r2, #5
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d900      	bls.n	80039b6 <HAL_TIM_ConfigClockSource+0x72>
 80039b4:	e07e      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039b6:	2b70      	cmp	r3, #112	; 0x70
 80039b8:	d018      	beq.n	80039ec <HAL_TIM_ConfigClockSource+0xa8>
 80039ba:	d900      	bls.n	80039be <HAL_TIM_ConfigClockSource+0x7a>
 80039bc:	e07a      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039be:	2b60      	cmp	r3, #96	; 0x60
 80039c0:	d04f      	beq.n	8003a62 <HAL_TIM_ConfigClockSource+0x11e>
 80039c2:	d900      	bls.n	80039c6 <HAL_TIM_ConfigClockSource+0x82>
 80039c4:	e076      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039c6:	2b50      	cmp	r3, #80	; 0x50
 80039c8:	d03b      	beq.n	8003a42 <HAL_TIM_ConfigClockSource+0xfe>
 80039ca:	d900      	bls.n	80039ce <HAL_TIM_ConfigClockSource+0x8a>
 80039cc:	e072      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039ce:	2b40      	cmp	r3, #64	; 0x40
 80039d0:	d057      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x13e>
 80039d2:	d900      	bls.n	80039d6 <HAL_TIM_ConfigClockSource+0x92>
 80039d4:	e06e      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039d6:	2b30      	cmp	r3, #48	; 0x30
 80039d8:	d063      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15e>
 80039da:	d86b      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d060      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15e>
 80039e0:	d868      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d05d      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15e>
 80039e6:	2b10      	cmp	r3, #16
 80039e8:	d05b      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80039ea:	e063      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6818      	ldr	r0, [r3, #0]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	6899      	ldr	r1, [r3, #8]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f000 fb3c 	bl	8004078 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2277      	movs	r2, #119	; 0x77
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	609a      	str	r2, [r3, #8]
      break;
 8003a18:	e04f      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6818      	ldr	r0, [r3, #0]
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	6899      	ldr	r1, [r3, #8]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f000 fb25 	bl	8004078 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2180      	movs	r1, #128	; 0x80
 8003a3a:	01c9      	lsls	r1, r1, #7
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	609a      	str	r2, [r3, #8]
      break;
 8003a40:	e03b      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	6859      	ldr	r1, [r3, #4]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	001a      	movs	r2, r3
 8003a50:	f000 fa98 	bl	8003f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2150      	movs	r1, #80	; 0x50
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f000 faf2 	bl	8004044 <TIM_ITRx_SetConfig>
      break;
 8003a60:	e02b      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6859      	ldr	r1, [r3, #4]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	001a      	movs	r2, r3
 8003a70:	f000 fab6 	bl	8003fe0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2160      	movs	r1, #96	; 0x60
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f000 fae2 	bl	8004044 <TIM_ITRx_SetConfig>
      break;
 8003a80:	e01b      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6859      	ldr	r1, [r3, #4]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	001a      	movs	r2, r3
 8003a90:	f000 fa78 	bl	8003f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2140      	movs	r1, #64	; 0x40
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f000 fad2 	bl	8004044 <TIM_ITRx_SetConfig>
      break;
 8003aa0:	e00b      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	0019      	movs	r1, r3
 8003aac:	0010      	movs	r0, r2
 8003aae:	f000 fac9 	bl	8004044 <TIM_ITRx_SetConfig>
        break;
 8003ab2:	e002      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
      break;
 8003ab4:	46c0      	nop			; (mov r8, r8)
 8003ab6:	e000      	b.n	8003aba <HAL_TIM_ConfigClockSource+0x176>
      break;
 8003ab8:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	223d      	movs	r2, #61	; 0x3d
 8003abe:	2101      	movs	r1, #1
 8003ac0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	223c      	movs	r2, #60	; 0x3c
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	0018      	movs	r0, r3
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	b004      	add	sp, #16
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	ffff00ff 	.word	0xffff00ff

08003ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a30      	ldr	r2, [pc, #192]	; (8003bac <TIM_Base_SetConfig+0xd4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d008      	beq.n	8003b02 <TIM_Base_SetConfig+0x2a>
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	2380      	movs	r3, #128	; 0x80
 8003af4:	05db      	lsls	r3, r3, #23
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d003      	beq.n	8003b02 <TIM_Base_SetConfig+0x2a>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a2c      	ldr	r2, [pc, #176]	; (8003bb0 <TIM_Base_SetConfig+0xd8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d108      	bne.n	8003b14 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2270      	movs	r2, #112	; 0x70
 8003b06:	4393      	bics	r3, r2
 8003b08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a25      	ldr	r2, [pc, #148]	; (8003bac <TIM_Base_SetConfig+0xd4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d014      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	05db      	lsls	r3, r3, #23
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d00f      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a21      	ldr	r2, [pc, #132]	; (8003bb0 <TIM_Base_SetConfig+0xd8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d00b      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a20      	ldr	r2, [pc, #128]	; (8003bb4 <TIM_Base_SetConfig+0xdc>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d007      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a1f      	ldr	r2, [pc, #124]	; (8003bb8 <TIM_Base_SetConfig+0xe0>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d003      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a1e      	ldr	r2, [pc, #120]	; (8003bbc <TIM_Base_SetConfig+0xe4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d108      	bne.n	8003b58 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4a1d      	ldr	r2, [pc, #116]	; (8003bc0 <TIM_Base_SetConfig+0xe8>)
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2280      	movs	r2, #128	; 0x80
 8003b5c:	4393      	bics	r3, r2
 8003b5e:	001a      	movs	r2, r3
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a0a      	ldr	r2, [pc, #40]	; (8003bac <TIM_Base_SetConfig+0xd4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d007      	beq.n	8003b96 <TIM_Base_SetConfig+0xbe>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a0b      	ldr	r2, [pc, #44]	; (8003bb8 <TIM_Base_SetConfig+0xe0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d003      	beq.n	8003b96 <TIM_Base_SetConfig+0xbe>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a0a      	ldr	r2, [pc, #40]	; (8003bbc <TIM_Base_SetConfig+0xe4>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d103      	bne.n	8003b9e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	615a      	str	r2, [r3, #20]
}
 8003ba4:	46c0      	nop			; (mov r8, r8)
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	b004      	add	sp, #16
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40012c00 	.word	0x40012c00
 8003bb0:	40000400 	.word	0x40000400
 8003bb4:	40002000 	.word	0x40002000
 8003bb8:	40014400 	.word	0x40014400
 8003bbc:	40014800 	.word	0x40014800
 8003bc0:	fffffcff 	.word	0xfffffcff

08003bc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	4393      	bics	r3, r2
 8003bd6:	001a      	movs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a1b      	ldr	r3, [r3, #32]
 8003be0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2270      	movs	r2, #112	; 0x70
 8003bf2:	4393      	bics	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2203      	movs	r2, #3
 8003bfa:	4393      	bics	r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	4393      	bics	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a23      	ldr	r2, [pc, #140]	; (8003cac <TIM_OC1_SetConfig+0xe8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d007      	beq.n	8003c32 <TIM_OC1_SetConfig+0x6e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a22      	ldr	r2, [pc, #136]	; (8003cb0 <TIM_OC1_SetConfig+0xec>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d003      	beq.n	8003c32 <TIM_OC1_SetConfig+0x6e>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a21      	ldr	r2, [pc, #132]	; (8003cb4 <TIM_OC1_SetConfig+0xf0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d10c      	bne.n	8003c4c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2208      	movs	r2, #8
 8003c36:	4393      	bics	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	2204      	movs	r2, #4
 8003c48:	4393      	bics	r3, r2
 8003c4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a17      	ldr	r2, [pc, #92]	; (8003cac <TIM_OC1_SetConfig+0xe8>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d007      	beq.n	8003c64 <TIM_OC1_SetConfig+0xa0>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a16      	ldr	r2, [pc, #88]	; (8003cb0 <TIM_OC1_SetConfig+0xec>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d003      	beq.n	8003c64 <TIM_OC1_SetConfig+0xa0>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a15      	ldr	r2, [pc, #84]	; (8003cb4 <TIM_OC1_SetConfig+0xf0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d111      	bne.n	8003c88 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	4a14      	ldr	r2, [pc, #80]	; (8003cb8 <TIM_OC1_SetConfig+0xf4>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	4a13      	ldr	r2, [pc, #76]	; (8003cbc <TIM_OC1_SetConfig+0xf8>)
 8003c70:	4013      	ands	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	621a      	str	r2, [r3, #32]
}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	b006      	add	sp, #24
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	40014400 	.word	0x40014400
 8003cb4:	40014800 	.word	0x40014800
 8003cb8:	fffffeff 	.word	0xfffffeff
 8003cbc:	fffffdff 	.word	0xfffffdff

08003cc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b086      	sub	sp, #24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	2210      	movs	r2, #16
 8003cd0:	4393      	bics	r3, r2
 8003cd2:	001a      	movs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	4a2c      	ldr	r2, [pc, #176]	; (8003da0 <TIM_OC2_SetConfig+0xe0>)
 8003cee:	4013      	ands	r3, r2
 8003cf0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	4a2b      	ldr	r2, [pc, #172]	; (8003da4 <TIM_OC2_SetConfig+0xe4>)
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	021b      	lsls	r3, r3, #8
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	4393      	bics	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	011b      	lsls	r3, r3, #4
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a22      	ldr	r2, [pc, #136]	; (8003da8 <TIM_OC2_SetConfig+0xe8>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d10d      	bne.n	8003d3e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2280      	movs	r2, #128	; 0x80
 8003d26:	4393      	bics	r3, r2
 8003d28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	2240      	movs	r2, #64	; 0x40
 8003d3a:	4393      	bics	r3, r2
 8003d3c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a19      	ldr	r2, [pc, #100]	; (8003da8 <TIM_OC2_SetConfig+0xe8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d007      	beq.n	8003d56 <TIM_OC2_SetConfig+0x96>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a18      	ldr	r2, [pc, #96]	; (8003dac <TIM_OC2_SetConfig+0xec>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d003      	beq.n	8003d56 <TIM_OC2_SetConfig+0x96>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a17      	ldr	r2, [pc, #92]	; (8003db0 <TIM_OC2_SetConfig+0xf0>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d113      	bne.n	8003d7e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4a16      	ldr	r2, [pc, #88]	; (8003db4 <TIM_OC2_SetConfig+0xf4>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4a15      	ldr	r2, [pc, #84]	; (8003db8 <TIM_OC2_SetConfig+0xf8>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685a      	ldr	r2, [r3, #4]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	621a      	str	r2, [r3, #32]
}
 8003d98:	46c0      	nop			; (mov r8, r8)
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b006      	add	sp, #24
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	ffff8fff 	.word	0xffff8fff
 8003da4:	fffffcff 	.word	0xfffffcff
 8003da8:	40012c00 	.word	0x40012c00
 8003dac:	40014400 	.word	0x40014400
 8003db0:	40014800 	.word	0x40014800
 8003db4:	fffffbff 	.word	0xfffffbff
 8003db8:	fffff7ff 	.word	0xfffff7ff

08003dbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	4a33      	ldr	r2, [pc, #204]	; (8003e98 <TIM_OC3_SetConfig+0xdc>)
 8003dcc:	401a      	ands	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2270      	movs	r2, #112	; 0x70
 8003de8:	4393      	bics	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2203      	movs	r2, #3
 8003df0:	4393      	bics	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	4a26      	ldr	r2, [pc, #152]	; (8003e9c <TIM_OC3_SetConfig+0xe0>)
 8003e02:	4013      	ands	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	021b      	lsls	r3, r3, #8
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a22      	ldr	r2, [pc, #136]	; (8003ea0 <TIM_OC3_SetConfig+0xe4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d10d      	bne.n	8003e36 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	4a21      	ldr	r2, [pc, #132]	; (8003ea4 <TIM_OC3_SetConfig+0xe8>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	4a1d      	ldr	r2, [pc, #116]	; (8003ea8 <TIM_OC3_SetConfig+0xec>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a19      	ldr	r2, [pc, #100]	; (8003ea0 <TIM_OC3_SetConfig+0xe4>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d007      	beq.n	8003e4e <TIM_OC3_SetConfig+0x92>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a1a      	ldr	r2, [pc, #104]	; (8003eac <TIM_OC3_SetConfig+0xf0>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d003      	beq.n	8003e4e <TIM_OC3_SetConfig+0x92>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a19      	ldr	r2, [pc, #100]	; (8003eb0 <TIM_OC3_SetConfig+0xf4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d113      	bne.n	8003e76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	4a18      	ldr	r2, [pc, #96]	; (8003eb4 <TIM_OC3_SetConfig+0xf8>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4a17      	ldr	r2, [pc, #92]	; (8003eb8 <TIM_OC3_SetConfig+0xfc>)
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	621a      	str	r2, [r3, #32]
}
 8003e90:	46c0      	nop			; (mov r8, r8)
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b006      	add	sp, #24
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	fffffeff 	.word	0xfffffeff
 8003e9c:	fffffdff 	.word	0xfffffdff
 8003ea0:	40012c00 	.word	0x40012c00
 8003ea4:	fffff7ff 	.word	0xfffff7ff
 8003ea8:	fffffbff 	.word	0xfffffbff
 8003eac:	40014400 	.word	0x40014400
 8003eb0:	40014800 	.word	0x40014800
 8003eb4:	ffffefff 	.word	0xffffefff
 8003eb8:	ffffdfff 	.word	0xffffdfff

08003ebc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	4a26      	ldr	r2, [pc, #152]	; (8003f64 <TIM_OC4_SetConfig+0xa8>)
 8003ecc:	401a      	ands	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4a20      	ldr	r2, [pc, #128]	; (8003f68 <TIM_OC4_SetConfig+0xac>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4a1f      	ldr	r2, [pc, #124]	; (8003f6c <TIM_OC4_SetConfig+0xb0>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	021b      	lsls	r3, r3, #8
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4a1b      	ldr	r2, [pc, #108]	; (8003f70 <TIM_OC4_SetConfig+0xb4>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	031b      	lsls	r3, r3, #12
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a17      	ldr	r2, [pc, #92]	; (8003f74 <TIM_OC4_SetConfig+0xb8>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d007      	beq.n	8003f2c <TIM_OC4_SetConfig+0x70>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a16      	ldr	r2, [pc, #88]	; (8003f78 <TIM_OC4_SetConfig+0xbc>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d003      	beq.n	8003f2c <TIM_OC4_SetConfig+0x70>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a15      	ldr	r2, [pc, #84]	; (8003f7c <TIM_OC4_SetConfig+0xc0>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d109      	bne.n	8003f40 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	4a14      	ldr	r2, [pc, #80]	; (8003f80 <TIM_OC4_SetConfig+0xc4>)
 8003f30:	4013      	ands	r3, r2
 8003f32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	019b      	lsls	r3, r3, #6
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685a      	ldr	r2, [r3, #4]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	621a      	str	r2, [r3, #32]
}
 8003f5a:	46c0      	nop			; (mov r8, r8)
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	b006      	add	sp, #24
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	46c0      	nop			; (mov r8, r8)
 8003f64:	ffffefff 	.word	0xffffefff
 8003f68:	ffff8fff 	.word	0xffff8fff
 8003f6c:	fffffcff 	.word	0xfffffcff
 8003f70:	ffffdfff 	.word	0xffffdfff
 8003f74:	40012c00 	.word	0x40012c00
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800
 8003f80:	ffffbfff 	.word	0xffffbfff

08003f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	4393      	bics	r3, r2
 8003f9e:	001a      	movs	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	22f0      	movs	r2, #240	; 0xf0
 8003fae:	4393      	bics	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	220a      	movs	r2, #10
 8003fc0:	4393      	bics	r3, r2
 8003fc2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	697a      	ldr	r2, [r7, #20]
 8003fd6:	621a      	str	r2, [r3, #32]
}
 8003fd8:	46c0      	nop			; (mov r8, r8)
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	b006      	add	sp, #24
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	2210      	movs	r2, #16
 8003ff2:	4393      	bics	r3, r2
 8003ff4:	001a      	movs	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	4a0d      	ldr	r2, [pc, #52]	; (8004040 <TIM_TI2_ConfigInputStage+0x60>)
 800400a:	4013      	ands	r3, r2
 800400c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	031b      	lsls	r3, r3, #12
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	4313      	orrs	r3, r2
 8004016:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	22a0      	movs	r2, #160	; 0xa0
 800401c:	4393      	bics	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	4313      	orrs	r3, r2
 8004028:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	621a      	str	r2, [r3, #32]
}
 8004036:	46c0      	nop			; (mov r8, r8)
 8004038:	46bd      	mov	sp, r7
 800403a:	b006      	add	sp, #24
 800403c:	bd80      	pop	{r7, pc}
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	ffff0fff 	.word	0xffff0fff

08004044 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2270      	movs	r2, #112	; 0x70
 8004058:	4393      	bics	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4313      	orrs	r3, r2
 8004062:	2207      	movs	r2, #7
 8004064:	4313      	orrs	r3, r2
 8004066:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	609a      	str	r2, [r3, #8]
}
 800406e:	46c0      	nop			; (mov r8, r8)
 8004070:	46bd      	mov	sp, r7
 8004072:	b004      	add	sp, #16
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	4a09      	ldr	r2, [pc, #36]	; (80040b4 <TIM_ETR_SetConfig+0x3c>)
 8004090:	4013      	ands	r3, r2
 8004092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	021a      	lsls	r2, r3, #8
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	431a      	orrs	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	4313      	orrs	r3, r2
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	609a      	str	r2, [r3, #8]
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b006      	add	sp, #24
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	ffff00ff 	.word	0xffff00ff

080040b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	221f      	movs	r2, #31
 80040c8:	4013      	ands	r3, r2
 80040ca:	2201      	movs	r2, #1
 80040cc:	409a      	lsls	r2, r3
 80040ce:	0013      	movs	r3, r2
 80040d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	43d2      	mvns	r2, r2
 80040da:	401a      	ands	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a1a      	ldr	r2, [r3, #32]
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	211f      	movs	r1, #31
 80040e8:	400b      	ands	r3, r1
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4099      	lsls	r1, r3
 80040ee:	000b      	movs	r3, r1
 80040f0:	431a      	orrs	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	621a      	str	r2, [r3, #32]
}
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b006      	add	sp, #24
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	223c      	movs	r2, #60	; 0x3c
 800410e:	5c9b      	ldrb	r3, [r3, r2]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004114:	2302      	movs	r3, #2
 8004116:	e042      	b.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	223c      	movs	r2, #60	; 0x3c
 800411c:	2101      	movs	r1, #1
 800411e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	223d      	movs	r2, #61	; 0x3d
 8004124:	2102      	movs	r1, #2
 8004126:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2270      	movs	r2, #112	; 0x70
 800413c:	4393      	bics	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a14      	ldr	r2, [pc, #80]	; (80041a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d00a      	beq.n	8004172 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	2380      	movs	r3, #128	; 0x80
 8004162:	05db      	lsls	r3, r3, #23
 8004164:	429a      	cmp	r2, r3
 8004166:	d004      	beq.n	8004172 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a0f      	ldr	r2, [pc, #60]	; (80041ac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d10c      	bne.n	800418c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	2280      	movs	r2, #128	; 0x80
 8004176:	4393      	bics	r3, r2
 8004178:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	4313      	orrs	r3, r2
 8004182:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	223d      	movs	r2, #61	; 0x3d
 8004190:	2101      	movs	r1, #1
 8004192:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	223c      	movs	r2, #60	; 0x3c
 8004198:	2100      	movs	r1, #0
 800419a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	0018      	movs	r0, r3
 80041a0:	46bd      	mov	sp, r7
 80041a2:	b004      	add	sp, #16
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	40012c00 	.word	0x40012c00
 80041ac:	40000400 	.word	0x40000400

080041b0 <__libc_init_array>:
 80041b0:	b570      	push	{r4, r5, r6, lr}
 80041b2:	2600      	movs	r6, #0
 80041b4:	4d0c      	ldr	r5, [pc, #48]	; (80041e8 <__libc_init_array+0x38>)
 80041b6:	4c0d      	ldr	r4, [pc, #52]	; (80041ec <__libc_init_array+0x3c>)
 80041b8:	1b64      	subs	r4, r4, r5
 80041ba:	10a4      	asrs	r4, r4, #2
 80041bc:	42a6      	cmp	r6, r4
 80041be:	d109      	bne.n	80041d4 <__libc_init_array+0x24>
 80041c0:	2600      	movs	r6, #0
 80041c2:	f000 f821 	bl	8004208 <_init>
 80041c6:	4d0a      	ldr	r5, [pc, #40]	; (80041f0 <__libc_init_array+0x40>)
 80041c8:	4c0a      	ldr	r4, [pc, #40]	; (80041f4 <__libc_init_array+0x44>)
 80041ca:	1b64      	subs	r4, r4, r5
 80041cc:	10a4      	asrs	r4, r4, #2
 80041ce:	42a6      	cmp	r6, r4
 80041d0:	d105      	bne.n	80041de <__libc_init_array+0x2e>
 80041d2:	bd70      	pop	{r4, r5, r6, pc}
 80041d4:	00b3      	lsls	r3, r6, #2
 80041d6:	58eb      	ldr	r3, [r5, r3]
 80041d8:	4798      	blx	r3
 80041da:	3601      	adds	r6, #1
 80041dc:	e7ee      	b.n	80041bc <__libc_init_array+0xc>
 80041de:	00b3      	lsls	r3, r6, #2
 80041e0:	58eb      	ldr	r3, [r5, r3]
 80041e2:	4798      	blx	r3
 80041e4:	3601      	adds	r6, #1
 80041e6:	e7f2      	b.n	80041ce <__libc_init_array+0x1e>
 80041e8:	08004250 	.word	0x08004250
 80041ec:	08004250 	.word	0x08004250
 80041f0:	08004250 	.word	0x08004250
 80041f4:	08004254 	.word	0x08004254

080041f8 <memset>:
 80041f8:	0003      	movs	r3, r0
 80041fa:	1882      	adds	r2, r0, r2
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d100      	bne.n	8004202 <memset+0xa>
 8004200:	4770      	bx	lr
 8004202:	7019      	strb	r1, [r3, #0]
 8004204:	3301      	adds	r3, #1
 8004206:	e7f9      	b.n	80041fc <memset+0x4>

08004208 <_init>:
 8004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420e:	bc08      	pop	{r3}
 8004210:	469e      	mov	lr, r3
 8004212:	4770      	bx	lr

08004214 <_fini>:
 8004214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004216:	46c0      	nop			; (mov r8, r8)
 8004218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800421a:	bc08      	pop	{r3}
 800421c:	469e      	mov	lr, r3
 800421e:	4770      	bx	lr
