$version Generated by VerilatedVcd $end
$date Sat Jan 12 13:44:31 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 % io_in_0 $end
  $var wire  1 & io_in_1 $end
  $var wire  1 / io_in_10 $end
  $var wire  1 0 io_in_11 $end
  $var wire  1 1 io_in_12 $end
  $var wire  1 2 io_in_13 $end
  $var wire  1 3 io_in_14 $end
  $var wire  1 4 io_in_15 $end
  $var wire  1 ' io_in_2 $end
  $var wire  1 ( io_in_3 $end
  $var wire  1 ) io_in_4 $end
  $var wire  1 * io_in_5 $end
  $var wire  1 + io_in_6 $end
  $var wire  1 , io_in_7 $end
  $var wire  1 - io_in_8 $end
  $var wire  1 . io_in_9 $end
  $var wire  4 5 io_out [3:0] $end
  $var wire  1 $ reset $end
  $scope module OneHotEncoder $end
   $var wire  1 # clock $end
   $var wire  1 % io_in_0 $end
   $var wire  1 & io_in_1 $end
   $var wire  1 / io_in_10 $end
   $var wire  1 0 io_in_11 $end
   $var wire  1 1 io_in_12 $end
   $var wire  1 2 io_in_13 $end
   $var wire  1 3 io_in_14 $end
   $var wire  1 4 io_in_15 $end
   $var wire  1 ' io_in_2 $end
   $var wire  1 ( io_in_3 $end
   $var wire  1 ) io_in_4 $end
   $var wire  1 * io_in_5 $end
   $var wire  1 + io_in_6 $end
   $var wire  1 , io_in_7 $end
   $var wire  1 - io_in_8 $end
   $var wire  1 . io_in_9 $end
   $var wire  4 5 io_out [3:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
b0000 5
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
1%
#11
1#
#12
0#
0%
1&
b0001 5
#13
1#
#14
0#
0&
1'
b0010 5
#15
1#
#16
0#
0'
1(
b0011 5
#17
1#
#18
0#
0(
1)
b0100 5
#19
1#
#20
0#
0)
1*
b0101 5
#21
1#
#22
0#
0*
1+
b0110 5
#23
1#
#24
0#
0+
1,
b0111 5
#25
1#
#26
0#
0,
1-
b1000 5
#27
1#
#28
0#
0-
1.
b1001 5
#29
1#
#30
0#
0.
1/
b1010 5
#31
1#
#32
0#
0/
10
b1011 5
#33
1#
#34
0#
00
11
b1100 5
#35
1#
#36
0#
01
12
b1101 5
#37
1#
#38
0#
02
13
b1110 5
#39
1#
#40
0#
03
14
b1111 5
#41
1#
