{
  "questions": [
    {
      "question": "In digital logic design, what is the fundamental characteristic that distinguishes *sequential logic circuits* from *combinational logic circuits*?",
      "options": [
        "Sequential circuits use only AND and OR gates, while combinational circuits use NAND and NOR gates.",
        "Sequential circuits have memory elements and their output depends on both current inputs and past states, while combinational circuits' output depends only on current inputs.",
        "Combinational circuits require a clock signal for operation, whereas sequential circuits do not.",
        "Sequential circuits are always faster than combinational circuits for the same function.",
        "Combinational circuits can implement state machines, but sequential circuits cannot."
      ],
      "correct": 1
    },
    {
      "question": "In digital integrated circuit design, what is the primary purpose of incorporating *scan chains* as part of Design for Testability (DFT)?",
      "options": [
        "To reduce the overall power consumption of the chip during normal operation.",
        "To increase the operating frequency by shortening critical paths.",
        "To provide a mechanism for easily observing and controlling the internal states of sequential elements for testing.",
        "To protect the circuit from electromagnetic interference (EMI).",
        "To enable dynamic voltage and frequency scaling (DVFS)."
      ],
      "correct": 2
    },
    {
      "question": "In computer architecture and parallel computing, what does *Amdahl's Law* primarily quantify?",
      "options": [
        "The maximum speedup achievable by a program if only a fraction of its execution is parallelizable.",
        "The energy efficiency gains from reducing the supply voltage of a processor.",
        "The relationship between transistor count and chip manufacturing cost.",
        "The performance improvement obtained by increasing the cache hit rate.",
        "The latency reduction achieved by deeper pipelining."
      ],
      "correct": 0
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, what is the primary goal of the 'placement' step?",
      "options": [
        "To convert the RTL description into a gate-level netlist.",
        "To optimize the clock distribution network for minimal skew and jitter.",
        "To assign precise physical locations to all standard cells and macros on the chip floorplan.",
        "To verify that the layout matches the schematic (LVS).",
        "To determine the optimal routing paths for all interconnections."
      ],
      "correct": 2
    },
    {
      "question": "Which of the following best describes a key characteristic that distinguishes a *vector processor* from a traditional scalar processor?",
      "options": [
        "It executes multiple instructions per clock cycle using multiple execution units on independent data.",
        "It processes entire arrays or sequences of data elements with a single instruction.",
        "It reorders instructions dynamically to avoid hazards and improve throughput.",
        "It uses a deeply pipelined architecture to execute instructions in a sequential fashion.",
        "It has a dedicated instruction set architecture (ISA) for handling I/O operations."
      ],
      "correct": 1
    }
  ]
}