<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3867" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3867{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3867{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3867{left:747px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3867{left:70px;bottom:803px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t5_3867{left:70px;bottom:786px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t6_3867{left:70px;bottom:769px;letter-spacing:-0.15px;}
#t7_3867{left:70px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t8_3867{left:70px;bottom:728px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3867{left:70px;bottom:669px;letter-spacing:0.13px;}
#ta_3867{left:152px;bottom:669px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_3867{left:70px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3867{left:70px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#td_3867{left:70px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3867{left:70px;bottom:595px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tf_3867{left:70px;bottom:536px;letter-spacing:0.13px;}
#tg_3867{left:152px;bottom:536px;letter-spacing:0.15px;word-spacing:0.01px;}
#th_3867{left:70px;bottom:512px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3867{left:70px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3867{left:70px;bottom:479px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3867{left:70px;bottom:452px;}
#tl_3867{left:96px;bottom:456px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3867{left:96px;bottom:439px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3867{left:70px;bottom:413px;}
#to_3867{left:96px;bottom:416px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3867{left:70px;bottom:390px;}
#tq_3867{left:96px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3867{left:70px;bottom:367px;}
#ts_3867{left:96px;bottom:370px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#tt_3867{left:70px;bottom:344px;}
#tu_3867{left:96px;bottom:347px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tv_3867{left:70px;bottom:321px;}
#tw_3867{left:96px;bottom:324px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_3867{left:70px;bottom:298px;}
#ty_3867{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3867{left:70px;bottom:275px;}
#t10_3867{left:96px;bottom:279px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#t11_3867{left:70px;bottom:252px;}
#t12_3867{left:96px;bottom:256px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_3867{left:70px;bottom:229px;}
#t14_3867{left:96px;bottom:233px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t15_3867{left:70px;bottom:206px;}
#t16_3867{left:96px;bottom:210px;letter-spacing:-0.22px;word-spacing:-0.36px;}
#t17_3867{left:275px;bottom:210px;letter-spacing:-0.14px;}
#t18_3867{left:289px;bottom:210px;letter-spacing:-0.29px;word-spacing:-0.33px;}
#t19_3867{left:70px;bottom:184px;}
#t1a_3867{left:96px;bottom:187px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1b_3867{left:276px;bottom:187px;}
#t1c_3867{left:285px;bottom:187px;letter-spacing:-0.31px;word-spacing:-0.34px;}
#t1d_3867{left:70px;bottom:161px;}
#t1e_3867{left:96px;bottom:164px;letter-spacing:-0.27px;word-spacing:-0.35px;}
#t1f_3867{left:70px;bottom:138px;}
#t1g_3867{left:96px;bottom:141px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t1h_3867{left:70px;bottom:115px;}
#t1i_3867{left:96px;bottom:118px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_3867{left:279px;bottom:856px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1k_3867{left:371px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1l_3867{left:282px;bottom:1051px;letter-spacing:-0.16px;}
#t1m_3867{left:687px;bottom:1051px;}
#t1n_3867{left:396px;bottom:1026px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1o_3867{left:627px;bottom:1051px;}
#t1p_3867{left:635px;bottom:1026px;}
#t1q_3867{left:649px;bottom:1026px;}
#t1r_3867{left:662px;bottom:1026px;}
#t1s_3867{left:676px;bottom:1026px;}
#t1t_3867{left:246px;bottom:1027px;letter-spacing:0.14px;}
#t1u_3867{left:282px;bottom:988px;letter-spacing:-0.16px;}
#t1v_3867{left:687px;bottom:988px;}
#t1w_3867{left:456px;bottom:961px;letter-spacing:0.08px;word-spacing:-0.35px;}
#t1x_3867{left:358px;bottom:988px;letter-spacing:-0.25px;}
#t1y_3867{left:294px;bottom:961px;}
#t1z_3867{left:307px;bottom:961px;}
#t20_3867{left:321px;bottom:961px;}
#t21_3867{left:334px;bottom:961px;}
#t22_3867{left:241px;bottom:961px;letter-spacing:0.04px;}
#t23_3867{left:687px;bottom:921px;}
#t24_3867{left:436px;bottom:896px;letter-spacing:0.09px;word-spacing:-0.31px;}
#t25_3867{left:239px;bottom:903px;letter-spacing:0.1px;}
#t26_3867{left:228px;bottom:890px;letter-spacing:0.12px;}
#t27_3867{left:250px;bottom:990px;}
#t28_3867{left:250px;bottom:925px;}
#t29_3867{left:611px;bottom:1051px;}
#t2a_3867{left:340px;bottom:988px;letter-spacing:-0.25px;}
#t2b_3867{left:282px;bottom:921px;letter-spacing:-0.16px;}

.s1_3867{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3867{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3867{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3867{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3867{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3867{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3867{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3867{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3867{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3867{font-size:18px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3867" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3867Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3867" style="-webkit-user-select: none;"><object width="935" height="1210" data="3867/3867.svg" type="image/svg+xml" id="pdf3867" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3867" class="t s1_3867">Vol. 3B </span><span id="t2_3867" class="t s1_3867">21-3 </span>
<span id="t3_3867" class="t s2_3867">8086 EMULATION </span>
<span id="t4_3867" class="t s3_3867">The IA-32 processors beginning with the Intel386 processor can generate 32-bit offsets using an address override </span>
<span id="t5_3867" class="t s3_3867">prefix; however, in real-address mode, the value of a 32-bit offset may not exceed FFFFH without causing an </span>
<span id="t6_3867" class="t s3_3867">exception. </span>
<span id="t7_3867" class="t s3_3867">For full compatibility with Intel 286 real-address mode, pseudo-protection faults (interrupt 12 or 13) occur if a 32- </span>
<span id="t8_3867" class="t s3_3867">bit offset is generated outside the range 0 through FFFFH. </span>
<span id="t9_3867" class="t s4_3867">21.1.2 </span><span id="ta_3867" class="t s4_3867">Registers Supported in Real-Address Mode </span>
<span id="tb_3867" class="t s3_3867">The register set available in real-address mode includes all the registers defined for the 8086 processor plus the </span>
<span id="tc_3867" class="t s3_3867">new registers introduced in later IA-32 processors, such as the FS and GS segment registers, the debug registers, </span>
<span id="td_3867" class="t s3_3867">the control registers, and the floating-point unit registers. The 32-bit operand prefix allows a real-address mode </span>
<span id="te_3867" class="t s3_3867">program to use the 32-bit general-purpose registers (EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI). </span>
<span id="tf_3867" class="t s4_3867">21.1.3 </span><span id="tg_3867" class="t s4_3867">Instructions Supported in Real-Address Mode </span>
<span id="th_3867" class="t s3_3867">The following instructions make up the core instruction set for the 8086 processor. If backwards compatibility to </span>
<span id="ti_3867" class="t s3_3867">the Intel 286 and Intel 8086 processors is required, only these instructions should be used in a new program </span>
<span id="tj_3867" class="t s3_3867">written to run in real-address mode. </span>
<span id="tk_3867" class="t s5_3867">• </span><span id="tl_3867" class="t s3_3867">Move (MOV) instructions that move operands between general-purpose registers, segment registers, and </span>
<span id="tm_3867" class="t s3_3867">between memory and general-purpose registers. </span>
<span id="tn_3867" class="t s5_3867">• </span><span id="to_3867" class="t s3_3867">The exchange (XCHG) instruction. </span>
<span id="tp_3867" class="t s5_3867">• </span><span id="tq_3867" class="t s3_3867">Load segment register instructions LDS and LES. </span>
<span id="tr_3867" class="t s5_3867">• </span><span id="ts_3867" class="t s3_3867">Arithmetic instructions ADD, ADC, SUB, SBB, MUL, IMUL, DIV, IDIV, INC, DEC, CMP, and NEG. </span>
<span id="tt_3867" class="t s5_3867">• </span><span id="tu_3867" class="t s3_3867">Logical instructions AND, OR, XOR, and NOT. </span>
<span id="tv_3867" class="t s5_3867">• </span><span id="tw_3867" class="t s3_3867">Decimal instructions DAA, DAS, AAA, AAS, AAM, and AAD. </span>
<span id="tx_3867" class="t s5_3867">• </span><span id="ty_3867" class="t s3_3867">Stack instructions PUSH and POP (to general-purpose registers and segment registers). </span>
<span id="tz_3867" class="t s5_3867">• </span><span id="t10_3867" class="t s3_3867">Type conversion instructions CWD, CDQ, CBW, and CWDE. </span>
<span id="t11_3867" class="t s5_3867">• </span><span id="t12_3867" class="t s3_3867">Shift and rotate instructions SAL, SHL, SHR, SAR, ROL, ROR, RCL, and RCR. </span>
<span id="t13_3867" class="t s5_3867">• </span><span id="t14_3867" class="t s3_3867">TEST instruction. </span>
<span id="t15_3867" class="t s5_3867">• </span><span id="t16_3867" class="t s3_3867">Control instructions JMP, J</span><span id="t17_3867" class="t s6_3867">cc</span><span id="t18_3867" class="t s3_3867">, CALL, RET, LOOP, LOOPE, and LOOPNE. </span>
<span id="t19_3867" class="t s5_3867">• </span><span id="t1a_3867" class="t s3_3867">Interrupt instructions INT </span><span id="t1b_3867" class="t s6_3867">n</span><span id="t1c_3867" class="t s3_3867">, INTO, and IRET. </span>
<span id="t1d_3867" class="t s5_3867">• </span><span id="t1e_3867" class="t s3_3867">EFLAGS control instructions STC, CLC, CMC, CLD, STD, LAHF, SAHF, PUSHF, and POPF. </span>
<span id="t1f_3867" class="t s5_3867">• </span><span id="t1g_3867" class="t s3_3867">I/O instructions IN, INS, OUT, and OUTS. </span>
<span id="t1h_3867" class="t s5_3867">• </span><span id="t1i_3867" class="t s3_3867">Load effective address (LEA) instruction, and translate (XLATB) instruction. </span>
<span id="t1j_3867" class="t s7_3867">Figure 21-1. </span><span id="t1k_3867" class="t s7_3867">Real-Address Mode Address Translation </span>
<span id="t1l_3867" class="t s8_3867">19 </span><span id="t1m_3867" class="t s8_3867">0 </span>
<span id="t1n_3867" class="t s9_3867">16-bit Segment Selector </span>
<span id="t1o_3867" class="t s8_3867">3 </span>
<span id="t1p_3867" class="t s9_3867">0 </span><span id="t1q_3867" class="t s9_3867">0 </span><span id="t1r_3867" class="t s9_3867">0 </span><span id="t1s_3867" class="t s9_3867">0 </span><span id="t1t_3867" class="t s9_3867">Base </span>
<span id="t1u_3867" class="t s8_3867">19 </span><span id="t1v_3867" class="t s8_3867">0 </span>
<span id="t1w_3867" class="t s9_3867">16-bit Effective Address </span>
<span id="t1x_3867" class="t s8_3867">15 </span>
<span id="t1y_3867" class="t s9_3867">0 </span><span id="t1z_3867" class="t s9_3867">0 </span><span id="t20_3867" class="t s9_3867">0 </span><span id="t21_3867" class="t s9_3867">0 </span><span id="t22_3867" class="t s9_3867">Offset </span>
<span id="t23_3867" class="t s8_3867">0 </span>
<span id="t24_3867" class="t s9_3867">20-bit Linear Address </span>
<span id="t25_3867" class="t s9_3867">Linear </span>
<span id="t26_3867" class="t s9_3867">Address </span>
<span id="t27_3867" class="t sa_3867">+ </span>
<span id="t28_3867" class="t sa_3867">= </span>
<span id="t29_3867" class="t s8_3867">4 </span>
<span id="t2a_3867" class="t s8_3867">16 </span>
<span id="t2b_3867" class="t s8_3867">19 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
