 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : i2c_master_top
Version: O-2018.06-SP1
Date   : Mon May 20 01:41:27 2024
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U34/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U34/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n183 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U4/IN4 (AO222X1)                   0.35      0.13       3.37 r
  byte_controller/bit_controller/U4/Q (AO222X1)                     0.05      0.13       3.50 r
  byte_controller/bit_controller/n168 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)            0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U32/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U32/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n182 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U30/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U30/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n181 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U28/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U28/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n180 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U26/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U26/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n179 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U24/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U24/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n178 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U22/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U22/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n177 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_6_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_6_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U20/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U20/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n176 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_7_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U18/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U18/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n175 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_8_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_8_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U16/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U16/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n174 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_9_/D (DFFARX1)             0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_9_/CLK (DFFARX1)                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U14/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U14/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n173 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_10_/D (DFFARX1)            0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_10_/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U12/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U12/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n172 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_11_/D (DFFARX1)            0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_11_/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U10/IN4 (AO222X1)                  0.35      0.13       3.37 r
  byte_controller/bit_controller/U10/Q (AO222X1)                    0.05      0.13       3.50 r
  byte_controller/bit_controller/n171 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)            0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U8/IN4 (AO222X1)                   0.35      0.13       3.37 r
  byte_controller/bit_controller/U8/Q (AO222X1)                     0.05      0.13       3.50 r
  byte_controller/bit_controller/n170 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)            0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U43/IN4 (NAND4X0)                  0.15      0.09       2.35 f
  byte_controller/bit_controller/U43/QN (NAND4X0)                   0.34      0.19       2.55 r
  byte_controller/bit_controller/N66 (net)     19        40.11                0.00       2.55 r
  byte_controller/bit_controller/U49/IN2 (NOR2X0)                   0.34      0.16       2.71 r
  byte_controller/bit_controller/U49/QN (NOR2X0)                    0.28      0.20       2.91 f
  byte_controller/bit_controller/n4 (net)      17        31.99                0.00       2.91 f
  byte_controller/bit_controller/U27/IN1 (NOR2X0)                   0.28      0.13       3.05 f
  byte_controller/bit_controller/U27/QN (NOR2X0)                    0.35      0.20       3.24 r
  byte_controller/bit_controller/n6 (net)      16        34.61                0.00       3.24 r
  byte_controller/bit_controller/U6/IN4 (AO222X1)                   0.35      0.13       3.37 r
  byte_controller/bit_controller/U6/Q (AO222X1)                     0.05      0.13       3.50 r
  byte_controller/bit_controller/n169 (net)     1         1.49                0.00       3.50 r
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)            0.05      0.03       3.54 r
  data arrival time                                                                      3.54

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.54
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.10


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U65/IN1 (NAND3X0)                  0.17      0.12       3.09 r
  byte_controller/bit_controller/U65/QN (NAND3X0)                   0.09      0.05       3.14 f
  byte_controller/bit_controller/n42 (net)      2         4.60                0.00       3.14 f
  byte_controller/bit_controller/U13/INP (INVX0)                    0.09      0.05       3.19 f
  byte_controller/bit_controller/U13/ZN (INVX0)                     0.06      0.03       3.22 r
  byte_controller/bit_controller/n45 (net)      2         4.00                0.00       3.22 r
  byte_controller/bit_controller/U42/IN2 (NAND4X0)                  0.06      0.06       3.28 r
  byte_controller/bit_controller/U42/QN (NAND4X0)                   0.06      0.03       3.31 f
  byte_controller/bit_controller/n26 (net)      1         1.52                0.00       3.31 f
  byte_controller/bit_controller/U41/IN3 (OAI21X1)                  0.06      0.03       3.35 f
  byte_controller/bit_controller/U41/QN (OAI21X1)                   0.02      0.09       3.44 r
  byte_controller/bit_controller/n186 (net)     1         1.49                0.00       3.44 r
  byte_controller/bit_controller/c_state_reg_13_/D (DFFARX1)        0.02      0.03       3.47 r
  data arrival time                                                                      3.47

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_13_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.47
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.17


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U65/IN1 (NAND3X0)                  0.17      0.12       3.09 r
  byte_controller/bit_controller/U65/QN (NAND3X0)                   0.09      0.05       3.14 f
  byte_controller/bit_controller/n42 (net)      2         4.60                0.00       3.14 f
  byte_controller/bit_controller/U13/INP (INVX0)                    0.09      0.05       3.19 f
  byte_controller/bit_controller/U13/ZN (INVX0)                     0.06      0.03       3.22 r
  byte_controller/bit_controller/n45 (net)      2         4.00                0.00       3.22 r
  byte_controller/bit_controller/U55/IN1 (AND2X1)                   0.06      0.04       3.26 r
  byte_controller/bit_controller/U55/Q (AND2X1)                     0.03      0.06       3.32 r
  byte_controller/bit_controller/n41 (net)      1         1.87                0.00       3.32 r
  byte_controller/bit_controller/U54/IN3 (AO22X1)                   0.03      0.04       3.36 r
  byte_controller/bit_controller/U54/Q (AO22X1)                     0.04      0.06       3.42 r
  byte_controller/bit_controller/n194 (net)     1         1.49                0.00       3.42 r
  byte_controller/bit_controller/c_state_reg_5_/D (DFFARX1)         0.04      0.03       3.45 r
  data arrival time                                                                      3.45

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_5_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.45
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.18


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U65/IN1 (NAND3X0)                  0.17      0.12       3.09 r
  byte_controller/bit_controller/U65/QN (NAND3X0)                   0.09      0.05       3.14 f
  byte_controller/bit_controller/n42 (net)      2         4.60                0.00       3.14 f
  byte_controller/bit_controller/U64/IN2 (OR4X1)                    0.09      0.07       3.21 f
  byte_controller/bit_controller/U64/Q (OR4X1)                      0.03      0.08       3.29 f
  byte_controller/bit_controller/n48 (net)      1         1.52                0.00       3.29 f
  byte_controller/bit_controller/U63/IN3 (OAI21X1)                  0.03      0.03       3.32 f
  byte_controller/bit_controller/U63/QN (OAI21X1)                   0.02      0.09       3.41 r
  byte_controller/bit_controller/n199 (net)     1         1.49                0.00       3.41 r
  byte_controller/bit_controller/c_state_reg_0_/D (DFFARX1)         0.02      0.03       3.45 r
  data arrival time                                                                      3.45

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_0_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.45
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.19


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U67/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U67/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n200 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_16_/D (DFFARX1)        0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_16_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U39/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U39/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n184 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_15_/D (DFFARX1)        0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_15_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U61/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U61/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n198 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_1_/D (DFFARX1)         0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_1_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U60/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U60/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n197 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_2_/D (DFFARX1)         0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_2_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U59/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U59/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n196 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_3_/D (DFFARX1)         0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_3_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U58/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U58/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n195 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_4_/D (DFFARX1)         0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_4_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U53/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U53/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n193 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_6_/D (DFFARX1)         0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_6_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U52/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U52/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n192 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_7_/D (DFFARX1)         0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_7_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U46/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U46/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n189 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_10_/D (DFFARX1)        0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_10_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U45/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U45/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n188 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_11_/D (DFFARX1)        0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_11_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U44/IN3 (AO22X1)                   0.17      0.09       3.06 r
  byte_controller/bit_controller/U44/Q (AO22X1)                     0.04      0.09       3.15 r
  byte_controller/bit_controller/n187 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/c_state_reg_12_/D (DFFARX1)        0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_12_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_chk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U9/INP (INVX0)                     0.07      0.05       2.88 f
  byte_controller/bit_controller/U9/ZN (INVX0)                      0.17      0.09       2.97 r
  byte_controller/bit_controller/n46 (net)     13        25.00                0.00       2.97 r
  byte_controller/bit_controller/U3/IN3 (AO22X1)                    0.17      0.09       3.06 r
  byte_controller/bit_controller/U3/Q (AO22X1)                      0.04      0.09       3.15 r
  byte_controller/bit_controller/n167 (net)     1         1.49                0.00       3.15 r
  byte_controller/bit_controller/sda_chk_reg/D (DFFARX1)            0.04      0.03       3.18 r
  data arrival time                                                                      3.18

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/sda_chk_reg/CLK (DFFARX1)                    0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.18
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.46


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U59/IN1 (NAND3X0)                                 0.19      0.10       2.89 r
  byte_controller/U59/QN (NAND3X0)                                  0.09      0.05       2.94 f
  byte_controller/n25 (net)                     2         4.18                0.00       2.94 f
  byte_controller/U20/INP (INVX0)                                   0.09      0.05       2.99 f
  byte_controller/U20/ZN (INVX0)                                    0.05      0.03       3.02 r
  byte_controller/n4 (net)                      1         2.12                0.00       3.02 r
  byte_controller/U58/IN3 (AO21X1)                                  0.05      0.05       3.06 r
  byte_controller/U58/Q (AO21X1)                                    0.03      0.06       3.12 r
  byte_controller/n77 (net)                     1         1.49                0.00       3.12 r
  byte_controller/c_state_reg_1_/D (DFFARX1)                        0.03      0.03       3.15 r
  data arrival time                                                                      3.15

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/c_state_reg_1_/CLK (DFFARX1)                                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.15
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.48


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U56/IN3 (NAND3X0)                                 0.19      0.10       2.90 r
  byte_controller/U56/QN (NAND3X0)                                  0.07      0.04       2.94 f
  byte_controller/n31 (net)                     2         4.18                0.00       2.94 f
  byte_controller/U21/INP (INVX0)                                   0.07      0.05       2.99 f
  byte_controller/U21/ZN (INVX0)                                    0.04      0.03       3.01 r
  byte_controller/n5 (net)                      1         2.12                0.00       3.01 r
  byte_controller/U55/IN3 (AO21X1)                                  0.04      0.05       3.06 r
  byte_controller/U55/Q (AO21X1)                                    0.03      0.06       3.12 r
  byte_controller/n76 (net)                     1         1.49                0.00       3.12 r
  byte_controller/c_state_reg_2_/D (DFFARX1)                        0.03      0.03       3.15 r
  data arrival time                                                                      3.15

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/c_state_reg_2_/CLK (DFFARX1)                                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.15
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.49


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U48/IN4 (NOR4X0)                   0.07      0.08       2.90 f
  byte_controller/bit_controller/U48/QN (NOR4X0)                    0.10      0.07       2.97 r
  byte_controller/bit_controller/n34 (net)      1         2.12                0.00       2.97 r
  byte_controller/bit_controller/U47/IN3 (AO21X1)                   0.10      0.05       3.02 r
  byte_controller/bit_controller/U47/Q (AO21X1)                     0.04      0.07       3.09 r
  byte_controller/bit_controller/n190 (net)     1         1.49                0.00       3.09 r
  byte_controller/bit_controller/c_state_reg_9_/D (DFFARX1)         0.04      0.03       3.12 r
  data arrival time                                                                      3.12

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_9_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.12
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.52


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U5/INP (INVX0)                     0.15      0.07       2.34 f
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.25      0.14       2.48 r
  byte_controller/bit_controller/n36 (net)     14        36.44                0.00       2.48 r
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.25      0.12       2.61 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.12       2.73 f
  byte_controller/bit_controller/n73 (net)      8        14.68                0.00       2.73 f
  byte_controller/bit_controller/U11/INP (INVX0)                    0.17      0.07       2.80 f
  byte_controller/bit_controller/U11/ZN (INVX0)                     0.12      0.07       2.88 r
  byte_controller/bit_controller/n39 (net)      6        11.88                0.00       2.88 r
  byte_controller/bit_controller/U101/IN1 (AO221X1)                 0.12      0.06       2.94 r
  byte_controller/bit_controller/U101/Q (AO221X1)                   0.04      0.12       3.06 r
  byte_controller/bit_controller/n207 (net)     1         1.59                0.00       3.06 r
  byte_controller/bit_controller/fSDA_reg_2_/D (DFFASX1)            0.04      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/fSDA_reg_2_/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U5/INP (INVX0)                     0.15      0.07       2.34 f
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.25      0.14       2.48 r
  byte_controller/bit_controller/n36 (net)     14        36.44                0.00       2.48 r
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.25      0.12       2.61 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.12       2.73 f
  byte_controller/bit_controller/n73 (net)      8        14.68                0.00       2.73 f
  byte_controller/bit_controller/U11/INP (INVX0)                    0.17      0.07       2.80 f
  byte_controller/bit_controller/U11/ZN (INVX0)                     0.12      0.07       2.88 r
  byte_controller/bit_controller/n39 (net)      6        11.88                0.00       2.88 r
  byte_controller/bit_controller/U98/IN1 (AO221X1)                  0.12      0.06       2.94 r
  byte_controller/bit_controller/U98/Q (AO221X1)                    0.04      0.12       3.06 r
  byte_controller/bit_controller/n204 (net)     1         1.59                0.00       3.06 r
  byte_controller/bit_controller/fSCL_reg_2_/D (DFFASX1)            0.04      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/fSCL_reg_2_/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U5/INP (INVX0)                     0.15      0.07       2.34 f
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.25      0.14       2.48 r
  byte_controller/bit_controller/n36 (net)     14        36.44                0.00       2.48 r
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.25      0.12       2.61 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.12       2.73 f
  byte_controller/bit_controller/n73 (net)      8        14.68                0.00       2.73 f
  byte_controller/bit_controller/U11/INP (INVX0)                    0.17      0.07       2.80 f
  byte_controller/bit_controller/U11/ZN (INVX0)                     0.12      0.07       2.88 r
  byte_controller/bit_controller/n39 (net)      6        11.88                0.00       2.88 r
  byte_controller/bit_controller/U103/IN1 (AO221X1)                 0.12      0.06       2.94 r
  byte_controller/bit_controller/U103/Q (AO221X1)                   0.04      0.12       3.06 r
  byte_controller/bit_controller/n209 (net)     1         1.59                0.00       3.06 r
  byte_controller/bit_controller/fSDA_reg_0_/D (DFFASX1)            0.04      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/fSDA_reg_0_/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSDA_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U5/INP (INVX0)                     0.15      0.07       2.34 f
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.25      0.14       2.48 r
  byte_controller/bit_controller/n36 (net)     14        36.44                0.00       2.48 r
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.25      0.12       2.61 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.12       2.73 f
  byte_controller/bit_controller/n73 (net)      8        14.68                0.00       2.73 f
  byte_controller/bit_controller/U11/INP (INVX0)                    0.17      0.07       2.80 f
  byte_controller/bit_controller/U11/ZN (INVX0)                     0.12      0.07       2.88 r
  byte_controller/bit_controller/n39 (net)      6        11.88                0.00       2.88 r
  byte_controller/bit_controller/U102/IN1 (AO221X1)                 0.12      0.06       2.94 r
  byte_controller/bit_controller/U102/Q (AO221X1)                   0.04      0.12       3.06 r
  byte_controller/bit_controller/n208 (net)     1         1.59                0.00       3.06 r
  byte_controller/bit_controller/fSDA_reg_1_/D (DFFASX1)            0.04      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/fSDA_reg_1_/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U5/INP (INVX0)                     0.15      0.07       2.34 f
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.25      0.14       2.48 r
  byte_controller/bit_controller/n36 (net)     14        36.44                0.00       2.48 r
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.25      0.12       2.61 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.12       2.73 f
  byte_controller/bit_controller/n73 (net)      8        14.68                0.00       2.73 f
  byte_controller/bit_controller/U11/INP (INVX0)                    0.17      0.07       2.80 f
  byte_controller/bit_controller/U11/ZN (INVX0)                     0.12      0.07       2.88 r
  byte_controller/bit_controller/n39 (net)      6        11.88                0.00       2.88 r
  byte_controller/bit_controller/U100/IN1 (AO221X1)                 0.12      0.06       2.94 r
  byte_controller/bit_controller/U100/Q (AO221X1)                   0.04      0.12       3.06 r
  byte_controller/bit_controller/n206 (net)     1         1.59                0.00       3.06 r
  byte_controller/bit_controller/fSCL_reg_0_/D (DFFASX1)            0.04      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/fSCL_reg_0_/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/fSCL_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U5/INP (INVX0)                     0.15      0.07       2.34 f
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.25      0.14       2.48 r
  byte_controller/bit_controller/n36 (net)     14        36.44                0.00       2.48 r
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.25      0.12       2.61 r
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.12       2.73 f
  byte_controller/bit_controller/n73 (net)      8        14.68                0.00       2.73 f
  byte_controller/bit_controller/U11/INP (INVX0)                    0.17      0.07       2.80 f
  byte_controller/bit_controller/U11/ZN (INVX0)                     0.12      0.07       2.88 r
  byte_controller/bit_controller/n39 (net)      6        11.88                0.00       2.88 r
  byte_controller/bit_controller/U99/IN1 (AO221X1)                  0.12      0.06       2.94 r
  byte_controller/bit_controller/U99/Q (AO221X1)                    0.04      0.12       3.06 r
  byte_controller/bit_controller/n205 (net)     1         1.59                0.00       3.06 r
  byte_controller/bit_controller/fSCL_reg_1_/D (DFFASX1)            0.04      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/fSCL_reg_1_/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U53/IN1 (NAND3X0)                                 0.19      0.10       2.89 r
  byte_controller/U53/QN (NAND3X0)                                  0.09      0.05       2.95 f
  byte_controller/n26 (net)                     2         4.79                0.00       2.95 f
  byte_controller/U46/IN4 (NAND4X0)                                 0.09      0.06       3.00 f
  byte_controller/U46/QN (NAND4X0)                                  0.08      0.06       3.06 r
  byte_controller/n71 (net)                     1         1.49                0.00       3.06 r
  byte_controller/core_cmd_reg_3_/D (DFFARX1)                       0.08      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/core_cmd_reg_3_/CLK (DFFARX1)                               0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.53


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U54/IN1 (NAND3X0)                                 0.19      0.10       2.89 r
  byte_controller/U54/QN (NAND3X0)                                  0.09      0.05       2.95 f
  byte_controller/n32 (net)                     2         4.76                0.00       2.95 f
  byte_controller/U48/IN4 (NAND4X0)                                 0.09      0.06       3.00 f
  byte_controller/U48/QN (NAND4X0)                                  0.08      0.06       3.06 r
  byte_controller/n72 (net)                     1         1.49                0.00       3.06 r
  byte_controller/core_cmd_reg_2_/D (DFFARX1)                       0.08      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/core_cmd_reg_2_/CLK (DFFARX1)                               0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.54


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U71/IN1 (AND3X1)                                  0.19      0.05       2.85 r
  byte_controller/U71/Q (AND3X1)                                    0.05      0.10       2.95 r
  byte_controller/n34 (net)                     2         4.24                0.00       2.95 r
  byte_controller/U70/IN3 (AO21X1)                                  0.05      0.05       3.01 r
  byte_controller/U70/Q (AO21X1)                                    0.03      0.06       3.06 r
  byte_controller/n82 (net)                     1         1.49                0.00       3.06 r
  byte_controller/c_state_reg_0_/D (DFFARX1)                        0.03      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/c_state_reg_0_/CLK (DFFARX1)                                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.54


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U71/IN1 (AND3X1)                                  0.19      0.05       2.85 r
  byte_controller/U71/Q (AND3X1)                                    0.05      0.10       2.95 r
  byte_controller/n34 (net)                     2         4.24                0.00       2.95 r
  byte_controller/U51/IN3 (AO21X1)                                  0.05      0.05       3.01 r
  byte_controller/U51/Q (AO21X1)                                    0.03      0.06       3.06 r
  byte_controller/n74 (net)                     1         1.49                0.00       3.06 r
  byte_controller/core_cmd_reg_0_/D (DFFARX1)                       0.03      0.03       3.10 r
  data arrival time                                                                      3.10

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/core_cmd_reg_0_/CLK (DFFARX1)                               0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.10
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.54


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U53/IN1 (NAND3X0)                                 0.19      0.10       2.89 r
  byte_controller/U53/QN (NAND3X0)                                  0.09      0.05       2.95 f
  byte_controller/n26 (net)                     2         4.79                0.00       2.95 f
  byte_controller/U52/IN2 (NAND3X0)                                 0.09      0.06       3.01 f
  byte_controller/U52/QN (NAND3X0)                                  0.06      0.04       3.05 r
  byte_controller/n75 (net)                     1         1.49                0.00       3.05 r
  byte_controller/c_state_reg_3_/D (DFFARX1)                        0.06      0.03       3.08 r
  data arrival time                                                                      3.08

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/c_state_reg_3_/CLK (DFFARX1)                                0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.08
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U115/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U115/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N92 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_0_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U175/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U175/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N100 (net)     1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_8_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_8_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U114/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U114/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N93 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_1_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_1_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U113/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U113/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N94 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_2_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_2_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U112/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U112/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N95 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_3_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_3_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U111/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U111/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N96 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_4_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_4_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U110/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U110/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N97 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_5_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_5_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U109/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U109/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N98 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_6_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_6_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U108/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U108/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N99 (net)      1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_7_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_7_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U174/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U174/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N101 (net)     1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_9_/D (DFFARX1)      0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_9_/CLK (DFFARX1)              0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U173/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U173/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N102 (net)     1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_10_/D (DFFARX1)     0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_10_/CLK (DFFARX1)             0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U172/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U172/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N103 (net)     1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_11_/D (DFFARX1)     0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_11_/CLK (DFFARX1)             0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U171/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U171/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N104 (net)     1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_12_/D (DFFARX1)     0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_12_/CLK (DFFARX1)             0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U5/INP (INVX0)                     0.17      0.08       2.34 r
  byte_controller/bit_controller/U5/ZN (INVX0)                      0.21      0.14       2.48 f
  byte_controller/bit_controller/n36 (net)     14        33.20                0.00       2.48 f
  byte_controller/bit_controller/U29/IN2 (NOR2X0)                   0.21      0.12       2.60 f
  byte_controller/bit_controller/U29/QN (NOR2X0)                    0.17      0.09       2.70 r
  byte_controller/bit_controller/n73 (net)      8        15.09                0.00       2.70 r
  byte_controller/bit_controller/U66/IN1 (AND2X1)                   0.17      0.06       2.76 r
  byte_controller/bit_controller/U66/Q (AND2X1)                     0.10      0.11       2.87 r
  byte_controller/bit_controller/n81 (net)     14        23.65                0.00       2.87 r
  byte_controller/bit_controller/U170/IN1 (AO22X1)                  0.10      0.09       2.96 r
  byte_controller/bit_controller/U170/Q (AO22X1)                    0.04      0.09       3.05 r
  byte_controller/bit_controller/N105 (net)     1         1.49                0.00       3.05 r
  byte_controller/bit_controller/filter_cnt_reg_13_/D (DFFARX1)     0.04      0.03       3.09 r
  data arrival time                                                                      3.09

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/filter_cnt_reg_13_/CLK (DFFARX1)             0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.09
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.55


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U4/INP (INVX0)                                    0.20      0.16       2.16 r
  byte_controller/U4/ZN (INVX0)                                     0.08      0.05       2.22 f
  byte_controller/n3 (net)                      2         5.32                0.00       2.22 f
  byte_controller/U67/IN2 (NAND3X0)                                 0.08      0.06       2.28 f
  byte_controller/U67/QN (NAND3X0)                                  0.07      0.05       2.33 r
  byte_controller/n48 (net)                     2         4.40                0.00       2.33 r
  byte_controller/U5/INP (INVX0)                                    0.07      0.05       2.38 r
  byte_controller/U5/ZN (INVX0)                                     0.15      0.10       2.48 f
  byte_controller/n12 (net)                    13        26.93                0.00       2.48 f
  byte_controller/U3/IN1 (NOR2X0)                                   0.15      0.11       2.58 f
  byte_controller/U3/QN (NOR2X0)                                    0.10      0.05       2.64 r
  byte_controller/n46 (net)                     2         4.91                0.00       2.64 r
  byte_controller/U66/IN3 (AO21X1)                                  0.10      0.05       2.69 r
  byte_controller/U66/Q (AO21X1)                                    0.05      0.07       2.77 r
  byte_controller/n43 (net)                     2         4.27                0.00       2.77 r
  byte_controller/U63/IN3 (AO21X1)                                  0.05      0.05       2.82 r
  byte_controller/U63/Q (AO21X1)                                    0.04      0.06       2.88 r
  byte_controller/n42 (net)                     1         2.15                0.00       2.88 r
  byte_controller/U62/IN4 (AO221X1)                                 0.04      0.05       2.93 r
  byte_controller/U62/Q (AO221X1)                                   0.05      0.08       3.01 r
  byte_controller/n78 (net)                     1         1.49                0.00       3.01 r
  byte_controller/dcnt_reg_2_/D (DFFARX1)                           0.05      0.03       3.04 r
  data arrival time                                                                      3.04

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/dcnt_reg_2_/CLK (DFFARX1)                                   0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.04
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.59


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U44/IN1 (AND3X1)                                   0.08      0.03       2.70 r
  U44/Q (AND3X1)                                     0.06      0.09       2.79 r
  n39 (net)                      5         9.18                0.00       2.79 r
  U123/IN2 (NOR2X0)                                  0.06      0.07       2.86 r
  U123/QN (NOR2X0)                                   0.10      0.06       2.92 f
  n40 (net)                      4         7.35                0.00       2.92 f
  U40/IN4 (AO22X1)                                   0.10      0.05       2.96 f
  U40/Q (AO22X1)                                     0.04      0.08       3.04 f
  n89 (net)                      1         1.51                0.00       3.04 f
  cr_reg_7_/D (DFFARX1)                              0.04      0.03       3.07 f
  data arrival time                                                       3.07

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_7_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.07
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.60


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U44/IN1 (AND3X1)                                   0.08      0.03       2.70 r
  U44/Q (AND3X1)                                     0.06      0.09       2.79 r
  n39 (net)                      5         9.18                0.00       2.79 r
  U123/IN2 (NOR2X0)                                  0.06      0.07       2.86 r
  U123/QN (NOR2X0)                                   0.10      0.06       2.92 f
  n40 (net)                      4         7.35                0.00       2.92 f
  U41/IN4 (AO22X1)                                   0.10      0.05       2.96 f
  U41/Q (AO22X1)                                     0.04      0.08       3.04 f
  n90 (net)                      1         1.51                0.00       3.04 f
  cr_reg_6_/D (DFFARX1)                              0.04      0.03       3.07 f
  data arrival time                                                       3.07

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_6_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.07
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.60


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U44/IN1 (AND3X1)                                   0.08      0.03       2.70 r
  U44/Q (AND3X1)                                     0.06      0.09       2.79 r
  n39 (net)                      5         9.18                0.00       2.79 r
  U123/IN2 (NOR2X0)                                  0.06      0.07       2.86 r
  U123/QN (NOR2X0)                                   0.10      0.06       2.92 f
  n40 (net)                      4         7.35                0.00       2.92 f
  U42/IN4 (AO22X1)                                   0.10      0.05       2.96 f
  U42/Q (AO22X1)                                     0.04      0.08       3.04 f
  n91 (net)                      1         1.51                0.00       3.04 f
  cr_reg_5_/D (DFFARX1)                              0.04      0.03       3.07 f
  data arrival time                                                       3.07

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_5_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.07
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.60


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U44/IN1 (AND3X1)                                   0.08      0.03       2.70 r
  U44/Q (AND3X1)                                     0.06      0.09       2.79 r
  n39 (net)                      5         9.18                0.00       2.79 r
  U123/IN2 (NOR2X0)                                  0.06      0.07       2.86 r
  U123/QN (NOR2X0)                                   0.10      0.06       2.92 f
  n40 (net)                      4         7.35                0.00       2.92 f
  U43/IN4 (AO22X1)                                   0.10      0.05       2.96 f
  U43/Q (AO22X1)                                     0.04      0.08       3.04 f
  n92 (net)                      1         1.51                0.00       3.04 f
  cr_reg_4_/D (DFFARX1)                              0.04      0.03       3.07 f
  data arrival time                                                       3.07

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_4_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.07
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.60


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U80/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U80/Q (AO22X1)                                     0.04      0.09       3.00 r
  n125 (net)                     1         1.50                0.00       3.00 r
  txr_reg_7_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_7_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U79/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U79/Q (AO22X1)                                     0.04      0.09       3.00 r
  n124 (net)                     1         1.50                0.00       3.00 r
  txr_reg_6_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_6_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U78/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U78/Q (AO22X1)                                     0.04      0.09       3.00 r
  n123 (net)                     1         1.50                0.00       3.00 r
  txr_reg_5_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_5_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U77/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U77/Q (AO22X1)                                     0.04      0.09       3.00 r
  n122 (net)                     1         1.50                0.00       3.00 r
  txr_reg_4_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_4_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U76/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U76/Q (AO22X1)                                     0.04      0.09       3.00 r
  n121 (net)                     1         1.50                0.00       3.00 r
  txr_reg_3_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_3_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U75/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U75/Q (AO22X1)                                     0.04      0.09       3.00 r
  n120 (net)                     1         1.50                0.00       3.00 r
  txr_reg_2_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_2_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U74/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U74/Q (AO22X1)                                     0.04      0.09       3.00 r
  n119 (net)                     1         1.50                0.00       3.00 r
  txr_reg_1_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_1_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: txr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 f
  wb_rst_i (in)                                      0.20      0.00       2.00 f
  wb_rst_i (net)                25        59.13                0.00       2.00 f
  U127/INP (INVX0)                                   0.20      0.16       2.16 f
  U127/ZN (INVX0)                                    0.13      0.08       2.24 r
  n130 (net)                     7        12.48                0.00       2.24 r
  U82/IN2 (NAND3X0)                                  0.13      0.08       2.32 r
  U82/QN (NAND3X0)                                   0.14      0.08       2.40 f
  n37 (net)                      8        16.75                0.00       2.40 f
  U122/INP (INVX0)                                   0.14      0.06       2.47 f
  U122/ZN (INVX0)                                    0.09      0.06       2.52 r
  n131 (net)                     4         8.04                0.00       2.52 r
  U126/IN2 (AOI21X1)                                 0.09      0.04       2.56 r
  U126/QN (AOI21X1)                                  0.06      0.12       2.68 f
  n53 (net)                      9        15.97                0.00       2.68 f
  U121/IN2 (NOR2X0)                                  0.06      0.08       2.77 f
  U121/QN (NOR2X0)                                   0.17      0.08       2.85 r
  n54 (net)                      8        15.08                0.00       2.85 r
  U73/IN3 (AO22X1)                                   0.17      0.06       2.91 r
  U73/Q (AO22X1)                                     0.04      0.09       3.00 r
  n118 (net)                     1         1.50                0.00       3.00 r
  txr_reg_0_/D (DFFARX1)                             0.04      0.03       3.03 r
  data arrival time                                                       3.03

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  txr_reg_0_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                          -0.06      19.64
  data required time                                                     19.64
  -------------------------------------------------------------------------------
  data required time                                                     19.64
  data arrival time                                                      -3.03
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.61


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/scl_oen_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U71/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U71/QN (NAND2X1)                   0.05      0.03       2.81 f
  byte_controller/bit_controller/n56 (net)      2         3.56                0.00       2.81 f
  byte_controller/bit_controller/U70/INP (INVX0)                    0.05      0.05       2.86 f
  byte_controller/bit_controller/U70/ZN (INVX0)                     0.03      0.02       2.88 r
  byte_controller/bit_controller/n51 (net)      1         1.87                0.00       2.88 r
  byte_controller/bit_controller/U76/IN3 (AO22X1)                   0.03      0.04       2.92 r
  byte_controller/bit_controller/U76/Q (AO22X1)                     0.04      0.06       2.98 r
  byte_controller/bit_controller/n202 (net)     1         1.59                0.00       2.98 r
  byte_controller/bit_controller/scl_oen_reg/D (DFFASX1)            0.04      0.03       3.01 r
  data arrival time                                                                      3.01

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.62


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U39/IN2 (AND2X1)                                   0.08      0.04       2.71 r
  U39/Q (AND2X1)                                     0.05      0.07       2.78 r
  n35 (net)                      4         7.47                0.00       2.78 r
  U124/IN2 (NOR2X0)                                  0.05      0.06       2.84 r
  U124/QN (NOR2X0)                                   0.09      0.05       2.89 f
  n36 (net)                      3         5.51                0.00       2.89 f
  U38/IN4 (AO22X1)                                   0.09      0.04       2.93 f
  U38/Q (AO22X1)                                     0.04      0.08       3.01 f
  n88 (net)                      1         1.51                0.00       3.01 f
  cr_reg_2_/D (DFFARX1)                              0.04      0.03       3.04 f
  data arrival time                                                       3.04

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_2_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.04
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.63


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U39/IN2 (AND2X1)                                   0.08      0.04       2.71 r
  U39/Q (AND2X1)                                     0.05      0.07       2.78 r
  n35 (net)                      4         7.47                0.00       2.78 r
  U124/IN2 (NOR2X0)                                  0.05      0.06       2.84 r
  U124/QN (NOR2X0)                                   0.09      0.05       2.89 f
  n36 (net)                      3         5.51                0.00       2.89 f
  U37/IN4 (AO22X1)                                   0.09      0.04       2.93 f
  U37/Q (AO22X1)                                     0.04      0.08       3.01 f
  n87 (net)                      1         1.51                0.00       3.01 f
  cr_reg_1_/D (DFFARX1)                              0.04      0.03       3.04 f
  data arrival time                                                       3.04

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_1_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.04
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.63


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U122/INP (INVX0)                                   0.18      0.07       2.49 r
  U122/ZN (INVX0)                                    0.09      0.06       2.55 f
  n131 (net)                     4         8.11                0.00       2.55 f
  U48/IN1 (NAND3X0)                                  0.09      0.07       2.62 f
  U48/QN (NAND3X0)                                   0.08      0.05       2.67 r
  n38 (net)                      3         5.62                0.00       2.67 r
  U39/IN2 (AND2X1)                                   0.08      0.04       2.71 r
  U39/Q (AND2X1)                                     0.05      0.07       2.78 r
  n35 (net)                      4         7.47                0.00       2.78 r
  U124/IN2 (NOR2X0)                                  0.05      0.06       2.84 r
  U124/QN (NOR2X0)                                   0.09      0.05       2.89 f
  n36 (net)                      3         5.51                0.00       2.89 f
  U36/IN4 (AO22X1)                                   0.09      0.04       2.93 f
  U36/Q (AO22X1)                                     0.04      0.08       3.01 f
  n86 (net)                      1         1.51                0.00       3.01 f
  cr_reg_0_/D (DFFARX1)                              0.04      0.03       3.04 f
  data arrival time                                                       3.04

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  cr_reg_0_/CLK (DFFARX1)                                      0.00      19.70 r
  library setup time                                          -0.03      19.67
  data required time                                                     19.67
  -------------------------------------------------------------------------------
  data required time                                                     19.67
  data arrival time                                                      -3.04
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.63


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U40/IN3 (OAI22X1)                  0.07      0.05       2.88 f
  byte_controller/bit_controller/U40/QN (OAI22X1)                   0.03      0.10       2.98 r
  byte_controller/bit_controller/n185 (net)     1         1.49                0.00       2.98 r
  byte_controller/bit_controller/c_state_reg_14_/D (DFFARX1)        0.03      0.03       3.01 r
  data arrival time                                                                      3.01

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_14_/CLK (DFFARX1)                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.63


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/c_state_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 r
  byte_controller/bit_controller/rst (net)               64.90                0.00       2.00 r
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 r
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.15      0.10       2.27 f
  byte_controller/bit_controller/n38 (net)      9        18.33                0.00       2.27 f
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.15      0.11       2.38 f
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.08      0.05       2.43 r
  byte_controller/bit_controller/n63 (net)      3         5.81                0.00       2.43 r
  byte_controller/bit_controller/U33/INP (INVX0)                    0.08      0.05       2.48 r
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.07      0.05       2.53 f
  byte_controller/bit_controller/n52 (net)      4         8.18                0.00       2.53 f
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.07      0.08       2.61 f
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.10      0.06       2.67 r
  byte_controller/bit_controller/n24 (net)      8        16.11                0.00       2.67 r
  byte_controller/bit_controller/U35/IN2 (NAND2X1)                  0.10      0.11       2.78 r
  byte_controller/bit_controller/U35/QN (NAND2X1)                   0.07      0.04       2.82 f
  byte_controller/bit_controller/n25 (net)      4         8.41                0.00       2.82 f
  byte_controller/bit_controller/U51/IN3 (OAI22X1)                  0.07      0.05       2.88 f
  byte_controller/bit_controller/U51/QN (OAI22X1)                   0.03      0.10       2.98 r
  byte_controller/bit_controller/n191 (net)     1         1.49                0.00       2.98 r
  byte_controller/bit_controller/c_state_reg_8_/D (DFFARX1)         0.03      0.03       3.01 r
  data arrival time                                                                      3.01

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/c_state_reg_8_/CLK (DFFARX1)                 0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -3.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.63


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/bit_controller/sda_oen_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_bit_ctrl 8000                 saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 f
  wb_rst_i (in)                                                     0.20      0.00       2.00 f
  wb_rst_i (net)                               25        59.13                0.00       2.00 f
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 f
  byte_controller/rst (net)                              59.13                0.00       2.00 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)                    0.00       2.00 f
  byte_controller/bit_controller/rst (net)               59.13                0.00       2.00 f
  byte_controller/bit_controller/U7/INP (INVX0)                     0.20      0.16       2.16 f
  byte_controller/bit_controller/U7/ZN (INVX0)                      0.17      0.10       2.26 r
  byte_controller/bit_controller/n38 (net)      9        18.89                0.00       2.26 r
  byte_controller/bit_controller/U68/IN2 (NAND2X1)                  0.17      0.11       2.38 r
  byte_controller/bit_controller/U68/QN (NAND2X1)                   0.07      0.04       2.42 f
  byte_controller/bit_controller/n63 (net)      3         5.41                0.00       2.42 f
  byte_controller/bit_controller/U33/INP (INVX0)                    0.07      0.05       2.47 f
  byte_controller/bit_controller/U33/ZN (INVX0)                     0.08      0.05       2.51 r
  byte_controller/bit_controller/n52 (net)      4         8.30                0.00       2.51 r
  byte_controller/bit_controller/U57/IN2 (NAND2X1)                  0.08      0.08       2.60 r
  byte_controller/bit_controller/U57/QN (NAND2X1)                   0.09      0.06       2.66 f
  byte_controller/bit_controller/n24 (net)      8        15.43                0.00       2.66 f
  byte_controller/bit_controller/U74/IN3 (OA21X1)                   0.09      0.05       2.71 f
  byte_controller/bit_controller/U74/Q (OA21X1)                     0.04      0.08       2.78 f
  byte_controller/bit_controller/n65 (net)      2         3.67                0.00       2.78 f
  byte_controller/bit_controller/U72/INP (INVX0)                    0.04      0.05       2.83 f
  byte_controller/bit_controller/U72/ZN (INVX0)                     0.03      0.02       2.85 r
  byte_controller/bit_controller/n49 (net)      1         1.70                0.00       2.85 r
  byte_controller/bit_controller/U85/IN2 (AO22X1)                   0.03      0.04       2.89 r
  byte_controller/bit_controller/U85/Q (AO22X1)                     0.04      0.08       2.96 r
  byte_controller/bit_controller/n203 (net)     1         1.59                0.00       2.96 r
  byte_controller/bit_controller/sda_oen_reg/D (DFFASX1)            0.04      0.03       3.00 r
  data arrival time                                                                      3.00

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)                    0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -3.00
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.63


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U72/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U72/Q (AO221X1)                                    0.05      0.10       2.96 r
  n117 (net)                     1         1.59                0.00       2.96 r
  prer_reg_15_/D (DFFASX1)                           0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_15_/CLK (DFFASX1)                                   0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U71/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U71/Q (AO221X1)                                    0.05      0.10       2.96 r
  n116 (net)                     1         1.59                0.00       2.96 r
  prer_reg_14_/D (DFFASX1)                           0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_14_/CLK (DFFASX1)                                   0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U70/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U70/Q (AO221X1)                                    0.05      0.10       2.96 r
  n115 (net)                     1         1.59                0.00       2.96 r
  prer_reg_13_/D (DFFASX1)                           0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_13_/CLK (DFFASX1)                                   0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U69/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U69/Q (AO221X1)                                    0.05      0.10       2.96 r
  n114 (net)                     1         1.59                0.00       2.96 r
  prer_reg_12_/D (DFFASX1)                           0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_12_/CLK (DFFASX1)                                   0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U68/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U68/Q (AO221X1)                                    0.05      0.10       2.96 r
  n113 (net)                     1         1.59                0.00       2.96 r
  prer_reg_11_/D (DFFASX1)                           0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_11_/CLK (DFFASX1)                                   0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U67/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U67/Q (AO221X1)                                    0.05      0.10       2.96 r
  n112 (net)                     1         1.59                0.00       2.96 r
  prer_reg_10_/D (DFFASX1)                           0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_10_/CLK (DFFASX1)                                   0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U66/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U66/Q (AO221X1)                                    0.05      0.10       2.96 r
  n111 (net)                     1         1.59                0.00       2.96 r
  prer_reg_9_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_9_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U119/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U119/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n51 (net)                      9        18.15                0.00       2.62 f
  U117/INP (INVX0)                                   0.17      0.07       2.69 f
  U117/ZN (INVX0)                                    0.15      0.09       2.78 r
  n132 (net)                     8        17.29                0.00       2.78 r
  U65/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U65/Q (AO221X1)                                    0.05      0.10       2.96 r
  n110 (net)                     1         1.59                0.00       2.96 r
  prer_reg_8_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_8_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U64/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U64/Q (AO221X1)                                    0.05      0.10       2.96 r
  n109 (net)                     1         1.59                0.00       2.96 r
  prer_reg_7_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_7_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U63/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U63/Q (AO221X1)                                    0.05      0.10       2.96 r
  n108 (net)                     1         1.59                0.00       2.96 r
  prer_reg_6_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_6_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U62/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U62/Q (AO221X1)                                    0.05      0.10       2.96 r
  n107 (net)                     1         1.59                0.00       2.96 r
  prer_reg_5_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_5_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U61/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U61/Q (AO221X1)                                    0.05      0.10       2.96 r
  n106 (net)                     1         1.59                0.00       2.96 r
  prer_reg_4_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_4_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U60/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U60/Q (AO221X1)                                    0.05      0.10       2.96 r
  n105 (net)                     1         1.59                0.00       2.96 r
  prer_reg_3_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_3_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U59/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U59/Q (AO221X1)                                    0.05      0.10       2.96 r
  n104 (net)                     1         1.59                0.00       2.96 r
  prer_reg_2_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_2_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U58/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U58/Q (AO221X1)                                    0.05      0.10       2.96 r
  n103 (net)                     1         1.59                0.00       2.96 r
  prer_reg_1_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_1_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                  0.00       0.00
  input external delay                                         2.00       2.00 r
  wb_rst_i (in)                                      0.20      0.00       2.00 r
  wb_rst_i (net)                25        64.90                0.00       2.00 r
  U127/INP (INVX0)                                   0.20      0.16       2.16 r
  U127/ZN (INVX0)                                    0.12      0.08       2.25 f
  n130 (net)                     7        12.48                0.00       2.25 f
  U82/IN2 (NAND3X0)                                  0.12      0.08       2.33 f
  U82/QN (NAND3X0)                                   0.18      0.10       2.42 r
  n37 (net)                      8        18.27                0.00       2.42 r
  U118/IN2 (NOR2X0)                                  0.18      0.08       2.50 r
  U118/QN (NOR2X0)                                   0.17      0.12       2.62 f
  n49 (net)                      9        18.15                0.00       2.62 f
  U116/INP (INVX0)                                   0.17      0.07       2.69 f
  U116/ZN (INVX0)                                    0.15      0.09       2.78 r
  n133 (net)                     8        17.29                0.00       2.78 r
  U57/IN4 (AO221X1)                                  0.15      0.07       2.86 r
  U57/Q (AO221X1)                                    0.05      0.10       2.96 r
  n102 (net)                     1         1.59                0.00       2.96 r
  prer_reg_0_/D (DFFASX1)                            0.05      0.03       2.99 r
  data arrival time                                                       2.99

  clock clk (rise edge)                                       20.00      20.00
  clock network delay (ideal)                                  0.00      20.00
  clock uncertainty                                           -0.30      19.70
  prer_reg_0_/CLK (DFFASX1)                                    0.00      19.70 r
  library setup time                                          -0.07      19.63
  data required time                                                     19.63
  -------------------------------------------------------------------------------
  data required time                                                     19.63
  data arrival time                                                      -2.99
  -------------------------------------------------------------------------------
  slack (MET)                                                            16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/core_cmd_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U50/IN3 (AO22X1)                                  0.19      0.07       2.87 r
  byte_controller/U50/Q (AO22X1)                                    0.04      0.09       2.96 r
  byte_controller/n73 (net)                     1         1.49                0.00       2.96 r
  byte_controller/core_cmd_reg_1_/D (DFFARX1)                       0.04      0.03       2.99 r
  data arrival time                                                                      2.99

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/core_cmd_reg_1_/CLK (DFFARX1)                               0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.99
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/c_state_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U15/IN2 (NOR2X0)                                  0.20      0.20       2.20 r
  byte_controller/U15/QN (NOR2X0)                                   0.12      0.09       2.29 f
  byte_controller/n41 (net)                     4         8.29                0.00       2.29 f
  byte_controller/U7/INP (INVX0)                                    0.12      0.05       2.34 f
  byte_controller/U7/ZN (INVX0)                                     0.10      0.06       2.40 r
  byte_controller/n6 (net)                      4        10.07                0.00       2.40 r
  byte_controller/U18/IN5 (AOI221X1)                                0.10      0.08       2.48 r
  byte_controller/U18/QN (AOI221X1)                                 0.07      0.12       2.61 f
  byte_controller/n28 (net)                     9        19.58                0.00       2.61 f
  byte_controller/U6/IN2 (NOR2X0)                                   0.07      0.09       2.70 f
  byte_controller/U6/QN (NOR2X0)                                    0.19      0.10       2.80 r
  byte_controller/n27 (net)                     9        19.96                0.00       2.80 r
  byte_controller/U68/IN3 (AO22X1)                                  0.19      0.07       2.87 r
  byte_controller/U68/Q (AO22X1)                                    0.04      0.09       2.96 r
  byte_controller/n81 (net)                     1         1.49                0.00       2.96 r
  byte_controller/c_state_reg_4_/D (DFFARX1)                        0.04      0.03       2.99 r
  data arrival time                                                                      2.99

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/c_state_reg_4_/CLK (DFFARX1)                                0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.99
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.64


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U4/INP (INVX0)                                    0.20      0.16       2.16 r
  byte_controller/U4/ZN (INVX0)                                     0.08      0.05       2.22 f
  byte_controller/n3 (net)                      2         5.32                0.00       2.22 f
  byte_controller/U67/IN2 (NAND3X0)                                 0.08      0.06       2.28 f
  byte_controller/U67/QN (NAND3X0)                                  0.07      0.05       2.33 r
  byte_controller/n48 (net)                     2         4.40                0.00       2.33 r
  byte_controller/U5/INP (INVX0)                                    0.07      0.05       2.38 r
  byte_controller/U5/ZN (INVX0)                                     0.15      0.10       2.48 f
  byte_controller/n12 (net)                    13        26.93                0.00       2.48 f
  byte_controller/U45/IN3 (NOR3X0)                                  0.15      0.14       2.62 f
  byte_controller/U45/QN (NOR3X0)                                   0.22      0.11       2.73 r
  byte_controller/n22 (net)                     8        16.96                0.00       2.73 r
  byte_controller/U38/IN5 (AO222X1)                                 0.22      0.08       2.81 r
  byte_controller/U38/Q (AO222X1)                                   0.05      0.10       2.91 r
  byte_controller/n64 (net)                     1         1.49                0.00       2.91 r
  byte_controller/sr_reg_6_/D (DFFARX1)                             0.05      0.03       2.94 r
  data arrival time                                                                      2.94

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/sr_reg_6_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.94
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.69


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U4/INP (INVX0)                                    0.20      0.16       2.16 r
  byte_controller/U4/ZN (INVX0)                                     0.08      0.05       2.22 f
  byte_controller/n3 (net)                      2         5.32                0.00       2.22 f
  byte_controller/U67/IN2 (NAND3X0)                                 0.08      0.06       2.28 f
  byte_controller/U67/QN (NAND3X0)                                  0.07      0.05       2.33 r
  byte_controller/n48 (net)                     2         4.40                0.00       2.33 r
  byte_controller/U5/INP (INVX0)                                    0.07      0.05       2.38 r
  byte_controller/U5/ZN (INVX0)                                     0.15      0.10       2.48 f
  byte_controller/n12 (net)                    13        26.93                0.00       2.48 f
  byte_controller/U3/IN1 (NOR2X0)                                   0.15      0.11       2.58 f
  byte_controller/U3/QN (NOR2X0)                                    0.10      0.05       2.64 r
  byte_controller/n46 (net)                     2         4.91                0.00       2.64 r
  byte_controller/U66/IN3 (AO21X1)                                  0.10      0.05       2.69 r
  byte_controller/U66/Q (AO21X1)                                    0.05      0.07       2.77 r
  byte_controller/n43 (net)                     2         4.27                0.00       2.77 r
  byte_controller/U65/IN4 (AO221X1)                                 0.05      0.05       2.82 r
  byte_controller/U65/Q (AO221X1)                                   0.04      0.09       2.91 r
  byte_controller/n80 (net)                     1         1.49                0.00       2.91 r
  byte_controller/dcnt_reg_1_/D (DFFARX1)                           0.04      0.03       2.94 r
  data arrival time                                                                      2.94

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/dcnt_reg_1_/CLK (DFFARX1)                                   0.00      19.70 r
  library setup time                                                         -0.06      19.64
  data required time                                                                    19.64
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.64
  data arrival time                                                                     -2.94
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.70


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/sr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     16000                 saed90nm_typ
  i2c_master_byte_ctrl 8000                saed90nm_typ

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  input external delay                                                        2.00       2.00 r
  wb_rst_i (in)                                                     0.20      0.00       2.00 r
  wb_rst_i (net)                               25        64.90                0.00       2.00 r
  byte_controller/rst (i2c_master_byte_ctrl)                                  0.00       2.00 r
  byte_controller/rst (net)                              64.90                0.00       2.00 r
  byte_controller/U4/INP (INVX0)                                    0.20      0.16       2.16 r
  byte_controller/U4/ZN (INVX0)                                     0.08      0.05       2.22 f
  byte_controller/n3 (net)                      2         5.32                0.00       2.22 f
  byte_controller/U67/IN2 (NAND3X0)                                 0.08      0.06       2.28 f
  byte_controller/U67/QN (NAND3X0)                                  0.07      0.05       2.33 r
  byte_controller/n48 (net)                     2         4.40                0.00       2.33 r
  byte_controller/U5/INP (INVX0)                                    0.07      0.05       2.38 r
  byte_controller/U5/ZN (INVX0)                                     0.15      0.10       2.48 f
  byte_controller/n12 (net)                    13        26.93                0.00       2.48 f
  byte_controller/U45/IN3 (NOR3X0)                                  0.15      0.14       2.62 f
  byte_controller/U45/QN (NOR3X0)                                   0.22      0.11       2.73 r
  byte_controller/n22 (net)                     8        16.96                0.00       2.73 r
  byte_controller/U43/IN6 (AO222X1)                                 0.22      0.08       2.81 r
  byte_controller/U43/Q (AO222X1)                                   0.05      0.08       2.89 r
  byte_controller/n69 (net)                     1         1.49                0.00       2.89 r
  byte_controller/sr_reg_0_/D (DFFARX1)                             0.05      0.03       2.93 r
  data arrival time                                                                      2.93

  clock clk (rise edge)                                                      20.00      20.00
  clock network delay (ideal)                                                 0.00      20.00
  clock uncertainty                                                          -0.30      19.70
  byte_controller/sr_reg_0_/CLK (DFFARX1)                                     0.00      19.70 r
  library setup time                                                         -0.07      19.63
  data required time                                                                    19.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                    19.63
  data arrival time                                                                     -2.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           16.71


1
