<stg><name>prod_matrix</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %v) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %row) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %col) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @prod_matrix_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col) nounwind

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row) nounwind

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i31 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="38" op_0_bw="38" op_1_bw="0" op_2_bw="38" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i38 [ 0, %0 ], [ %add_ln7, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="38">
<![CDATA[
.loopexit:2  %trunc_ln7 = trunc i38 %phi_mul1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.loopexit:3  %add_ln7 = add i38 100, %phi_mul1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
.loopexit:4  %zext_ln7 = zext i31 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %icmp_ln7 = icmp slt i32 %zext_ln7, %row_read

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit:6  %i = add i31 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln7, label %.preheader1.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i31 [ %j, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="31">
<![CDATA[
.preheader1:1  %zext_ln8 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:2  %icmp_ln8 = icmp slt i32 %zext_ln8, %col_read

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader1:3  %j = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln8, label %.preheader.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="31">
<![CDATA[
.preheader.preheader:0  %trunc_ln10 = trunc i31 %j_0 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:1  %add_ln10 = add i15 %trunc_ln7, %trunc_ln10

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="15">
<![CDATA[
.preheader.preheader:2  %zext_ln10 = zext i15 %add_ln10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %r_addr = getelementptr [10000 x i32]* %r, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i32 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="39" op_0_bw="39" op_1_bw="0" op_2_bw="39" op_3_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i39 [ %add_ln10_3, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="39">
<![CDATA[
.preheader:2  %trunc_ln9 = trunc i39 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %icmp_ln9 = icmp eq i32 %k_0, %row_read

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %k = add nsw i32 1, %k_0

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln9, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="32">
<![CDATA[
:0  %trunc_ln10_1 = trunc i32 %k_0 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln10_1 = add i15 %trunc_ln7, %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln10_1 = zext i15 %add_ln10_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v_addr = getelementptr [10000 x i32]* %v, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %add_ln10_3 = add i39 100, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln10_2 = add i15 %trunc_ln9, %trunc_ln10

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="15">
<![CDATA[
:6  %zext_ln10_2 = zext i15 %add_ln10_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %v_addr_1 = getelementptr [10000 x i32]* %v, i64 0, i64 %zext_ln10_2

]]></Node>
<StgValue><ssdm name="v_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="14">
<![CDATA[
:8  %v_load = load i32* %v_addr, align 4

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="14">
<![CDATA[
:9  %v_load_1 = load i32* %v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="14">
<![CDATA[
:8  %v_load = load i32* %v_addr, align 4

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="14">
<![CDATA[
:9  %v_load_1 = load i32* %v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln10 = mul nsw i32 %v_load, %v_load_1

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:11  store i32 %mul_ln10, i32* %r_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="row" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="row"/></StgValue>
</port>
<port id="72" name="col" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="col"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="v" to="specbitsmap_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="77" from="r" to="specbitsmap_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="79" from="row" to="specbitsmap_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="81" from="col" to="specbitsmap_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="85" from="prod_matrix_str" to="spectopmodule_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i32" to="col_read" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="col" to="col_read" fromId="72" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i32" to="row_read" fromId="86" toId="14">
</dataflow>
<dataflow id="90" from="row" to="row_read" fromId="71" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="i_0" fromId="91" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln7" to="i_0" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="i" to="i_0" fromId="22" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln0" to="i_0" fromId="36" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="97" from="StgValue_96" to="phi_mul1" fromId="96" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="br_ln7" to="phi_mul1" fromId="15" toId="17">
</dataflow>
<dataflow id="99" from="add_ln7" to="phi_mul1" fromId="19" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="br_ln0" to="phi_mul1" fromId="36" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="101" from="phi_mul1" to="trunc_ln7" fromId="17" toId="18">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln7" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="phi_mul1" to="add_ln7" fromId="17" toId="19">
</dataflow>
<dataflow id="105" from="i_0" to="zext_ln7" fromId="16" toId="20">
</dataflow>
<dataflow id="106" from="zext_ln7" to="icmp_ln7" fromId="20" toId="21">
</dataflow>
<dataflow id="107" from="row_read" to="icmp_ln7" fromId="14" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_108" to="i" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="i_0" to="i" fromId="16" toId="22">
</dataflow>
<dataflow id="111" from="icmp_ln7" to="br_ln7" fromId="21" toId="23">
</dataflow>
<dataflow id="112" from="j" to="j_0" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln0" to="j_0" fromId="53" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="114" from="StgValue_91" to="j_0" fromId="91" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln8" to="j_0" fromId="24" toId="26">
</dataflow>
<dataflow id="116" from="j_0" to="zext_ln8" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="zext_ln8" to="icmp_ln8" fromId="27" toId="28">
</dataflow>
<dataflow id="118" from="col_read" to="icmp_ln8" fromId="13" toId="28">
</dataflow>
<dataflow id="119" from="j_0" to="j" fromId="26" toId="29">
</dataflow>
<dataflow id="120" from="StgValue_108" to="j" fromId="108" toId="29">
</dataflow>
<dataflow id="121" from="icmp_ln8" to="br_ln8" fromId="28" toId="30">
</dataflow>
<dataflow id="122" from="j_0" to="trunc_ln10" fromId="26" toId="31">
</dataflow>
<dataflow id="123" from="trunc_ln7" to="add_ln10" fromId="18" toId="32">
</dataflow>
<dataflow id="124" from="trunc_ln10" to="add_ln10" fromId="31" toId="32">
</dataflow>
<dataflow id="125" from="add_ln10" to="zext_ln10" fromId="32" toId="33">
</dataflow>
<dataflow id="126" from="r" to="r_addr" fromId="70" toId="34">
</dataflow>
<dataflow id="128" from="StgValue_127" to="r_addr" fromId="127" toId="34">
</dataflow>
<dataflow id="129" from="zext_ln10" to="r_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="130" from="k" to="k_0" fromId="41" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln9" to="k_0" fromId="58" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="133" from="StgValue_132" to="k_0" fromId="132" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="br_ln9" to="k_0" fromId="35" toId="37">
</dataflow>
<dataflow id="135" from="add_ln10_3" to="phi_mul" fromId="47" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln9" to="phi_mul" fromId="58" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="138" from="StgValue_137" to="phi_mul" fromId="137" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln9" to="phi_mul" fromId="35" toId="38">
</dataflow>
<dataflow id="140" from="phi_mul" to="trunc_ln9" fromId="38" toId="39">
</dataflow>
<dataflow id="141" from="k_0" to="icmp_ln9" fromId="37" toId="40">
</dataflow>
<dataflow id="142" from="row_read" to="icmp_ln9" fromId="14" toId="40">
</dataflow>
<dataflow id="144" from="StgValue_143" to="k" fromId="143" toId="41">
</dataflow>
<dataflow id="145" from="k_0" to="k" fromId="37" toId="41">
</dataflow>
<dataflow id="146" from="icmp_ln9" to="br_ln9" fromId="40" toId="42">
</dataflow>
<dataflow id="147" from="k_0" to="trunc_ln10_1" fromId="37" toId="43">
</dataflow>
<dataflow id="148" from="trunc_ln7" to="add_ln10_1" fromId="18" toId="44">
</dataflow>
<dataflow id="149" from="trunc_ln10_1" to="add_ln10_1" fromId="43" toId="44">
</dataflow>
<dataflow id="150" from="add_ln10_1" to="zext_ln10_1" fromId="44" toId="45">
</dataflow>
<dataflow id="151" from="v" to="v_addr" fromId="69" toId="46">
</dataflow>
<dataflow id="152" from="StgValue_127" to="v_addr" fromId="127" toId="46">
</dataflow>
<dataflow id="153" from="zext_ln10_1" to="v_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln10_3" fromId="154" toId="47">
</dataflow>
<dataflow id="156" from="phi_mul" to="add_ln10_3" fromId="38" toId="47">
</dataflow>
<dataflow id="157" from="trunc_ln9" to="add_ln10_2" fromId="39" toId="48">
</dataflow>
<dataflow id="158" from="trunc_ln10" to="add_ln10_2" fromId="31" toId="48">
</dataflow>
<dataflow id="159" from="add_ln10_2" to="zext_ln10_2" fromId="48" toId="49">
</dataflow>
<dataflow id="160" from="v" to="v_addr_1" fromId="69" toId="50">
</dataflow>
<dataflow id="161" from="StgValue_127" to="v_addr_1" fromId="127" toId="50">
</dataflow>
<dataflow id="162" from="zext_ln10_2" to="v_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="163" from="v_addr" to="v_load" fromId="46" toId="51">
</dataflow>
<dataflow id="164" from="v_addr_1" to="v_load_1" fromId="50" toId="52">
</dataflow>
<dataflow id="165" from="v_addr" to="v_load" fromId="46" toId="54">
</dataflow>
<dataflow id="166" from="v_addr_1" to="v_load_1" fromId="50" toId="55">
</dataflow>
<dataflow id="167" from="v_load" to="mul_ln10" fromId="54" toId="56">
</dataflow>
<dataflow id="168" from="v_load_1" to="mul_ln10" fromId="55" toId="56">
</dataflow>
<dataflow id="169" from="mul_ln10" to="store_ln10" fromId="56" toId="57">
</dataflow>
<dataflow id="170" from="r_addr" to="store_ln10" fromId="34" toId="57">
</dataflow>
<dataflow id="171" from="icmp_ln7" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="172" from="icmp_ln8" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="173" from="icmp_ln9" to="StgValue_4" fromId="40" toId="4">
</dataflow>
</dataflows>


</stg>
