<html><body><samp><pre>
<!@TC:1591539798>
#Build: Synplify Pro (R) P-2019.09G-Beta2, Build 208R, Jan  7 2020
#install: /home/vagrant/gowin/SynplifyPro
#OS: Linux 
#Hostname: vagrant

# Sun Jun  7 23:23:18 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591539799> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591539799> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1591539799> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1591539799> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/vagrant/gowin/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG921:@XP_HELP">CG921</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:54:7:54:24:@W:CG921:@XP_MSG">blink.v(54)</a><!@TM:1591539799> | serialClockLedOut is already declared in this scope.</font>
Verilog syntax check successful!
File /home/vagrant/workspace/verilogLeson/blink002/src/blink.v changed - recompiling
Selecting top level module SHIFT_RESISTER
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:CG364:@XP_MSG">blink.v(1)</a><!@TM:1591539799> | Synthesizing module SHIFT_RESISTER in library work.
Running optimization stage 1 on SHIFT_RESISTER .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:158:2:158:8:@W:CL265:@XP_MSG">blink.v(158)</a><!@TM:1591539799> | Removing unused bit 1 of serialClockLed[1:0]. Either assign all bits or reduce the width of the signal.</font>
Running optimization stage 2 on SHIFT_RESISTER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:158:2:158:8:@N:CL189:@XP_MSG">blink.v(158)</a><!@TM:1591539799> | Register bit segmentCounter[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@N:CL189:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Register bit clockCounter[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:191:2:191:8:@N:CL189:@XP_MSG">blink.v(191)</a><!@TM:1591539799> | Register bit digitCounter[2] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:191:2:191:8:@W:CL260:@XP_MSG">blink.v(191)</a><!@TM:1591539799> | Pruning register bit 2 of digitCounter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:59:2:59:8:@W:CL279:@XP_MSG">blink.v(59)</a><!@TM:1591539799> | Pruning register bits 23 to 17 of clockCounter[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:158:2:158:8:@W:CL260:@XP_MSG">blink.v(158)</a><!@TM:1591539799> | Pruning register bit 3 of segmentCounter[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun  7 23:23:19 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591539799> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591539799> | Selected library: work cell: SHIFT_RESISTER view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591539799> | Selected library: work cell: SHIFT_RESISTER view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun  7 23:23:19 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_comp.rt.csv:@XP_FILE">blink002_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 35MB peak: 35MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun  7 23:23:19 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1591539798>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591539800> | Running in 64-bit mode 
File /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591539800> | Selected library: work cell: SHIFT_RESISTER view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591539800> | Selected library: work cell: SHIFT_RESISTER view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun  7 23:23:20 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1591539798>
# Sun Jun  7 23:23:21 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1525R, Built Jan 14 2020 02:13:27</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 205MB peak: 205MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1591539803> | No constraint file specified. 
Linked File:  <a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002_scck.rpt:@XP_FILE">blink002_scck.rpt</a>
See clock summary report "/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1591539803> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1591539803> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1591539803> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "000" on instance segmentCounter[2:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1591539803> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "0" on instance serialDataIn. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "1000000" on instance serialInDummy[6:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "0" on instance serialClockIn. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "01011011" on instance digit1[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "01011011" on instance digit2[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "01011011" on instance digit3[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "0" on instance serialClockLed[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "01011011" on instance serialReg[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "01011011" on instance digit0[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "00000000000000000" on instance clockCounter[16:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1591539803> | Applying initial value "00" on instance digitCounter[1:0]. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:70:2:70:8:@W:BN132:@XP_MSG">blink.v(70)</a><!@TM:1591539803> | Removing sequential instance serialInDummy[1] because it is equivalent to instance serialDataIn. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 314MB peak: 314MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 314MB peak: 314MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 314MB peak: 314MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 314MB peak: 314MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 314MB peak: 314MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                    Requested     Requested     Clock        Clock                     Clock
Level     Clock                    Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
0 -       SHIFT_RESISTER|clock     159.1 MHz     6.285         inferred     Autoconstr_clkgroup_0     83   
===========================================================================================================



Clock Load Summary
***********************

                         Clock     Source          Clock Pin                    Non-clock Pin     Non-clock Pin      
Clock                    Load      Pin             Seq Example                  Seq Example       Comb Example       
---------------------------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock     83        clock(port)     digitalOutputPins[3:0].C     -                 un1_clock.I[0](inv)
=====================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:191:2:191:8:@W:MT529:@XP_MSG">blink.v(191)</a><!@TM:1591539803> | Found inferred clock SHIFT_RESISTER|clock which controls 83 sequential elements including digitCounter[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 83 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
<a href="@|L:/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_prem.srm@|S:clock@|E:clockCounter[16]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clock               port                   83         clockCounter[16]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1591539803> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1591539803> | Writing default property annotation file /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Jun  7 23:23:23 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1591539798>
# Sun Jun  7 23:23:23 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1525R, Built Jan 14 2020 02:13:27</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 205MB peak: 205MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1591539809> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1591539809> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1591539809> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1591539809> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.80ns		 108 /        83
   2		0h:00m:01s		    -2.80ns		 108 /        83
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:158:2:158:8:@N:FX271:@XP_MSG">blink.v(158)</a><!@TM:1591539809> | Replicating instance segmentCounter[2] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:158:2:158:8:@N:FX271:@XP_MSG">blink.v(158)</a><!@TM:1591539809> | Replicating instance segmentCounter[1] (in view: work.SHIFT_RESISTER(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:01s		    -2.29ns		 138 /        85
   4		0h:00m:01s		    -2.74ns		 138 /        85
   5		0h:00m:01s		    -2.49ns		 138 /        85
   6		0h:00m:01s		    -2.49ns		 138 /        85
   7		0h:00m:01s		    -2.49ns		 138 /        85


   8		0h:00m:01s		    -2.29ns		 130 /        85
   9		0h:00m:01s		    -2.55ns		 130 /        85
  10		0h:00m:01s		    -2.55ns		 130 /        85
  11		0h:00m:02s		    -2.49ns		 130 /        85
  12		0h:00m:02s		    -2.49ns		 130 /        85

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1591539809> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)

Writing Analyst data base /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 312MB peak: 312MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 312MB peak: 312MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1591539809> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1591539809> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 312MB peak: 312MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 312MB peak: 312MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1591539809> | Found inferred clock SHIFT_RESISTER|clock with period 7.49ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sun Jun  7 23:23:29 2020
#


Top view:               SHIFT_RESISTER
Requested Frequency:    133.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1591539809> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1591539809> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.414

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock     133.4 MHz     96.9 MHz      7.494         10.323        -1.414     inferred     Autoconstr_clkgroup_0
System                   100.0 MHz     273.3 MHz     10.000        3.660         6.340      system       system_clkgroup      
==============================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------
System                SHIFT_RESISTER|clock  |  7.494       6.340   |  No paths    -      |  No paths    -       |  No paths    -     
SHIFT_RESISTER|clock  System                |  7.494       6.106   |  No paths    -      |  No paths    -       |  No paths    -     
SHIFT_RESISTER|clock  SHIFT_RESISTER|clock  |  7.494       -1.323  |  7.494       2.056  |  3.747       -1.414  |  3.747       -0.044
=====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: SHIFT_RESISTER|clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                             Arrival           
Instance                   Reference                Type     Pin     Net                        Time        Slack 
                           Clock                                                                                  
------------------------------------------------------------------------------------------------------------------
segmentCounter_fast[1]     SHIFT_RESISTER|clock     DFFE     Q       segmentCounter_fast[1]     0.367       -1.414
clockCounter[14]           SHIFT_RESISTER|clock     DFFR     Q       clockCounter[14]           0.367       -1.323
clockCounter[11]           SHIFT_RESISTER|clock     DFFR     Q       clockCounter[11]           0.367       -1.309
clockCounter[8]            SHIFT_RESISTER|clock     DFFR     Q       clockCounter[8]            0.367       -1.194
clockCounter[12]           SHIFT_RESISTER|clock     DFFR     Q       clockCounter[12]           0.367       -1.032
clockCounter[4]            SHIFT_RESISTER|clock     DFFR     Q       clockCounter[4]            0.367       -0.876
clockCounter[3]            SHIFT_RESISTER|clock     DFFR     Q       clockCounter[3]            0.367       -0.809
segmentCounter[1]          SHIFT_RESISTER|clock     DFFE     Q       serialReg34_axb1           0.367       -0.716
segmentCounter[0]          SHIFT_RESISTER|clock     DFFE     Q       serialReg34_axb0           0.367       -0.649
clockCounter[6]            SHIFT_RESISTER|clock     DFFR     Q       clockCounter[6]            0.367       -0.599
==================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

              Starting                                                        Required           
Instance      Reference                Type       Pin     Net                 Time         Slack 
              Clock                                                                              
-------------------------------------------------------------------------------------------------
digit0[0]     SHIFT_RESISTER|clock     DFFNSE     CE      digit0_0_sqmuxa     3.614        -1.414
digit0[1]     SHIFT_RESISTER|clock     DFFNSE     CE      digit0_0_sqmuxa     3.614        -1.414
digit0[2]     SHIFT_RESISTER|clock     DFFNE      CE      digit0_0_sqmuxa     3.614        -1.414
digit0[3]     SHIFT_RESISTER|clock     DFFNSE     CE      digit0_0_sqmuxa     3.614        -1.414
digit0[4]     SHIFT_RESISTER|clock     DFFNSE     CE      digit0_0_sqmuxa     3.614        -1.414
digit0[5]     SHIFT_RESISTER|clock     DFFNE      CE      digit0_0_sqmuxa     3.614        -1.414
digit0[6]     SHIFT_RESISTER|clock     DFFNSE     CE      digit0_0_sqmuxa     3.614        -1.414
digit0[7]     SHIFT_RESISTER|clock     DFFNE      CE      digit0_0_sqmuxa     3.614        -1.414
digit1[0]     SHIFT_RESISTER|clock     DFFNSE     CE      digit1_1_sqmuxa     3.614        -1.414
digit1[1]     SHIFT_RESISTER|clock     DFFNSE     CE      digit1_1_sqmuxa     3.614        -1.414
=================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.srr:srsf/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.srs:fp:29160:29952:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.747
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.614

    - Propagation time:                      5.029
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.414

    Number of logic level(s):                2
    Starting point:                          segmentCounter_fast[1] / Q
    Ending point:                            digit2[0] / CE
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [falling] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
segmentCounter_fast[1]     DFFE       Q        Out     0.367     0.367       -         
segmentCounter_fast[1]     Net        -        -       1.021     -           5         
G_0_1                      LUT3       I2       In      -         1.388       -         
G_0_1                      LUT3       F        Out     0.822     2.210       -         
G_0_1                      Net        -        -       0.766     -           1         
G_0                        LUT4       I0       In      -         2.976       -         
G_0                        LUT4       F        Out     1.032     4.008       -         
digit2_1_sqmuxa            Net        -        -       1.021     -           8         
digit2[0]                  DFFNSE     CE       In      -         5.029       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.162 is 2.354(45.6%) logic and 2.808(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.747
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.614

    - Propagation time:                      5.029
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.414

    Number of logic level(s):                2
    Starting point:                          segmentCounter_fast[1] / Q
    Ending point:                            digit3[0] / CE
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [falling] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
segmentCounter_fast[1]     DFFE       Q        Out     0.367     0.367       -         
segmentCounter_fast[1]     Net        -        -       1.021     -           5         
G_8_1                      LUT3       I2       In      -         1.388       -         
G_8_1                      LUT3       F        Out     0.822     2.210       -         
G_8_1                      Net        -        -       0.766     -           1         
G_8                        LUT4       I0       In      -         2.976       -         
G_8                        LUT4       F        Out     1.032     4.008       -         
digit3_1_sqmuxa            Net        -        -       1.021     -           8         
digit3[0]                  DFFNSE     CE       In      -         5.029       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.162 is 2.354(45.6%) logic and 2.808(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.747
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.614

    - Propagation time:                      5.029
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.414

    Number of logic level(s):                2
    Starting point:                          segmentCounter_fast[1] / Q
    Ending point:                            digit1[0] / CE
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [falling] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
segmentCounter_fast[1]     DFFE       Q        Out     0.367     0.367       -         
segmentCounter_fast[1]     Net        -        -       1.021     -           5         
G_1_0                      LUT3       I2       In      -         1.388       -         
G_1_0                      LUT3       F        Out     0.822     2.210       -         
G_1_0                      Net        -        -       0.766     -           1         
G                          LUT4       I0       In      -         2.976       -         
G                          LUT4       F        Out     1.032     4.008       -         
digit1_1_sqmuxa            Net        -        -       1.021     -           8         
digit1[0]                  DFFNSE     CE       In      -         5.029       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.162 is 2.354(45.6%) logic and 2.808(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.747
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.614

    - Propagation time:                      5.029
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.414

    Number of logic level(s):                2
    Starting point:                          segmentCounter_fast[1] / Q
    Ending point:                            digit0[0] / CE
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [falling] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
segmentCounter_fast[1]     DFFE       Q        Out     0.367     0.367       -         
segmentCounter_fast[1]     Net        -        -       1.021     -           5         
G_9_1                      LUT3       I2       In      -         1.388       -         
G_9_1                      LUT3       F        Out     0.822     2.210       -         
G_9_1                      Net        -        -       0.766     -           1         
G_9                        LUT4       I0       In      -         2.976       -         
G_9                        LUT4       F        Out     1.032     4.008       -         
digit0_0_sqmuxa            Net        -        -       1.021     -           8         
digit0[0]                  DFFNSE     CE       In      -         5.029       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.162 is 2.354(45.6%) logic and 2.808(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.747
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.614

    - Propagation time:                      5.029
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.414

    Number of logic level(s):                2
    Starting point:                          segmentCounter_fast[1] / Q
    Ending point:                            digit2[7] / CE
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [falling] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
segmentCounter_fast[1]     DFFE      Q        Out     0.367     0.367       -         
segmentCounter_fast[1]     Net       -        -       1.021     -           5         
G_0_1                      LUT3      I2       In      -         1.388       -         
G_0_1                      LUT3      F        Out     0.822     2.210       -         
G_0_1                      Net       -        -       0.766     -           1         
G_0                        LUT4      I0       In      -         2.976       -         
G_0                        LUT4      F        Out     1.032     4.008       -         
digit2_1_sqmuxa            Net       -        -       1.021     -           8         
digit2[7]                  DFFNE     CE       In      -         5.029       -         
======================================================================================
Total path delay (propagation time + setup) of 5.162 is 2.354(45.6%) logic and 2.808(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

             Starting                                               Arrival          
Instance     Reference     Type     Pin     Net                     Time        Slack
             Clock                                                                   
-------------------------------------------------------------------------------------
SUM_0[0]     System        INV      O       segmentCounter_4[0]     0.000       6.340
=====================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                               Required          
Instance              Reference     Type     Pin     Net                     Time         Slack
                      Clock                                                                    
-----------------------------------------------------------------------------------------------
segmentCounter[0]     System        DFFE     D       segmentCounter_4[0]     7.361        6.340
===============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.srr:srsf/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.srs:fp:41204:41453:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.494
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.361

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.340

    Number of logic level(s):                0
    Starting point:                          SUM_0[0] / O
    Ending point:                            segmentCounter[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
SUM_0[0]                INV      O        Out     0.000     0.000       -         
segmentCounter_4[0]     Net      -        -       1.021     -           1         
segmentCounter[0]       DFFE     D        In      -         1.021       -         
==================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 312MB peak: 312MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 312MB peak: 312MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for SHIFT_RESISTER </a>

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             17 uses
DFF             2 uses
DFFE            27 uses
DFFN            1 use
DFFNE           13 uses
DFFNSE          20 uses
DFFR            16 uses
DFFSE           6 uses
GSR             1 use
INV             1 use
MUX2_LUT5       12 uses
MUX2_LUT6       2 uses
LUT2            12 uses
LUT3            30 uses
LUT4            57 uses

I/O ports: 14
I/O primitives: 14
IBUF           1 use
OBUF           13 uses

I/O Register bits:                  0
Register bits not including I/Os:   85 of 864 (9%)
Total load per clock:
   SHIFT_RESISTER|clock: 85

@S |Mapping Summary:
Total  LUTs: 99 (8%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 312MB peak: 312MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sun Jun  7 23:23:29 2020

###########################################################]

</pre></samp></body></html>
