#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  8 06:53:35 2022
# Process ID: 33220
# Current directory: D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1
# Command line: vivado.exe -log nexysA7fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexysA7fpga.tcl
# Log file: D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/nexysA7fpga.vds
# Journal file: D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nexysA7fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/ece544ip_v2021'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/vivado-library-v2019.1-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.cache/ip 
Command: synth_design -top nexysA7fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1217.137 ; gain = 73.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexysA7fpga' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:18]
INFO: [Synth 8-155] case statement is not full and has no default [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:114]
INFO: [Synth 8-226] default block is never used [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:141]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'PhotoSignal_XADC' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:165]
WARNING: [Synth 8-7071] port 'ot_out' of module 'xadc_wiz_0' is unconnected for instance 'PhotoSignal_XADC' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:165]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'PhotoSignal_XADC' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:165]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'PhotoSignal_XADC' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:165]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'PhotoSignal_XADC' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:165]
WARNING: [Synth 8-7023] instance 'PhotoSignal_XADC' of module 'xadc_wiz_0' has 27 connections declared, but only 22 given [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:165]
INFO: [Synth 8-6157] synthesizing module 'embsys' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:13]
INFO: [Synth 8-6157] synthesizing module 'embsys_PWM_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_PWM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PWM_0_0' (2#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_PWM_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_PmodENC544_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_PmodENC544_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PmodENC544_0_0' (3#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_PmodENC544_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_PmodOLEDrgb_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PmodOLEDrgb_0_0' (4#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_xlconcat_0_1' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_xlconcat_0_1/synth/embsys_xlconcat_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (5#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'embsys_xlconcat_0_1' (6#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_xlconcat_0_1/synth/embsys_xlconcat_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_gpio_0_4' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_gpio_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_gpio_0_4' (7#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_gpio_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_gpio_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_gpio_0_0' (8#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_timebase_wdt_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_timebase_wdt_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_timebase_wdt_0_0' (9#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_timebase_wdt_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_timer_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_timer_0_0' (10#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout1' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:697]
WARNING: [Synth 8-7071] port 'pwm0' of module 'embsys_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:697]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'embsys_axi_timer_0_0' has 26 connections declared, but only 24 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:697]
INFO: [Synth 8-6157] synthesizing module 'embsys_axi_uartlite_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_axi_uartlite_0_0' (11#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'embsys_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:722]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'embsys_axi_uartlite_0_0' has 22 connections declared, but only 21 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:722]
INFO: [Synth 8-6157] synthesizing module 'embsys_clk_wiz_1_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'embsys_clk_wiz_1_0' (12#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'embsys_fit_timer_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_fit_timer_0_0' (13#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_mdm_1_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_mdm_1_0' (14#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_mdm_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt' of module 'embsys_mdm_1_0' is unconnected for instance 'mdm_1' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:753]
WARNING: [Synth 8-7023] instance 'mdm_1' of module 'embsys_mdm_1_0' has 30 connections declared, but only 29 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:753]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_0' (15#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_intc_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_intc_0' (16#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_axi_periph_0' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:1270]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_PMIGPX' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:4576]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_PMIGPX' (17#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:4576]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_1V78KVO' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:4722]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_1V78KVO' (18#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:4722]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_1P1BFWM' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:4868]
INFO: [Synth 8-6157] synthesizing module 'embsys_auto_pc_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_auto_pc_0' (19#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'embsys_auto_pc_0' is unconnected for instance 'auto_pc' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5091]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'embsys_auto_pc_0' is unconnected for instance 'auto_pc' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5091]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'embsys_auto_pc_0' has 56 connections declared, but only 54 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5091]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_1P1BFWM' (20#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:4868]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_OEGTNN' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5148]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_OEGTNN' (21#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5148]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1X988FM' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5280]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1X988FM' (22#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5280]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1LSUSSG' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5412]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1LSUSSG' (23#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5412]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_Z0V64X' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5544]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_Z0V64X' (24#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5544]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_10K59R8' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5676]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_10K59R8' (25#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5676]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_CO79RP' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5808]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_CO79RP' (26#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5808]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_17TSQV' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5954]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_17TSQV' (27#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:5954]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1B6JKGM' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6100]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1B6JKGM' (28#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6100]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_A8EFSC' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6246]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_A8EFSC' (29#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6246]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_12FSMBH' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6392]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_12FSMBH' (30#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6392]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1LSYS80' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6538]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1LSYS80' (31#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6538]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_Z0XR01' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6684]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_Z0XR01' (32#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6684]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_OEKHZ7' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6830]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_OEKHZ7' (33#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6830]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1X9AI6Q' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6962]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1X9AI6Q' (34#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:6962]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_17X7MV' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7094]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_17X7MV' (35#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7094]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1B6LKS6' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7240]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1B6LKS6' (36#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7240]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_10K8ADG' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7386]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_10K8ADG' (37#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7386]
INFO: [Synth 8-6157] synthesizing module 'm17_couplers_imp_CO8VTH' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7644]
INFO: [Synth 8-6155] done synthesizing module 'm17_couplers_imp_CO8VTH' (38#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7644]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_QRRRG2' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:8136]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QRRRG2' (39#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:8136]
INFO: [Synth 8-6157] synthesizing module 'embsys_tier2_xbar_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_tier2_xbar_0_0' (40#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_tier2_xbar_1_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_tier2_xbar_1_0' (41#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_tier2_xbar_2_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_tier2_xbar_2_0' (42#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_xbar_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_xbar_0' (43#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_axi_periph_0' (44#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:1270]
WARNING: [Synth 8-7071] port 'M06_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M06_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M11_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M14_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M15_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arburst' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arcache' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arlen' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arlock' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arqos' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arregion' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arsize' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awburst' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awcache' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awlen' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awlock' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awqos' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awregion' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awsize' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_awvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_bready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_rready' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_wdata' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_wlast' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_wstrb' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M16_AXI_wvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_araddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arburst' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arcache' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arlen' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arlock' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arqos' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arregion' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arsize' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_arvalid' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awaddr' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awburst' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awcache' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awlen' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awlock' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awprot' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awqos' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awregion' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
WARNING: [Synth 8-7071] port 'M17_AXI_awsize' of module 'embsys_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'embsys_microblaze_0_axi_periph_0' has 419 connections declared, but only 323 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:864]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7902]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_bram_if_cntlr_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_bram_if_cntlr_0' (45#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_dlmb_v10_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_dlmb_v10_0' (46#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'embsys_dlmb_v10_0' has 25 connections declared, but only 24 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:8048]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_bram_if_cntlr_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_bram_if_cntlr_0' (47#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_ilmb_v10_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_ilmb_v10_0' (48#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'embsys_ilmb_v10_0' has 25 connections declared, but only 24 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:8094]
INFO: [Synth 8-6157] synthesizing module 'embsys_lmb_bram_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_lmb_bram_0' (49#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'embsys_lmb_bram_0' has 16 connections declared, but only 14 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:8119]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1SR2TDT' (50#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:7902]
INFO: [Synth 8-6157] synthesizing module 'embsys_microblaze_0_xlconcat_0' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/synth/embsys_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (50#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'embsys_microblaze_0_xlconcat_0' (51#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_xlconcat_0/synth/embsys_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'embsys_nexys4io_0_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_nexys4io_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_nexys4io_0_0' (52#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_nexys4io_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'embsys_rst_clk_wiz_1_100M_0' [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'embsys_rst_clk_wiz_1_100M_0' (53#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/.Xil/Vivado-33220-BACCHUS/realtime/embsys_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'embsys_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:1256]
INFO: [Synth 8-6157] synthesizing module 'embsys_xlconstant_0_1' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_xlconstant_0_1/synth/embsys_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (54#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'embsys_xlconstant_0_1' (55#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_xlconstant_0_1/synth/embsys_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'embsys' (56#1) [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/synth/embsys.v:13]
WARNING: [Synth 8-7023] instance 'EMBSYS' of module 'embsys' has 51 connections declared, but only 48 given [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:189]
INFO: [Synth 8-6155] done synthesizing module 'nexysA7fpga' (57#1) [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/sources_1/imports/hardware/nexysA7fpga.sv:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1291.621 ; gain = 147.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1291.621 ; gain = 147.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1291.621 ; gain = 147.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1291.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'EMBSYS/microblaze_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0/embsys_microblaze_0_0_in_context.xdc] for cell 'EMBSYS/microblaze_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0/embsys_nexys4io_0_0_in_context.xdc] for cell 'EMBSYS/nexys4io_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0/embsys_nexys4io_0_0_in_context.xdc] for cell 'EMBSYS/nexys4io_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_in_context.xdc] for cell 'EMBSYS/axi_gpio_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'EMBSYS/axi_timer_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0/embsys_axi_timer_0_0_in_context.xdc] for cell 'EMBSYS/axi_timer_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'EMBSYS/fit_timer_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0/embsys_fit_timer_0_0_in_context.xdc] for cell 'EMBSYS/fit_timer_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_in_context.xdc] for cell 'EMBSYS/axi_uartlite_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_in_context.xdc] for cell 'EMBSYS/axi_uartlite_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0/embsys_dlmb_v10_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0/embsys_lmb_bram_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0/embsys_xbar_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_tier2_xbar_0_0/embsys_tier2_xbar_0_0/embsys_tier2_xbar_0_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/tier2_xbar_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_tier2_xbar_0_0/embsys_tier2_xbar_0_0/embsys_tier2_xbar_0_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/tier2_xbar_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_tier2_xbar_1_0/embsys_tier2_xbar_1_0/embsys_tier2_xbar_1_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/tier2_xbar_1'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_tier2_xbar_1_0/embsys_tier2_xbar_1_0/embsys_tier2_xbar_1_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/tier2_xbar_1'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_tier2_xbar_2_0/embsys_tier2_xbar_2_0/embsys_tier2_xbar_2_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/tier2_xbar_2'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_tier2_xbar_2_0/embsys_tier2_xbar_2_0/embsys_tier2_xbar_2_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/tier2_xbar_2'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_auto_pc_0/embsys_auto_pc_0/embsys_auto_pc_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/i02_couplers/auto_pc'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_auto_pc_0/embsys_auto_pc_0/embsys_auto_pc_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_periph/i02_couplers/auto_pc'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_in_context.xdc] for cell 'EMBSYS/microblaze_0_axi_intc'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'EMBSYS/mdm_1'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0/embsys_mdm_1_0_in_context.xdc] for cell 'EMBSYS/mdm_1'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'EMBSYS/clk_wiz_1'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc] for cell 'EMBSYS/clk_wiz_1'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'EMBSYS/rst_clk_wiz_1_100M'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0_in_context.xdc] for cell 'EMBSYS/PmodOLEDrgb_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0/embsys_PmodOLEDrgb_0_0_in_context.xdc] for cell 'EMBSYS/PmodOLEDrgb_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0_in_context.xdc] for cell 'EMBSYS/axi_timebase_wdt_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0_in_context.xdc] for cell 'EMBSYS/axi_timebase_wdt_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_4/embsys_axi_gpio_0_4/embsys_axi_gpio_0_4_in_context.xdc] for cell 'EMBSYS/axi_ButtonSwitch_GPIO'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_4/embsys_axi_gpio_0_4/embsys_axi_gpio_0_4_in_context.xdc] for cell 'EMBSYS/axi_ButtonSwitch_GPIO'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_PWM_0_0/embsys_PWM_0_0/embsys_PWM_0_0_in_context.xdc] for cell 'EMBSYS/PWM_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_PWM_0_0/embsys_PWM_0_0/embsys_PWM_0_0_in_context.xdc] for cell 'EMBSYS/PWM_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_PmodENC544_0_0/embsys_PmodENC544_0_0/embsys_PmodENC544_0_0_in_context.xdc] for cell 'EMBSYS/PmodENC544_0'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_PmodENC544_0_0/embsys_PmodENC544_0_0/embsys_PmodENC544_0_0_in_context.xdc] for cell 'EMBSYS/PmodENC544_0'
Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'PhotoSignal_XADC'
Finished Parsing XDC File [d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'PhotoSignal_XADC'
Parsing XDC File [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
Finished Parsing XDC File [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexysA7fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexysA7fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1384.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1384.473 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'EMBSYS/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/nexys4io_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/fit_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph/tier2_xbar_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph/tier2_xbar_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph/tier2_xbar_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph/i02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/PmodOLEDrgb_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_timebase_wdt_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/axi_ButtonSwitch_GPIO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/UDRLCCCC_Concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/PWM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EMBSYS/PmodENC544_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PhotoSignal_XADC. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.457 ; gain = 245.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.773 ; gain = 246.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxp1
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxn1
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxp2
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxn2
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxp3
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxn3
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxp4
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vauxn4
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module PhotoSignal_XADC has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |embsys_tier2_xbar_0_0          |         1|
|2     |embsys_tier2_xbar_1_0          |         1|
|3     |embsys_tier2_xbar_2_0          |         1|
|4     |embsys_xbar_0                  |         1|
|5     |embsys_auto_pc_0               |         1|
|6     |embsys_PWM_0_0                 |         1|
|7     |embsys_PmodENC544_0_0          |         1|
|8     |embsys_PmodOLEDrgb_0_0         |         1|
|9     |embsys_axi_gpio_0_4            |         1|
|10    |embsys_axi_gpio_0_0            |         1|
|11    |embsys_axi_timebase_wdt_0_0    |         1|
|12    |embsys_axi_timer_0_0           |         1|
|13    |embsys_axi_uartlite_0_0        |         1|
|14    |embsys_clk_wiz_1_0             |         1|
|15    |embsys_fit_timer_0_0           |         1|
|16    |embsys_mdm_1_0                 |         1|
|17    |embsys_microblaze_0_0          |         1|
|18    |embsys_microblaze_0_axi_intc_0 |         1|
|19    |embsys_nexys4io_0_0            |         1|
|20    |embsys_rst_clk_wiz_1_100M_0    |         1|
|21    |embsys_dlmb_bram_if_cntlr_0    |         1|
|22    |embsys_dlmb_v10_0              |         1|
|23    |embsys_ilmb_bram_if_cntlr_0    |         1|
|24    |embsys_ilmb_v10_0              |         1|
|25    |embsys_lmb_bram_0              |         1|
|26    |xadc_wiz_0                     |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |embsys_PWM_0                 |     1|
|2     |embsys_PmodENC544_0          |     1|
|3     |embsys_PmodOLEDrgb_0         |     1|
|4     |embsys_auto_pc               |     1|
|5     |embsys_axi_gpio_0            |     2|
|7     |embsys_axi_timebase_wdt_0    |     1|
|8     |embsys_axi_timer_0           |     1|
|9     |embsys_axi_uartlite_0        |     1|
|10    |embsys_clk_wiz_1             |     1|
|11    |embsys_dlmb_bram_if_cntlr    |     1|
|12    |embsys_dlmb_v10              |     1|
|13    |embsys_fit_timer_0           |     1|
|14    |embsys_ilmb_bram_if_cntlr    |     1|
|15    |embsys_ilmb_v10              |     1|
|16    |embsys_lmb_bram              |     1|
|17    |embsys_mdm_1                 |     1|
|18    |embsys_microblaze_0          |     1|
|19    |embsys_microblaze_0_axi_intc |     1|
|20    |embsys_nexys4io_0            |     1|
|21    |embsys_rst_clk_wiz_1_100M    |     1|
|22    |embsys_tier2_xbar_0          |     1|
|23    |embsys_tier2_xbar_1          |     1|
|24    |embsys_tier2_xbar_2          |     1|
|25    |embsys_xbar                  |     1|
|26    |xadc_wiz                     |     1|
|27    |LUT2                         |     4|
|28    |LUT3                         |     3|
|29    |LUT4                         |     4|
|30    |LUT5                         |     1|
|31    |LUT6                         |     3|
|32    |FDRE                         |    12|
|33    |FDSE                         |     6|
|34    |IBUF                         |    27|
|35    |OBUF                         |    55|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1394.902 ; gain = 153.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.902 ; gain = 251.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1407.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 113 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.555 ; gain = 268.867
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/PSU_Work_and_Textbooks/ECE544/ECE544_ProjFinal/ECE-544-final-project/Photo_ADC_Motor/Photo_ADC_Motor.runs/synth_1/nexysA7fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nexysA7fpga_utilization_synth.rpt -pb nexysA7fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 06:54:04 2022...
