{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726605056382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726605056383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 17:30:56 2024 " "Processing started: Tue Sep 17 17:30:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726605056383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605056383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wordkk -c wordkk " "Command: quartus_map --read_settings_files=on --write_settings_files=off wordkk -c wordkk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605056383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726605056721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726605056721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "display.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605064267 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605064267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605064267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_um_segundo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_um_segundo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_um_segundo-behavior " "Found design unit 1: contador_um_segundo-behavior" {  } { { "contador_um_segundo.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/contador_um_segundo.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605064269 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_um_segundo " "Found entity 1: contador_um_segundo" {  } { { "contador_um_segundo.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/contador_um_segundo.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605064269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605064269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wordkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wordkk-Behavioral " "Found design unit 1: wordkk-Behavioral" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605064270 ""} { "Info" "ISGN_ENTITY_NAME" "1 wordkk " "Found entity 1: wordkk" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605064270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605064270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wordkk " "Elaborating entity \"wordkk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726605064299 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n0 wordkk.vhd(28) " "VHDL Signal Declaration warning at wordkk.vhd(28): used explicit default value for signal \"n0\" because signal was never assigned a value" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n1 wordkk.vhd(29) " "VHDL Signal Declaration warning at wordkk.vhd(29): used explicit default value for signal \"n1\" because signal was never assigned a value" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n2 wordkk.vhd(30) " "VHDL Signal Declaration warning at wordkk.vhd(30): used explicit default value for signal \"n2\" because signal was never assigned a value" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n3 wordkk.vhd(31) " "VHDL Signal Declaration warning at wordkk.vhd(31): used explicit default value for signal \"n3\" because signal was never assigned a value" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n4 wordkk.vhd(32) " "VHDL Signal Declaration warning at wordkk.vhd(32): used explicit default value for signal \"n4\" because signal was never assigned a value" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n5 wordkk.vhd(33) " "VHDL Signal Declaration warning at wordkk.vhd(33): used explicit default value for signal \"n5\" because signal was never assigned a value" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n0 wordkk.vhd(79) " "VHDL Process Statement warning at wordkk.vhd(79): signal \"n0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n1 wordkk.vhd(80) " "VHDL Process Statement warning at wordkk.vhd(80): signal \"n1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n2 wordkk.vhd(81) " "VHDL Process Statement warning at wordkk.vhd(81): signal \"n2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n3 wordkk.vhd(82) " "VHDL Process Statement warning at wordkk.vhd(82): signal \"n3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n4 wordkk.vhd(83) " "VHDL Process Statement warning at wordkk.vhd(83): signal \"n4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n5 wordkk.vhd(84) " "VHDL Process Statement warning at wordkk.vhd(84): signal \"n5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n5 wordkk.vhd(85) " "VHDL Process Statement warning at wordkk.vhd(85): signal \"n5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wordkk.vhd" "" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 "|wordkk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_um_segundo contador_um_segundo:U1 " "Elaborating entity \"contador_um_segundo\" for hierarchy \"contador_um_segundo:U1\"" {  } { { "wordkk.vhd" "U1" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726605064300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U2 " "Elaborating entity \"display\" for hierarchy \"display:U2\"" {  } { { "wordkk.vhd" "U2" { Text "C:/Users/15635441/Desktop/wordkk/wordkk.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726605064301 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726605064778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726605065200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726605065200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726605065230 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726605065230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726605065230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726605065230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726605065241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 17:31:05 2024 " "Processing ended: Tue Sep 17 17:31:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726605065241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726605065241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726605065241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605065241 ""}
