# do 7SegTest.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:02 on Jun 14,2021
# vcom -work work 7SegTest.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity bin7seg_buffer
# -- Compiling architecture structure of bin7seg_buffer
# End time: 20:03:02 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:03 on Jun 14,2021
# vcom -work work bin7seg_buffer.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bin7seg_buffer_vhd_vec_tst
# -- Compiling architecture bin7seg_buffer_arch of bin7seg_buffer_vhd_vec_tst
# End time: 20:03:03 on Jun 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.bin7seg_buffer_vhd_vec_tst 
# Start time: 20:03:04 on Jun 14,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bin7seg_buffer_vhd_vec_tst(bin7seg_buffer_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.bin7seg_buffer(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# after#29
# End time: 20:03:05 on Jun 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
