ENTITY latch_8bit IS
   PORT
   (
      enable, data    : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      q               : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
   );
END latchinf;
ARCHITECTURE maxpld OF latchinf IS
BEGIN
latch : PROCESS (enable, data)
      BEGIN
         IF (enable = '1') THEN
            q <= data;
         END IF;
      END PROCESS latch;
END maxpld;