Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: seg7_decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seg7_decoder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seg7_decoder"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : seg7_decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Labcom9/Desktop/LAB7 - Sec3 - Group6 - Board/LAB7/lab03_pack.vhd" in Library work.
Architecture lab03_pack of Entity lab03_pack is up to date.
Compiling vhdl file "C:/Users/Labcom9/Desktop/LAB7 - Sec3 - Group6 - Board/LAB7/seg7_decoder.vhd" in Library work.
Entity <seg7_decoder> compiled.
Entity <seg7_decoder> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <seg7_decoder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <seg7_decoder> in library <work> (Architecture <behavioral>).
Entity <seg7_decoder> analyzed. Unit <seg7_decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seg7_decoder>.
    Related source file is "C:/Users/Labcom9/Desktop/LAB7 - Sec3 - Group6 - Board/LAB7/seg7_decoder.vhd".
    Found finite state machine <FSM_0> for signal <d_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | d_state$cmp_ge0000        (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <seg7_temp>.
    Found 4-bit register for signal <digit>.
    Found 32-bit up counter for signal <d_count>.
    Found 32-bit comparator greatequal for signal <d_state$cmp_ge0000> created at line 136.
    Found 32-bit up counter for signal <Delay>.
    Found 32-bit comparator greatequal for signal <Delay$cmp_ge0000> created at line 80.
    Found 4-bit up counter for signal <minute1>.
    Found 4-bit comparator greatequal for signal <minute1$cmp_ge0000> created at line 88.
    Found 4-bit comparator less for signal <minute1$cmp_lt0000> created at line 85.
    Found 4-bit up counter for signal <minute2>.
    Found 4-bit comparator greatequal for signal <minute2$cmp_ge0000> created at line 91.
    Found 4-bit comparator less for signal <minute2$cmp_lt0000> created at line 88.
    Found 4-bit register for signal <Reg_D>.
    Found 4-bit up counter for signal <second1>.
    Found 4-bit comparator greatequal for signal <second1$cmp_ge0000> created at line 82.
    Found 4-bit comparator greatequal for signal <second1$cmp_ge0001> created at line 122.
    Found 4-bit up counter for signal <second2>.
    Found 4-bit comparator greatequal for signal <second2$cmp_ge0000> created at line 85.
    Found 4-bit comparator greatequal for signal <second2$cmp_ge0001> created at line 116.
    Found 4-bit comparator less for signal <second2$cmp_lt0000> created at line 82.
    Found 32-bit comparator less for signal <second2$cmp_lt0001> created at line 80.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred  12 Comparator(s).
Unit <seg7_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 6
 32-bit up counter                                     : 2
 4-bit up counter                                      : 4
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 2
# Comparators                                          : 12
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 6
 4-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <d_state/FSM> on signal <d_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Synthesizing (advanced) Unit <seg7_decoder>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg7_temp> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <seg7_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 6
 32-bit up counter                                     : 2
 4-bit up counter                                      : 4
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 12
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 6
 4-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <seg7_decoder> ...
WARNING:Xst:1293 - FF/Latch <minute2_3> has a constant value of 0 in block <seg7_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <minute2_3> has a constant value of 0 in block <seg7_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <second2_3> has a constant value of 0 in block <seg7_decoder>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seg7_decoder, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : seg7_decoder.ngr
Top Level Output File Name         : seg7_decoder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 354
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 37
#      LUT2                        : 43
#      LUT3                        : 33
#      LUT4                        : 56
#      LUT4_D                      : 2
#      MUXCY                       : 88
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 91
#      FD                          : 1
#      FDCPE                       : 14
#      FDE                         : 44
#      FDR                         : 32
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                       96  out of   1920     5%  
 Number of Slice Flip Flops:             91  out of   3840     2%  
 Number of 4 input LUTs:                188  out of   3840     4%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     97    22%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pb5                                | BUFGP                  | 1     |
clk                                | BUFGP                  | 90    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+------------------------+-------+
Control Signal                              | Buffer(FF name)        | Load  |
--------------------------------------------+------------------------+-------+
minute1_0__and0000(minute1_0__and00001:O)   | NONE(minute1_0)        | 1     |
minute1_0__and0001(minute1_0__and00011:O)   | NONE(minute1_0)        | 1     |
minute1_1__and0000(minute1_1__and00001:O)   | NONE(minute1_1)        | 1     |
minute1_1__and0001(minute1_1__and00011:O)   | NONE(minute1_1)        | 1     |
minute1_2__and0000(minute1_2__and00001:O)   | NONE(minute1_2)        | 1     |
minute1_2__and0001(minute1_2__and00011:O)   | NONE(minute1_2)        | 1     |
minute1_3__and0000(minute1_3__and00001:O)   | NONE(minute1_3)        | 1     |
minute1_3__and0001(minute1_3__and00011:O)   | NONE(minute1_3)        | 1     |
minute2_0__and0000(minute2_0__and0000:O)    | NONE(minute2_0)        | 1     |
minute2_0__and0001(minute2_0__and00011:O)   | NONE(minute2_0)        | 1     |
minute2_1__and0000(minute2_1__and00001:O)   | NONE(minute2_1)        | 1     |
minute2_1__and0001(minute2_Q_mux0000<1>31:O)| NONE(minute2_1)        | 1     |
minute2_2__and0000(minute2_2__and00001:O)   | NONE(minute2_2)        | 1     |
minute2_2__and0001(minute2_2__and00011:O)   | NONE(minute2_2)        | 1     |
second1_0__and0000(second1_0__and00001:O)   | NONE(second1_0)        | 1     |
second1_0__and0001(second1_0__and00011:O)   | NONE(second1_0)        | 1     |
second1_1__and0000(second1_1__and00001:O)   | NONE(second1_1)        | 1     |
second1_1__and0001(second1_1__and00011:O)   | NONE(second1_1)        | 1     |
second1_2__and0000(second1_2__and00001:O)   | NONE(second1_2)        | 1     |
second1_2__and0001(second1_2__and00011:O)   | NONE(second1_2)        | 1     |
second1_3__and0000(second1_3__and00001:O)   | NONE(second1_3)        | 1     |
second1_3__and0001(second1_3__and00011:O)   | NONE(second1_3)        | 1     |
second2_0__and0000(second2_0__and0000:O)    | NONE(second2_0)        | 1     |
second2_0__and0001(second2_0__and00011:O)   | NONE(second2_0)        | 1     |
second2_1__and0000(second2_1__and00001:O)   | NONE(second2_1)        | 1     |
second2_1__and0001(second2_Q_mux0000<1>21:O)| NONE(second2_1)        | 1     |
second2_2__and0000(second2_2__and00001:O)   | NONE(second2_2)        | 1     |
second2_2__and0001(second2_2__and00011:O)   | NONE(second2_2)        | 1     |
--------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.313ns (Maximum Frequency: 96.965MHz)
   Minimum input arrival time before clock: 5.955ns
   Maximum output required time after clock: 9.138ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pb5'
  Clock period: 4.678ns (frequency: 213.774MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.678ns (Levels of Logic = 1)
  Source:            state (FF)
  Destination:       state (FF)
  Source Clock:      pb5 falling
  Destination Clock: pb5 falling

  Data Path: state to state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.720   1.345  state (state)
     INV:I->O             33   0.551   1.859  state_inv1_INV_0 (state_inv)
     FD:D                      0.203          state
    ----------------------------------------
    Total                      4.678ns (1.474ns logic, 3.204ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.313ns (frequency: 96.965MHz)
  Total number of paths / destination ports: 17508 / 148
-------------------------------------------------------------------------
Delay:               10.313ns (Levels of Logic = 47)
  Source:            Delay_6 (FF)
  Destination:       Delay_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Delay_6 to Delay_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.216  Delay_6 (Delay_6)
     LUT1:I0->O            1   0.551   0.000  Mcompar_Delay_cmp_ge0000_cy<0>_rt (Mcompar_Delay_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcompar_Delay_cmp_ge0000_cy<0> (Mcompar_Delay_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<1> (Mcompar_Delay_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<2> (Mcompar_Delay_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<3> (Mcompar_Delay_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<4> (Mcompar_Delay_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<5> (Mcompar_Delay_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<6> (Mcompar_Delay_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<7> (Mcompar_Delay_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<8> (Mcompar_Delay_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<9> (Mcompar_Delay_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<10> (Mcompar_Delay_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_Delay_cmp_ge0000_cy<11> (Mcompar_Delay_cmp_ge0000_cy<11>)
     MUXCY:CI->O          36   0.303   1.876  Mcompar_Delay_cmp_ge0000_cy<12> (Delay_cmp_ge0000)
     INV:I->O              1   0.551   0.801  Delay_cmp_ge0000_inv1_INV_0 (Delay_cmp_ge0000_inv)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<0> (Mcount_Delay_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<1> (Mcount_Delay_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<2> (Mcount_Delay_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<3> (Mcount_Delay_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<4> (Mcount_Delay_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<5> (Mcount_Delay_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<6> (Mcount_Delay_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<7> (Mcount_Delay_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<8> (Mcount_Delay_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<9> (Mcount_Delay_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<10> (Mcount_Delay_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<11> (Mcount_Delay_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<12> (Mcount_Delay_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<13> (Mcount_Delay_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<14> (Mcount_Delay_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<15> (Mcount_Delay_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<16> (Mcount_Delay_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<17> (Mcount_Delay_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<18> (Mcount_Delay_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<19> (Mcount_Delay_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<20> (Mcount_Delay_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<21> (Mcount_Delay_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<22> (Mcount_Delay_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<23> (Mcount_Delay_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<24> (Mcount_Delay_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<25> (Mcount_Delay_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<26> (Mcount_Delay_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<27> (Mcount_Delay_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<28> (Mcount_Delay_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Delay_cy<29> (Mcount_Delay_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_Delay_cy<30> (Mcount_Delay_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Mcount_Delay_xor<31> (Mcount_Delay31)
     FDE:D                     0.203          Delay_31
    ----------------------------------------
    Total                     10.313ns (6.420ns logic, 3.893ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 109 / 28
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 4)
  Source:            pb1 (PAD)
  Destination:       minute2_1 (FF)
  Destination Clock: clk rising

  Data Path: pb1 to minute2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.821   1.432  pb1_IBUF (pb1_IBUF)
     LUT2:I1->O            4   0.551   0.943  minute2_Q_mux0000<0>11 (N3)
     LUT4:I3->O            2   0.551   0.903  minute2_Q_mux0000<1>31 (minute2_1__and0001)
     LUT4:I3->O            1   0.551   0.000  minute2_Q_mux0000<1> (minute2_Q_mux0000<1>)
     FDCPE:D                   0.203          minute2_1
    ----------------------------------------
    Total                      5.955ns (2.677ns logic, 3.278ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 35 / 12
-------------------------------------------------------------------------
Offset:              9.138ns (Levels of Logic = 2)
  Source:            Reg_D_1 (FF)
  Destination:       Seg7<4> (PAD)
  Source Clock:      clk rising

  Data Path: Reg_D_1 to Seg7<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.720   1.422  Reg_D_1 (Reg_D_1)
     LUT4:I0->O            1   0.551   0.801  Mrom_seg7_temp111 (Seg7_1_OBUF)
     OBUF:I->O                 5.644          Seg7_1_OBUF (Seg7<1>)
    ----------------------------------------
    Total                      9.138ns (6.915ns logic, 2.223ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.12 secs
 
--> 

Total memory usage is 266876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

