\section{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{structDMA__Stream__TypeDef}\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ N\+D\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M0\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M1\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Controller. 

Definition at line \textbf{ 473} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDMA__Stream__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

D\+MA stream x configuration register 

Definition at line \textbf{ 475} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__Stream__TypeDef_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{F\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+CR}

D\+MA stream x F\+I\+FO control register 

Definition at line \textbf{ 480} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__Stream__TypeDef_a63b4d166f4ab5024db6b493a7ab7b640}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!M0\+AR@{M0\+AR}}
\index{M0\+AR@{M0\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{M0\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M0\+AR}

D\+MA stream x memory 0 address register 

Definition at line \textbf{ 478} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__Stream__TypeDef_aee7782244ceb4791d9a3891804ac47ac}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!M1\+AR@{M1\+AR}}
\index{M1\+AR@{M1\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{M1\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M1\+AR}

D\+MA stream x memory 1 address register 

Definition at line \textbf{ 479} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__Stream__TypeDef_af60258ad5a25addc1e8969665d0c1731}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!N\+D\+TR@{N\+D\+TR}}
\index{N\+D\+TR@{N\+D\+TR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{N\+D\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t N\+D\+TR}

D\+MA stream x number of data register 

Definition at line \textbf{ 476} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDMA__Stream__TypeDef_aef55be3d948c22dd32a97e8d4f8761fd}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!P\+AR@{P\+AR}}
\index{P\+AR@{P\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{P\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+AR}

D\+MA stream x peripheral address register 

Definition at line \textbf{ 477} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
