// Seed: 1266275386
`define pp_20 0
`timescale 1ps / 1ps
`define pp_21 0
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input id_20;
  input id_19;
  output id_18;
  inout id_17;
  input id_16;
  output id_15;
  output id_14;
  inout id_13;
  input id_12;
  inout id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  input id_7;
  output id_6;
  inout id_5;
  input id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_1 = 1'h0 ? id_17 : id_7;
  reg   id_20;
  logic id_21;
  type_28 id_22 (
      .id_0(id_4),
      .id_1(id_5)
  );
  always @(posedge 1'b0 or posedge 1 + id_16) begin
    id_10 <= id_20;
  end
  assign id_15 = 1;
  logic id_23;
  type_30(
      (1) - 1, 1
  );
  assign id_10 = 1;
  logic id_24;
  logic id_25;
  assign id_8 = 1'b0, id_20 = 1;
endmodule
