{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655320103710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655320103715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 20:08:23 2022 " "Processing started: Wed Jun 15 20:08:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655320103715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320103715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoAlex_Bruno -c ProjetoAlex_Bruno " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoAlex_Bruno -c ProjetoAlex_Bruno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320103715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655320104223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655320104223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangsignal_rom_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangsignal_rom_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriangSignal_ROM_256x8-Behavioral " "Found design unit 1: TriangSignal_ROM_256x8-Behavioral" {  } { { "TriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/TriangSignal_ROM_256x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111375 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriangSignal_ROM_256x8 " "Found entity 1: TriangSignal_ROM_256x8" {  } { { "TriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/TriangSignal_ROM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-Behavioral " "Found design unit 1: PulseGenerator-Behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/PulseGenerator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111380 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/PulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "Address_Generator.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Address_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "Address_Generator.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Address_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111390 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Timer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111395 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator Projeto_Demo.vhd(36) " "VHDL syntax error at Projeto_Demo.vhd(36) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Projeto_Demo.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111399 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator Projeto_Demo.vhd(37) " "VHDL syntax error at Projeto_Demo.vhd(37) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Projeto_Demo.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111399 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator Projeto_Demo.vhd(38) " "VHDL syntax error at Projeto_Demo.vhd(38) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Projeto_Demo.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111399 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"address\";  expecting \")\", or \",\" Projeto_Demo.vhd(52) " "VHDL syntax error at Projeto_Demo.vhd(52) near text \"address\";  expecting \")\", or \",\"" {  } { { "Projeto_Demo.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/Projeto_Demo.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_demo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file projeto_demo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnit-Behavioral " "Found design unit 1: ArithmeticUnit-Behavioral" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/ArithmeticUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/Alex/Escola/GitHub/University_Work/1ºAno/2ºSemestre/LSD/Projeto/Fase 3/ArithmeticUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655320111404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655320111485 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 20:08:31 2022 " "Processing ended: Wed Jun 15 20:08:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655320111485 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655320111485 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655320111485 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655320111485 ""}
