## Hi, I'm Konstantin
   Senior Layout Engineer with more than 5 years of experience and excellent knowledge in layout design of CMOS analog integrated circuits. In general worked with gate arrays and IP blocks. Performed verification of layout adherence to design rules (DRC) and Layout-vs-Schematic checks using Cadence tools.

### Education
* National Research University of Electronic Technology - MIET | Zelenograd, 2013  
Master's of Eletronics and Nanoelectronics
* National Research University of Electronic Technology - MIET | Zelenograd, 2013  
Course Integrated nanoelectronic technology
* National Research University of Electronic Technology - MIET | Zelenograd, 2013  
Course Eletronics and Nanoelectronics, Synopsys

* National Research University of Electronic Technology - MIET | Zelenograd, 2011  
Bachelor's of Eletronics and Microelectronics




<p align='center'>
   <a href="https://www.linkedin.com/in/kosnstantin-lukianov/">
       <img src="https://img.shields.io/badge/linkedin-%230077B5.svg?&style=for-the-badge&logo=linkedin&logoColor=white"/>
   </a>
   <a href="https://t.me/lukyanovkostela">
       <img src="https://img.shields.io/badge/Telegram-2CA5E0?style=for-the-badge&logo=telegram&logoColor=white"/>
   </a>
<p align='center'>
   ðŸ“« How to reach me: <a href='mailto:lukyanov.kostela@gmail.com'>lukyanov.kostela@gmail.com</a>
</p>

<div align="center" style="margin: 40px 0">
   <a href="https://github.com/kostela/github-profile-views-counter">
       <img width="175px" src="https://komarev.com/ghpvc/?username=kostela3&color=DE002D">
   </a>
</div>



<!--
**kostela/kostela** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
