--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 4.563 ns
From           : LVDS_tx:comp_LVDS_tx|tx0_out
To             : tx0
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
Slack          : 2.914 ns
Required Time  : 175.01 MHz ( period = 5.714 ns )
Actual Time    : 357.14 MHz ( period = 2.800 ns )
From           : LVDS_tx:comp_LVDS_tx|counter[1]
To             : LVDS_tx:comp_LVDS_tx|tx2_out
From Clock     : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1
To Clock       : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
Slack          : 28.181 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 84.61 MHz ( period = 11.819 ns )
From           : VGA_Timer:comp_VGA_Timer|column[7]
To             : VGA_Video_Generator:comp_VGA_Video_Generator|B[2]
From Clock     : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0
To Clock       : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : VGA_Video_Generator:comp_VGA_Video_Generator|B[2]
To             : VGA_Video_Generator:comp_VGA_Video_Generator|B[2]
From Clock     : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0
To Clock       : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1'
Slack          : 0.445 ns
Required Time  : 175.01 MHz ( period = 5.714 ns )
Actual Time    : N/A
From           : LVDS_tx:comp_LVDS_tx|counter[1]
To             : LVDS_tx:comp_LVDS_tx|counter[1]
From Clock     : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1
To Clock       : pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

