
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2211 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/VM/uart_rx/pa.fromHdl.tcl
# create_project -name uart_rx -dir "/home/ise/VM/uart_rx/planAhead_run_2" -part xc6slx9tqg144-3
create_project: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.602 ; gain = 16.047
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "rx.ucf" [current_fileset -constrset]
Adding file '/home/ise/VM/uart_rx/rx.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {rx.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top rx $srcset
# add_files [list {rx.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/VM/uart_rx/rx.vhd" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/VM/uart_rx/rx.ucf]
Finished Parsing UCF File [/home/ise/VM/uart_rx/rx.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3ef386fd
open_rtl_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2797.926 ; gain = 134.188
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  Reset]]
set_property iostandard SDIO [get_ports [list Reset]]
set_property iostandard SDIO [get_ports [list Rx]]
set_property iostandard SDIO [get_ports [list SysClk]]
startgroup
set_property package_pin P45 [get_ports Reset]
endgroup
startgroup
set_property package_pin P97 [get_ports Rx]
endgroup
startgroup
set_property package_pin P123 [get_ports SysClk]
endgroup
startgroup
set_property package_pin P67 [get_ports {Led[7]}]
endgroup
startgroup
set_property package_pin P74 [get_ports {Led[6]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {Led[5]}]
endgroup
set_property package_pin "" [get_ports [list  {Led[4]}]]
startgroup
set_property package_pin P75 [get_ports {Led[5]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {Led[4]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {Led[3]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {Led[2]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {Led[1]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {Led[0]}]
endgroup
set_property iostandard SDIO [get_ports [list {Led[7]} {Led[6]} {Led[5]} {Led[4]} {Led[3]} {Led[2]} {Led[1]} {Led[0]}]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat May 20 19:26:27 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
