
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354563000                       # Number of ticks simulated
final_tick                               2261610159000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42803297                       # Simulator instruction rate (inst/s)
host_op_rate                                 42801931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128743416                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769964                       # Number of bytes of host memory used
host_seconds                                     2.75                       # Real time elapsed on the host
sim_insts                                   117874306                       # Number of instructions simulated
sim_ops                                     117874306                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5376                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5376                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           84                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                84                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1985543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1083023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       361008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      8664187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      6859148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             18952908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1985543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       361008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      8664187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        11010737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15162327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15162327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15162327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1985543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1083023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       361008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      8664187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      6859148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            34115235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        66048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             70272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        76480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          76480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1032                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1098                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1195                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1195                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1444031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      6137132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      4151589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       180504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    186280012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            198193269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1444031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       180504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1624535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      215702146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           215702146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      215702146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1444031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      6137132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      4151589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       180504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    186280012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           413895415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138969500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151229000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61987000     75.51%     75.51% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.49%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.415447                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64910                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.925129                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.645416                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.770031                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130055                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130055                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30570                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25650                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25650                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56220                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56220                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2195                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2195                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5062                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5062                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5062                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5062                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27845                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27845                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61282                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61282                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61282                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61282                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085743                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085743                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078829                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078829                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082602                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3269                       # number of writebacks
system.cpu0.dcache.writebacks::total             3269                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338171                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.249396                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.618453                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.353510                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334773                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334773                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163662                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163662                       # number of overall hits
system.cpu0.icache.overall_hits::total         163662                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166145                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014945                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014945                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014945                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014945                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014945                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014945                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351612500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357398500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.43%      5.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1020256500     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.276698                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49017                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.197823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.274845                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.001853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12767                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34984                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34984                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34984                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          682                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          682                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2255                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2255                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2255                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2255                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060555                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060555                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060555                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060555                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1009                       # number of writebacks
system.cpu1.dcache.writebacks::total             1009                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803908                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.413906                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.390002                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357135000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357299500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.129046                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.979816                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149230                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531211                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533455                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551084000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560517000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509992000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12776                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.433250                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159031                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.447636                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.331264                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.101987                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621293                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955924                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355488                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355488                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75990                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75990                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79880                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79880                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155870                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155870                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12864                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12864                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12864                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12864                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076238                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076238                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076238                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076238                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8472                       # number of writebacks
system.cpu3.dcache.writebacks::total             8472                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871205                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.424223                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.446982                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401219                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598529                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22155                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2864                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8329                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4278                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2328                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              161                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             225                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2716                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2716                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4577                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15062                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6590                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32201                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       532112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1175592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             9499                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             31529                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.181420                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.388160                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   25843     81.97%     81.97% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5652     17.93%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      34      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               31529                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34473                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             580                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10276                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8473                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3889                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6005                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38661                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50645                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1366048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1858664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             5130                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             39130                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076054                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267105                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   36175     92.45%     92.45% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2934      7.50%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      21      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               39130                       # Request fanout histogram
system.l2cache0.tags.replacements                1512                       # number of replacements
system.l2cache0.tags.tagsinuse           31364.470168                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                105126                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1512                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               69.527778                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 15035.559898                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  5538.791538                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  6865.719308                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1382.659632                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1452.191430                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    17.195580                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   739.945371                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.600666                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   329.806746                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.458849                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.169031                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.209525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042195                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.044317                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.022581                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000079                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.010065                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.957168                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30916                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8224                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        15414                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         7278                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.943481                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171056                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171056                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4278                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4278                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1848                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          609                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2457                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2464                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1265                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3729                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1876                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1068                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2944                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2464                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3724                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1265                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1677                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9130                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2464                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3724                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1265                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1677                       # number of overall hits
system.l2cache0.overall_hits::total              9130                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          112                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          138                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          232                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           26                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           258                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           23                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1043                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          491                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1534                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          517                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1815                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          517                       # number of overall misses
system.l2cache0.overall_misses::total            1815                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4278                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4278                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          142                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2080                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2715                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2919                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4478                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         4999                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2194                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10945                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         4999                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2194                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10945                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.971831                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.111538                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.040945                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.095028                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.006130                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.357314                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.314945                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.342564                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.255051                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.235643                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.165829                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.255051                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.235643                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.165829                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            892                       # number of writebacks
system.l2cache0.writebacks::total                 892                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 870                       # number of replacements
system.l2cache1.tags.tagsinuse           30149.652346                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  6171                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 870                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                7.093103                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15478.275227                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  5479.216584                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  6034.119988                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1761.745542                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1302.764713                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.574432                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    24.521228                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    68.434632                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.472359                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.167212                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.184147                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.053764                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000018                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000748                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.002088                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.920094                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30577                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3246                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5260                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        15299                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         5918                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933136                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              274548                       # Number of tag accesses
system.l2cache1.tags.data_accesses             274548                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5148                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5148                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5556                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5557                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4222                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        10704                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              14927                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4222                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        10704                       # number of overall hits
system.l2cache1.overall_hits::total             14927                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1723                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1723                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           49                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           49                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          440                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          441                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2163                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             2213                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2163                       # number of overall misses
system.l2cache1.overall_misses::total            2213                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12867                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17140                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12867                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17140                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.250764                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.250764                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.073382                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.073525                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.168104                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.129113                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.168104                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.129113                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            368                       # number of writebacks
system.l2cache1.writebacks::total                 368                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1765                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          908                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             655                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             187                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            327                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              245                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             244                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1765                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          517                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4912                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5439                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          842                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  6291                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       163392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       172008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 186768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            8212                       # Total snoops (count)
system.membus0.snoop_fanout::samples            11408                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.634029                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.481723                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   4175     36.60%     36.60% # Request fanout histogram
system.membus0.snoop_fanout::3                   7233     63.40%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              11408                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1987                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1209                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             533                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             464                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            627                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1775                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1774                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1987                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         4786                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         5750                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4796                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4796                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 10546                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       138880                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       153640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 318120                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             832                       # Total snoops (count)
system.membus1.snoop_fanout::samples             7148                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.105204                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.306838                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   6396     89.48%     89.48% # Request fanout histogram
system.membus1.snoop_fanout::2                    752     10.52%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               7148                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2240                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.983484                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2240                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.031696                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.688793                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.015069                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.843789                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012531                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.423301                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.543050                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000942                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.115237                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000783                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.213956                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.873968                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26529                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26529                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks          824                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total          824                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          123                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          146                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          212                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          232                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1006                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1497                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1729                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          123                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          146                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1006                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1497                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks          831                       # number of writebacks
system.numa_caches_downward0.writebacks::total          831                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          107                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.904107                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           98                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.915888                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.406675                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.940308                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.122291                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     6.314890                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.119942                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.150417                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.183769                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.007643                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.394681                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.132496                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.869007                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         5166                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         5166                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           14                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          162                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          210                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          168                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          216                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          168                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          216                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           17                       # number of writebacks
system.numa_caches_downward1.writebacks::total           17                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          107                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.459363                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          101                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.943925                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.560422                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.332034                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.122291                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     6.490861                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.953754                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.097526                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.208252                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.007643                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.405679                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.122110                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.841210                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         5191                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         5191                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           17                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          160                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          208                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          166                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          214                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          166                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          214                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.987654                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.990476                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.988095                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.990741                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.988095                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.990741                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           16                       # number of writebacks
system.numa_caches_upward0.writebacks::total           16                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2251                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.408676                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           68                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2251                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.030209                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.849300                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.013063                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.913223                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012403                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.620688                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.428081                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000816                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.119576                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.288793                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.838042                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26592                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26592                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks          831                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total          831                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          123                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          146                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          212                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          232                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1006                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1497                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1729                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          123                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          146                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1006                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1497                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks          841                       # number of writebacks
system.numa_caches_upward1.writebacks::total          841                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33935                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28438                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4594                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62373                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12736                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301764                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166033                       # Number of instructions committed
system.switch_cpus0.committedOps               166033                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160226                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17163                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160226                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220970                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112981                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62637                       # number of memory refs
system.switch_cpus0.num_load_insts              34139                       # Number of load instructions
system.switch_cpus0.num_store_insts             28498                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231022.490465                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70741.509535                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234427                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765573                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22561                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95982     57.77%     59.49% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35099     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28778     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166145                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522813240                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655473940.693979                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867339299.306021                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191770                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808230                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522813126                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520459640.104987                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353485.895013                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523220319                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644679812.392828                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878540506.607172                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636392                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363608                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1707                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          848                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          542                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          168                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          289                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           239                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          238                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1707                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4919                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4919                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5886                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              178792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         6697                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          9285                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.607216                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488396                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3647     39.28%     39.28% # Request fanout histogram
system.system_bus.snoop_fanout::2                5638     60.72%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            9285                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.457541                       # Number of seconds simulated
sim_ticks                                457540557500                       # Number of ticks simulated
final_tick                               2719507231000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 615640                       # Simulator instruction rate (inst/s)
host_op_rate                                   615640                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              272091282                       # Simulator tick rate (ticks/s)
host_mem_usage                                 776108                       # Number of bytes of host memory used
host_seconds                                  1681.57                       # Real time elapsed on the host
sim_insts                                  1035241868                       # Number of instructions simulated
sim_ops                                    1035241868                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         5312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       996032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      2055424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        13952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3075648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       996032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        13952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      1012416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2766976                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2766976                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        15563                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        32116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          218                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              48057                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        43234                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             43234                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst         2378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data        11610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst         2937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data         2098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      2176926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      4492332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst        30493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data         3357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              6722132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst         2378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst         2937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      2176926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst        30493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2212735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        6047499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6047499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        6047499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst         2378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data        11610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst         2937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data         2098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      2176926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      4492332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst        30493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data         3357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            12769631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         3648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        15936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     94070656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     11271744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         105377408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        17472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     93685248                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       93685248                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           57                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          249                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      1469854                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       176121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1646522                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1463832                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1463832                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data         5875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst         3357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data         7973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        34830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    205600694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        24479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       24635508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            230312715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst         3357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        34830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           38187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      204758346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           204758346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      204758346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data         5875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst         3357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data         7973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        34830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    205600694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        24479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      24635508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           435071061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     469                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10457                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2466     25.90%     25.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    171      1.80%     27.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    468      4.92%     32.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     32.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6415     67.38%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9521                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2466     44.26%     44.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     171      3.07%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     468      8.40%     55.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2466     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5572                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            457280980500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12825000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               22932000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              430444000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        457747346000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.384412                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.585233                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 8243     83.97%     83.97% # number of callpals executed
system.cpu0.kern.callpal::rdps                    936      9.53%     93.50% # number of callpals executed
system.cpu0.kern.callpal::rti                     638      6.50%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9817                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              640                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             1907                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          470.582231                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              67024                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1907                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            35.146303                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   470.582231                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.919106                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.919106                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           826072                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          826072                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       258730                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         258730                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       140646                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        140646                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3912                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         3264                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3264                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       399376                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          399376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       399376                       # number of overall hits
system.cpu0.dcache.overall_hits::total         399376                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2251                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2251                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2127                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2127                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          597                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          597                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         4378                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         4378                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4378                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       260981                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       260981                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       142773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       142773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       403754                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       403754                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       403754                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       403754                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008625                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014898                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014898                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.030964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.030964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.154623                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.154623                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010843                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010843                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010843                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010843                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu0.dcache.writebacks::total              877                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4493                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             289348                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4493                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.399733                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2420119                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2420119                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1203320                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1203320                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1203320                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1203320                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1203320                       # number of overall hits
system.cpu0.icache.overall_hits::total        1203320                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4493                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4493                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4493                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4493                       # number of overall misses
system.cpu0.icache.overall_misses::total         4493                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1207813                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1207813                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1207813                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1207813                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1207813                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1207813                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003720                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003720                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003720                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003720                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003720                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003720                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4493                       # number of writebacks
system.cpu0.icache.writebacks::total             4493                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     470                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8877                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2072     27.14%     27.14% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    468      6.13%     33.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5093     66.71%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7634                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2072     44.93%     44.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     468     10.15%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2071     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4612                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            456506230500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               22932000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              254869500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        456784196500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.406637                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.604139                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.17%      0.18% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6676     82.13%     82.33% # number of callpals executed
system.cpu1.kern.callpal::rdps                    936     11.51%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rti                     489      6.02%     99.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.11%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  8129                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                470                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002128                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.080153                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65278500     49.02%     49.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            67886500     50.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             7053                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          491.027672                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             100740                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7053                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.283284                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   491.027672                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.959038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.959038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           708741                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          708741                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       211539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         211539                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       125517                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        125517                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1938                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1938                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1897                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1897                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       337056                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          337056                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       337056                       # number of overall hits
system.cpu1.dcache.overall_hits::total         337056                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6199                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6199                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2718                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8917                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8917                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8917                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8917                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       217738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       217738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       128235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       128235                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2048                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2048                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       345973                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       345973                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       345973                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       345973                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028470                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.021195                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021195                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.054634                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.054634                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.073730                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.073730                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025774                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3408                       # number of writebacks
system.cpu1.dcache.writebacks::total             3408                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             6124                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999971                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             565549                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6124                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.349608                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000163                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2039296                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2039296                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1010459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1010459                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1010459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1010459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1010459                       # number of overall hits
system.cpu1.icache.overall_hits::total        1010459                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         6126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         6126                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6126                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         6126                       # number of overall misses
system.cpu1.icache.overall_misses::total         6126                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1016585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1016585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1016585                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1016585                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1016585                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1016585                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006026                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         6124                       # number of writebacks
system.cpu1.icache.writebacks::total             6124                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     428                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    689033                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25919     43.73%     43.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    136      0.23%     43.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    468      0.79%     44.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     44.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  32744     55.25%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               59268                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    25918     49.42%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     136      0.26%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     468      0.89%     50.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   25917     49.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                52440                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            454578254000     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                9724000      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               22932000      0.01%     99.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3136455500      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        457747477500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999961                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.791504                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.884794                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1345     91.62%     91.62% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      0.41%     92.03% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.14%     92.17% # number of syscalls executed
system.cpu2.kern.syscall::17                      101      6.88%     99.05% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.07%     99.11% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.07%     99.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.07%     99.25% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.07%     99.32% # number of syscalls executed
system.cpu2.kern.syscall::71                        7      0.48%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.07%     99.86% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.07%     99.93% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.07%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1468                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  191      0.10%      0.10% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.10% # number of callpals executed
system.cpu2.kern.callpal::swpipl                48295     24.43%     24.54% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1656      0.84%     25.37% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     25.37% # number of callpals executed
system.cpu2.kern.callpal::rti                   10368      5.25%     30.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                1483      0.75%     31.37% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     31.37% # number of callpals executed
system.cpu2.kern.callpal::rdunique             135642     68.63%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                197648                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            10558                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              10288                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              10287                      
system.cpu2.kern.mode_good::user                10288                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.974332                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.987000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       23878232500      5.21%      5.21% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        434647873000     94.79%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     191                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2596782                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.975261                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          308326817                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2596782                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           118.734194                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.071621                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.903640                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000140                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997859                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997999                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        624868259                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       624868259                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    191546074                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      191546074                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    116249780                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     116249780                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       363665                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       363665                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       375198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       375198                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    307795854                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       307795854                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    307795854                       # number of overall hits
system.cpu2.dcache.overall_hits::total      307795854                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       829990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       829990                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1757762                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1757762                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        11853                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        11853                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          268                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          268                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2587752                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2587752                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2587752                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2587752                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    192376064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    192376064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    118007542                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    118007542                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       375518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       375518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       375466                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       375466                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    310383606                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    310383606                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    310383606                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    310383606                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004314                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014895                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014895                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.031564                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.031564                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000714                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000714                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008337                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008337                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008337                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008337                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2174189                       # number of writebacks
system.cpu2.dcache.writebacks::total          2174189                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           338643                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          911922099                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           338643                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2692.871546                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.135731                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.864269                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000265                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999735                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1828540145                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1828540145                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    913762108                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      913762108                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    913762108                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       913762108                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    913762108                       # number of overall hits
system.cpu2.icache.overall_hits::total      913762108                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       338643                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       338643                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       338643                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        338643                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       338643                       # number of overall misses
system.cpu2.icache.overall_misses::total       338643                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    914100751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    914100751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    914100751                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    914100751                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    914100751                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    914100751                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000370                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000370                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       338643                       # number of writebacks
system.cpu2.icache.writebacks::total           338643                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     473                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      8327                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1948     26.39%     26.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    468      6.34%     32.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.04%     32.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4963     67.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                7382                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1948     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     468     10.72%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.07%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1947     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4366                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            456720766500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               22932000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              246784500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        456990834500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.392303                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.591439                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 6442     82.02%     82.06% # number of callpals executed
system.cpu3.kern.callpal::rdps                    939     11.96%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     470      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7854                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              473                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2416                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          448.168427                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10480                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2416                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.337748                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   448.168427                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.875329                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.875329                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           521820                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          521820                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       161678                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         161678                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        89828                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         89828                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1443                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1443                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1346                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1346                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       251506                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          251506                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       251506                       # number of overall hits
system.cpu3.dcache.overall_hits::total         251506                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3662                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3662                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          740                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          740                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         4402                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4402                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         4402                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4402                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       165340                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       165340                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        90568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        90568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       255908                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       255908                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       255908                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       255908                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022148                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022148                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.008171                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008171                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.025000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.025000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.085598                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.085598                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017201                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017201                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017201                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017201                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          416                       # number of writebacks
system.cpu3.dcache.writebacks::total              416                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4419                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             162104                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4419                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            36.683413                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1547389                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1547389                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       767066                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         767066                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       767066                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          767066                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       767066                       # number of overall hits
system.cpu3.icache.overall_hits::total         767066                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4419                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4419                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4419                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4419                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4419                       # number of overall misses
system.cpu3.icache.overall_misses::total         4419                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       771485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       771485                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       771485                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       771485                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       771485                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       771485                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005728                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005728                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005728                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005728                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005728                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005728                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4419                       # number of writebacks
system.cpu3.icache.writebacks::total             4419                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1505                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 12374016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1516                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2830                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2830                       # Transaction distribution
system.iobus.trans_dist::WriteReq              198260                       # Transaction distribution
system.iobus.trans_dist::WriteResp             198260                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        14678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       387502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       387502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  402180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        19688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          861                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        26661                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     12377272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     12377272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12403933                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               193751                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               193751                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1743759                       # Number of tag accesses
system.iocache.tags.data_accesses             1743759                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          407                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              407                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       193344                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       193344                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          407                       # number of demand (read+write) misses
system.iocache.demand_misses::total               407                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          407                       # number of overall misses
system.iocache.overall_misses::total              407                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          407                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            407                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       193344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       193344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          407                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             407                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          407                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            407                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          193344                       # number of writebacks
system.iocache.writebacks::total               193344                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         44476                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        23232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         7663                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            9616                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         3225                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1028                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              20334                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1624                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1624                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4285                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         6280                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2511                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2165                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            748                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2913                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2680                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2680                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          10619                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          8687                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        11020                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15760                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        16498                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        24900                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  68178                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       417728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       241139                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       663808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       772208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2094883                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          3788714                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           3832896                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.007542                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.095754                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 3807213     99.33%     99.33% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   22457      0.59%     99.92% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3226      0.08%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             3832896                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       5889760                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      2943564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       117503                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           56622                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        43157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        13465                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                1395                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp            1189999                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               3292                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              3292                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      2174605                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       284521                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           366333                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              865                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            394                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1259                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           1757637                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          1757637                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         343062                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        845542                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       959572                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      7747297                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11073                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        11891                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                8729833                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     39739456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    305500414                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       425856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       292804                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               345958530                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          2025416                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           7918704                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.038534                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.201124                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 7627033     96.32%     96.32% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  278202      3.51%     99.83% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   13469      0.17%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             7918704                       # Request fanout histogram
system.l2cache0.tags.replacements                1150                       # number of replacements
system.l2cache0.tags.tagsinuse           30558.691055                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 85938                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1150                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               74.728696                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 16094.372086                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  4803.845021                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  5884.228582                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1177.560322                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1027.860986                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    32.188159                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   269.101788                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    80.990679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1188.543432                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.491161                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.146602                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.179572                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.035936                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.031368                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000982                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.008212                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.002472                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.036271                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.932577                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30484                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        30478                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.930298                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              299742                       # Number of tag accesses
system.l2cache0.tags.data_accesses             299742                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4285                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4285                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         6280                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         6280                       # number of WritebackClean hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          209                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         1921                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2130                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         4476                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         6081                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        10557                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1876                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         4022                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         5898                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         4476                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         2085                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         6081                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         5943                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              18585                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         4476                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         2085                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         6081                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         5943                       # number of overall hits
system.l2cache0.overall_hits::total             18585                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1732                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          425                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2157                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          592                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          144                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          736                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           87                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          366                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           453                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           17                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           45                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           62                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          113                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1616                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1729                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          200                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1982                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             2244                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          200                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1982                       # number of overall misses
system.l2cache0.overall_misses::total            2244                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4285                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4285                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         6280                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         6280                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1732                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          425                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2157                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data          296                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2287                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2583                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         4493                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         6126                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        10619                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         1989                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         5638                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         7627                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         4493                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         2285                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         6126                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         7925                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          20829                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         4493                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         2285                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         6126                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         7925                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         20829                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998314                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998643                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.293919                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.160035                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.175377                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.003784                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.007346                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.005839                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.056812                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.286626                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.226695                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.003784                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.087527                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.007346                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.250095                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.107734                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.003784                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.087527                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.007346                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.250095                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.107734                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            615                       # number of writebacks
system.l2cache0.writebacks::total                 615                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             1520865                       # number of replacements
system.l2cache1.tags.tagsinuse           32493.566932                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               3179234                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             1520865                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.090412                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 23188.478197                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   814.029841                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   868.321915                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   297.225181                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   191.796478                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   835.692909                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  6120.080537                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    22.237786                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   155.704088                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.707656                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.024842                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.026499                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.009071                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.005853                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.025503                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.186770                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000679                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.004752                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.991625                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32684                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          749                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1274                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        11173                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        19333                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            49459396                       # Number of tag accesses
system.l2cache1.tags.data_accesses           49459396                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      2174605                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      2174605                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       284521                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       284521                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data       472466                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           66                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          472532                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst       322831                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4201                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       327032                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data       620621                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2250                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       622871                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst       322831                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data      1093087                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4201                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         2316                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            1422435                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst       322831                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data      1093087                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4201                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         2316                       # number of overall hits
system.l2cache1.overall_hits::total           1422435                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          374                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          309                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          683                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          253                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          113                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          366                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      1284728                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          319                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1285047                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst        15812                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          218                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        16030                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data       220488                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         1208                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       221696                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst        15812                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data      1505216                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          218                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         1527                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          1522773                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst        15812                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data      1505216                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          218                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         1527                       # number of overall misses
system.l2cache1.overall_misses::total         1522773                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      2174605                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      2174605                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       284521                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       284521                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          377                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          310                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          687                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          368                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      1757194                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          385                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      1757579                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst       338643                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4419                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       343062                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data       841109                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         3458                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       844567                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst       338643                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data      2598303                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4419                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         3843                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        2945208                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst       338643                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data      2598303                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4419                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         3843                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       2945208                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.992042                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.996774                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.994178                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.996063                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.991228                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.994565                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.731125                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.828571                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.731146                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.046692                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.049332                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.046726                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.262140                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.349335                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.262497                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.046692                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.579307                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.049332                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.397346                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.517034                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.046692                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.579307                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.049332                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.397346                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.517034                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1313190                       # number of writebacks
system.l2cache1.writebacks::total             1313190                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               2423                       # Transaction distribution
system.membus0.trans_dist::ReadResp             32461                       # Transaction distribution
system.membus0.trans_dist::WriteReq              4916                       # Transaction distribution
system.membus0.trans_dist::WriteResp             4916                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       221369                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10448                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2822                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1089                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           3765                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            23642                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           23538                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        30038                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       193344                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       193344                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         7693                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         3704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         5304                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        16701                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       140787                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         9374                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       150161                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        47424                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       533829                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       581253                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                748115                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port        63104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       118592                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        11619                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       193315                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      5014720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        15042                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      5029762                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     11388352                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     12400064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               17623141                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         3293629                       # Total snoops (count)
system.membus0.snoop_fanout::samples          3793668                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.867804                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.338704                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 501507     13.22%     13.22% # Request fanout histogram
system.membus0.snoop_fanout::3                3292161     86.78%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            3793668                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               1395                       # Transaction distribution
system.membus1.trans_dist::ReadResp            240506                       # Transaction distribution
system.membus1.trans_dist::WriteReq              3292                       # Transaction distribution
system.membus1.trans_dist::WriteResp             3292                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1491328                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          191569                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1170                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           412                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1375                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1462747                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1462689                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       239111                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      4400203                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       161713                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      4561916                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       536970                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       536970                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               5098886                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    176465728                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      5041282                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    181507010                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     22868224                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     22868224                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              204375234                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          146179                       # Total snoops (count)
system.membus1.snoop_fanout::samples          3541881                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.041019                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.198333                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                3396598     95.90%     95.90% # Request fanout histogram
system.membus1.snoop_fanout::2                 145283      4.10%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            3541881                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       179403                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.929998                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          150                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       179403                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000836                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    15.609315                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.311063                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000235                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.003365                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.006019                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.975582                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.019441                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000015                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000210                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000376                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.995625                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::3           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      3045041                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      3045041                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       178135                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       178135                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           18                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           18                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           18                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           19                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           18                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           19                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          142                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          156                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           19                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          247                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          257                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           53                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           24                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          919                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide          389                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1385                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       177536                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       177536                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           63                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1166                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide          389                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1642                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           63                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1166                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide          389                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1642                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       178135                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       178135                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          156                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          248                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          258                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          919                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          407                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1403                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       177536                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       177536                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           63                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           24                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1167                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          407                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1661                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           63                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           24                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1167                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          407                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1661                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.995968                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996124                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.955774                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.987170                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999143                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.955774                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.988561                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999143                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.955774                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.988561                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       178136                       # number of writebacks
system.numa_caches_downward0.writebacks::total       178136                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        53445                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.435529                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          220                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        53445                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.004116                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     6.903695                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     1.279653                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     4.288250                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.148516                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.815416                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.431481                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.079978                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.268016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.009282                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.050963                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839721                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       880998                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       880998                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        27496                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        27496                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data           46                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total           46                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data           49                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           49                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data           49                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           49                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          226                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          301                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          527                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          215                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          110                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          325                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        23011                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           97                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        23108                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst        15563                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        10929                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          218                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data         1172                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        27882                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst        15563                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        33940                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          218                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        50990                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst        15563                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        33940                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          218                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        50990                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        27496                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        27496                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          226                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          301                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          325                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        23014                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           97                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        23111                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst        15563                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        10975                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          218                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data         1172                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        27928                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst        15563                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        33989                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          218                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         1269                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        51039                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst        15563                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        33989                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          218                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         1269                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        51039                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.999870                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999870                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.995809                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.998353                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.998558                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999040                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.998558                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999040                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        27450                       # number of writebacks
system.numa_caches_downward1.writebacks::total        27450                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        53447                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.174181                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          212                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        53447                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.003967                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     5.890322                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     1.451430                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     4.943955                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.111558                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.776916                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.368145                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.090714                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.308997                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.006972                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.048557                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.823386                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       880147                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       880147                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        27450                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        27450                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           42                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total           42                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           45                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           45                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           45                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           45                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          226                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          301                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          527                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          215                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          110                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          325                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        23008                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           97                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        23105                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst        15563                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        10887                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          218                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         1172                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        27840                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst        15563                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        33895                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          218                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        50945                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst        15563                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        33895                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          218                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        50945                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        27450                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        27450                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          226                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          301                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          325                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        23011                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           97                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        23108                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst        15563                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        10929                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          218                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         1172                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        27882                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst        15563                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        33940                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          218                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         1269                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        50990                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst        15563                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        33940                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          218                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         1269                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        50990                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.999870                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999870                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.996157                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998494                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998674                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999117                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998674                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999117                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        27410                       # number of writebacks
system.numa_caches_upward0.writebacks::total        27410                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       179404                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.876012                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           95                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       179404                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000530                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    14.527247                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.339223                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000241                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.003313                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.005989                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.907953                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.083701                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000015                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000207                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000374                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.992251                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::3           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      3222146                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      3222146                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       178136                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       178136                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          142                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          156                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           19                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          247                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       177536                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       177793                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           53                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           24                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          919                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide          389                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1385                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           63                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1166                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       177925                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       179178                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           63                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1166                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       177925                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       179178                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       178136                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       178136                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          156                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          247                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       177536                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       177793                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          919                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide          389                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1385                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           63                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           24                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1166                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       177925                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       179178                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           63                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           24                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1166                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       177925                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       179178                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       178138                       # number of writebacks
system.numa_caches_upward1.writebacks::total       178138                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              265704                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             147960                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              413664                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             131867                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         131867                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               915495460                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1207813                       # Number of instructions committed
system.switch_cpus0.committedOps              1207813                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1159326                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              65210                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        84312                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1159326                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1562662                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       908245                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               414475                       # number of memory refs
system.switch_cpus0.num_load_insts             266046                       # Number of load instructions
system.switch_cpus0.num_store_insts            148429                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      914287570.318011                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1207889.681989                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001319                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998681                       # Percentage of idle cycles
system.switch_cpus0.Branches                   171094                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         5525      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           729498     60.40%     60.86% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4009      0.33%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.19% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          275574     22.82%     84.00% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         149365     12.37%     96.37% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         43842      3.63%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1207813                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              219658                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           30433                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             130731                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          17597                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              350389                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           48030                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             237473                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         237594                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               913568415                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1016427                       # Number of instructions committed
system.switch_cpus1.committedOps              1016427                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       976546                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           355                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              37501                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        83134                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              976546                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  355                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1339980                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       753402                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               351189                       # number of memory refs
system.switch_cpus1.num_load_insts             219918                       # Number of load instructions
system.switch_cpus1.num_store_insts            131271                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      912553857.918519                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1014557.081481                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001111                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998889                       # Percentage of idle cycles
system.switch_cpus1.Branches                   137898                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9273      0.91%      0.91% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           611564     60.16%     61.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3062      0.30%     61.37% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          223854     22.02%     83.40% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         131552     12.94%     96.34% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         37231      3.66%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1016585                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           192463935                       # DTB read hits
system.switch_cpus2.dtb.read_misses            293247                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       187613481                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          118395139                       # DTB write hits
system.switch_cpus2.dtb.write_misses           196889                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      107809112                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           310859074                       # DTB hits
system.switch_cpus2.dtb.data_misses            490136                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       295422593                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          870187336                       # ITB hits
system.switch_cpus2.itb.fetch_misses              623                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      870187959                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               915495442                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          913610594                       # Number of instructions committed
system.switch_cpus2.committedOps            913610594                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    824859269                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      11835875                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           35388511                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    103612046                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           824859269                       # number of integer instructions
system.switch_cpus2.num_fp_insts             11835875                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1166291305                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    580020976                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      8452748                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      7953725                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            311639316                       # number of memory refs
system.switch_cpus2.num_load_insts          193046232                       # Number of load instructions
system.switch_cpus2.num_store_insts         118593084                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      980595.971632                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      914514846.028368                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.998929                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.001071                       # Percentage of idle cycles
system.switch_cpus2.Branches                151156881                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     73209191      8.01%      8.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        519745899     56.86%     64.87% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          939067      0.10%     64.97% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.97% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1838818      0.20%     65.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             36      0.00%     65.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            122      0.00%     65.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           111      0.00%     65.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         917476      0.10%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.27% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       193467834     21.16%     86.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      118604630     12.98%     99.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       5377567      0.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         914100751                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              166807                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              21                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              92518                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              259325                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              21                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              99043                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          99043                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               913982142                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             771482                       # Number of instructions committed
system.switch_cpus3.committedOps               771482                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       739408                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              31562                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        56417                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              739408                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1015414                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       583842                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               259824                       # number of memory refs
system.switch_cpus3.num_load_insts             166827                       # Number of load instructions
system.switch_cpus3.num_store_insts             92997                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      913212055.952201                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      770086.047799                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000843                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999157                       # Percentage of idle cycles
system.switch_cpus3.Branches                   103506                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         4698      0.61%      0.61% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           467149     60.55%     61.16% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2940      0.38%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          169866     22.02%     83.56% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          93003     12.06%     95.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         33818      4.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            771485                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            1395                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          30662                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           3292                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          3292                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       205586                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        21542                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          795                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          362                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1027                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        200908                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       200901                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        29267                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       537460                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       537460                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       161569                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       161569                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             699029                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     22868096                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     22868096                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      5035202                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      5035202                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            27903298                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      3206976                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       3667743                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.873724                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.332160                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              463147     12.63%     12.63% # Request fanout histogram
system.system_bus.snoop_fanout::2             3204596     87.37%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         3667743                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.040453                       # Number of seconds simulated
sim_ticks                                2040452930500                       # Number of ticks simulated
final_tick                               4759960161500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 623650                       # Simulator instruction rate (inst/s)
host_op_rate                                   623650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76596173                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777132                       # Number of bytes of host memory used
host_seconds                                 26639.10                       # Real time elapsed on the host
sim_insts                                 16613472892                       # Number of instructions simulated
sim_ops                                   16613472892                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        94912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       879168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       203200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      1222976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       154624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       751040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       213696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      1126464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           4646080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        94912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       203200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       154624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       213696                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       666432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1218880                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1218880                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        13737                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         3175                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        19109                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2416                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        11735                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         3339                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        17601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              72595                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        19045                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19045                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        46515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       430869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        99586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       599365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst        75779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data       368075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       104730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       552066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              2276985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        46515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        99586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst        75779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       104730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          326610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         597358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              597358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         597358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        46515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       430869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        99586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       599365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst        75779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data       368075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       104730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       552066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             2874342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        31488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    160025728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        51392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    154243072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    160067264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst        45504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    156044544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         630547840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        31488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst        45504                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       167232                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    324831360                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      324831360                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          492                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      2500402                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          803                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      2410048                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      2501051                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst          711                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      2438196                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            9852310                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      5075490                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           5075490                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        15432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     78426572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        25187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     75592566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        19039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     78446928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        22301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     76475444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            309023468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        15432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        25187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        19039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        22301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           81958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      159195713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           159195713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      159195713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        15432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     78426572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        25187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     75592566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        19039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     78446928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        22301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     76475444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           468219181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     101                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1340020                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   12436     27.14%     27.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     54      0.12%     27.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2090      4.56%     31.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     46      0.10%     31.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  31197     68.08%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               45823                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    12436     45.99%     45.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      54      0.20%     46.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2090      7.73%     53.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      46      0.17%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   12413     45.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                27039                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2038269838000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3990500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              102410000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                6357000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2070271500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2040452867000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.397891                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.590075                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   24      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   35      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::tbi                       8      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                39663      3.35%      3.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                   4189      0.35%      3.71% # number of callpals executed
system.cpu0.kern.callpal::rti                    3972      0.34%      4.04% # number of callpals executed
system.cpu0.kern.callpal::callsys                  34      0.00%      4.05% # number of callpals executed
system.cpu0.kern.callpal::rdunique            1136404     95.95%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1184329                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4005                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3804                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3804                      
system.cpu0.kern.mode_good::user                 3804                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.949813                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.974260                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      547265583500     21.91%     21.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1950955880500     78.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      35                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5523727                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.037817                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1024570553                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5523727                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           185.485371                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.037817                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998121                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998121                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2065163414                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2065163414                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    848203117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      848203117                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    171426751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     171426751                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      2256919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2256919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      2271782                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2271782                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   1019629868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1019629868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   1019629868                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1019629868                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4787111                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4787111                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       780001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       780001                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        43508                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        43508                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        28368                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        28368                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5567112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5567112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5567112                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5567112                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    852990228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    852990228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    172206752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    172206752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      2300427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2300427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      2300150                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2300150                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   1025196980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1025196980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   1025196980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1025196980                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005612                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004529                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004529                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.018913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018913                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.012333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.012333                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005430                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005430                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005430                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2192812                       # number of writebacks
system.cpu0.dcache.writebacks::total          2192812                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            77401                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         3607514180                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            77401                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         46608.108164                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       7821761879                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      7821761879                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   3910764838                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     3910764838                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   3910764838                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      3910764838                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   3910764838                       # number of overall hits
system.cpu0.icache.overall_hits::total     3910764838                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        77401                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77401                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        77401                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77401                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        77401                       # number of overall misses
system.cpu0.icache.overall_misses::total        77401                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   3910842239                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   3910842239                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   3910842239                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   3910842239                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   3910842239                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   3910842239                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        77401                       # number of writebacks
system.cpu0.icache.writebacks::total            77401                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1229886                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   11937     29.41%     29.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2090      5.15%     34.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     42      0.10%     34.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  26525     65.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               40594                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    11937     45.94%     45.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2090      8.04%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      42      0.16%     54.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   11915     45.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                25984                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2039589110500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              102410000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5788500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1511462500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2041208771500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.449199                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.640095                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   50      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   37      0.00%      0.01% # number of callpals executed
system.cpu1.kern.callpal::tbi                      12      0.00%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpipl                34687      3.22%      3.23% # number of callpals executed
system.cpu1.kern.callpal::rdps                   4193      0.39%      3.62% # number of callpals executed
system.cpu1.kern.callpal::rti                    3775      0.35%      3.97% # number of callpals executed
system.cpu1.kern.callpal::callsys                  46      0.00%      3.97% # number of callpals executed
system.cpu1.kern.callpal::rdunique            1034621     96.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1077421                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3674                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               3647                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                138                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               3663                      
system.cpu1.kern.mode_good::user                 3647                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.997006                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.108696                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.982035                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3632136000      0.15%      0.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1935318666500     77.48%     77.62% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        558907092500     22.38%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      37                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5371992                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.686233                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1012205878                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5371992                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           188.422819                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   510.686233                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.997434                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997434                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2040276760                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2040276760                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    838500607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      838500607                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    169296261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     169296261                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      2056710                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2056710                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      2041655                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2041655                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   1007796868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1007796868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   1007796868                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1007796868                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      4655010                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4655010                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       795301                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       795301                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        32278                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        32278                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        47168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        47168                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      5450311                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5450311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      5450311                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5450311                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    843155617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    843155617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    170091562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    170091562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2088988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2088988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2088823                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2088823                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   1013247179                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1013247179                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   1013247179                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1013247179                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005521                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004676                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.015452                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.015452                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.022581                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.022581                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005379                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005379                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005379                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005379                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2104413                       # number of writebacks
system.cpu1.dcache.writebacks::total          2104413                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            63003                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         3731451001                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            63003                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         59226.560656                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       7756174169                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      7756174169                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   3877992580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     3877992580                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   3877992580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      3877992580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   3877992580                       # number of overall hits
system.cpu1.icache.overall_hits::total     3877992580                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        63003                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        63003                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        63003                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         63003                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        63003                       # number of overall misses
system.cpu1.icache.overall_misses::total        63003                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   3878055583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   3878055583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   3878055583                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   3878055583                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   3878055583                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   3878055583                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        63003                       # number of writebacks
system.cpu1.icache.writebacks::total            63003                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1824923                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   11983     29.36%     29.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2090      5.12%     34.48% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     39      0.10%     34.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  26701     65.42%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               40813                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    11983     45.93%     45.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2090      8.01%     53.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      39      0.15%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   11979     45.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                26091                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2038811454000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              102410000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4976000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1533597000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2040452437000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.448635                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.639282                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     44.44%     55.56% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     44.44%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   46      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   15      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl                34931      2.10%      2.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4189      0.25%      2.35% # number of callpals executed
system.cpu2.kern.callpal::rti                    3762      0.23%      2.58% # number of callpals executed
system.cpu2.kern.callpal::callsys                  35      0.00%      2.58% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1623501     97.42%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1666485                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             3777                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3746                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3746                      
system.cpu2.kern.mode_good::user                 3746                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.991792                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.995879                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        3767773500      0.18%      0.18% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        2036684663500     99.82%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          5702581                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.188051                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1074401802                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5702581                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           188.406233                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.188051                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998414                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998414                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2165651001                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2165651001                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    885970334                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      885970334                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    181675798                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     181675798                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      3218276                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3218276                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      3219465                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3219465                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   1067646132                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1067646132                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   1067646132                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1067646132                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4975451                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4975451                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       791888                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       791888                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        48943                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        48943                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        47647                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        47647                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5767339                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5767339                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5767339                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5767339                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    890945785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    890945785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    182467686                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    182467686                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      3267219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      3267219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      3267112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3267112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   1073413471                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1073413471                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   1073413471                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1073413471                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005584                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005584                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004340                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004340                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.014980                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.014980                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.014584                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.014584                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005373                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005373                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005373                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005373                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2245084                       # number of writebacks
system.cpu2.dcache.writebacks::total          2245084                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            64713                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         3928305866                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            64713                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         60703.504180                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       8161876333                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      8161876333                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   4080841097                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     4080841097                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   4080841097                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      4080841097                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   4080841097                       # number of overall hits
system.cpu2.icache.overall_hits::total     4080841097                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        64713                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64713                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        64713                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64713                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        64713                       # number of overall misses
system.cpu2.icache.overall_misses::total        64713                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   4080905810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   4080905810                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   4080905810                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   4080905810                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   4080905810                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   4080905810                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000016                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000016                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        64713                       # number of writebacks
system.cpu2.icache.writebacks::total            64713                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     207                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    759118                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   12296     29.79%     29.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2090      5.06%     34.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     74      0.18%     35.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  26821     64.97%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               41281                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    12296     45.95%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2090      7.81%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      74      0.28%     54.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   12299     45.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                26759                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2039551478500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              102410000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                7657000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1547477500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2041209023000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.458559                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.648216                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   43      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   42      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::tbi                      34      0.01%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl                35222      5.78%      5.80% # number of callpals executed
system.cpu3.kern.callpal::rdps                   4190      0.69%      6.49% # number of callpals executed
system.cpu3.kern.callpal::rti                    3923      0.64%      7.13% # number of callpals executed
system.cpu3.kern.callpal::callsys                  48      0.01%      7.14% # number of callpals executed
system.cpu3.kern.callpal::rdunique             565785     92.86%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                609287                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             3965                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               3704                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               3704                      
system.cpu3.kern.mode_good::user                 3704                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.934174                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.965967                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      647673385000     25.92%     25.92% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        1850592283500     74.08%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      42                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          5083769                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.831241                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          962094228                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5083769                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           189.248219                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.831241                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.993811                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993811                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1939309222                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1939309222                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    800769110                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      800769110                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    158834842                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     158834842                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1130398                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1130398                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1124901                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1124901                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    959603952                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       959603952                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    959603952                       # number of overall hits
system.cpu3.dcache.overall_hits::total      959603952                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      4393722                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4393722                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       774455                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       774455                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        22195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        22195                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        27493                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        27493                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      5168177                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5168177                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      5168177                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5168177                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    805162832                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    805162832                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    159609297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    159609297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1152593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1152593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1152394                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1152394                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    964772129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    964772129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    964772129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    964772129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.005457                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005457                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004852                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004852                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.019257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.019257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.023857                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.023857                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005357                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005357                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005357                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005357                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1983492                       # number of writebacks
system.cpu3.dcache.writebacks::total          1983492                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            61230                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         3561220405                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            61230                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         58161.365425                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       7418131510                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      7418131510                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   3708973910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     3708973910                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   3708973910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      3708973910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   3708973910                       # number of overall hits
system.cpu3.icache.overall_hits::total     3708973910                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        61230                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        61230                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        61230                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         61230                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        61230                       # number of overall misses
system.cpu3.icache.overall_misses::total        61230                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   3709035140                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   3709035140                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   3709035140                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   3709035140                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   3709035140                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   3709035140                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        61230                       # number of writebacks
system.cpu3.icache.writebacks::total            61230                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  325                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 325                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8902                       # Transaction distribution
system.iobus.trans_dist::WriteResp               8902                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        17478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   18454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        69912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          275                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        70771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    70771                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      22345272                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     11210710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       318256                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         7457244                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      7446750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        10494                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 325                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            9658636                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               4557                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              4557                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      4297225                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        58111                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          6369503                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            98129                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          75536                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          173665                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           1477173                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          1477173                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         140404                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       9517907                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       188540                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     16696539                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       150379                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     16317443                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               33352901                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      7112896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    496729723                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      5592064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    482013808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               991448491                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         27811445                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          50016417                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.162050                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.369066                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                41921739     83.82%     83.82% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 8084184     16.16%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   10494      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            50016417                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      22120030                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     11086620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       309362                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          278137                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       259012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        19125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp            9566254                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               4345                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              4345                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      4228576                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        56090                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          6323228                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            96267                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          75140                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          171407                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           1470076                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          1470076                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         125943                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       9440311                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       159454                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side     17301973                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       148522                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side     15422109                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               33032058                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      6063424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    512048112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side      5586688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    456880280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               980578504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         15524353                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          37479980                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.024517                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.157914                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                36580199     97.60%     97.60% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  880656      2.35%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   19125      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            37479980                       # Request fanout histogram
system.l2cache0.tags.replacements             4969788                       # number of replacements
system.l2cache0.tags.tagsinuse           32505.538141                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              16623041                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             4969788                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.344819                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2146.567911                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     1.428913                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     1.919450                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.333731                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.285233                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    23.109635                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 15504.232022                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    25.958777                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 14801.702468                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.065508                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000044                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000059                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000010                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000009                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000705                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.473152                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.451712                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.991990                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32609                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          666                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         4980                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2        26952                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.995148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           182932306                       # Number of tag accesses
system.l2cache0.tags.data_accesses          182932306                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      4297225                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      4297225                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        58111                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        58111                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           16                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           20                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             36                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           14                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           14                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data        70559                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data        74831                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          145390                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        75426                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        59025                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       134451                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      2889406                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      2780664                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      5670070                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        75426                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      2959965                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        59025                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      2855495                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            5949911                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        75426                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      2959965                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        59025                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      2855495                       # number of overall hits
system.l2cache0.overall_hits::total           5949911                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        41845                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data        55552                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        97397                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data        26511                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data        45492                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        72003                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       667011                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data       664601                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1331612                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1975                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         3978                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         5953                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      1938463                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data      1903202                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      3841665                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1975                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      2605474                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         3978                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data      2567803                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          5179230                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1975                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      2605474                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         3978                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data      2567803                       # number of overall misses
system.l2cache0.overall_misses::total         5179230                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      4297225                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      4297225                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        58111                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        58111                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        41861                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data        55572                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        97433                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data        26511                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data        45506                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        72017                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data       737570                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data       739432                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      1477002                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        77401                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        63003                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       140404                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      4827869                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      4683866                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      9511735                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        77401                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      5565439                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        63003                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      5423298                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       11129141                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        77401                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      5565439                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        63003                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      5423298                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      11129141                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.999618                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.999640                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.999631                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999692                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.999806                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.904336                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.898799                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.901564                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.025516                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.063140                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.042399                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.401515                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.406331                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.403887                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.025516                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.468152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.063140                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.473476                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.465376                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.025516                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.468152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.063140                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.473476                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.465376                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        2550937                       # number of writebacks
system.l2cache0.writebacks::total             2550937                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             4963420                       # number of replacements
system.l2cache1.tags.tagsinuse           32499.276578                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              15751381                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             4963420                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.173493                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle        2907596510000                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2091.651307                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     0.014375                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     0.464833                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     0.000381                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     0.004675                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst    24.854572                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 15511.677132                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    34.128428                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data 14836.480876                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.063832                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000014                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.000759                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.473379                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.001042                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.452773                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.991799                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32607                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1113                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         4309                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2        27175                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.995087                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           181177069                       # Number of tag accesses
system.l2cache1.tags.data_accesses          181177069                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      4228576                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      4228576                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        56090                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        56090                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data           20                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             30                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           13                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data        70251                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data        63073                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          133324                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        61690                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst        57180                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       118870                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data      3041902                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data      2545234                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      5587136                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        61690                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data      3112153                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst        57180                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data      2608307                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            5839330                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        61690                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data      3112153                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst        57180                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data      2608307                       # number of overall hits
system.l2cache1.overall_hits::total           5839330                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data        60620                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data        35038                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        95658                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data        45981                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data        25662                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        71643                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data       660708                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data       675967                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1336675                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         3023                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         4050                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         7073                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      1980078                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data      1868046                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      3848124                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         3023                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data      2640786                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         4050                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data      2544013                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          5191872                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         3023                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data      2640786                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         4050                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data      2544013                       # number of overall misses
system.l2cache1.overall_misses::total         5191872                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      4228576                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      4228576                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        56090                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        56090                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data        60630                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data        35058                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        95688                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data        45992                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data        25664                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        71656                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data       730959                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data       739040                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      1469999                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        64713                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst        61230                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       125943                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data      5021980                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data      4413280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      9435260                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        64713                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data      5752939                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst        61230                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data      5152320                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       11031202                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        64713                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data      5752939                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst        61230                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data      5152320                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      11031202                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.999835                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.999430                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.999686                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999761                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999922                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.999819                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.903892                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.914655                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.909303                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.046714                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.066144                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.056160                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.394282                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.423278                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.407845                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.046714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.459033                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.066144                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.493761                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.470653                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.046714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.459033                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.066144                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.493761                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.470653                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        2543819                       # number of writebacks
system.l2cache1.writebacks::total             2543819                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                325                       # Transaction distribution
system.membus0.trans_dist::ReadResp           3896069                       # Transaction distribution
system.membus0.trans_dist::WriteReq              8902                       # Transaction distribution
system.membus0.trans_dist::WriteResp             8902                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2555992                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         2414115                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          103094                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         84803                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         182978                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1332853                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1332619                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      3895744                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       176824                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     15475248                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         9764                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     15661836                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       145870                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         8690                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       154560                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              15816396                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      4297472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    490341632                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        36011                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    494675115                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      3559616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        34760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      3594376                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              498269491                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        22947568                       # Total snoops (count)
system.membus0.snoop_fanout::samples         33017769                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.684400                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.464754                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               10420405     31.56%     31.56% # Request fanout histogram
system.membus0.snoop_fanout::3               22597364     68.44%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           33017769                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           7652678                       # Transaction distribution
system.membus1.trans_dist::WriteReq              4345                       # Transaction distribution
system.membus1.trans_dist::WriteResp             4345                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      5080712                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         4481957                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          192553                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        138425                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         323507                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          2660355                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         2660247                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      7652678                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     15373607                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       166664                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     15540271                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     15311531                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     15311531                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              30851802                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    491276928                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      3615624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    494892552                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    490334976                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    490334976                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              985227528                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          224541                       # Total snoops (count)
system.membus1.snoop_fanout::samples         20717256                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.009381                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.096401                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               20522906     99.06%     99.06% # Request fanout histogram
system.membus1.snoop_fanout::2                 194350      0.94%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           20717256                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      6185918                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.867278                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       147838                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      6185918                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.023899                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     5.353188                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000925                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     5.485363                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000366                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     5.027435                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.334574                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000058                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.342835                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000023                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.314215                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.991705                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     89217571                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     89217571                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      2536947                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      2536947                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            7                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           10                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            7                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data           10                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           17                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            7                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data           10                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           17                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data        39117                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data        53400                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        92517                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data        24363                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data        35788                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        60151                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       664064                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       663048                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1327112                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          492                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      1923358                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          803                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      1872859                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      3797512                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          492                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      2587422                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          803                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      2535907                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      5124624                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          492                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      2587422                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          803                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      2535907                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      5124624                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      2536947                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      2536947                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data        39117                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data        53400                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        92517                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data        24363                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data        35788                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        60151                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       664071                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       663048                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1327119                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          492                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      1923358                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          803                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      1872869                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      3797522                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          492                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      2587429                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          803                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      2535917                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      5124641                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          492                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      2587429                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          803                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      2535917                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      5124641                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999989                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999995                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999997                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999996                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999997                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999997                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999996                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999997                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      2536928                       # number of writebacks
system.numa_caches_downward0.writebacks::total      2536928                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        35564                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.173291                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        11596                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        35564                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.326060                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.395842                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.142198                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     6.920677                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.544760                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     7.169814                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.024740                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.008887                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.432542                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.034048                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.448113                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.948331                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       810512                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       810512                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         5222                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         5222                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data           18                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data           46                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total           64                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data           18                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data           46                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           64                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data           18                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data           46                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           64                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         1058                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         2150                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         3208                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         1823                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         7116                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         8939                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         1165                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data         1273                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2438                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         2416                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        15469                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         3339                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        27003                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        48227                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         2416                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        16634                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         3339                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        28276                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        50665                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         2416                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        16634                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         3339                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        28276                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        50665                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         5222                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         5222                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         1058                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         2150                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         3208                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         1823                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         7116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         8939                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         1165                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data         1273                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         2438                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         2416                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        15487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         3339                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        27049                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        48291                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         2416                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        16652                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         3339                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        28322                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        50729                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         2416                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        16652                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         3339                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        28322                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        50729                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.998838                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.998299                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.998675                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.998919                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.998376                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998738                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.998919                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.998376                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998738                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         5155                       # number of writebacks
system.numa_caches_downward1.writebacks::total         5155                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        35431                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.161947                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        11673                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        35431                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.329457                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.335596                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.148473                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     6.930836                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.565108                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     7.181934                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.020975                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.009280                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.433177                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.035319                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.448871                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.947622                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       809306                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       809306                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         5155                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         5155                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           51                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data           50                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          101                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           51                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data           50                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          101                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           51                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data           50                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          101                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         1058                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         2150                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         3208                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         1823                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         7116                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         8939                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         1165                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data         1273                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2438                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         2416                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        15418                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         3339                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data        26953                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        48126                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         2416                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        16583                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         3339                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data        28226                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        50564                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         2416                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        16583                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         3339                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data        28226                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        50564                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         5155                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         5155                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         1058                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         2150                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         3208                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         1823                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         7116                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         8939                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         1165                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data         1273                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2438                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         2416                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        15469                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         3339                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        27003                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        48227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         2416                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        16634                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         3339                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        28276                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        50665                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         2416                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        16634                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         3339                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        28276                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        50665                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.996703                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.998148                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997906                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.996934                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.998232                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998007                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.996934                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.998232                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998007                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         5055                       # number of writebacks
system.numa_caches_upward0.writebacks::total         5055                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      6185818                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.890820                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       147905                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      6185818                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.023910                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.378669                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.022425                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     5.464189                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000427                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     5.025110                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.336167                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.001402                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.341512                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000027                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.314069                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.993176                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     89217231                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     89217231                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      2536928                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      2536928                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           26                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data           26                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           33                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data           26                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           33                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data        39117                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data        53400                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        92517                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data        24363                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data        35788                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        60151                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       664062                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       663048                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1327110                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          492                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      1923353                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          803                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      1872833                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      3797481                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          492                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      2587415                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          803                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      2535881                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      5124591                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          492                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      2587415                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          803                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      2535881                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      5124591                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      2536928                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      2536928                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data        39117                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data        53400                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        92517                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data        24363                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data        35788                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        60151                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       664064                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       663048                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1327112                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          492                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      1923358                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          803                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      1872859                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      3797512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          492                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      2587422                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          803                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      2535907                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      5124624                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          492                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      2587422                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          803                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      2535907                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      5124624                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999997                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999998                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999986                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999992                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999997                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999990                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999994                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999997                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999990                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999994                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      2536893                       # number of writebacks
system.numa_caches_upward1.writebacks::total      2536893                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           854129337                       # DTB read hits
system.switch_cpus0.dtb.read_misses            129109                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       852822183                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          174511008                       # DTB write hits
system.switch_cpus0.dtb.write_misses            24377                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      171886596                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          1028640345                       # DTB hits
system.switch_cpus0.dtb.data_misses            153486                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      1024708779                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         3902521186                       # ITB hits
system.switch_cpus0.itb.fetch_misses               17                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     3902521203                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4080905962                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         3910688753                       # Number of instructions committed
system.switch_cpus0.committedOps           3910688753                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   2850268513                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    1209565226                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           21471443                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    346122729                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          2850268513                       # number of integer instructions
system.switch_cpus0.num_fp_insts           1209565226                       # number of float instructions
system.switch_cpus0.num_int_register_reads   4942431776                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1926724399                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   1448756458                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   1109092490                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           1029957738                       # number of memory refs
system.switch_cpus0.num_load_insts          855420089                       # Number of load instructions
system.switch_cpus0.num_store_insts         174537649                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      170063710.208893                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3910842251.791107                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.958327                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.041673                       # Percentage of idle cycles
system.switch_cpus0.Branches                385491825                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    305541796      7.81%      7.81% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1831465023     46.83%     54.64% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         2912068      0.07%     54.72% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      431406308     11.03%     65.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       62782315      1.61%     67.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     222417305      5.69%     73.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv       15539140      0.40%     73.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       3598135      0.09%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.53% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       857737646     21.93%     95.46% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      174543616      4.46%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       2898887      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        3910842239                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           844188829                       # DTB read hits
system.switch_cpus1.dtb.read_misses            126230                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       843196416                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          172184070                       # DTB write hits
system.switch_cpus1.dtb.write_misses            24086                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      169904942                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          1016372899                       # DTB hits
system.switch_cpus1.dtb.data_misses            150316                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      1013101358                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         3871190937                       # ITB hits
system.switch_cpus1.itb.fetch_misses               17                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     3871190954                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4082419153                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         3877905267                       # Number of instructions committed
system.switch_cpus1.committedOps           3877905267                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   2830034127                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    1192401574                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           20688570                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    344093667                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          2830034127                       # number of integer instructions
system.switch_cpus1.num_fp_insts           1192401574                       # number of float instructions
system.switch_cpus1.num_int_register_reads   4901391032                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1916753074                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   1428674311                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   1093069283                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           1017581284                       # number of memory refs
system.switch_cpus1.num_load_insts          845370835                       # Number of load instructions
system.switch_cpus1.num_store_insts         172210449                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      202925605.500656                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      3879493547.499344                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.950293                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.049707                       # Percentage of idle cycles
system.switch_cpus1.Branches                382131181                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    304063451      7.84%      7.84% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1823313028     47.02%     54.86% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         2907001      0.07%     54.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      425144216     10.96%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       61844350      1.59%     67.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     219349060      5.66%     73.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv       15437400      0.40%     73.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       3572700      0.09%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       847469536     21.85%     95.49% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      172212134      4.44%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       2742707      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        3878055583                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           892563886                       # DTB read hits
system.switch_cpus2.dtb.read_misses            132123                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       891552606                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          185738530                       # DTB write hits
system.switch_cpus2.dtb.write_misses            24144                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      183430696                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          1078302416                       # DTB hits
system.switch_cpus2.dtb.data_misses            156267                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      1074983302                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         4073923434                       # ITB hits
system.switch_cpus2.itb.fetch_misses               51                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     4073923485                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4080905861                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         4080749543                       # Number of instructions committed
system.switch_cpus2.committedOps           4080749543                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   2978592585                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    1253806892                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           24803309                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    359839867                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          2978592585                       # number of integer instructions
system.switch_cpus2.num_fp_insts           1253806892                       # number of float instructions
system.switch_cpus2.num_int_register_reads   5152536948                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   2014547680                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   1501482669                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   1149832411                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           1080110012                       # number of memory refs
system.switch_cpus2.num_load_insts          894345127                       # Number of load instructions
system.switch_cpus2.num_store_insts         185764885                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles        4080905861                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                405431919                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    317035207      7.77%      7.77% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1911530219     46.84%     54.61% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         2926912      0.07%     54.68% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      447243369     10.96%     65.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       65102435      1.60%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     230522365      5.65%     72.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv       16046020      0.39%     73.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       3717505      0.09%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       897622987     22.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      185766613      4.55%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3392178      0.08%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        4080905810                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           805728956                       # DTB read hits
system.switch_cpus3.dtb.read_misses            123284                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       804684421                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          160765528                       # DTB write hits
system.switch_cpus3.dtb.write_misses            24395                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      158306840                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           966494484                       # DTB hits
system.switch_cpus3.dtb.data_misses            147679                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       962991261                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         3701750515                       # ITB hits
system.switch_cpus3.itb.fetch_misses               16                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     3701750531                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4082419238                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         3708887461                       # Number of instructions committed
system.switch_cpus3.committedOps           3708887461                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   2701864496                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    1150313811                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           17422450                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    329921100                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          2701864496                       # number of integer instructions
system.switch_cpus3.num_fp_insts           1150313811                       # number of float instructions
system.switch_cpus3.num_int_register_reads   4693652464                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1829002497                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   1378493187                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   1054326461                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            967230937                       # number of memory refs
system.switch_cpus3.num_load_insts          806438709                       # Number of load instructions
system.switch_cpus3.num_store_insts         160792228                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      372008818.873139                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      3710410419.126861                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.908875                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.091125                       # Percentage of idle cycles
system.switch_cpus3.Branches                361891108                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    292064793      7.87%      7.87% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1743669356     47.01%     54.89% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         2888352      0.08%     54.96% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      410085732     11.06%     66.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       59639540      1.61%     67.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     67.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     211634205      5.71%     73.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv       14949455      0.40%     73.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       3457880      0.09%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       807600440     21.77%     95.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      160794083      4.34%     99.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2251304      0.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        3709035140                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        3845739                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           4345                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          4345                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      2542083                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      2406477                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        96348                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        72579                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       164815                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1329644                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1329550                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      3845739                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     15475195                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     15475195                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       166469                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       166469                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           15641664                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    490339328                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    490339328                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      3607240                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      3607240                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           493946568                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     16950633                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      26867447                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.616740                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.486181                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            10297215     38.33%     38.33% # Request fanout histogram
system.system_bus.snoop_fanout::2            16570232     61.67%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        26867447                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.412635                       # Number of seconds simulated
sim_ticks                                412635492000                       # Number of ticks simulated
final_tick                               5172595653500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11899216                       # Simulator instruction rate (inst/s)
host_op_rate                                 11899215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              281517427                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777132                       # Number of bytes of host memory used
host_seconds                                  1465.76                       # Real time elapsed on the host
sim_insts                                 17441329842                       # Number of instructions simulated
sim_ops                                   17441329842                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       158912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        96256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       369728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      2565824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        16704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3260544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       158912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       369728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       571008                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1417344                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1417344                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         1504                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          148                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         5777                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        40091                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              50946                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        22146                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             22146                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       385115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       233271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        22955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        16286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       896016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      6218137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst        79722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        40481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide           9771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              7901754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       385115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        22955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       896016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst        79722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         1383807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        3434857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             3434857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        3434857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       385115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       233271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        22955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        16286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       896016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      6218137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst        79722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        40481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide          9771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            11336611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       496768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        43968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        57280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     42273024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       130752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        90112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          43096128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        57280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        61504                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     27298240                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27298240                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         7762                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data          687                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          895                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       660516                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         2043                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1408                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             673377                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       426535                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            426535                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst         2792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      1203891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       106554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       138815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    102446408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst         7445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       316870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         218382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            104441157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst         2792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       138815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst         7445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          149052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       66155822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            66155822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       66155822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst         2792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      1203891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       106554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       138815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    102446408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst         7445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       316870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        218382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           170596978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     430                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10780                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2525     27.41%     27.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    156      1.69%     29.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    422      4.58%     33.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      2      0.02%     33.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6106     66.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9211                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2523     44.87%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     156      2.77%     47.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     422      7.50%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       2      0.04%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2520     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5623                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            412177450000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11700000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20678000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 224000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              425456500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        412635508500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999208                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.412709                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.610466                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   62      0.65%      0.68% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7952     83.13%     83.81% # number of callpals executed
system.cpu0.kern.callpal::rdps                    852      8.91%     92.71% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     92.72% # number of callpals executed
system.cpu0.kern.callpal::rti                     679      7.10%     99.82% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.16%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9566                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              740                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.129730                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.230585                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      412562372500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      62                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            16136                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          485.705563                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             567162                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16648                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.067876                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   485.705563                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.948644                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.948644                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1155701                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1155701                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       324184                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         324184                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       217130                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        217130                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4792                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4792                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4267                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4267                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       541314                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          541314                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       541314                       # number of overall hits
system.cpu0.dcache.overall_hits::total         541314                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9074                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9074                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         8904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8904                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          324                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          324                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          678                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          678                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17978                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17978                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       333258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       333258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       226034                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       226034                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         4945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       559292                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       559292                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       559292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       559292                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.027228                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027228                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.039392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.039392                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.063331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.063331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.137108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.032144                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032144                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.032144                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032144                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9890                       # number of writebacks
system.cpu0.dcache.writebacks::total             9890                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9903                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          305820195                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10415                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         29363.436870                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3232405                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3232405                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1601345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1601345                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1601345                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1601345                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1601345                       # number of overall hits
system.cpu0.icache.overall_hits::total        1601345                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9905                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9905                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9905                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9905                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9905                       # number of overall misses
system.cpu0.icache.overall_misses::total         9905                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611250                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611250                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611250                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611250                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006147                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006147                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006147                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006147                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006147                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006147                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9903                       # number of writebacks
system.cpu0.icache.writebacks::total             9903                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     424                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      7466                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1739     26.28%     26.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    422      6.38%     32.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     32.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4455     67.33%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6617                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1739     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     422     10.82%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1737     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3899                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            412176197500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               20678000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              231669000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        412428709000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.389899                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.589240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                    5      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 5771     81.94%     82.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                    844     11.98%     93.99% # number of callpals executed
system.cpu1.kern.callpal::rti                     423      6.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7043                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                426                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  2                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.007042                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.011682                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          19240000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        284947940500     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       5                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2694                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          478.020978                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             270424                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3154                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            85.740013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   478.020978                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.933635                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933635                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           484352                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          484352                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       149917                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         149917                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        83103                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         83103                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1309                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1214                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1214                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       233020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          233020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       233020                       # number of overall hits
system.cpu1.dcache.overall_hits::total         233020                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3730                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3730                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          651                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          651                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           51                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4381                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4381                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4381                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4381                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       153647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       153647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        83754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        83754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       237401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       237401                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       237401                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       237401                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024276                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024276                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.007773                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007773                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.037500                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037500                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.103397                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103397                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018454                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018454                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018454                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018454                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          474                       # number of writebacks
system.cpu1.dcache.writebacks::total              474                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3469                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          147929592                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3981                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         37158.902788                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1423839                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1423839                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       706716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         706716                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       706716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          706716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       706716                       # number of overall hits
system.cpu1.icache.overall_hits::total         706716                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3469                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3469                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3469                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3469                       # number of overall misses
system.cpu1.icache.overall_misses::total         3469                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       710185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       710185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       710185                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       710185                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       710185                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       710185                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004885                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004885                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004885                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004885                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004885                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004885                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3469                       # number of writebacks
system.cpu1.icache.writebacks::total             3469                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     93162                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   33033     47.40%     47.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     47.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    422      0.61%     48.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  36221     51.98%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               69683                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    33033     49.68%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     422      0.63%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   33032     49.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                66494                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            407727805500     98.86%     98.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 429000      0.00%     98.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               20678000      0.01%     98.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4679453500      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        412428530500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.911957                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.954236                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.07%      0.07% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.07%      0.15% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      0.44%      0.59% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.07%      0.66% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.07%      0.73% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.07%      0.81% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.07%      0.88% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.07%      0.95% # number of syscalls executed
system.cpu2.kern.syscall::73                        6      0.44%      1.40% # number of syscalls executed
system.cpu2.kern.syscall::121                    1343     98.60%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1362                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   81      0.10%      0.10% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpipl                67432     82.88%     82.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                   7906      9.72%     92.70% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     92.70% # number of callpals executed
system.cpu2.kern.callpal::rti                    1822      2.24%     94.94% # number of callpals executed
system.cpu2.kern.callpal::callsys                1371      1.69%     96.63% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.01%     96.63% # number of callpals executed
system.cpu2.kern.callpal::rdunique               2738      3.37%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 81362                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1904                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1802                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1803                      
system.cpu2.kern.mode_good::user                 1802                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.946954                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.972747                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       16313673500      3.96%      3.96% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        396047674500     96.04%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      81                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1219497                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.784420                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          282063821                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1219898                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           231.219185                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.784420                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        567780685                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       567780685                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    171079059                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      171079059                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    110207664                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     110207664                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       381624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       381624                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       390674                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       390674                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    281286723                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       281286723                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    281286723                       # number of overall hits
system.cpu2.dcache.overall_hits::total      281286723                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       917851                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       917851                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       292077                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       292077                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        11026                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        11026                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1209928                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1209928                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1209928                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1209928                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    171996910                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    171996910                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    110499741                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    110499741                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       392650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       392650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       390859                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       390859                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    282496651                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    282496651                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    282496651                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    282496651                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.005336                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005336                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002643                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002643                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.028081                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.028081                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000473                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000473                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004283                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004283                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004283                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004283                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       752341                       # number of writebacks
system.cpu2.dcache.writebacks::total           752341                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           379209                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999884                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          978737112                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           379721                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2577.516419                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999884                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1649761116                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1649761116                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    824311737                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      824311737                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    824311737                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       824311737                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    824311737                       # number of overall hits
system.cpu2.icache.overall_hits::total      824311737                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       379214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       379214                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       379214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        379214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       379214                       # number of overall misses
system.cpu2.icache.overall_misses::total       379214                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    824690951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    824690951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    824690951                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    824690951                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    824690951                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    824690951                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000460                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000460                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000460                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000460                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000460                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000460                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       379209                       # number of writebacks
system.cpu2.icache.writebacks::total           379209                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     425                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      8256                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1832     26.86%     26.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    422      6.19%     33.05% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.04%     33.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4564     66.91%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                6821                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1832     44.83%     44.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     422     10.33%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.07%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1830     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4087                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            412166885500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               20678000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              240717000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        412428632000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.400964                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.599179                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   63      0.86%      0.87% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.07%      0.94% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 5906     80.66%     81.60% # number of callpals executed
system.cpu3.kern.callpal::rdps                    845     11.54%     93.14% # number of callpals executed
system.cpu3.kern.callpal::rti                     491      6.71%     99.85% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.12%     99.97% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7322                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              554                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.120939                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.215781                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      412398246000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             4954                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          475.187724                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             350697                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5415                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            64.763989                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   475.187724                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.928101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.928101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           571031                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          571031                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       174118                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         174118                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        97700                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         97700                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1743                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1712                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1712                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       271818                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          271818                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       271818                       # number of overall hits
system.cpu3.dcache.overall_hits::total         271818                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5458                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5458                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1300                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1300                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           96                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6758                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6758                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6758                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6758                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       179576                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       179576                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        99000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        99000                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       278576                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       278576                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       278576                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       278576                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.030394                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030394                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.013131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.013131                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.052202                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.052202                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.065502                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.065502                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.024259                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024259                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.024259                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024259                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1601                       # number of writebacks
system.cpu3.dcache.writebacks::total             1601                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4887                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          149260179                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5399                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         27645.893499                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1717873                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1717873                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       851606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         851606                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       851606                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          851606                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       851606                       # number of overall hits
system.cpu3.icache.overall_hits::total         851606                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4887                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4887                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4887                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4887                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4887                       # number of overall misses
system.cpu3.icache.overall_misses::total         4887                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       856493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       856493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       856493                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       856493                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       856493                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       856493                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005706                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005706                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005706                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005706                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005706                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005706                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4887                       # number of writebacks
system.cpu3.icache.writebacks::total             4887                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1073                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1073                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3845                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3845                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        17736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        94272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        94272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   112008                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1480                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1496                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                13320                       # Number of tag accesses
system.iocache.tags.data_accesses               13320                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           72                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               72                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           72                       # number of demand (read+write) misses
system.iocache.demand_misses::total                72                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           72                       # number of overall misses
system.iocache.overall_misses::total               72                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           72                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             72                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           72                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              72                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           72                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             72                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         69128                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        34600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8615                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           11689                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        10004                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1685                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 940                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              27493                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1490                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1490                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        10364                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         8293                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             6025                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1617                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            818                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2435                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              7938                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             7938                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          13374                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         13179                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        26251                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        56883                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8790                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        11470                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 103394                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1046144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1727823                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       340544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       297528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3412039                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          1514933                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           1584135                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.019296                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.145089                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 1555253     98.18%     98.18% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   27197      1.72%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    1685      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             1584135                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       3220761                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      1610064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        78487                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           86472                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        83760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2712                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                  61                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp            1318593                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                947                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               947                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       753942                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       340506                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           436331                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              906                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            305                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1211                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            292471                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           292471                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         384101                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        934431                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      1095933                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      3629388                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        12775                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        19127                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                4757223                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     45870016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    126256953                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       504832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       524232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               173156033                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           902272                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           4123168                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.059776                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.239839                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 3879420     94.09%     94.09% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  241028      5.85%     99.93% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    2720      0.07%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             4123168                       # Request fanout histogram
system.l2cache0.tags.replacements               13319                       # number of replacements
system.l2cache0.tags.tagsinuse           32555.412498                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                141021                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               45646                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.089449                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  7864.655885                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   365.215977                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 12223.408472                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   316.964659                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 11785.167505                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.240010                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.011146                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.373029                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.009673                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.359655                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.993512                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32327                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          860                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         4050                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         6194                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        21218                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986542                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              506648                       # Number of tag accesses
system.l2cache0.tags.data_accesses             506648                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        10364                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        10364                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         8293                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         8293                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             10                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          878                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           68                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             946                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         7403                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         3321                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        10724                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         5039                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1800                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         6839                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         7403                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         5917                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         3321                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1868                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              18509                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         7403                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         5917                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         3321                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1868                       # number of overall hits
system.l2cache0.overall_hits::total             18509                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1291                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          304                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1595                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          655                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          132                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          787                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         6620                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          272                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          6892                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2501                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          148                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2649                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         3969                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1371                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5340                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2501                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        10589                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          148                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1643                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            14881                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2501                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        10589                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          148                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1643                       # number of overall misses
system.l2cache0.overall_misses::total           14881                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        10364                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        10364                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         8293                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         8293                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1296                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          309                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1605                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          656                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          788                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         7498                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          340                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         7838                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         9904                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         3469                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        13373                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         9008                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        12179                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         9904                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        16506                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         3469                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         3511                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          33390                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         9904                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        16506                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         3469                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         3511                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         33390                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.996142                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.983819                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.993769                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998476                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998731                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.882902                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.879306                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.252524                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.042664                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.198086                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.440608                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.432356                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.438460                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.252524                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.641524                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.042664                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.467958                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.445672                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.252524                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.641524                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.042664                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.467958                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.445672                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           9713                       # number of writebacks
system.l2cache0.writebacks::total                9713                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              733334                       # number of replacements
system.l2cache1.tags.tagsinuse           32582.314088                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               2236744                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              764280                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.926603                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 12598.022846                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   553.708616                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 19025.952524                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    28.496137                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   376.133965                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.384461                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.016898                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.580626                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000870                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.011479                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.994333                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30946                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         7304                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        23564                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.944397                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            26160770                       # Number of tag accesses
system.l2cache1.tags.data_accesses           26160770                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       753942                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       753942                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       340506                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       340506                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           70                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             75                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            8                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data       109243                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          124                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          109367                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst       372542                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4325                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       376867                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data       386214                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         3060                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       389274                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst       372542                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data       495457                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4325                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3184                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             875508                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst       372542                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data       495457                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4325                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3184                       # number of overall hits
system.l2cache1.overall_hits::total            875508                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          385                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          296                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          681                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          154                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          263                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data       182231                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          856                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        183087                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         6672                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          562                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         7234                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data       541616                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         2261                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       543877                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         6672                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data       723847                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          562                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         3117                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           734198                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         6672                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data       723847                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          562                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         3117                       # number of overall misses
system.l2cache1.overall_misses::total          734198                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       753942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       753942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       340506                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       340506                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          455                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          301                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          756                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data       291474                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          980                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       292454                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst       379214                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4887                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       384101                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data       927830                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5321                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       933151                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst       379214                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data      1219304                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4887                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         6301                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        1609706                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst       379214                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data      1219304                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4887                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         6301                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       1609706                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.983389                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.900794                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.950617                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.970480                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.625205                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.873469                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.626037                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.017594                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.114999                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.018834                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.583745                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.424920                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.582839                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.017594                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.593656                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.114999                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.494683                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.456107                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.017594                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.593656                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.114999                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.494683                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.456107                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         437583                       # number of writebacks
system.l2cache1.writebacks::total              437583                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1001                       # Transaction distribution
system.membus0.trans_dist::ReadResp             54496                       # Transaction distribution
system.membus0.trans_dist::WriteReq              2437                       # Transaction distribution
system.membus0.trans_dist::WriteResp             2437                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        33267                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10544                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2434                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1069                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           3349                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            10083                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            9981                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        53495                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1408                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        14676                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        33307                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4860                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52843                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       128112                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         2016                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       130128                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          191                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         4247                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         4438                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                187409                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       331072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1227648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        10567                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1569287                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      4538112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         7169                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      4545281                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        90624                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        94720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                6209288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         1437770                       # Total snoops (count)
system.membus0.snoop_fanout::samples          1532409                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.923928                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.265113                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 116573      7.61%      7.61% # Request fanout histogram
system.membus0.snoop_fanout::3                1415836     92.39%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            1532409                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                 61                       # Transaction distribution
system.membus1.trans_dist::ReadResp            554731                       # Transaction distribution
system.membus1.trans_dist::WriteReq               947                       # Transaction distribution
system.membus1.trans_dist::WriteResp              947                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       448709                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          272640                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1272                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           407                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1469                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           190426                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          190397                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       554670                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      2048110                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       131022                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      2179132                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        37544                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        37544                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               2216676                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     70452032                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      4548161                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     75000193                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1408640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1408640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               76408833                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          142982                       # Total snoops (count)
system.membus1.snoop_fanout::samples          1635467                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.086765                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.281491                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                1493565     91.32%     91.32% # Request fanout histogram
system.membus1.snoop_fanout::2                 141902      8.68%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            1635467                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        14469                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.829957                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          202                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        14485                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.013945                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    15.388805                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000032                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.124548                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.316552                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000020                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.961800                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.007784                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.019784                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989372                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       229557                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       229557                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        11121                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        11121                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          386                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           32                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          418                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           61                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           31                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           92                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         5734                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          183                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         5917                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst           18                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2869                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          665                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            7                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3559                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1408                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1408                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         8603                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          848                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         9476                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         8603                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          848                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            7                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         9476                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        11121                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        11121                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          386                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          418                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           92                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         5734                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          183                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         5917                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2869                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          665                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3559                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1408                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1408                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst           18                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         8603                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          848                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         9476                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst           18                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         8603                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          848                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         9476                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        11124                       # number of writebacks
system.numa_caches_downward0.writebacks::total        11124                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        65929                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.205871                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        65944                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.001077                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     5.416737                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.988779                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     6.653287                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.061150                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.085918                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.338546                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.061799                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.415830                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.003822                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.067870                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.887867                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       706028                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       706028                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        22174                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        22174                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          208                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          284                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          492                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          132                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          104                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          236                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         3237                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           92                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         3329                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         5777                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        38186                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          968                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        45445                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         5777                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        41423                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          514                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         1060                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        48774                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         5777                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        41423                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          514                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         1060                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        48774                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        22174                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        22174                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          208                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          284                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          492                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          236                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         3239                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           92                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         3331                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         5777                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        38189                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          968                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        45448                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         5777                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        41428                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         1060                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        48779                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         5777                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        41428                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         1060                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        48779                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.999383                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999400                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999921                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999934                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999879                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999897                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999879                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999897                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        22163                       # number of writebacks
system.numa_caches_downward1.writebacks::total        22163                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        66022                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.075302                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           80                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        66037                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001211                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     5.185752                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     1.159760                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     6.646181                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.062622                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.020986                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.324110                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.072485                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.415386                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.003914                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.063812                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.879706                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       705877                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       705877                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        22163                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        22163                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           12                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           12                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           12                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           12                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          208                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          284                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          492                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          132                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          104                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          236                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         3236                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           92                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         3328                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         5777                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        38175                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          514                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          968                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        45434                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         5777                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        41411                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          514                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         1060                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        48762                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         5777                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        41411                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          514                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         1060                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        48762                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        22163                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        22163                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          208                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          284                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          492                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          236                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         3237                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           92                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         3329                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         5777                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        38186                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          968                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        45445                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         5777                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        41423                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          514                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         1060                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        48774                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         5777                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        41423                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          514                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         1060                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        48774                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.999691                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999700                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999712                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999758                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999710                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999754                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999710                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999754                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        22146                       # number of writebacks
system.numa_caches_upward0.writebacks::total        22146                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        14472                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.968494                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          201                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        14488                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.013874                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    15.418555                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000029                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.228602                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.321288                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000020                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.963660                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.014288                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.020081                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.998031                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       230992                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       230992                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        11124                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        11124                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          386                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           32                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          418                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           61                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           31                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           92                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         5734                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          183                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1408                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         7325                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst           18                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2869                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          665                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            7                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3559                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         8603                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          848                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1415                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        10884                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         8603                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          848                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1415                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        10884                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        11124                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        11124                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          386                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          418                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           92                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         5734                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          183                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1408                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         7325                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2869                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          665                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3559                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst           18                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         8603                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          848                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1415                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        10884                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst           18                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         8603                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          848                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1415                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        10884                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        11126                       # number of writebacks
system.numa_caches_upward1.writebacks::total        11126                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              338489                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             232117                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              570606                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             282385                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         282537                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               825271414                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1610768                       # Number of instructions committed
system.switch_cpus0.committedOps              1610768                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1548214                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          4238                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              69793                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       128860                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1548214                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 4238                       # number of float instructions
system.switch_cpus0.num_int_register_reads      2128907                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1164871                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2664                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2658                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               572526                       # number of memory refs
system.switch_cpus0.num_load_insts             339685                       # Number of load instructions
system.switch_cpus0.num_store_insts            232841                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      823660441.158621                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1610972.841379                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001952                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998048                       # Percentage of idle cycles
system.switch_cpus0.Branches                   221581                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        15374      0.95%      0.95% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           955944     59.33%     60.28% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4641      0.29%     60.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1207      0.07%     60.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.01%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          350936     21.78%     82.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         233775     14.51%     96.95% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         49146      3.05%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1611250                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              154982                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              85521                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              240503                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              88932                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          88932                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               824856354                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             710185                       # Number of instructions committed
system.switch_cpus1.committedOps               710185                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       681199                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           335                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              28657                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        51745                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              681199                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  335                       # number of float instructions
system.switch_cpus1.num_int_register_reads       936192                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       537696                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          165                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          170                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               240966                       # number of memory refs
system.switch_cpus1.num_load_insts             155007                       # Number of load instructions
system.switch_cpus1.num_store_insts             85959                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      824146948.596349                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      709405.403651                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000860                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999140                       # Percentage of idle cycles
system.switch_cpus1.Branches                    94379                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4329      0.61%      0.61% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           428885     60.39%     61.00% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2890      0.41%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             10      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.41% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          157783     22.22%     83.63% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          85963     12.10%     95.73% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         30325      4.27%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            710185                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           172384880                       # DTB read hits
system.switch_cpus2.dtb.read_misses             10768                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       167838071                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          110892278                       # DTB write hits
system.switch_cpus2.dtb.write_misses              282                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      106919832                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           283277158                       # DTB hits
system.switch_cpus2.dtb.data_misses             11050                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       274757903                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          792800303                       # ITB hits
system.switch_cpus2.itb.fetch_misses              309                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      792800612                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               824856036                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          824679889                       # Number of instructions committed
system.switch_cpus2.committedOps            824679889                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    733170687                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         91186                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           57552936                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     76189368                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           733170687                       # number of integer instructions
system.switch_cpus2.num_fp_insts                91186                       # number of float instructions
system.switch_cpus2.num_int_register_reads    981064659                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    517745395                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        58738                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        58691                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            283293629                       # number of memory refs
system.switch_cpus2.num_load_insts          172400389                       # Number of load instructions
system.switch_cpus2.num_store_insts         110893240                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      579448.851324                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      824276587.148676                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999298                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000702                       # Percentage of idle cycles
system.switch_cpus2.Branches                142545358                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     82107853      9.96%      9.96% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        458253898     55.57%     65.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           83934      0.01%     65.53% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          31857      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          17372      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5805      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.54% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       172878767     20.96%     86.50% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      110896291     13.45%     99.95% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        415172      0.05%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         824690951                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              180844                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             101141                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              281985                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             112087                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         112212                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               824856704                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             856108                       # Number of instructions committed
system.switch_cpus3.committedOps               856108                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       821115                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           631                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              31556                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        68661                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              821115                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  631                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1122932                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       643800                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          318                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          325                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               283555                       # number of memory refs
system.switch_cpus3.num_load_insts             181753                       # Number of load instructions
system.switch_cpus3.num_store_insts            101802                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      824000939.803130                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      855764.196870                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001037                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998963                       # Percentage of idle cycles
system.switch_cpus3.Branches                   115260                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         7813      0.91%      0.91% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           521492     60.89%     61.80% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3049      0.36%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             34      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.16% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          185576     21.67%     83.83% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         101816     11.89%     95.71% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         36710      4.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            856493                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq              61                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          49065                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            947                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           947                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        33287                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        11309                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1014                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          362                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1238                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         10668                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        10654                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        49004                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        37555                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        37555                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       131001                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       131001                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             168556                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1408512                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1408512                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      4547137                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      4547137                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             5955649                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      1500369                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       1583992                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.932669                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.250595                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              106652      6.73%      6.73% # Request fanout histogram
system.system_bus.snoop_fanout::2             1477340     93.27%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         1583992                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
