{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3138, "design__instance__area": 26033.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 36, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0034721565898507833, "power__switching__total": 0.003633725456893444, "power__leakage__total": 2.690343947620022e-08, "power__total": 0.007105909287929535, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4399269684171517, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.439880228026493, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31994929833347746, "timing__setup__ws__corner:nom_tt_025C_1v80": 12.118908886103215, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319949, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.516517, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.582873432684234, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.5828285796727707, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8972297603283773, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.054855677108943, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.89723, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.703114, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3787233966963537, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3786758791495558, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11149392835664006, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.664229245962035, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111494, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.527483, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 26, "design__max_fanout_violation__count": 36, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3758019835023074, "clock__skew__worst_setup": 0.3756958461781515, "timing__hold__ws": 0.10915907375866793, "timing__setup__ws": 7.9303073019703465, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109159, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.419651, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4209, "design__instance__area__stdcell": 27373.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.368938, "design__instance__utilization__stdcell": 0.368938, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3129.25, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 103.85, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 12025.3, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 93714.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 760, "design__instance__area__class:timing_repair_buffer": 4179.01, "design__instance__count__class:clock_buffer": 47, "design__instance__area__class:clock_buffer": 684.406, "design__instance__count__class:clock_inverter": 29, "design__instance__area__class:clock_inverter": 299.037, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 128, "antenna__violating__nets": 7, "antenna__violating__pins": 9, "route__antenna_violation__count": 7, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "design__instance__area__class:antenna_cell": 7.5072, "route__net": 3161, "route__net__special": 2, "route__drc_errors__iter:0": 1947, "route__wirelength__iter:0": 103664, "route__drc_errors__iter:1": 1233, "route__wirelength__iter:1": 102711, "route__drc_errors__iter:2": 1189, "route__wirelength__iter:2": 102446, "route__drc_errors__iter:3": 284, "route__wirelength__iter:3": 102321, "route__drc_errors__iter:4": 61, "route__wirelength__iter:4": 102291, "route__drc_errors__iter:5": 19, "route__wirelength__iter:5": 102284, "route__drc_errors__iter:6": 8, "route__wirelength__iter:6": 102294, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 102285, "route__drc_errors": 0, "route__wirelength": 102285, "route__vias": 22881, "route__vias__singlecut": 22881, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 357.9, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 36, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4355710637679927, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4355710637679927, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31637759973994134, "timing__setup__ws__corner:min_tt_025C_1v80": 12.183030928926962, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316378, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 14.654287, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5756838502180311, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5756838502180311, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8924788938270377, "timing__setup__ws__corner:min_ss_100C_1v60": 8.184507525591474, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.892479, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 8.952531, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3758019835023074, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3756958461781515, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10915907375866793, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.70544783122922, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109159, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.616539, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 36, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4446090010890178, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.44451013572587883, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3250617644841643, "timing__setup__ws__corner:max_tt_025C_1v80": 12.05719380686493, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.325062, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.3614, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 35, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 26, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5914252588401788, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5913316670365559, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9059759865414321, "timing__setup__ws__corner:max_ss_100C_1v60": 7.9303073019703465, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.905976, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.419651, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 35, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3826402913935842, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.38225321212510127, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11492701560163154, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.613481394160383, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114927, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.426224, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 35, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 35, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7993, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7998, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000701075, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000681723, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000192917, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000681723, "design_powergrid__voltage__worst": 0.000681723, "design_powergrid__voltage__worst__net:VPWR": 1.7993, "design_powergrid__drop__worst": 0.000701075, "design_powergrid__drop__worst__net:VPWR": 0.000701075, "design_powergrid__voltage__worst__net:VGND": 0.000681723, "design_powergrid__drop__worst__net:VGND": 0.000681723, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.0002, "ir__drop__worst": 0.000701, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}