--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 578 paths analyzed, 138 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.420ns.
--------------------------------------------------------------------------------
Slack:                  15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=10)       3.288   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.468   myFSM/M_counter_q[14]
                                                       myFSM/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (0.986ns logic, 3.288ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=10)       3.288   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.438   myFSM/M_counter_q[14]
                                                       myFSM/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.956ns logic, 3.288ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.219ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=10)       3.288   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.413   myFSM/M_counter_q[14]
                                                       myFSM/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.219ns (0.931ns logic, 3.288ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=10)       3.288   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.410   myFSM/M_counter_q[14]
                                                       myFSM/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (0.928ns logic, 3.288ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.711 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y43.SR      net (fanout=10)       3.146   M_reset_cond_out
    SLICE_X10Y43.CLK     Tsrck                 0.429   myFSM/M_counter_q[22]
                                                       myFSM/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.947ns logic, 3.146ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y40.SR       net (fanout=10)       3.100   M_reset_cond_out
    SLICE_X9Y40.CLK      Tsrck                 0.468   myFSM/M_counter_q[10]
                                                       myFSM/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.986ns logic, 3.100ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  15.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.711 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y43.SR      net (fanout=10)       3.146   M_reset_cond_out
    SLICE_X10Y43.CLK     Tsrck                 0.418   myFSM/M_counter_q[22]
                                                       myFSM/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (0.936ns logic, 3.146ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y43.SR       net (fanout=10)       3.127   M_reset_cond_out
    SLICE_X9Y43.CLK      Tsrck                 0.438   myFSM/M_counter_q[25]
                                                       myFSM/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (0.956ns logic, 3.127ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y40.SR       net (fanout=10)       3.100   M_reset_cond_out
    SLICE_X9Y40.CLK      Tsrck                 0.438   myFSM/M_counter_q[10]
                                                       myFSM/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (0.956ns logic, 3.100ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.711 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y43.SR      net (fanout=10)       3.146   M_reset_cond_out
    SLICE_X10Y43.CLK     Tsrck                 0.395   myFSM/M_counter_q[22]
                                                       myFSM/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.913ns logic, 3.146ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.058ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y43.SR       net (fanout=10)       3.127   M_reset_cond_out
    SLICE_X9Y43.CLK      Tsrck                 0.413   myFSM/M_counter_q[25]
                                                       myFSM/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.058ns (0.931ns logic, 3.127ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y43.SR       net (fanout=10)       3.127   M_reset_cond_out
    SLICE_X9Y43.CLK      Tsrck                 0.410   myFSM/M_counter_q[25]
                                                       myFSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (0.928ns logic, 3.127ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.711 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y43.SR      net (fanout=10)       3.146   M_reset_cond_out
    SLICE_X10Y43.CLK     Tsrck                 0.381   myFSM/M_counter_q[22]
                                                       myFSM/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (0.899ns logic, 3.146ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y40.SR       net (fanout=10)       3.100   M_reset_cond_out
    SLICE_X9Y40.CLK      Tsrck                 0.413   myFSM/M_counter_q[10]
                                                       myFSM/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (0.931ns logic, 3.100ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y40.SR       net (fanout=10)       3.100   M_reset_cond_out
    SLICE_X9Y40.CLK      Tsrck                 0.410   myFSM/M_counter_q[10]
                                                       myFSM/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (0.928ns logic, 3.100ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_state_q_FSM_FFd2 (FF)
  Destination:          myFSM/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_state_q_FSM_FFd2 to myFSM/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.AQ       Tcko                  0.525   myFSM/M_state_q_FSM_FFd1
                                                       myFSM/M_state_q_FSM_FFd2
    SLICE_X6Y43.A2       net (fanout=15)       1.695   myFSM/M_state_q_FSM_FFd2
    SLICE_X6Y43.A        Tilo                  0.235   myFSM/Mmux_a1
                                                       myFSM/M_state_q_FSM_FFd5-In5
    SLICE_X8Y33.C3       net (fanout=1)        1.334   myFSM/M_state_q_FSM_FFd5-In6
    SLICE_X8Y33.CLK      Tas                   0.339   myFSM/M_state_q_FSM_FFd5
                                                       myFSM/M_state_q_FSM_FFd5-In7
                                                       myFSM/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.099ns logic, 3.029ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.709 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=10)       2.940   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.468   myFSM/M_counter_q[18]
                                                       myFSM/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (0.986ns logic, 2.940ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.709 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=10)       2.940   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.438   myFSM/M_counter_q[18]
                                                       myFSM/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (0.956ns logic, 2.940ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.709 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=10)       2.940   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.413   myFSM/M_counter_q[18]
                                                       myFSM/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (0.931ns logic, 2.940ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  15.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.709 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=10)       2.940   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.410   myFSM/M_counter_q[18]
                                                       myFSM/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (0.928ns logic, 2.940ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=10)       2.873   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.468   myFSM/M_counter_q[6]
                                                       myFSM/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (0.986ns logic, 2.873ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_state_q_FSM_FFd4 (FF)
  Destination:          myFSM/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.319 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_state_q_FSM_FFd4 to myFSM/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   myFSM/M_state_q_FSM_FFd4
                                                       myFSM/M_state_q_FSM_FFd4
    SLICE_X9Y38.B4       net (fanout=19)       1.053   myFSM/M_state_q_FSM_FFd4
    SLICE_X9Y38.B        Tilo                  0.259   myFSM/M_counter_q[2]
                                                       myFSM/M_state_q_FSM_FFd5-In11
    SLICE_X10Y43.D1      net (fanout=26)       1.839   myFSM/M_state_q_FSM_FFd5-In1
    SLICE_X10Y43.CLK     Tas                   0.349   myFSM/M_counter_q[22]
                                                       myFSM/Mmux_M_counter_d151
                                                       myFSM/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.038ns logic, 2.892ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=10)       2.873   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.438   myFSM/M_counter_q[6]
                                                       myFSM/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.956ns logic, 2.873ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_state_q_FSM_FFd4 (FF)
  Destination:          myFSM/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.319 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_state_q_FSM_FFd4 to myFSM/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   myFSM/M_state_q_FSM_FFd4
                                                       myFSM/M_state_q_FSM_FFd4
    SLICE_X9Y38.B4       net (fanout=19)       1.053   myFSM/M_state_q_FSM_FFd4
    SLICE_X9Y38.B        Tilo                  0.259   myFSM/M_counter_q[2]
                                                       myFSM/M_state_q_FSM_FFd5-In11
    SLICE_X10Y43.A1      net (fanout=26)       1.823   myFSM/M_state_q_FSM_FFd5-In1
    SLICE_X10Y43.CLK     Tas                   0.349   myFSM/M_counter_q[22]
                                                       myFSM/Mmux_M_counter_d111
                                                       myFSM/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.038ns logic, 2.876ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=10)       2.873   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.413   myFSM/M_counter_q[6]
                                                       myFSM/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (0.931ns logic, 2.873ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (0.705 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y39.SR       net (fanout=10)       2.873   M_reset_cond_out
    SLICE_X9Y39.CLK      Tsrck                 0.410   myFSM/M_counter_q[6]
                                                       myFSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.928ns logic, 2.873ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 0)
  Clock Path Skew:      -0.104ns (0.714 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=10)       2.831   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.450   myFSM/M_state_q_FSM_FFd1
                                                       myFSM/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.968ns logic, 2.831ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_state_q_FSM_FFd3 (FF)
  Destination:          myFSM/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.319 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_state_q_FSM_FFd3 to myFSM/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myFSM/M_state_q_FSM_FFd4
                                                       myFSM/M_state_q_FSM_FFd3
    SLICE_X9Y38.B1       net (fanout=18)       0.990   myFSM/M_state_q_FSM_FFd3
    SLICE_X9Y38.B        Tilo                  0.259   myFSM/M_counter_q[2]
                                                       myFSM/M_state_q_FSM_FFd5-In11
    SLICE_X10Y43.D1      net (fanout=26)       1.839   myFSM/M_state_q_FSM_FFd5-In1
    SLICE_X10Y43.CLK     Tas                   0.349   myFSM/M_counter_q[22]
                                                       myFSM/Mmux_M_counter_d151
                                                       myFSM/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (1.038ns logic, 2.829ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myFSM/M_state_q_FSM_FFd4 (FF)
  Destination:          myFSM/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myFSM/M_state_q_FSM_FFd4 to myFSM/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.430   myFSM/M_state_q_FSM_FFd4
                                                       myFSM/M_state_q_FSM_FFd4
    SLICE_X6Y43.A4       net (fanout=19)       1.536   myFSM/M_state_q_FSM_FFd4
    SLICE_X6Y43.A        Tilo                  0.235   myFSM/Mmux_a1
                                                       myFSM/M_state_q_FSM_FFd5-In5
    SLICE_X8Y33.C3       net (fanout=1)        1.334   myFSM/M_state_q_FSM_FFd5-In6
    SLICE_X8Y33.CLK      Tas                   0.339   myFSM/M_state_q_FSM_FFd5
                                                       myFSM/M_state_q_FSM_FFd5-In7
                                                       myFSM/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.004ns logic, 2.870ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myFSM/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 0)
  Clock Path Skew:      -0.104ns (0.714 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myFSM/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=10)       2.831   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.428   myFSM/M_state_q_FSM_FFd1
                                                       myFSM/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.946ns logic, 2.831ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_state_q_FSM_FFd5/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_state_q_FSM_FFd1/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myFSM/M_state_q_FSM_FFd1/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[22]/CLK
  Logical resource: myFSM/M_counter_q_19/CK
  Location pin: SLICE_X10Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[22]/CLK
  Logical resource: myFSM/M_counter_q_20/CK
  Location pin: SLICE_X10Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[22]/CLK
  Logical resource: myFSM/M_counter_q_21/CK
  Location pin: SLICE_X10Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[22]/CLK
  Logical resource: myFSM/M_counter_q_22/CK
  Location pin: SLICE_X10Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y11.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_last_q/CLK
  Logical resource: myFSM/edge_detector/M_last_q/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_state_q_FSM_FFd4/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_state_q_FSM_FFd4/CLK
  Logical resource: myFSM/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[2]/CLK
  Logical resource: myFSM/M_counter_q_0/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[2]/CLK
  Logical resource: myFSM/M_counter_q_1/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[2]/CLK
  Logical resource: myFSM/M_counter_q_2/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_3/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_4/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_5/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[6]/CLK
  Logical resource: myFSM/M_counter_q_6/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_7/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_8/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_9/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[10]/CLK
  Logical resource: myFSM/M_counter_q_10/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_11/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_12/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: myFSM/M_counter_q[14]/CLK
  Logical resource: myFSM/M_counter_q_13/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.420|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 578 paths, 0 nets, and 216 connections

Design statistics:
   Minimum period:   4.420ns{1}   (Maximum frequency: 226.244MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct  7 04:50:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



