
robot_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b4c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08008d30  08008d30  00018d30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090e4  080090e4  0002022c  2**0
                  CONTENTS
  4 .ARM          00000008  080090e4  080090e4  000190e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090ec  080090ec  0002022c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090ec  080090ec  000190ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090f0  080090f0  000190f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  080090f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a4  2000022c  08009320  0002022c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d0  08009320  000206d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d65  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a46  00000000  00000000  0003a004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001458  00000000  00000000  0003da50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb2  00000000  00000000  0003eea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028b3c  00000000  00000000  0003fe5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b385  00000000  00000000  00068996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010573e  00000000  00000000  00083d1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006310  00000000  00000000  0018945c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0018f76c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000022c 	.word	0x2000022c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008d14 	.word	0x08008d14

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000230 	.word	0x20000230
 800021c:	08008d14 	.word	0x08008d14

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b970 	b.w	8000f90 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	460d      	mov	r5, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	460f      	mov	r7, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4694      	mov	ip, r2
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0xe2>
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	b143      	cbz	r3, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	f1c3 0220 	rsb	r2, r3, #32
 8000cec:	409f      	lsls	r7, r3
 8000cee:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	409c      	lsls	r4, r3
 8000cf6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cfa:	fa1f f58c 	uxth.w	r5, ip
 8000cfe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d02:	0c22      	lsrs	r2, r4, #16
 8000d04:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0c:	fb01 f005 	mul.w	r0, r1, r5
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d14:	eb1c 0202 	adds.w	r2, ip, r2
 8000d18:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d1c:	f080 811c 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d20:	4290      	cmp	r0, r2
 8000d22:	f240 8119 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d26:	3902      	subs	r1, #2
 8000d28:	4462      	add	r2, ip
 8000d2a:	1a12      	subs	r2, r2, r0
 8000d2c:	b2a4      	uxth	r4, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3a:	fb00 f505 	mul.w	r5, r0, r5
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x90>
 8000d42:	eb1c 0404 	adds.w	r4, ip, r4
 8000d46:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4a:	f080 8107 	bcs.w	8000f5c <__udivmoddi4+0x294>
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	f240 8104 	bls.w	8000f5c <__udivmoddi4+0x294>
 8000d54:	4464      	add	r4, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5c:	1b64      	subs	r4, r4, r5
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11e      	cbz	r6, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40dc      	lsrs	r4, r3
 8000d64:	2300      	movs	r3, #0
 8000d66:	e9c6 4300 	strd	r4, r3, [r6]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0xbc>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80ed 	beq.w	8000f52 <__udivmoddi4+0x28a>
 8000d78:	2100      	movs	r1, #0
 8000d7a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	fab3 f183 	clz	r1, r3
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	d149      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d8c:	42ab      	cmp	r3, r5
 8000d8e:	d302      	bcc.n	8000d96 <__udivmoddi4+0xce>
 8000d90:	4282      	cmp	r2, r0
 8000d92:	f200 80f8 	bhi.w	8000f86 <__udivmoddi4+0x2be>
 8000d96:	1a84      	subs	r4, r0, r2
 8000d98:	eb65 0203 	sbc.w	r2, r5, r3
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d0e2      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	e9c6 4700 	strd	r4, r7, [r6]
 8000da8:	e7df      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000daa:	b902      	cbnz	r2, 8000dae <__udivmoddi4+0xe6>
 8000dac:	deff      	udf	#255	; 0xff
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000db8:	1a8a      	subs	r2, r1, r2
 8000dba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dbe:	fa1f fe8c 	uxth.w	lr, ip
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dc8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dcc:	0c22      	lsrs	r2, r4, #16
 8000dce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dd2:	fb0e f005 	mul.w	r0, lr, r5
 8000dd6:	4290      	cmp	r0, r2
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x124>
 8000dda:	eb1c 0202 	adds.w	r2, ip, r2
 8000dde:	f105 38ff 	add.w	r8, r5, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4290      	cmp	r0, r2
 8000de6:	f200 80cb 	bhi.w	8000f80 <__udivmoddi4+0x2b8>
 8000dea:	4645      	mov	r5, r8
 8000dec:	1a12      	subs	r2, r2, r0
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000df4:	fb07 2210 	mls	r2, r7, r0, r2
 8000df8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x14e>
 8000e04:	eb1c 0404 	adds.w	r4, ip, r4
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x14c>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f200 80bb 	bhi.w	8000f8a <__udivmoddi4+0x2c2>
 8000e14:	4610      	mov	r0, r2
 8000e16:	eba4 040e 	sub.w	r4, r4, lr
 8000e1a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e1e:	e79f      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e20:	f1c1 0720 	rsb	r7, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e2e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e32:	fa20 f307 	lsr.w	r3, r0, r7
 8000e36:	40fd      	lsrs	r5, r7
 8000e38:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	fb09 5518 	mls	r5, r9, r8, r5
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e50:	fb08 f50e 	mul.w	r5, r8, lr
 8000e54:	42a5      	cmp	r5, r4
 8000e56:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e68:	f080 8088 	bcs.w	8000f7c <__udivmoddi4+0x2b4>
 8000e6c:	42a5      	cmp	r5, r4
 8000e6e:	f240 8085 	bls.w	8000f7c <__udivmoddi4+0x2b4>
 8000e72:	f1a8 0802 	sub.w	r8, r8, #2
 8000e76:	4464      	add	r4, ip
 8000e78:	1b64      	subs	r4, r4, r5
 8000e7a:	b29d      	uxth	r5, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e88:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e98:	d26c      	bcs.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	d96a      	bls.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ea6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	42ac      	cmp	r4, r5
 8000eb0:	46c8      	mov	r8, r9
 8000eb2:	46ae      	mov	lr, r5
 8000eb4:	d356      	bcc.n	8000f64 <__udivmoddi4+0x29c>
 8000eb6:	d053      	beq.n	8000f60 <__udivmoddi4+0x298>
 8000eb8:	b156      	cbz	r6, 8000ed0 <__udivmoddi4+0x208>
 8000eba:	ebb0 0208 	subs.w	r2, r0, r8
 8000ebe:	eb64 040e 	sbc.w	r4, r4, lr
 8000ec2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ec6:	40ca      	lsrs	r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	4317      	orrs	r7, r2
 8000ecc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed8:	f1c3 0120 	rsb	r1, r3, #32
 8000edc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ee0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ee4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ee8:	409d      	lsls	r5, r3
 8000eea:	432a      	orrs	r2, r5
 8000eec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef0:	fa1f fe8c 	uxth.w	lr, ip
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1510 	mls	r5, r7, r0, r1
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f02:	fb00 f50e 	mul.w	r5, r0, lr
 8000f06:	428d      	cmp	r5, r1
 8000f08:	fa04 f403 	lsl.w	r4, r4, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x258>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f16:	d22f      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f18:	428d      	cmp	r5, r1
 8000f1a:	d92d      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4461      	add	r1, ip
 8000f20:	1b49      	subs	r1, r1, r5
 8000f22:	b292      	uxth	r2, r2
 8000f24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f28:	fb07 1115 	mls	r1, r7, r5, r1
 8000f2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f30:	fb05 f10e 	mul.w	r1, r5, lr
 8000f34:	4291      	cmp	r1, r2
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x282>
 8000f38:	eb1c 0202 	adds.w	r2, ip, r2
 8000f3c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f40:	d216      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000f42:	4291      	cmp	r1, r2
 8000f44:	d914      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000f46:	3d02      	subs	r5, #2
 8000f48:	4462      	add	r2, ip
 8000f4a:	1a52      	subs	r2, r2, r1
 8000f4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f50:	e738      	b.n	8000dc4 <__udivmoddi4+0xfc>
 8000f52:	4631      	mov	r1, r6
 8000f54:	4630      	mov	r0, r6
 8000f56:	e708      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000f58:	4639      	mov	r1, r7
 8000f5a:	e6e6      	b.n	8000d2a <__udivmoddi4+0x62>
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	e6fb      	b.n	8000d58 <__udivmoddi4+0x90>
 8000f60:	4548      	cmp	r0, r9
 8000f62:	d2a9      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f64:	ebb9 0802 	subs.w	r8, r9, r2
 8000f68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	e7a3      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f70:	4645      	mov	r5, r8
 8000f72:	e7ea      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f74:	462b      	mov	r3, r5
 8000f76:	e794      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f78:	4640      	mov	r0, r8
 8000f7a:	e7d1      	b.n	8000f20 <__udivmoddi4+0x258>
 8000f7c:	46d0      	mov	r8, sl
 8000f7e:	e77b      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f80:	3d02      	subs	r5, #2
 8000f82:	4462      	add	r2, ip
 8000f84:	e732      	b.n	8000dec <__udivmoddi4+0x124>
 8000f86:	4608      	mov	r0, r1
 8000f88:	e70a      	b.n	8000da0 <__udivmoddi4+0xd8>
 8000f8a:	4464      	add	r4, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e742      	b.n	8000e16 <__udivmoddi4+0x14e>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b094      	sub	sp, #80	; 0x50
 8000f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9a:	f107 0318 	add.w	r3, r7, #24
 8000f9e:	2238      	movs	r2, #56	; 0x38
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f005 ff65 	bl	8006e72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
 8000fb4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f001 fb8a 	bl	80026d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc6:	2340      	movs	r3, #64	; 0x40
 8000fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000fd2:	2304      	movs	r3, #4
 8000fd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000fd6:	2355      	movs	r3, #85	; 0x55
 8000fd8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe6:	f107 0318 	add.w	r3, r7, #24
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 fc24 	bl	8002838 <HAL_RCC_OscConfig>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000ff6:	f000 fce9 	bl	80019cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffa:	230f      	movs	r3, #15
 8000ffc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ffe:	2303      	movs	r3, #3
 8001000:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2104      	movs	r1, #4
 8001012:	4618      	mov	r0, r3
 8001014:	f001 ff22 	bl	8002e5c <HAL_RCC_ClockConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800101e:	f000 fcd5 	bl	80019cc <Error_Handler>
  }
}
 8001022:	bf00      	nop
 8001024:	3750      	adds	r7, #80	; 0x50
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <MX_GPIO_Init>:

#include "gpio_configuration.h"


void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	; 0x28
 8001030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001042:	4b2f      	ldr	r3, [pc, #188]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001046:	4a2e      	ldr	r2, [pc, #184]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800104e:	4b2c      	ldr	r3, [pc, #176]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	613b      	str	r3, [r7, #16]
 8001058:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800105a:	4b29      	ldr	r3, [pc, #164]	; (8001100 <MX_GPIO_Init+0xd4>)
 800105c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800105e:	4a28      	ldr	r2, [pc, #160]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001060:	f043 0320 	orr.w	r3, r3, #32
 8001064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001066:	4b26      	ldr	r3, [pc, #152]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106a:	f003 0320 	and.w	r3, r3, #32
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	4b23      	ldr	r3, [pc, #140]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001076:	4a22      	ldr	r2, [pc, #136]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800107e:	4b20      	ldr	r3, [pc, #128]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <MX_GPIO_Init+0xd4>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108e:	4a1c      	ldr	r2, [pc, #112]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001090:	f043 0302 	orr.w	r3, r3, #2
 8001094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001096:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <MX_GPIO_Init+0xd4>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2123      	movs	r1, #35	; 0x23
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010aa:	f001 faf9 	bl	80026a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010b4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	480f      	ldr	r0, [pc, #60]	; (8001104 <MX_GPIO_Init+0xd8>)
 80010c6:	f001 f969 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 80010ca:	2323      	movs	r3, #35	; 0x23
 80010cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ce:	2301      	movs	r3, #1
 80010d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e4:	f001 f95a 	bl	800239c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2100      	movs	r1, #0
 80010ec:	2028      	movs	r0, #40	; 0x28
 80010ee:	f001 f92d 	bl	800234c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010f2:	2028      	movs	r0, #40	; 0x28
 80010f4:	f001 f944 	bl	8002380 <HAL_NVIC_EnableIRQ>

}
 80010f8:	bf00      	nop
 80010fa:	3728      	adds	r7, #40	; 0x28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40021000 	.word	0x40021000
 8001104:	48000800 	.word	0x48000800

08001108 <MX_TIM1_Init>:




void MX_TIM1_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b09c      	sub	sp, #112	; 0x70
 800110c:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800110e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800111c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001128:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
 8001138:	615a      	str	r2, [r3, #20]
 800113a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	2234      	movs	r2, #52	; 0x34
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f005 fe95 	bl	8006e72 <memset>

  htim1.Instance = TIM1;
 8001148:	4b57      	ldr	r3, [pc, #348]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800114a:	4a58      	ldr	r2, [pc, #352]	; (80012ac <MX_TIM1_Init+0x1a4>)
 800114c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 172000-1;
 800114e:	4b56      	ldr	r3, [pc, #344]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001150:	4a57      	ldr	r2, [pc, #348]	; (80012b0 <MX_TIM1_Init+0x1a8>)
 8001152:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001154:	4b54      	ldr	r3, [pc, #336]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 800115a:	4b53      	ldr	r3, [pc, #332]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800115c:	2263      	movs	r2, #99	; 0x63
 800115e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001160:	4b51      	ldr	r3, [pc, #324]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001162:	2200      	movs	r2, #0
 8001164:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001166:	4b50      	ldr	r3, [pc, #320]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001168:	2200      	movs	r2, #0
 800116a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116c:	4b4e      	ldr	r3, [pc, #312]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001172:	484d      	ldr	r0, [pc, #308]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001174:	f002 fb0e 	bl	8003794 <HAL_TIM_Base_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800117e:	f000 fc25 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001186:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001188:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800118c:	4619      	mov	r1, r3
 800118e:	4846      	ldr	r0, [pc, #280]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001190:	f003 f94c 	bl	800442c <HAL_TIM_ConfigClockSource>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800119a:	f000 fc17 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800119e:	4842      	ldr	r0, [pc, #264]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 80011a0:	f002 fc38 	bl	8003a14 <HAL_TIM_PWM_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80011aa:	f000 fc0f 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ae:	2300      	movs	r3, #0
 80011b0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011b2:	2300      	movs	r3, #0
 80011b4:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b6:	2300      	movs	r3, #0
 80011b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011be:	4619      	mov	r1, r3
 80011c0:	4839      	ldr	r0, [pc, #228]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 80011c2:	f003 ff11 	bl	8004fe8 <HAL_TIMEx_MasterConfigSynchronization>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80011cc:	f000 fbfe 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011d0:	2360      	movs	r3, #96	; 0x60
 80011d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011d8:	2300      	movs	r3, #0
 80011da:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011dc:	2300      	movs	r3, #0
 80011de:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011e4:	2300      	movs	r3, #0
 80011e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011e8:	2300      	movs	r3, #0
 80011ea:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011f0:	2200      	movs	r2, #0
 80011f2:	4619      	mov	r1, r3
 80011f4:	482c      	ldr	r0, [pc, #176]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 80011f6:	f003 f805 	bl	8004204 <HAL_TIM_PWM_ConfigChannel>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001200:	f000 fbe4 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001204:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001208:	2204      	movs	r2, #4
 800120a:	4619      	mov	r1, r3
 800120c:	4826      	ldr	r0, [pc, #152]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800120e:	f002 fff9 	bl	8004204 <HAL_TIM_PWM_ConfigChannel>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8001218:	f000 fbd8 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800121c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001220:	2208      	movs	r2, #8
 8001222:	4619      	mov	r1, r3
 8001224:	4820      	ldr	r0, [pc, #128]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 8001226:	f002 ffed 	bl	8004204 <HAL_TIM_PWM_ConfigChannel>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001230:	f000 fbcc 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001234:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001238:	220c      	movs	r2, #12
 800123a:	4619      	mov	r1, r3
 800123c:	481a      	ldr	r0, [pc, #104]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800123e:	f002 ffe1 	bl	8004204 <HAL_TIM_PWM_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001248:	f000 fbc0 	bl	80019cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001250:	2300      	movs	r3, #0
 8001252:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001254:	2300      	movs	r3, #0
 8001256:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001260:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001264:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001272:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001276:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800127c:	2300      	movs	r3, #0
 800127e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4807      	ldr	r0, [pc, #28]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800128a:	f003 ff43 	bl	8005114 <HAL_TIMEx_ConfigBreakDeadTime>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 8001294:	f000 fb9a 	bl	80019cc <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8001298:	4803      	ldr	r0, [pc, #12]	; (80012a8 <MX_TIM1_Init+0x1a0>)
 800129a:	f000 fd89 	bl	8001db0 <HAL_TIM_MspPostInit>

}
 800129e:	bf00      	nop
 80012a0:	3770      	adds	r7, #112	; 0x70
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000248 	.word	0x20000248
 80012ac:	40012c00 	.word	0x40012c00
 80012b0:	00029fdf 	.word	0x00029fdf

080012b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM4_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08c      	sub	sp, #48	; 0x30
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012ba:	f107 030c 	add.w	r3, r7, #12
 80012be:	2224      	movs	r2, #36	; 0x24
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f005 fdd5 	bl	8006e72 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	463b      	mov	r3, r7
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012d2:	4b21      	ldr	r3, [pc, #132]	; (8001358 <MX_TIM4_Init+0xa4>)
 80012d4:	4a21      	ldr	r2, [pc, #132]	; (800135c <MX_TIM4_Init+0xa8>)
 80012d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80012d8:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <MX_TIM4_Init+0xa4>)
 80012da:	2200      	movs	r2, #0
 80012dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012de:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <MX_TIM4_Init+0xa4>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80012e4:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <MX_TIM4_Init+0xa4>)
 80012e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <MX_TIM4_Init+0xa4>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012f2:	4b19      	ldr	r3, [pc, #100]	; (8001358 <MX_TIM4_Init+0xa4>)
 80012f4:	2280      	movs	r2, #128	; 0x80
 80012f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012f8:	2303      	movs	r3, #3
 80012fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001300:	2301      	movs	r3, #1
 8001302:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001308:	230a      	movs	r3, #10
 800130a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001310:	2301      	movs	r3, #1
 8001312:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	4619      	mov	r1, r3
 8001322:	480d      	ldr	r0, [pc, #52]	; (8001358 <MX_TIM4_Init+0xa4>)
 8001324:	f002 fcea 	bl	8003cfc <HAL_TIM_Encoder_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800132e:	f000 fb4d 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001332:	2300      	movs	r3, #0
 8001334:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001336:	2300      	movs	r3, #0
 8001338:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800133a:	463b      	mov	r3, r7
 800133c:	4619      	mov	r1, r3
 800133e:	4806      	ldr	r0, [pc, #24]	; (8001358 <MX_TIM4_Init+0xa4>)
 8001340:	f003 fe52 	bl	8004fe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800134a:	f000 fb3f 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	3730      	adds	r7, #48	; 0x30
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000294 	.word	0x20000294
 800135c:	40000800 	.word	0x40000800

08001360 <MX_TIM7_Init>:
  /* USER CODE END TIM5_Init 2 */

}

void MX_TIM7_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_TIM7_Init+0x64>)
 8001372:	4a15      	ldr	r2, [pc, #84]	; (80013c8 <MX_TIM7_Init+0x68>)
 8001374:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 170-1;
 8001376:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <MX_TIM7_Init+0x64>)
 8001378:	22a9      	movs	r2, #169	; 0xa9
 800137a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <MX_TIM7_Init+0x64>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <MX_TIM7_Init+0x64>)
 8001384:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001388:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_TIM7_Init+0x64>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001390:	480c      	ldr	r0, [pc, #48]	; (80013c4 <MX_TIM7_Init+0x64>)
 8001392:	f002 f9ff 	bl	8003794 <HAL_TIM_Base_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800139c:	f000 fb16 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_TIM7_Init+0x64>)
 80013ae:	f003 fe1b 	bl	8004fe8 <HAL_TIMEx_MasterConfigSynchronization>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80013b8:	f000 fb08 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	200002e0 	.word	0x200002e0
 80013c8:	40001400 	.word	0x40001400

080013cc <MX_TIM8_Init>:

void MX_TIM8_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08c      	sub	sp, #48	; 0x30
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013d2:	f107 030c 	add.w	r3, r7, #12
 80013d6:	2224      	movs	r2, #36	; 0x24
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f005 fd49 	bl	8006e72 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	463b      	mov	r3, r7
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013ea:	4b23      	ldr	r3, [pc, #140]	; (8001478 <MX_TIM8_Init+0xac>)
 80013ec:	4a23      	ldr	r2, [pc, #140]	; (800147c <MX_TIM8_Init+0xb0>)
 80013ee:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013f0:	4b21      	ldr	r3, [pc, #132]	; (8001478 <MX_TIM8_Init+0xac>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f6:	4b20      	ldr	r3, [pc, #128]	; (8001478 <MX_TIM8_Init+0xac>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80013fc:	4b1e      	ldr	r3, [pc, #120]	; (8001478 <MX_TIM8_Init+0xac>)
 80013fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001402:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001404:	4b1c      	ldr	r3, [pc, #112]	; (8001478 <MX_TIM8_Init+0xac>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800140a:	4b1b      	ldr	r3, [pc, #108]	; (8001478 <MX_TIM8_Init+0xac>)
 800140c:	2200      	movs	r2, #0
 800140e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001410:	4b19      	ldr	r3, [pc, #100]	; (8001478 <MX_TIM8_Init+0xac>)
 8001412:	2200      	movs	r2, #0
 8001414:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001416:	2303      	movs	r3, #3
 8001418:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800141e:	2301      	movs	r3, #1
 8001420:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800142e:	2301      	movs	r3, #1
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800143a:	f107 030c 	add.w	r3, r7, #12
 800143e:	4619      	mov	r1, r3
 8001440:	480d      	ldr	r0, [pc, #52]	; (8001478 <MX_TIM8_Init+0xac>)
 8001442:	f002 fc5b 	bl	8003cfc <HAL_TIM_Encoder_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 800144c:	f000 fabe 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001450:	2300      	movs	r3, #0
 8001452:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800145c:	463b      	mov	r3, r7
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	; (8001478 <MX_TIM8_Init+0xac>)
 8001462:	f003 fdc1 	bl	8004fe8 <HAL_TIMEx_MasterConfigSynchronization>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800146c:	f000 faae 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	3730      	adds	r7, #48	; 0x30
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	2000032c 	.word	0x2000032c
 800147c:	40013400 	.word	0x40013400

08001480 <MX_LPUART1_UART_Init>:

 UART_HandleTypeDef huart1;
 UART_HandleTypeDef hlpuart1;

void MX_LPUART1_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8001484:	4b21      	ldr	r3, [pc, #132]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 8001486:	4a22      	ldr	r2, [pc, #136]	; (8001510 <MX_LPUART1_UART_Init+0x90>)
 8001488:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800148a:	4b20      	ldr	r3, [pc, #128]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 800148c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001490:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b1e      	ldr	r3, [pc, #120]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b1c      	ldr	r3, [pc, #112]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800149e:	4b1b      	ldr	r3, [pc, #108]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b19      	ldr	r3, [pc, #100]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b18      	ldr	r3, [pc, #96]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b0:	4b16      	ldr	r3, [pc, #88]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014b6:	4b15      	ldr	r3, [pc, #84]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80014c2:	4812      	ldr	r0, [pc, #72]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014c4:	f003 ff00 	bl	80052c8 <HAL_UART_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80014ce:	f000 fa7d 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014d2:	2100      	movs	r1, #0
 80014d4:	480d      	ldr	r0, [pc, #52]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014d6:	f004 fc9b 	bl	8005e10 <HAL_UARTEx_SetTxFifoThreshold>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80014e0:	f000 fa74 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e4:	2100      	movs	r1, #0
 80014e6:	4809      	ldr	r0, [pc, #36]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014e8:	f004 fcd0 	bl	8005e8c <HAL_UARTEx_SetRxFifoThreshold>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80014f2:	f000 fa6b 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	; (800150c <MX_LPUART1_UART_Init+0x8c>)
 80014f8:	f004 fc51 	bl	8005d9e <HAL_UARTEx_DisableFifoMode>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001502:	f000 fa63 	bl	80019cc <Error_Handler>
  }
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	2000040c 	.word	0x2000040c
 8001510:	40008000 	.word	0x40008000

08001514 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001518:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 800151a:	4a23      	ldr	r2, [pc, #140]	; (80015a8 <MX_USART1_UART_Init+0x94>)
 800151c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800151e:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001532:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800154a:	4b16      	ldr	r3, [pc, #88]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001550:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001556:	4b13      	ldr	r3, [pc, #76]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800155c:	4811      	ldr	r0, [pc, #68]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 800155e:	f003 feb3 	bl	80052c8 <HAL_UART_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001568:	f000 fa30 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800156c:	2100      	movs	r1, #0
 800156e:	480d      	ldr	r0, [pc, #52]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001570:	f004 fc4e 	bl	8005e10 <HAL_UARTEx_SetTxFifoThreshold>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800157a:	f000 fa27 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800157e:	2100      	movs	r1, #0
 8001580:	4808      	ldr	r0, [pc, #32]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001582:	f004 fc83 	bl	8005e8c <HAL_UARTEx_SetRxFifoThreshold>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800158c:	f000 fa1e 	bl	80019cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001590:	4804      	ldr	r0, [pc, #16]	; (80015a4 <MX_USART1_UART_Init+0x90>)
 8001592:	f004 fc04 	bl	8005d9e <HAL_UARTEx_DisableFifoMode>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800159c:	f000 fa16 	bl	80019cc <Error_Handler>
  }

}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000378 	.word	0x20000378
 80015a8:	40013800 	.word	0x40013800

080015ac <L298N_update_pwm>:

#include "L298N_driver.h"
#include "timers_configuration.h"

void L298N_update_pwm(L298N_driver* L298_driver, int pwm_count)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d105      	bne.n	80015ca <L298N_update_pwm+0x1e>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	635a      	str	r2, [r3, #52]	; 0x34


}
 80015c8:	e02c      	b.n	8001624 <L298N_update_pwm+0x78>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b04      	cmp	r3, #4
 80015d0:	d105      	bne.n	80015de <L298N_update_pwm+0x32>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	6393      	str	r3, [r2, #56]	; 0x38
}
 80015dc:	e022      	b.n	8001624 <L298N_update_pwm+0x78>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d105      	bne.n	80015f2 <L298N_update_pwm+0x46>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80015f0:	e018      	b.n	8001624 <L298N_update_pwm+0x78>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2b0c      	cmp	r3, #12
 80015f8:	d105      	bne.n	8001606 <L298N_update_pwm+0x5a>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001604:	e00e      	b.n	8001624 <L298N_update_pwm+0x78>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2b10      	cmp	r3, #16
 800160c:	d105      	bne.n	800161a <L298N_update_pwm+0x6e>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	6493      	str	r3, [r2, #72]	; 0x48
}
 8001618:	e004      	b.n	8001624 <L298N_update_pwm+0x78>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, pwm_count);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <L298N_set_input_configuration>:


void L298N_set_input_configuration(L298N_driver* L298_driver, E_L298N_MODE l298n_mode)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	70fb      	strb	r3, [r7, #3]

	if(l298n_mode == FORWARD)
 800163c:	78fb      	ldrb	r3, [r7, #3]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d110      	bne.n	8001664 <L298N_set_input_configuration+0x34>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_SET);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6898      	ldr	r0, [r3, #8]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	899b      	ldrh	r3, [r3, #12]
 800164a:	2201      	movs	r2, #1
 800164c:	4619      	mov	r1, r3
 800164e:	f001 f827 	bl	80026a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6918      	ldr	r0, [r3, #16]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	8a9b      	ldrh	r3, [r3, #20]
 800165a:	2200      	movs	r2, #0
 800165c:	4619      	mov	r1, r3
 800165e:	f001 f81f 	bl	80026a0 <HAL_GPIO_WritePin>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
	}

}
 8001662:	e026      	b.n	80016b2 <L298N_set_input_configuration+0x82>
	}else if(l298n_mode == BACKWARD)
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d110      	bne.n	800168c <L298N_set_input_configuration+0x5c>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6898      	ldr	r0, [r3, #8]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	899b      	ldrh	r3, [r3, #12]
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	f001 f813 	bl	80026a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_SET);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6918      	ldr	r0, [r3, #16]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	8a9b      	ldrh	r3, [r3, #20]
 8001682:	2201      	movs	r2, #1
 8001684:	4619      	mov	r1, r3
 8001686:	f001 f80b 	bl	80026a0 <HAL_GPIO_WritePin>
}
 800168a:	e012      	b.n	80016b2 <L298N_set_input_configuration+0x82>
	else if(l298n_mode == STOP)
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10f      	bne.n	80016b2 <L298N_set_input_configuration+0x82>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6898      	ldr	r0, [r3, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	899b      	ldrh	r3, [r3, #12]
 800169a:	2200      	movs	r2, #0
 800169c:	4619      	mov	r1, r3
 800169e:	f000 ffff 	bl	80026a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6918      	ldr	r0, [r3, #16]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	8a9b      	ldrh	r3, [r3, #20]
 80016aa:	2200      	movs	r2, #0
 80016ac:	4619      	mov	r1, r3
 80016ae:	f000 fff7 	bl	80026a0 <HAL_GPIO_WritePin>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <update_encoder_info>:
 *      Author: pawel
 */

#include "encoder_driver.h"

void update_encoder_info(EncoderInfo* encoder_info){
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]

	encoder_info->last_counter_value = encoder_info->counter_value;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	889a      	ldrh	r2, [r3, #4]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	80da      	strh	r2, [r3, #6]
	encoder_info->counter_value = __HAL_TIM_GET_COUNTER(encoder_info->encoder_timer);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	b29a      	uxth	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	809a      	strh	r2, [r3, #4]

}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <update_position>:
#include "motor_driver.h"
#include "timers_configuration.h"
#include "engine_features.h"

void update_position(MotorInfo* eng_info)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]

	eng_info->last_position = eng_info->position;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
	EncoderInfo* encoder_info = eng_info->encoder_info;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f8:	61bb      	str	r3, [r7, #24]
	update_encoder_info(encoder_info);
 80016fa:	69b8      	ldr	r0, [r7, #24]
 80016fc:	f7ff ffdd 	bl	80016ba <update_encoder_info>
	int16_t encoder_diff = encoder_info->counter_value - encoder_info->last_counter_value;
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	889a      	ldrh	r2, [r3, #4]
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	88db      	ldrh	r3, [r3, #6]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	b29b      	uxth	r3, r3
 800170c:	82fb      	strh	r3, [r7, #22]
	int16_t position_change = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	83fb      	strh	r3, [r7, #30]
	//encoder increase
	if (encoder_diff > 0){
 8001712:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001716:	2b00      	cmp	r3, #0
 8001718:	dd1f      	ble.n	800175a <update_position+0x76>

		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0310 	and.w	r3, r3, #16
 8001726:	2b10      	cmp	r3, #16
 8001728:	d114      	bne.n	8001754 <update_position+0x70>

			uint16_t postreload_count = abs(encoder_info->counter_value - __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer));
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	889b      	ldrh	r3, [r3, #4]
 800172e:	461a      	mov	r2, r3
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	bfb8      	it	lt
 800173e:	425b      	neglt	r3, r3
 8001740:	81fb      	strh	r3, [r7, #14]
			position_change = -(encoder_info->last_counter_value + postreload_count); //- because its decreasing
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	88da      	ldrh	r2, [r3, #6]
 8001746:	89fb      	ldrh	r3, [r7, #14]
 8001748:	4413      	add	r3, r2
 800174a:	b29b      	uxth	r3, r3
 800174c:	425b      	negs	r3, r3
 800174e:	b29b      	uxth	r3, r3
 8001750:	83fb      	strh	r3, [r7, #30]
 8001752:	e023      	b.n	800179c <update_position+0xb8>

		}else{
			position_change = encoder_diff;
 8001754:	8afb      	ldrh	r3, [r7, #22]
 8001756:	83fb      	strh	r3, [r7, #30]
 8001758:	e020      	b.n	800179c <update_position+0xb8>
		}
	}else if(encoder_diff < 0) //encoder decrease
 800175a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800175e:	2b00      	cmp	r3, #0
 8001760:	da1c      	bge.n	800179c <update_position+0xb8>
	{
		if (!__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	2b10      	cmp	r3, #16
 8001770:	d012      	beq.n	8001798 <update_position+0xb4>

			int16_t postreload_count = encoder_info->counter_value;
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	889b      	ldrh	r3, [r3, #4]
 8001776:	82bb      	strh	r3, [r7, #20]
			int16_t prereload_count = __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer) - encoder_info->last_counter_value;
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001780:	b29a      	uxth	r2, r3
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	88db      	ldrh	r3, [r3, #6]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	b29b      	uxth	r3, r3
 800178a:	827b      	strh	r3, [r7, #18]
			int16_t position_change = postreload_count + prereload_count;
 800178c:	8aba      	ldrh	r2, [r7, #20]
 800178e:	8a7b      	ldrh	r3, [r7, #18]
 8001790:	4413      	add	r3, r2
 8001792:	b29b      	uxth	r3, r3
 8001794:	823b      	strh	r3, [r7, #16]
 8001796:	e001      	b.n	800179c <update_position+0xb8>

		}else{
			position_change = encoder_diff;
 8001798:	8afb      	ldrh	r3, [r7, #22]
 800179a:	83fb      	strh	r3, [r7, #30]
		}
	}

	float position_change_rad = convert_to_radians(position_change);
 800179c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f000 f841 	bl	8001828 <convert_to_radians>
 80017a6:	ed87 0a02 	vstr	s0, [r7, #8]
	eng_info->position = eng_info->last_position - position_change_rad;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80017b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80017b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

}
 80017be:	bf00      	nop
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <update_velocity>:



void update_velocity(MotorInfo* eng_info){
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b084      	sub	sp, #16
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]

	float rotary_displacement_ = rotary_displacement(eng_info);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 f816 	bl	8001800 <rotary_displacement>
 80017d4:	ed87 0a03 	vstr	s0, [r7, #12]
	float updater_timer_periods = CountPeriodS(eng_info->engine_updater_tim);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017dc:	4618      	mov	r0, r3
 80017de:	f000 f857 	bl	8001890 <CountPeriodS>
 80017e2:	ed87 0a02 	vstr	s0, [r7, #8]

	eng_info->measured_velocity = (float)rotary_displacement_ /updater_timer_periods;
 80017e6:	edd7 6a03 	vldr	s13, [r7, #12]
 80017ea:	ed97 7a02 	vldr	s14, [r7, #8]
 80017ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	edc3 7a00 	vstr	s15, [r3]

}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <rotary_displacement>:


float rotary_displacement(MotorInfo* eng_info){
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

	return eng_info->position - eng_info->last_position;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001814:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001818:	eeb0 0a67 	vmov.f32	s0, s15
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <convert_to_radians>:
 *      Author: pawel
 */

#include "engine_features.h"

float convert_to_radians(int32_t enc_position){
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

	return 2* M_PI * (float)enc_position / (float) ONE_ROTATION_TICKS;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	ee07 3a90 	vmov	s15, r3
 8001836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800183a:	ee17 0a90 	vmov	r0, s15
 800183e:	f7fe feab 	bl	8000598 <__aeabi_f2d>
 8001842:	a30f      	add	r3, pc, #60	; (adr r3, 8001880 <convert_to_radians+0x58>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7fe fefe 	bl	8000648 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	a30c      	add	r3, pc, #48	; (adr r3, 8001888 <convert_to_radians+0x60>)
 8001856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185a:	f7ff f81f 	bl	800089c <__aeabi_ddiv>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f7ff f9c7 	bl	8000bf8 <__aeabi_d2f>
 800186a:	4603      	mov	r3, r0
 800186c:	ee07 3a90 	vmov	s15, r3

}
 8001870:	eeb0 0a67 	vmov.f32	s0, s15
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	f3af 8000 	nop.w
 8001880:	54442d18 	.word	0x54442d18
 8001884:	401921fb 	.word	0x401921fb
 8001888:	00000000 	.word	0x00000000
 800188c:	40ae6400 	.word	0x40ae6400

08001890 <CountPeriodS>:
 */

#include "timers_feature.h"

// Funkcja obliczajca okres w sekundach
float CountPeriodS(TIM_HandleTypeDef *htim) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
    uint32_t prescaler = htim->Init.Prescaler;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	617b      	str	r3, [r7, #20]
    uint32_t period = htim->Init.Period;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	613b      	str	r3, [r7, #16]
    uint32_t clock_freq = HAL_RCC_GetHCLKFreq();
 80018a4:	f001 fc78 	bl	8003198 <HAL_RCC_GetHCLKFreq>
 80018a8:	60f8      	str	r0, [r7, #12]

    float period_seconds = (float)(prescaler * period) / (float)clock_freq;
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	fb02 f303 	mul.w	r3, r2, r3
 80018b2:	ee07 3a90 	vmov	s15, r3
 80018b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c8:	edc7 7a02 	vstr	s15, [r7, #8]

    return period_seconds;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	ee07 3a90 	vmov	s15, r3
}
 80018d2:	eeb0 0a67 	vmov.f32	s0, s15
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <main>:
		.GPIO_Pin_2 = GPIO_PIN_1
};


int main(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0

  HAL_Init();
 80018e0:	f000 fc35 	bl	800214e <HAL_Init>
  SystemClock_Config();
 80018e4:	f7ff fb56 	bl	8000f94 <SystemClock_Config>
  MX_GPIO_Init();
 80018e8:	f7ff fba0 	bl	800102c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80018ec:	f7ff fdc8 	bl	8001480 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 80018f0:	f7ff fe10 	bl	8001514 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80018f4:	f7ff fc08 	bl	8001108 <MX_TIM1_Init>
  MX_TIM4_Init();
 80018f8:	f7ff fcdc 	bl	80012b4 <MX_TIM4_Init>
  MX_TIM7_Init();
 80018fc:	f7ff fd30 	bl	8001360 <MX_TIM7_Init>
  MX_TIM8_Init();
 8001900:	f7ff fd64 	bl	80013cc <MX_TIM8_Init>

  HAL_TIM_Base_Start(&htim8);
 8001904:	4819      	ldr	r0, [pc, #100]	; (800196c <main+0x90>)
 8001906:	f001 ff9d 	bl	8003844 <HAL_TIM_Base_Start>

  static __IO uint16_t pulseCounter = 0;
  static __IO uint16_t previous_pulseCounter = 0;


  HAL_TIM_Base_Start_IT(&htim7);
 800190a:	4819      	ldr	r0, [pc, #100]	; (8001970 <main+0x94>)
 800190c:	f002 f80a 	bl	8003924 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001910:	2100      	movs	r1, #0
 8001912:	4818      	ldr	r0, [pc, #96]	; (8001974 <main+0x98>)
 8001914:	f002 f8e0 	bl	8003ad8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001918:	2104      	movs	r1, #4
 800191a:	4816      	ldr	r0, [pc, #88]	; (8001974 <main+0x98>)
 800191c:	f002 f8dc 	bl	8003ad8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001920:	2108      	movs	r1, #8
 8001922:	4814      	ldr	r0, [pc, #80]	; (8001974 <main+0x98>)
 8001924:	f002 f8d8 	bl	8003ad8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001928:	210c      	movs	r1, #12
 800192a:	4812      	ldr	r0, [pc, #72]	; (8001974 <main+0x98>)
 800192c:	f002 f8d4 	bl	8003ad8 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001930:	213c      	movs	r1, #60	; 0x3c
 8001932:	4811      	ldr	r0, [pc, #68]	; (8001978 <main+0x9c>)
 8001934:	f002 fa88 	bl	8003e48 <HAL_TIM_Encoder_Start>



  L298N_update_pwm(&L298N_left_back, 30);
 8001938:	211e      	movs	r1, #30
 800193a:	4810      	ldr	r0, [pc, #64]	; (800197c <main+0xa0>)
 800193c:	f7ff fe36 	bl	80015ac <L298N_update_pwm>
  L298N_set_input_configuration(&L298N_left_back, FORWARD);
 8001940:	2101      	movs	r1, #1
 8001942:	480e      	ldr	r0, [pc, #56]	; (800197c <main+0xa0>)
 8001944:	f7ff fe74 	bl	8001630 <L298N_set_input_configuration>

  TIM1->CCR2 = 40;
 8001948:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <main+0xa4>)
 800194a:	2228      	movs	r2, #40	; 0x28
 800194c:	639a      	str	r2, [r3, #56]	; 0x38
  TIM1->CCR3 = 40;
 800194e:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <main+0xa4>)
 8001950:	2228      	movs	r2, #40	; 0x28
 8001952:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM1->CCR4 = 40;
 8001954:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <main+0xa4>)
 8001956:	2228      	movs	r2, #40	; 0x28
 8001958:	641a      	str	r2, [r3, #64]	; 0x40


  timer_counter = 1;
 800195a:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <main+0xa8>)
 800195c:	2201      	movs	r2, #1
 800195e:	801a      	strh	r2, [r3, #0]
//
//	  sprintf(&(message[strlen(message)]), "to %d \n\r", received_data_int);
//
//	  HAL_UART_Transmit(&hlpuart1, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);

	  HAL_Delay(1000);
 8001960:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001964:	f000 fc18 	bl	8002198 <HAL_Delay>
 8001968:	e7fa      	b.n	8001960 <main+0x84>
 800196a:	bf00      	nop
 800196c:	2000032c 	.word	0x2000032c
 8001970:	200002e0 	.word	0x200002e0
 8001974:	20000248 	.word	0x20000248
 8001978:	20000294 	.word	0x20000294
 800197c:	20000040 	.word	0x20000040
 8001980:	40012c00 	.word	0x40012c00
 8001984:	200004a0 	.word	0x200004a0

08001988 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

    if (htim->Instance == (TIM_TypeDef *)engine_info.engine_updater_tim->Instance) {
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d10b      	bne.n	80019b6 <HAL_TIM_PeriodElapsedCallback+0x2e>

    	update_position(&engine_info);
 800199e:	4808      	ldr	r0, [pc, #32]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80019a0:	f7ff fea0 	bl	80016e4 <update_position>
    	update_velocity(&engine_info);
 80019a4:	4806      	ldr	r0, [pc, #24]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80019a6:	f7ff ff0e 	bl	80017c6 <update_velocity>
//    	sprintf(&(message[strlen(message)]), "%f", engine_info->measured_velocity);
//    	HAL_UART_Transmit(&hlpuart1, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);

        timer_counter = __HAL_TIM_GET_COUNTER(&htim4);
 80019aa:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80019b4:	801a      	strh	r2, [r3, #0]
    }



//  /* USER CODE END Callback 1 */
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000008 	.word	0x20000008
 80019c4:	20000294 	.word	0x20000294
 80019c8:	200004a0 	.word	0x200004a0

080019cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d0:	b672      	cpsid	i
}
 80019d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <Error_Handler+0x8>
	...

080019d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019de:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <HAL_MspInit+0x44>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019e2:	4a0e      	ldr	r2, [pc, #56]	; (8001a1c <HAL_MspInit+0x44>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6613      	str	r3, [r2, #96]	; 0x60
 80019ea:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <HAL_MspInit+0x44>)
 80019ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <HAL_MspInit+0x44>)
 80019f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fa:	4a08      	ldr	r2, [pc, #32]	; (8001a1c <HAL_MspInit+0x44>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a00:	6593      	str	r3, [r2, #88]	; 0x58
 8001a02:	4b06      	ldr	r3, [pc, #24]	; (8001a1c <HAL_MspInit+0x44>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a0e:	f000 ff03 	bl	8002818 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000

08001a20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b0a0      	sub	sp, #128	; 0x80
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a38:	f107 0318 	add.w	r3, r7, #24
 8001a3c:	2254      	movs	r2, #84	; 0x54
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4618      	mov	r0, r3
 8001a42:	f005 fa16 	bl	8006e72 <memset>
  if(huart->Instance==LPUART1)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a3d      	ldr	r2, [pc, #244]	; (8001b40 <HAL_UART_MspInit+0x120>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d137      	bne.n	8001ac0 <HAL_UART_MspInit+0xa0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a50:	2320      	movs	r3, #32
 8001a52:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a54:	2300      	movs	r3, #0
 8001a56:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a58:	f107 0318 	add.w	r3, r7, #24
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f001 fc4b 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a68:	f7ff ffb0 	bl	80019cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a6c:	4b35      	ldr	r3, [pc, #212]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a70:	4a34      	ldr	r2, [pc, #208]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001a78:	4b32      	ldr	r3, [pc, #200]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	4b2f      	ldr	r3, [pc, #188]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a88:	4a2e      	ldr	r2, [pc, #184]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a90:	4b2c      	ldr	r3, [pc, #176]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a9c:	230c      	movs	r3, #12
 8001a9e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001aac:	230c      	movs	r3, #12
 8001aae:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aba:	f000 fc6f 	bl	800239c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001abe:	e03a      	b.n	8001b36 <HAL_UART_MspInit+0x116>
  else if(huart->Instance==USART1)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a20      	ldr	r2, [pc, #128]	; (8001b48 <HAL_UART_MspInit+0x128>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d135      	bne.n	8001b36 <HAL_UART_MspInit+0x116>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001aca:	2301      	movs	r3, #1
 8001acc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ad2:	f107 0318 	add.w	r3, r7, #24
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f001 fc0e 	bl	80032f8 <HAL_RCCEx_PeriphCLKConfig>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8001ae2:	f7ff ff73 	bl	80019cc <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aea:	4a16      	ldr	r2, [pc, #88]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001aec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001af0:	6613      	str	r3, [r2, #96]	; 0x60
 8001af2:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afe:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b02:	4a10      	ldr	r2, [pc, #64]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <HAL_UART_MspInit+0x124>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	60bb      	str	r3, [r7, #8]
 8001b14:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001b16:	2330      	movs	r3, #48	; 0x30
 8001b18:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b26:	2307      	movs	r3, #7
 8001b28:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4806      	ldr	r0, [pc, #24]	; (8001b4c <HAL_UART_MspInit+0x12c>)
 8001b32:	f000 fc33 	bl	800239c <HAL_GPIO_Init>
}
 8001b36:	bf00      	nop
 8001b38:	3780      	adds	r7, #128	; 0x80
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40008000 	.word	0x40008000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40013800 	.word	0x40013800
 8001b4c:	48000800 	.word	0x48000800

08001b50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a16      	ldr	r2, [pc, #88]	; (8001bb8 <HAL_TIM_Base_MspInit+0x68>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d10c      	bne.n	8001b7c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b62:	4b16      	ldr	r3, [pc, #88]	; (8001bbc <HAL_TIM_Base_MspInit+0x6c>)
 8001b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b66:	4a15      	ldr	r2, [pc, #84]	; (8001bbc <HAL_TIM_Base_MspInit+0x6c>)
 8001b68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b6c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b6e:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <HAL_TIM_Base_MspInit+0x6c>)
 8001b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001b7a:	e018      	b.n	8001bae <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a0f      	ldr	r2, [pc, #60]	; (8001bc0 <HAL_TIM_Base_MspInit+0x70>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d113      	bne.n	8001bae <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b86:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <HAL_TIM_Base_MspInit+0x6c>)
 8001b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8a:	4a0c      	ldr	r2, [pc, #48]	; (8001bbc <HAL_TIM_Base_MspInit+0x6c>)
 8001b8c:	f043 0320 	orr.w	r3, r3, #32
 8001b90:	6593      	str	r3, [r2, #88]	; 0x58
 8001b92:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <HAL_TIM_Base_MspInit+0x6c>)
 8001b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b96:	f003 0320 	and.w	r3, r3, #32
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2037      	movs	r0, #55	; 0x37
 8001ba4:	f000 fbd2 	bl	800234c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001ba8:	2037      	movs	r0, #55	; 0x37
 8001baa:	f000 fbe9 	bl	8002380 <HAL_NVIC_EnableIRQ>
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40012c00 	.word	0x40012c00
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40001400 	.word	0x40001400

08001bc4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b090      	sub	sp, #64	; 0x40
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a6c      	ldr	r2, [pc, #432]	; (8001d94 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d129      	bne.n	8001c3a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001be6:	4b6c      	ldr	r3, [pc, #432]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	4a6b      	ldr	r2, [pc, #428]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001bec:	f043 0302 	orr.w	r3, r3, #2
 8001bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf2:	4b69      	ldr	r3, [pc, #420]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	4b66      	ldr	r3, [pc, #408]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	4a65      	ldr	r2, [pc, #404]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c0a:	4b63      	ldr	r3, [pc, #396]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	627b      	str	r3, [r7, #36]	; 0x24
 8001c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001c16:	2350      	movs	r3, #80	; 0x50
 8001c18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c22:	2300      	movs	r3, #0
 8001c24:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c26:	2302      	movs	r3, #2
 8001c28:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c34:	f000 fbb2 	bl	800239c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001c38:	e0a7      	b.n	8001d8a <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a57      	ldr	r2, [pc, #348]	; (8001d9c <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d12a      	bne.n	8001c9a <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c44:	4b54      	ldr	r3, [pc, #336]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c48:	4a53      	ldr	r2, [pc, #332]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c4a:	f043 0304 	orr.w	r3, r3, #4
 8001c4e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c50:	4b51      	ldr	r3, [pc, #324]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	623b      	str	r3, [r7, #32]
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5c:	4b4e      	ldr	r3, [pc, #312]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c60:	4a4d      	ldr	r2, [pc, #308]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c68:	4b4b      	ldr	r3, [pc, #300]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	61fb      	str	r3, [r7, #28]
 8001c72:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c74:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001c78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001c86:	230a      	movs	r3, #10
 8001c88:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c94:	f000 fb82 	bl	800239c <HAL_GPIO_Init>
}
 8001c98:	e077      	b.n	8001d8a <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a40      	ldr	r2, [pc, #256]	; (8001da0 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d145      	bne.n	8001d30 <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001ca4:	4b3c      	ldr	r3, [pc, #240]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca8:	4a3b      	ldr	r2, [pc, #236]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001caa:	f043 0308 	orr.w	r3, r3, #8
 8001cae:	6593      	str	r3, [r2, #88]	; 0x58
 8001cb0:	4b39      	ldr	r3, [pc, #228]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb4:	f003 0308 	and.w	r3, r3, #8
 8001cb8:	61bb      	str	r3, [r7, #24]
 8001cba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbc:	4b36      	ldr	r3, [pc, #216]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc0:	4a35      	ldr	r2, [pc, #212]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001cc2:	f043 0302 	orr.w	r3, r3, #2
 8001cc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cc8:	4b33      	ldr	r3, [pc, #204]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd4:	4b30      	ldr	r3, [pc, #192]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd8:	4a2f      	ldr	r2, [pc, #188]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001cda:	f043 0304 	orr.w	r3, r3, #4
 8001cde:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ce0:	4b2d      	ldr	r3, [pc, #180]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cec:	2304      	movs	r3, #4
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d04:	4619      	mov	r1, r3
 8001d06:	4827      	ldr	r0, [pc, #156]	; (8001da4 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8001d08:	f000 fb48 	bl	800239c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d26:	4619      	mov	r1, r3
 8001d28:	481f      	ldr	r0, [pc, #124]	; (8001da8 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8001d2a:	f000 fb37 	bl	800239c <HAL_GPIO_Init>
}
 8001d2e:	e02c      	b.n	8001d8a <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a1d      	ldr	r2, [pc, #116]	; (8001dac <HAL_TIM_Encoder_MspInit+0x1e8>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d127      	bne.n	8001d8a <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d3a:	4b17      	ldr	r3, [pc, #92]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3e:	4a16      	ldr	r2, [pc, #88]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001d40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d44:	6613      	str	r3, [r2, #96]	; 0x60
 8001d46:	4b14      	ldr	r3, [pc, #80]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001d48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d52:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d56:	4a10      	ldr	r2, [pc, #64]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001d58:	f043 0304 	orr.w	r3, r3, #4
 8001d5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	; (8001d98 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d6a:	23c0      	movs	r3, #192	; 0xc0
 8001d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d82:	4619      	mov	r1, r3
 8001d84:	4808      	ldr	r0, [pc, #32]	; (8001da8 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8001d86:	f000 fb09 	bl	800239c <HAL_GPIO_Init>
}
 8001d8a:	bf00      	nop
 8001d8c:	3740      	adds	r7, #64	; 0x40
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40000400 	.word	0x40000400
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40000800 	.word	0x40000800
 8001da0:	40000c00 	.word	0x40000c00
 8001da4:	48000400 	.word	0x48000400
 8001da8:	48000800 	.word	0x48000800
 8001dac:	40013400 	.word	0x40013400

08001db0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db8:	f107 030c 	add.w	r3, r7, #12
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	60da      	str	r2, [r3, #12]
 8001dc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a11      	ldr	r2, [pc, #68]	; (8001e14 <HAL_TIM_MspPostInit+0x64>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d11b      	bne.n	8001e0a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_TIM_MspPostInit+0x68>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd6:	4a10      	ldr	r2, [pc, #64]	; (8001e18 <HAL_TIM_MspPostInit+0x68>)
 8001dd8:	f043 0304 	orr.w	r3, r3, #4
 8001ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dde:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <HAL_TIM_MspPostInit+0x68>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001dea:	230f      	movs	r3, #15
 8001dec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	4619      	mov	r1, r3
 8001e04:	4805      	ldr	r0, [pc, #20]	; (8001e1c <HAL_TIM_MspPostInit+0x6c>)
 8001e06:	f000 fac9 	bl	800239c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e0a:	bf00      	nop
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40012c00 	.word	0x40012c00
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000800 	.word	0x48000800

08001e20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08c      	sub	sp, #48	; 0x30
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e30:	4b2c      	ldr	r3, [pc, #176]	; (8001ee4 <HAL_InitTick+0xc4>)
 8001e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e34:	4a2b      	ldr	r2, [pc, #172]	; (8001ee4 <HAL_InitTick+0xc4>)
 8001e36:	f043 0310 	orr.w	r3, r3, #16
 8001e3a:	6593      	str	r3, [r2, #88]	; 0x58
 8001e3c:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <HAL_InitTick+0xc4>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e48:	f107 020c 	add.w	r2, r7, #12
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	4611      	mov	r1, r2
 8001e52:	4618      	mov	r0, r3
 8001e54:	f001 f9d8 	bl	8003208 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e58:	f001 f9aa 	bl	80031b0 <HAL_RCC_GetPCLK1Freq>
 8001e5c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e60:	4a21      	ldr	r2, [pc, #132]	; (8001ee8 <HAL_InitTick+0xc8>)
 8001e62:	fba2 2303 	umull	r2, r3, r2, r3
 8001e66:	0c9b      	lsrs	r3, r3, #18
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <HAL_InitTick+0xcc>)
 8001e6e:	4a20      	ldr	r2, [pc, #128]	; (8001ef0 <HAL_InitTick+0xd0>)
 8001e70:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <HAL_InitTick+0xcc>)
 8001e74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e78:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e7a:	4a1c      	ldr	r2, [pc, #112]	; (8001eec <HAL_InitTick+0xcc>)
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <HAL_InitTick+0xcc>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_InitTick+0xcc>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001e8c:	4817      	ldr	r0, [pc, #92]	; (8001eec <HAL_InitTick+0xcc>)
 8001e8e:	f001 fc81 	bl	8003794 <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001e98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d11b      	bne.n	8001ed8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ea0:	4812      	ldr	r0, [pc, #72]	; (8001eec <HAL_InitTick+0xcc>)
 8001ea2:	f001 fd3f 	bl	8003924 <HAL_TIM_Base_Start_IT>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001eac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d111      	bne.n	8001ed8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001eb4:	2036      	movs	r0, #54	; 0x36
 8001eb6:	f000 fa63 	bl	8002380 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	d808      	bhi.n	8001ed2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	2036      	movs	r0, #54	; 0x36
 8001ec6:	f000 fa41 	bl	800234c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eca:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <HAL_InitTick+0xd4>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	e002      	b.n	8001ed8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ed8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3730      	adds	r7, #48	; 0x30
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	431bde83 	.word	0x431bde83
 8001eec:	200004a4 	.word	0x200004a4
 8001ef0:	40001000 	.word	0x40001000
 8001ef4:	2000005c 	.word	0x2000005c

08001ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001efc:	e7fe      	b.n	8001efc <NMI_Handler+0x4>

08001efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f02:	e7fe      	b.n	8001f02 <HardFault_Handler+0x4>

08001f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <MemManage_Handler+0x4>

08001f0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0e:	e7fe      	b.n	8001f0e <BusFault_Handler+0x4>

08001f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f14:	e7fe      	b.n	8001f14 <UsageFault_Handler+0x4>

08001f16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f16:	b480      	push	{r7}
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <TIM6_DAC_IRQHandler+0x10>)
 8001f2a:	f002 f81b 	bl	8003f64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200004a4 	.word	0x200004a4

08001f38 <TIM7_DAC_IRQHandler>:

void TIM7_DAC_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <TIM7_DAC_IRQHandler+0x10>)
 8001f3e:	f002 f811 	bl	8003f64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200002e0 	.word	0x200002e0

08001f4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
	return 1;
 8001f50:	2301      	movs	r3, #1
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <_kill>:

int _kill(int pid, int sig)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f66:	f004 ffd7 	bl	8006f18 <__errno>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2216      	movs	r2, #22
 8001f6e:	601a      	str	r2, [r3, #0]
	return -1;
 8001f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_exit>:

void _exit (int status)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f84:	f04f 31ff 	mov.w	r1, #4294967295
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ffe7 	bl	8001f5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f8e:	e7fe      	b.n	8001f8e <_exit+0x12>

08001f90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	e00a      	b.n	8001fb8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001fa2:	f3af 8000 	nop.w
 8001fa6:	4601      	mov	r1, r0
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	60ba      	str	r2, [r7, #8]
 8001fae:	b2ca      	uxtb	r2, r1
 8001fb0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	dbf0      	blt.n	8001fa2 <_read+0x12>
	}

return len;
 8001fc0:	687b      	ldr	r3, [r7, #4]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	60f8      	str	r0, [r7, #12]
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	e009      	b.n	8001ff0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	1c5a      	adds	r2, r3, #1
 8001fe0:	60ba      	str	r2, [r7, #8]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	3301      	adds	r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697a      	ldr	r2, [r7, #20]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	dbf1      	blt.n	8001fdc <_write+0x12>
	}
	return len;
 8001ff8:	687b      	ldr	r3, [r7, #4]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <_close>:

int _close(int file)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
	return -1;
 800200a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800202a:	605a      	str	r2, [r3, #4]
	return 0;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <_isatty>:

int _isatty(int file)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
	return 1;
 8002042:	2301      	movs	r3, #1
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
	return 0;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3714      	adds	r7, #20
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002074:	4a14      	ldr	r2, [pc, #80]	; (80020c8 <_sbrk+0x5c>)
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <_sbrk+0x60>)
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <_sbrk+0x64>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <_sbrk+0x64>)
 800208a:	4a12      	ldr	r2, [pc, #72]	; (80020d4 <_sbrk+0x68>)
 800208c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <_sbrk+0x64>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	429a      	cmp	r2, r3
 800209a:	d207      	bcs.n	80020ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800209c:	f004 ff3c 	bl	8006f18 <__errno>
 80020a0:	4603      	mov	r3, r0
 80020a2:	220c      	movs	r2, #12
 80020a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020a6:	f04f 33ff 	mov.w	r3, #4294967295
 80020aa:	e009      	b.n	80020c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020ac:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <_sbrk+0x64>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020b2:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <_sbrk+0x64>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <_sbrk+0x64>)
 80020bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020be:	68fb      	ldr	r3, [r7, #12]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20020000 	.word	0x20020000
 80020cc:	00000400 	.word	0x00000400
 80020d0:	200004f0 	.word	0x200004f0
 80020d4:	200006d0 	.word	0x200006d0

080020d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80020dc:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <SystemInit+0x20>)
 80020de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e2:	4a05      	ldr	r2, [pc, #20]	; (80020f8 <SystemInit+0x20>)
 80020e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020fc:	480d      	ldr	r0, [pc, #52]	; (8002134 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020fe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002100:	f7ff ffea 	bl	80020d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002104:	480c      	ldr	r0, [pc, #48]	; (8002138 <LoopForever+0x6>)
  ldr r1, =_edata
 8002106:	490d      	ldr	r1, [pc, #52]	; (800213c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002108:	4a0d      	ldr	r2, [pc, #52]	; (8002140 <LoopForever+0xe>)
  movs r3, #0
 800210a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800210c:	e002      	b.n	8002114 <LoopCopyDataInit>

0800210e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800210e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002112:	3304      	adds	r3, #4

08002114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002118:	d3f9      	bcc.n	800210e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211a:	4a0a      	ldr	r2, [pc, #40]	; (8002144 <LoopForever+0x12>)
  ldr r4, =_ebss
 800211c:	4c0a      	ldr	r4, [pc, #40]	; (8002148 <LoopForever+0x16>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002120:	e001      	b.n	8002126 <LoopFillZerobss>

08002122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002124:	3204      	adds	r2, #4

08002126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002128:	d3fb      	bcc.n	8002122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800212a:	f004 fefb 	bl	8006f24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800212e:	f7ff fbd5 	bl	80018dc <main>

08002132 <LoopForever>:

LoopForever:
    b LoopForever
 8002132:	e7fe      	b.n	8002132 <LoopForever>
  ldr   r0, =_estack
 8002134:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800213c:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8002140:	080090f4 	.word	0x080090f4
  ldr r2, =_sbss
 8002144:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8002148:	200006d0 	.word	0x200006d0

0800214c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800214c:	e7fe      	b.n	800214c <ADC1_2_IRQHandler>

0800214e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b082      	sub	sp, #8
 8002152:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002158:	2003      	movs	r0, #3
 800215a:	f000 f8ec 	bl	8002336 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800215e:	200f      	movs	r0, #15
 8002160:	f7ff fe5e 	bl	8001e20 <HAL_InitTick>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d002      	beq.n	8002170 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	71fb      	strb	r3, [r7, #7]
 800216e:	e001      	b.n	8002174 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002170:	f7ff fc32 	bl	80019d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002174:	79fb      	ldrb	r3, [r7, #7]

}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return uwTick;
 8002184:	4b03      	ldr	r3, [pc, #12]	; (8002194 <HAL_GetTick+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
 }
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	200004f4 	.word	0x200004f4

08002198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021a0:	f7ff ffee 	bl	8002180 <HAL_GetTick>
 80021a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b0:	d004      	beq.n	80021bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <HAL_Delay+0x40>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	4413      	add	r3, r2
 80021ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021bc:	bf00      	nop
 80021be:	f7ff ffdf 	bl	8002180 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d8f7      	bhi.n	80021be <HAL_Delay+0x26>
  {
  }
}
 80021ce:	bf00      	nop
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000060 	.word	0x20000060

080021dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <__NVIC_SetPriorityGrouping+0x44>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021f8:	4013      	ands	r3, r2
 80021fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002204:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800220c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800220e:	4a04      	ldr	r2, [pc, #16]	; (8002220 <__NVIC_SetPriorityGrouping+0x44>)
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	60d3      	str	r3, [r2, #12]
}
 8002214:	bf00      	nop
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002228:	4b04      	ldr	r3, [pc, #16]	; (800223c <__NVIC_GetPriorityGrouping+0x18>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	0a1b      	lsrs	r3, r3, #8
 800222e:	f003 0307 	and.w	r3, r3, #7
}
 8002232:	4618      	mov	r0, r3
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	2b00      	cmp	r3, #0
 8002250:	db0b      	blt.n	800226a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	f003 021f 	and.w	r2, r3, #31
 8002258:	4907      	ldr	r1, [pc, #28]	; (8002278 <__NVIC_EnableIRQ+0x38>)
 800225a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	2001      	movs	r0, #1
 8002262:	fa00 f202 	lsl.w	r2, r0, r2
 8002266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800226a:	bf00      	nop
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	e000e100 	.word	0xe000e100

0800227c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228c:	2b00      	cmp	r3, #0
 800228e:	db0a      	blt.n	80022a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2da      	uxtb	r2, r3
 8002294:	490c      	ldr	r1, [pc, #48]	; (80022c8 <__NVIC_SetPriority+0x4c>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	0112      	lsls	r2, r2, #4
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	440b      	add	r3, r1
 80022a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a4:	e00a      	b.n	80022bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4908      	ldr	r1, [pc, #32]	; (80022cc <__NVIC_SetPriority+0x50>)
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	3b04      	subs	r3, #4
 80022b4:	0112      	lsls	r2, r2, #4
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	440b      	add	r3, r1
 80022ba:	761a      	strb	r2, [r3, #24]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	e000e100 	.word	0xe000e100
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	; 0x24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f1c3 0307 	rsb	r3, r3, #7
 80022ea:	2b04      	cmp	r3, #4
 80022ec:	bf28      	it	cs
 80022ee:	2304      	movcs	r3, #4
 80022f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3304      	adds	r3, #4
 80022f6:	2b06      	cmp	r3, #6
 80022f8:	d902      	bls.n	8002300 <NVIC_EncodePriority+0x30>
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3b03      	subs	r3, #3
 80022fe:	e000      	b.n	8002302 <NVIC_EncodePriority+0x32>
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002304:	f04f 32ff 	mov.w	r2, #4294967295
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	401a      	ands	r2, r3
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002318:	f04f 31ff 	mov.w	r1, #4294967295
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	43d9      	mvns	r1, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002328:	4313      	orrs	r3, r2
         );
}
 800232a:	4618      	mov	r0, r3
 800232c:	3724      	adds	r7, #36	; 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b082      	sub	sp, #8
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7ff ff4c 	bl	80021dc <__NVIC_SetPriorityGrouping>
}
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
 8002358:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800235a:	f7ff ff63 	bl	8002224 <__NVIC_GetPriorityGrouping>
 800235e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	68b9      	ldr	r1, [r7, #8]
 8002364:	6978      	ldr	r0, [r7, #20]
 8002366:	f7ff ffb3 	bl	80022d0 <NVIC_EncodePriority>
 800236a:	4602      	mov	r2, r0
 800236c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002370:	4611      	mov	r1, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ff82 	bl	800227c <__NVIC_SetPriority>
}
 8002378:	bf00      	nop
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff ff56 	bl	8002240 <__NVIC_EnableIRQ>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023aa:	e15a      	b.n	8002662 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	2101      	movs	r1, #1
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	fa01 f303 	lsl.w	r3, r1, r3
 80023b8:	4013      	ands	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 814c 	beq.w	800265c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d005      	beq.n	80023dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d130      	bne.n	800243e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	2203      	movs	r2, #3
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	4313      	orrs	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002412:	2201      	movs	r2, #1
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	43db      	mvns	r3, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4013      	ands	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	091b      	lsrs	r3, r3, #4
 8002428:	f003 0201 	and.w	r2, r3, #1
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b03      	cmp	r3, #3
 8002448:	d017      	beq.n	800247a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	2203      	movs	r2, #3
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	4013      	ands	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d123      	bne.n	80024ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	08da      	lsrs	r2, r3, #3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3208      	adds	r2, #8
 800248e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	220f      	movs	r2, #15
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	691a      	ldr	r2, [r3, #16]
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	08da      	lsrs	r2, r3, #3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3208      	adds	r2, #8
 80024c8:	6939      	ldr	r1, [r7, #16]
 80024ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	2203      	movs	r2, #3
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4013      	ands	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0203 	and.w	r2, r3, #3
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 80a6 	beq.w	800265c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002510:	4b5b      	ldr	r3, [pc, #364]	; (8002680 <HAL_GPIO_Init+0x2e4>)
 8002512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002514:	4a5a      	ldr	r2, [pc, #360]	; (8002680 <HAL_GPIO_Init+0x2e4>)
 8002516:	f043 0301 	orr.w	r3, r3, #1
 800251a:	6613      	str	r3, [r2, #96]	; 0x60
 800251c:	4b58      	ldr	r3, [pc, #352]	; (8002680 <HAL_GPIO_Init+0x2e4>)
 800251e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002528:	4a56      	ldr	r2, [pc, #344]	; (8002684 <HAL_GPIO_Init+0x2e8>)
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	089b      	lsrs	r3, r3, #2
 800252e:	3302      	adds	r3, #2
 8002530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	220f      	movs	r2, #15
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002552:	d01f      	beq.n	8002594 <HAL_GPIO_Init+0x1f8>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a4c      	ldr	r2, [pc, #304]	; (8002688 <HAL_GPIO_Init+0x2ec>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d019      	beq.n	8002590 <HAL_GPIO_Init+0x1f4>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a4b      	ldr	r2, [pc, #300]	; (800268c <HAL_GPIO_Init+0x2f0>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d013      	beq.n	800258c <HAL_GPIO_Init+0x1f0>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a4a      	ldr	r2, [pc, #296]	; (8002690 <HAL_GPIO_Init+0x2f4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d00d      	beq.n	8002588 <HAL_GPIO_Init+0x1ec>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a49      	ldr	r2, [pc, #292]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d007      	beq.n	8002584 <HAL_GPIO_Init+0x1e8>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a48      	ldr	r2, [pc, #288]	; (8002698 <HAL_GPIO_Init+0x2fc>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d101      	bne.n	8002580 <HAL_GPIO_Init+0x1e4>
 800257c:	2305      	movs	r3, #5
 800257e:	e00a      	b.n	8002596 <HAL_GPIO_Init+0x1fa>
 8002580:	2306      	movs	r3, #6
 8002582:	e008      	b.n	8002596 <HAL_GPIO_Init+0x1fa>
 8002584:	2304      	movs	r3, #4
 8002586:	e006      	b.n	8002596 <HAL_GPIO_Init+0x1fa>
 8002588:	2303      	movs	r3, #3
 800258a:	e004      	b.n	8002596 <HAL_GPIO_Init+0x1fa>
 800258c:	2302      	movs	r3, #2
 800258e:	e002      	b.n	8002596 <HAL_GPIO_Init+0x1fa>
 8002590:	2301      	movs	r3, #1
 8002592:	e000      	b.n	8002596 <HAL_GPIO_Init+0x1fa>
 8002594:	2300      	movs	r3, #0
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	f002 0203 	and.w	r2, r2, #3
 800259c:	0092      	lsls	r2, r2, #2
 800259e:	4093      	lsls	r3, r2
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025a6:	4937      	ldr	r1, [pc, #220]	; (8002684 <HAL_GPIO_Init+0x2e8>)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	089b      	lsrs	r3, r3, #2
 80025ac:	3302      	adds	r3, #2
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025b4:	4b39      	ldr	r3, [pc, #228]	; (800269c <HAL_GPIO_Init+0x300>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	43db      	mvns	r3, r3
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	4013      	ands	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d003      	beq.n	80025d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025d8:	4a30      	ldr	r2, [pc, #192]	; (800269c <HAL_GPIO_Init+0x300>)
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025de:	4b2f      	ldr	r3, [pc, #188]	; (800269c <HAL_GPIO_Init+0x300>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	43db      	mvns	r3, r3
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4313      	orrs	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002602:	4a26      	ldr	r2, [pc, #152]	; (800269c <HAL_GPIO_Init+0x300>)
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002608:	4b24      	ldr	r3, [pc, #144]	; (800269c <HAL_GPIO_Init+0x300>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	43db      	mvns	r3, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4013      	ands	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800262c:	4a1b      	ldr	r2, [pc, #108]	; (800269c <HAL_GPIO_Init+0x300>)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002632:	4b1a      	ldr	r3, [pc, #104]	; (800269c <HAL_GPIO_Init+0x300>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	43db      	mvns	r3, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4313      	orrs	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002656:	4a11      	ldr	r2, [pc, #68]	; (800269c <HAL_GPIO_Init+0x300>)
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3301      	adds	r3, #1
 8002660:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	fa22 f303 	lsr.w	r3, r2, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	f47f ae9d 	bne.w	80023ac <HAL_GPIO_Init+0x10>
  }
}
 8002672:	bf00      	nop
 8002674:	bf00      	nop
 8002676:	371c      	adds	r7, #28
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	40021000 	.word	0x40021000
 8002684:	40010000 	.word	0x40010000
 8002688:	48000400 	.word	0x48000400
 800268c:	48000800 	.word	0x48000800
 8002690:	48000c00 	.word	0x48000c00
 8002694:	48001000 	.word	0x48001000
 8002698:	48001400 	.word	0x48001400
 800269c:	40010400 	.word	0x40010400

080026a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	807b      	strh	r3, [r7, #2]
 80026ac:	4613      	mov	r3, r2
 80026ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026b0:	787b      	ldrb	r3, [r7, #1]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026b6:	887a      	ldrh	r2, [r7, #2]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026bc:	e002      	b.n	80026c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026be:	887a      	ldrh	r2, [r7, #2]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d141      	bne.n	8002762 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026de:	4b4b      	ldr	r3, [pc, #300]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026ea:	d131      	bne.n	8002750 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026ec:	4b47      	ldr	r3, [pc, #284]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026f2:	4a46      	ldr	r2, [pc, #280]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026fc:	4b43      	ldr	r3, [pc, #268]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002704:	4a41      	ldr	r2, [pc, #260]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800270a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800270c:	4b40      	ldr	r3, [pc, #256]	; (8002810 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2232      	movs	r2, #50	; 0x32
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	4a3f      	ldr	r2, [pc, #252]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002718:	fba2 2303 	umull	r2, r3, r2, r3
 800271c:	0c9b      	lsrs	r3, r3, #18
 800271e:	3301      	adds	r3, #1
 8002720:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002722:	e002      	b.n	800272a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	3b01      	subs	r3, #1
 8002728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800272a:	4b38      	ldr	r3, [pc, #224]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002736:	d102      	bne.n	800273e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f2      	bne.n	8002724 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800273e:	4b33      	ldr	r3, [pc, #204]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800274a:	d158      	bne.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e057      	b.n	8002800 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002750:	4b2e      	ldr	r3, [pc, #184]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002752:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002756:	4a2d      	ldr	r2, [pc, #180]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800275c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002760:	e04d      	b.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002768:	d141      	bne.n	80027ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800276a:	4b28      	ldr	r3, [pc, #160]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002776:	d131      	bne.n	80027dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002778:	4b24      	ldr	r3, [pc, #144]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800277a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800277e:	4a23      	ldr	r2, [pc, #140]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002788:	4b20      	ldr	r3, [pc, #128]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002790:	4a1e      	ldr	r2, [pc, #120]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002796:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002798:	4b1d      	ldr	r3, [pc, #116]	; (8002810 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2232      	movs	r2, #50	; 0x32
 800279e:	fb02 f303 	mul.w	r3, r2, r3
 80027a2:	4a1c      	ldr	r2, [pc, #112]	; (8002814 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027a4:	fba2 2303 	umull	r2, r3, r2, r3
 80027a8:	0c9b      	lsrs	r3, r3, #18
 80027aa:	3301      	adds	r3, #1
 80027ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027ae:	e002      	b.n	80027b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027b6:	4b15      	ldr	r3, [pc, #84]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027c2:	d102      	bne.n	80027ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1f2      	bne.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027ca:	4b10      	ldr	r3, [pc, #64]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027d6:	d112      	bne.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e011      	b.n	8002800 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027dc:	4b0b      	ldr	r3, [pc, #44]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027e2:	4a0a      	ldr	r2, [pc, #40]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80027ec:	e007      	b.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027ee:	4b07      	ldr	r3, [pc, #28]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027f6:	4a05      	ldr	r2, [pc, #20]	; (800280c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40007000 	.word	0x40007000
 8002810:	20000058 	.word	0x20000058
 8002814:	431bde83 	.word	0x431bde83

08002818 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	4a04      	ldr	r2, [pc, #16]	; (8002834 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002822:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002826:	6093      	str	r3, [r2, #8]
}
 8002828:	bf00      	nop
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	40007000 	.word	0x40007000

08002838 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b088      	sub	sp, #32
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e2fe      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d075      	beq.n	8002942 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002856:	4b97      	ldr	r3, [pc, #604]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002860:	4b94      	ldr	r3, [pc, #592]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	2b0c      	cmp	r3, #12
 800286e:	d102      	bne.n	8002876 <HAL_RCC_OscConfig+0x3e>
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	2b03      	cmp	r3, #3
 8002874:	d002      	beq.n	800287c <HAL_RCC_OscConfig+0x44>
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	2b08      	cmp	r3, #8
 800287a:	d10b      	bne.n	8002894 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800287c:	4b8d      	ldr	r3, [pc, #564]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d05b      	beq.n	8002940 <HAL_RCC_OscConfig+0x108>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d157      	bne.n	8002940 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e2d9      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800289c:	d106      	bne.n	80028ac <HAL_RCC_OscConfig+0x74>
 800289e:	4b85      	ldr	r3, [pc, #532]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a84      	ldr	r2, [pc, #528]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e01d      	b.n	80028e8 <HAL_RCC_OscConfig+0xb0>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028b4:	d10c      	bne.n	80028d0 <HAL_RCC_OscConfig+0x98>
 80028b6:	4b7f      	ldr	r3, [pc, #508]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a7e      	ldr	r2, [pc, #504]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	4b7c      	ldr	r3, [pc, #496]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a7b      	ldr	r2, [pc, #492]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	e00b      	b.n	80028e8 <HAL_RCC_OscConfig+0xb0>
 80028d0:	4b78      	ldr	r3, [pc, #480]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a77      	ldr	r2, [pc, #476]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b75      	ldr	r3, [pc, #468]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a74      	ldr	r2, [pc, #464]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80028e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d013      	beq.n	8002918 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7ff fc46 	bl	8002180 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f8:	f7ff fc42 	bl	8002180 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	; 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e29e      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290a:	4b6a      	ldr	r3, [pc, #424]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0xc0>
 8002916:	e014      	b.n	8002942 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7ff fc32 	bl	8002180 <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002920:	f7ff fc2e 	bl	8002180 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b64      	cmp	r3, #100	; 0x64
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e28a      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002932:	4b60      	ldr	r3, [pc, #384]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0xe8>
 800293e:	e000      	b.n	8002942 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d075      	beq.n	8002a3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800294e:	4b59      	ldr	r3, [pc, #356]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 030c 	and.w	r3, r3, #12
 8002956:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002958:	4b56      	ldr	r3, [pc, #344]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	f003 0303 	and.w	r3, r3, #3
 8002960:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b0c      	cmp	r3, #12
 8002966:	d102      	bne.n	800296e <HAL_RCC_OscConfig+0x136>
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d002      	beq.n	8002974 <HAL_RCC_OscConfig+0x13c>
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	2b04      	cmp	r3, #4
 8002972:	d11f      	bne.n	80029b4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002974:	4b4f      	ldr	r3, [pc, #316]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_RCC_OscConfig+0x154>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d101      	bne.n	800298c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e25d      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298c:	4b49      	ldr	r3, [pc, #292]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	061b      	lsls	r3, r3, #24
 800299a:	4946      	ldr	r1, [pc, #280]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 800299c:	4313      	orrs	r3, r2
 800299e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029a0:	4b45      	ldr	r3, [pc, #276]	; (8002ab8 <HAL_RCC_OscConfig+0x280>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff fa3b 	bl	8001e20 <HAL_InitTick>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d043      	beq.n	8002a38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e249      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d023      	beq.n	8002a04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029bc:	4b3d      	ldr	r3, [pc, #244]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a3c      	ldr	r2, [pc, #240]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80029c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c8:	f7ff fbda 	bl	8002180 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d0:	f7ff fbd6 	bl	8002180 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e232      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029e2:	4b34      	ldr	r3, [pc, #208]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ee:	4b31      	ldr	r3, [pc, #196]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	061b      	lsls	r3, r3, #24
 80029fc:	492d      	ldr	r1, [pc, #180]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	604b      	str	r3, [r1, #4]
 8002a02:	e01a      	b.n	8002a3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a04:	4b2b      	ldr	r3, [pc, #172]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a2a      	ldr	r2, [pc, #168]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a10:	f7ff fbb6 	bl	8002180 <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a18:	f7ff fbb2 	bl	8002180 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e20e      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a2a:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1f0      	bne.n	8002a18 <HAL_RCC_OscConfig+0x1e0>
 8002a36:	e000      	b.n	8002a3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d041      	beq.n	8002aca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d01c      	beq.n	8002a88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a4e:	4b19      	ldr	r3, [pc, #100]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a54:	4a17      	ldr	r2, [pc, #92]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a56:	f043 0301 	orr.w	r3, r3, #1
 8002a5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5e:	f7ff fb8f 	bl	8002180 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a66:	f7ff fb8b 	bl	8002180 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e1e7      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0ef      	beq.n	8002a66 <HAL_RCC_OscConfig+0x22e>
 8002a86:	e020      	b.n	8002aca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a88:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8e:	4a09      	ldr	r2, [pc, #36]	; (8002ab4 <HAL_RCC_OscConfig+0x27c>)
 8002a90:	f023 0301 	bic.w	r3, r3, #1
 8002a94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a98:	f7ff fb72 	bl	8002180 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a9e:	e00d      	b.n	8002abc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aa0:	f7ff fb6e 	bl	8002180 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d906      	bls.n	8002abc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e1ca      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	2000005c 	.word	0x2000005c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002abc:	4b8c      	ldr	r3, [pc, #560]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1ea      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0304 	and.w	r3, r3, #4
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 80a6 	beq.w	8002c24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002adc:	4b84      	ldr	r3, [pc, #528]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_RCC_OscConfig+0x2b4>
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x2b6>
 8002aec:	2300      	movs	r3, #0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00d      	beq.n	8002b0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af2:	4b7f      	ldr	r3, [pc, #508]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af6:	4a7e      	ldr	r2, [pc, #504]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002afc:	6593      	str	r3, [r2, #88]	; 0x58
 8002afe:	4b7c      	ldr	r3, [pc, #496]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b0e:	4b79      	ldr	r3, [pc, #484]	; (8002cf4 <HAL_RCC_OscConfig+0x4bc>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d118      	bne.n	8002b4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b1a:	4b76      	ldr	r3, [pc, #472]	; (8002cf4 <HAL_RCC_OscConfig+0x4bc>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a75      	ldr	r2, [pc, #468]	; (8002cf4 <HAL_RCC_OscConfig+0x4bc>)
 8002b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b26:	f7ff fb2b 	bl	8002180 <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b2e:	f7ff fb27 	bl	8002180 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e183      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b40:	4b6c      	ldr	r3, [pc, #432]	; (8002cf4 <HAL_RCC_OscConfig+0x4bc>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d108      	bne.n	8002b66 <HAL_RCC_OscConfig+0x32e>
 8002b54:	4b66      	ldr	r3, [pc, #408]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b5a:	4a65      	ldr	r2, [pc, #404]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b64:	e024      	b.n	8002bb0 <HAL_RCC_OscConfig+0x378>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	2b05      	cmp	r3, #5
 8002b6c:	d110      	bne.n	8002b90 <HAL_RCC_OscConfig+0x358>
 8002b6e:	4b60      	ldr	r3, [pc, #384]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b74:	4a5e      	ldr	r2, [pc, #376]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b76:	f043 0304 	orr.w	r3, r3, #4
 8002b7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b7e:	4b5c      	ldr	r3, [pc, #368]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b84:	4a5a      	ldr	r2, [pc, #360]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b8e:	e00f      	b.n	8002bb0 <HAL_RCC_OscConfig+0x378>
 8002b90:	4b57      	ldr	r3, [pc, #348]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b96:	4a56      	ldr	r2, [pc, #344]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002b98:	f023 0301 	bic.w	r3, r3, #1
 8002b9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ba0:	4b53      	ldr	r3, [pc, #332]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba6:	4a52      	ldr	r2, [pc, #328]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002ba8:	f023 0304 	bic.w	r3, r3, #4
 8002bac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d016      	beq.n	8002be6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb8:	f7ff fae2 	bl	8002180 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bbe:	e00a      	b.n	8002bd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc0:	f7ff fade 	bl	8002180 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e138      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bd6:	4b46      	ldr	r3, [pc, #280]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0ed      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x388>
 8002be4:	e015      	b.n	8002c12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be6:	f7ff facb 	bl	8002180 <HAL_GetTick>
 8002bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bec:	e00a      	b.n	8002c04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bee:	f7ff fac7 	bl	8002180 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e121      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c04:	4b3a      	ldr	r3, [pc, #232]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1ed      	bne.n	8002bee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c12:	7ffb      	ldrb	r3, [r7, #31]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d105      	bne.n	8002c24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c18:	4b35      	ldr	r3, [pc, #212]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1c:	4a34      	ldr	r2, [pc, #208]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d03c      	beq.n	8002caa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d01c      	beq.n	8002c72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c38:	4b2d      	ldr	r3, [pc, #180]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c3e:	4a2c      	ldr	r2, [pc, #176]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c40:	f043 0301 	orr.w	r3, r3, #1
 8002c44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c48:	f7ff fa9a 	bl	8002180 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c50:	f7ff fa96 	bl	8002180 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e0f2      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c62:	4b23      	ldr	r3, [pc, #140]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0ef      	beq.n	8002c50 <HAL_RCC_OscConfig+0x418>
 8002c70:	e01b      	b.n	8002caa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c72:	4b1f      	ldr	r3, [pc, #124]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c78:	4a1d      	ldr	r2, [pc, #116]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c7a:	f023 0301 	bic.w	r3, r3, #1
 8002c7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c82:	f7ff fa7d 	bl	8002180 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c8a:	f7ff fa79 	bl	8002180 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e0d5      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c9c:	4b14      	ldr	r3, [pc, #80]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1ef      	bne.n	8002c8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 80c9 	beq.w	8002e46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 030c 	and.w	r3, r3, #12
 8002cbc:	2b0c      	cmp	r3, #12
 8002cbe:	f000 8083 	beq.w	8002dc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d15e      	bne.n	8002d88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cca:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a08      	ldr	r2, [pc, #32]	; (8002cf0 <HAL_RCC_OscConfig+0x4b8>)
 8002cd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd6:	f7ff fa53 	bl	8002180 <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cdc:	e00c      	b.n	8002cf8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cde:	f7ff fa4f 	bl	8002180 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d905      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e0ab      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cf8:	4b55      	ldr	r3, [pc, #340]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1ec      	bne.n	8002cde <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d04:	4b52      	ldr	r3, [pc, #328]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	4b52      	ldr	r3, [pc, #328]	; (8002e54 <HAL_RCC_OscConfig+0x61c>)
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6a11      	ldr	r1, [r2, #32]
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d14:	3a01      	subs	r2, #1
 8002d16:	0112      	lsls	r2, r2, #4
 8002d18:	4311      	orrs	r1, r2
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002d1e:	0212      	lsls	r2, r2, #8
 8002d20:	4311      	orrs	r1, r2
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d26:	0852      	lsrs	r2, r2, #1
 8002d28:	3a01      	subs	r2, #1
 8002d2a:	0552      	lsls	r2, r2, #21
 8002d2c:	4311      	orrs	r1, r2
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d32:	0852      	lsrs	r2, r2, #1
 8002d34:	3a01      	subs	r2, #1
 8002d36:	0652      	lsls	r2, r2, #25
 8002d38:	4311      	orrs	r1, r2
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002d3e:	06d2      	lsls	r2, r2, #27
 8002d40:	430a      	orrs	r2, r1
 8002d42:	4943      	ldr	r1, [pc, #268]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d48:	4b41      	ldr	r3, [pc, #260]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a40      	ldr	r2, [pc, #256]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d54:	4b3e      	ldr	r3, [pc, #248]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	4a3d      	ldr	r2, [pc, #244]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d60:	f7ff fa0e 	bl	8002180 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d68:	f7ff fa0a 	bl	8002180 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e066      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d7a:	4b35      	ldr	r3, [pc, #212]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x530>
 8002d86:	e05e      	b.n	8002e46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d88:	4b31      	ldr	r3, [pc, #196]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a30      	ldr	r2, [pc, #192]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002d8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7ff f9f4 	bl	8002180 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9c:	f7ff f9f0 	bl	8002180 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e04c      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dae:	4b28      	ldr	r3, [pc, #160]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002dba:	4b25      	ldr	r3, [pc, #148]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	4924      	ldr	r1, [pc, #144]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002dc0:	4b25      	ldr	r3, [pc, #148]	; (8002e58 <HAL_RCC_OscConfig+0x620>)
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	60cb      	str	r3, [r1, #12]
 8002dc6:	e03e      	b.n	8002e46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e039      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002dd4:	4b1e      	ldr	r3, [pc, #120]	; (8002e50 <HAL_RCC_OscConfig+0x618>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f003 0203 	and.w	r2, r3, #3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d12c      	bne.n	8002e42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	3b01      	subs	r3, #1
 8002df4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d123      	bne.n	8002e42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d11b      	bne.n	8002e42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d113      	bne.n	8002e42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e24:	085b      	lsrs	r3, r3, #1
 8002e26:	3b01      	subs	r3, #1
 8002e28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d109      	bne.n	8002e42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e38:	085b      	lsrs	r3, r3, #1
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d001      	beq.n	8002e46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e000      	b.n	8002e48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3720      	adds	r7, #32
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40021000 	.word	0x40021000
 8002e54:	019f800c 	.word	0x019f800c
 8002e58:	feeefffc 	.word	0xfeeefffc

08002e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e11e      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e74:	4b91      	ldr	r3, [pc, #580]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d910      	bls.n	8002ea4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b8e      	ldr	r3, [pc, #568]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 020f 	bic.w	r2, r3, #15
 8002e8a:	498c      	ldr	r1, [pc, #560]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e92:	4b8a      	ldr	r3, [pc, #552]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e106      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d073      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d129      	bne.n	8002f0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb8:	4b81      	ldr	r3, [pc, #516]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0f4      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002ec8:	f000 f9d0 	bl	800326c <RCC_GetSysClockFreqFromPLLSource>
 8002ecc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	4a7c      	ldr	r2, [pc, #496]	; (80030c4 <HAL_RCC_ClockConfig+0x268>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d93f      	bls.n	8002f56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002ed6:	4b7a      	ldr	r3, [pc, #488]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d009      	beq.n	8002ef6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d033      	beq.n	8002f56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d12f      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ef6:	4b72      	ldr	r3, [pc, #456]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002efe:	4a70      	ldr	r2, [pc, #448]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f06:	2380      	movs	r3, #128	; 0x80
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e024      	b.n	8002f56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d107      	bne.n	8002f24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f14:	4b6a      	ldr	r3, [pc, #424]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d109      	bne.n	8002f34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0c6      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f24:	4b66      	ldr	r3, [pc, #408]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0be      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002f34:	f000 f8ce 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 8002f38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	4a61      	ldr	r2, [pc, #388]	; (80030c4 <HAL_RCC_ClockConfig+0x268>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d909      	bls.n	8002f56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f42:	4b5f      	ldr	r3, [pc, #380]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f4a:	4a5d      	ldr	r2, [pc, #372]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f56:	4b5a      	ldr	r3, [pc, #360]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f023 0203 	bic.w	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4957      	ldr	r1, [pc, #348]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f68:	f7ff f90a 	bl	8002180 <HAL_GetTick>
 8002f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f70:	f7ff f906 	bl	8002180 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e095      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f86:	4b4e      	ldr	r3, [pc, #312]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 020c 	and.w	r2, r3, #12
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d1eb      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d023      	beq.n	8002fec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d005      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fb0:	4b43      	ldr	r3, [pc, #268]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	4a42      	ldr	r2, [pc, #264]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002fb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0308 	and.w	r3, r3, #8
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002fc8:	4b3d      	ldr	r3, [pc, #244]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002fd0:	4a3b      	ldr	r2, [pc, #236]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002fd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd8:	4b39      	ldr	r3, [pc, #228]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	4936      	ldr	r1, [pc, #216]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	608b      	str	r3, [r1, #8]
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	2b80      	cmp	r3, #128	; 0x80
 8002ff0:	d105      	bne.n	8002ffe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002ff2:	4b33      	ldr	r3, [pc, #204]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	4a32      	ldr	r2, [pc, #200]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8002ff8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ffc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ffe:	4b2f      	ldr	r3, [pc, #188]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	429a      	cmp	r2, r3
 800300a:	d21d      	bcs.n	8003048 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300c:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f023 020f 	bic.w	r2, r3, #15
 8003014:	4929      	ldr	r1, [pc, #164]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800301c:	f7ff f8b0 	bl	8002180 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7ff f8ac 	bl	8002180 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e03b      	b.n	80030b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b20      	ldr	r3, [pc, #128]	; (80030bc <HAL_RCC_ClockConfig+0x260>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d1ed      	bne.n	8003024 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b00      	cmp	r3, #0
 8003052:	d008      	beq.n	8003066 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003054:	4b1a      	ldr	r3, [pc, #104]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	4917      	ldr	r1, [pc, #92]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8003062:	4313      	orrs	r3, r2
 8003064:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d009      	beq.n	8003086 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003072:	4b13      	ldr	r3, [pc, #76]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	490f      	ldr	r1, [pc, #60]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 8003082:	4313      	orrs	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003086:	f000 f825 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 800308a:	4602      	mov	r2, r0
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <HAL_RCC_ClockConfig+0x264>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	091b      	lsrs	r3, r3, #4
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	490c      	ldr	r1, [pc, #48]	; (80030c8 <HAL_RCC_ClockConfig+0x26c>)
 8003098:	5ccb      	ldrb	r3, [r1, r3]
 800309a:	f003 031f 	and.w	r3, r3, #31
 800309e:	fa22 f303 	lsr.w	r3, r2, r3
 80030a2:	4a0a      	ldr	r2, [pc, #40]	; (80030cc <HAL_RCC_ClockConfig+0x270>)
 80030a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030a6:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <HAL_RCC_ClockConfig+0x274>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7fe feb8 	bl	8001e20 <HAL_InitTick>
 80030b0:	4603      	mov	r3, r0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40022000 	.word	0x40022000
 80030c0:	40021000 	.word	0x40021000
 80030c4:	04c4b400 	.word	0x04c4b400
 80030c8:	08008d30 	.word	0x08008d30
 80030cc:	20000058 	.word	0x20000058
 80030d0:	2000005c 	.word	0x2000005c

080030d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b087      	sub	sp, #28
 80030d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80030da:	4b2c      	ldr	r3, [pc, #176]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d102      	bne.n	80030ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030e6:	4b2a      	ldr	r3, [pc, #168]	; (8003190 <HAL_RCC_GetSysClockFreq+0xbc>)
 80030e8:	613b      	str	r3, [r7, #16]
 80030ea:	e047      	b.n	800317c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80030ec:	4b27      	ldr	r3, [pc, #156]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b08      	cmp	r3, #8
 80030f6:	d102      	bne.n	80030fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030f8:	4b26      	ldr	r3, [pc, #152]	; (8003194 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	e03e      	b.n	800317c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80030fe:	4b23      	ldr	r3, [pc, #140]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	2b0c      	cmp	r3, #12
 8003108:	d136      	bne.n	8003178 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800310a:	4b20      	ldr	r3, [pc, #128]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003114:	4b1d      	ldr	r3, [pc, #116]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	091b      	lsrs	r3, r3, #4
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	3301      	adds	r3, #1
 8003120:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2b03      	cmp	r3, #3
 8003126:	d10c      	bne.n	8003142 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003128:	4a1a      	ldr	r2, [pc, #104]	; (8003194 <HAL_RCC_GetSysClockFreq+0xc0>)
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003130:	4a16      	ldr	r2, [pc, #88]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003132:	68d2      	ldr	r2, [r2, #12]
 8003134:	0a12      	lsrs	r2, r2, #8
 8003136:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800313a:	fb02 f303 	mul.w	r3, r2, r3
 800313e:	617b      	str	r3, [r7, #20]
      break;
 8003140:	e00c      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003142:	4a13      	ldr	r2, [pc, #76]	; (8003190 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	4a10      	ldr	r2, [pc, #64]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 800314c:	68d2      	ldr	r2, [r2, #12]
 800314e:	0a12      	lsrs	r2, r2, #8
 8003150:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003154:	fb02 f303 	mul.w	r3, r2, r3
 8003158:	617b      	str	r3, [r7, #20]
      break;
 800315a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <HAL_RCC_GetSysClockFreq+0xb8>)
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	0e5b      	lsrs	r3, r3, #25
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	3301      	adds	r3, #1
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	fbb2 f3f3 	udiv	r3, r2, r3
 8003174:	613b      	str	r3, [r7, #16]
 8003176:	e001      	b.n	800317c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800317c:	693b      	ldr	r3, [r7, #16]
}
 800317e:	4618      	mov	r0, r3
 8003180:	371c      	adds	r7, #28
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40021000 	.word	0x40021000
 8003190:	00f42400 	.word	0x00f42400
 8003194:	016e3600 	.word	0x016e3600

08003198 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800319c:	4b03      	ldr	r3, [pc, #12]	; (80031ac <HAL_RCC_GetHCLKFreq+0x14>)
 800319e:	681b      	ldr	r3, [r3, #0]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	20000058 	.word	0x20000058

080031b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80031b4:	f7ff fff0 	bl	8003198 <HAL_RCC_GetHCLKFreq>
 80031b8:	4602      	mov	r2, r0
 80031ba:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	0a1b      	lsrs	r3, r3, #8
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	4904      	ldr	r1, [pc, #16]	; (80031d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80031c6:	5ccb      	ldrb	r3, [r1, r3]
 80031c8:	f003 031f 	and.w	r3, r3, #31
 80031cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40021000 	.word	0x40021000
 80031d8:	08008d40 	.word	0x08008d40

080031dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80031e0:	f7ff ffda 	bl	8003198 <HAL_RCC_GetHCLKFreq>
 80031e4:	4602      	mov	r2, r0
 80031e6:	4b06      	ldr	r3, [pc, #24]	; (8003200 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	0adb      	lsrs	r3, r3, #11
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	4904      	ldr	r1, [pc, #16]	; (8003204 <HAL_RCC_GetPCLK2Freq+0x28>)
 80031f2:	5ccb      	ldrb	r3, [r1, r3]
 80031f4:	f003 031f 	and.w	r3, r3, #31
 80031f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40021000 	.word	0x40021000
 8003204:	08008d40 	.word	0x08008d40

08003208 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	220f      	movs	r2, #15
 8003216:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003218:	4b12      	ldr	r3, [pc, #72]	; (8003264 <HAL_RCC_GetClockConfig+0x5c>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f003 0203 	and.w	r2, r3, #3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003224:	4b0f      	ldr	r3, [pc, #60]	; (8003264 <HAL_RCC_GetClockConfig+0x5c>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003230:	4b0c      	ldr	r3, [pc, #48]	; (8003264 <HAL_RCC_GetClockConfig+0x5c>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800323c:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_RCC_GetClockConfig+0x5c>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	08db      	lsrs	r3, r3, #3
 8003242:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800324a:	4b07      	ldr	r3, [pc, #28]	; (8003268 <HAL_RCC_GetClockConfig+0x60>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 020f 	and.w	r2, r3, #15
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	601a      	str	r2, [r3, #0]
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	40021000 	.word	0x40021000
 8003268:	40022000 	.word	0x40022000

0800326c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800326c:	b480      	push	{r7}
 800326e:	b087      	sub	sp, #28
 8003270:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003272:	4b1e      	ldr	r3, [pc, #120]	; (80032ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800327c:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	091b      	lsrs	r3, r3, #4
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	3301      	adds	r3, #1
 8003288:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	2b03      	cmp	r3, #3
 800328e:	d10c      	bne.n	80032aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003290:	4a17      	ldr	r2, [pc, #92]	; (80032f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	fbb2 f3f3 	udiv	r3, r2, r3
 8003298:	4a14      	ldr	r2, [pc, #80]	; (80032ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800329a:	68d2      	ldr	r2, [r2, #12]
 800329c:	0a12      	lsrs	r2, r2, #8
 800329e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	617b      	str	r3, [r7, #20]
    break;
 80032a8:	e00c      	b.n	80032c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032aa:	4a12      	ldr	r2, [pc, #72]	; (80032f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	4a0e      	ldr	r2, [pc, #56]	; (80032ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032b4:	68d2      	ldr	r2, [r2, #12]
 80032b6:	0a12      	lsrs	r2, r2, #8
 80032b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032bc:	fb02 f303 	mul.w	r3, r2, r3
 80032c0:	617b      	str	r3, [r7, #20]
    break;
 80032c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032c4:	4b09      	ldr	r3, [pc, #36]	; (80032ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	0e5b      	lsrs	r3, r3, #25
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	3301      	adds	r3, #1
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80032de:	687b      	ldr	r3, [r7, #4]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	371c      	adds	r7, #28
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	40021000 	.word	0x40021000
 80032f0:	016e3600 	.word	0x016e3600
 80032f4:	00f42400 	.word	0x00f42400

080032f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003300:	2300      	movs	r3, #0
 8003302:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003304:	2300      	movs	r3, #0
 8003306:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 8098 	beq.w	8003446 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331a:	4b43      	ldr	r3, [pc, #268]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800331c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10d      	bne.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	4b40      	ldr	r3, [pc, #256]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332a:	4a3f      	ldr	r2, [pc, #252]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800332c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003330:	6593      	str	r3, [r2, #88]	; 0x58
 8003332:	4b3d      	ldr	r3, [pc, #244]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800333a:	60bb      	str	r3, [r7, #8]
 800333c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800333e:	2301      	movs	r3, #1
 8003340:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003342:	4b3a      	ldr	r3, [pc, #232]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a39      	ldr	r2, [pc, #228]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800334c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800334e:	f7fe ff17 	bl	8002180 <HAL_GetTick>
 8003352:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003354:	e009      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003356:	f7fe ff13 	bl	8002180 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b02      	cmp	r3, #2
 8003362:	d902      	bls.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	74fb      	strb	r3, [r7, #19]
        break;
 8003368:	e005      	b.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800336a:	4b30      	ldr	r3, [pc, #192]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0ef      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d159      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800337c:	4b2a      	ldr	r3, [pc, #168]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003386:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d01e      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	429a      	cmp	r2, r3
 8003396:	d019      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003398:	4b23      	ldr	r3, [pc, #140]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800339a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033a4:	4b20      	ldr	r3, [pc, #128]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033aa:	4a1f      	ldr	r2, [pc, #124]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033b4:	4b1c      	ldr	r3, [pc, #112]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ba:	4a1b      	ldr	r2, [pc, #108]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033c4:	4a18      	ldr	r2, [pc, #96]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d016      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d6:	f7fe fed3 	bl	8002180 <HAL_GetTick>
 80033da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033dc:	e00b      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033de:	f7fe fecf 	bl	8002180 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d902      	bls.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	74fb      	strb	r3, [r7, #19]
            break;
 80033f4:	e006      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033f6:	4b0c      	ldr	r3, [pc, #48]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0ec      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003404:	7cfb      	ldrb	r3, [r7, #19]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10b      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800340a:	4b07      	ldr	r3, [pc, #28]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800340c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003410:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003418:	4903      	ldr	r1, [pc, #12]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800341a:	4313      	orrs	r3, r2
 800341c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003420:	e008      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003422:	7cfb      	ldrb	r3, [r7, #19]
 8003424:	74bb      	strb	r3, [r7, #18]
 8003426:	e005      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003428:	40021000 	.word	0x40021000
 800342c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003434:	7c7b      	ldrb	r3, [r7, #17]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d105      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343a:	4ba7      	ldr	r3, [pc, #668]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800343c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800343e:	4aa6      	ldr	r2, [pc, #664]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003440:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003444:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003452:	4ba1      	ldr	r3, [pc, #644]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003458:	f023 0203 	bic.w	r2, r3, #3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	499d      	ldr	r1, [pc, #628]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003474:	4b98      	ldr	r3, [pc, #608]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800347a:	f023 020c 	bic.w	r2, r3, #12
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	4995      	ldr	r1, [pc, #596]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003496:	4b90      	ldr	r3, [pc, #576]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	498c      	ldr	r1, [pc, #560]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034b8:	4b87      	ldr	r3, [pc, #540]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	4984      	ldr	r1, [pc, #528]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034da:	4b7f      	ldr	r3, [pc, #508]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	497b      	ldr	r1, [pc, #492]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0320 	and.w	r3, r3, #32
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034fc:	4b76      	ldr	r3, [pc, #472]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003502:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	4973      	ldr	r1, [pc, #460]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800351e:	4b6e      	ldr	r3, [pc, #440]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003524:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	69db      	ldr	r3, [r3, #28]
 800352c:	496a      	ldr	r1, [pc, #424]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003540:	4b65      	ldr	r3, [pc, #404]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003546:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	4962      	ldr	r1, [pc, #392]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003562:	4b5d      	ldr	r3, [pc, #372]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003568:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003570:	4959      	ldr	r1, [pc, #356]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00a      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003584:	4b54      	ldr	r3, [pc, #336]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003586:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800358a:	f023 0203 	bic.w	r2, r3, #3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003592:	4951      	ldr	r1, [pc, #324]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00a      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035a6:	4b4c      	ldr	r3, [pc, #304]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b4:	4948      	ldr	r1, [pc, #288]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d015      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035c8:	4b43      	ldr	r3, [pc, #268]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d6:	4940      	ldr	r1, [pc, #256]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035e6:	d105      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e8:	4b3b      	ldr	r3, [pc, #236]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4a3a      	ldr	r2, [pc, #232]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d015      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003600:	4b35      	ldr	r3, [pc, #212]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003606:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800360e:	4932      	ldr	r1, [pc, #200]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800361e:	d105      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003620:	4b2d      	ldr	r3, [pc, #180]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a2c      	ldr	r2, [pc, #176]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800362a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d015      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003638:	4b27      	ldr	r3, [pc, #156]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003646:	4924      	ldr	r1, [pc, #144]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003652:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003656:	d105      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003658:	4b1f      	ldr	r3, [pc, #124]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4a1e      	ldr	r2, [pc, #120]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003662:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d015      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003670:	4b19      	ldr	r3, [pc, #100]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003676:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367e:	4916      	ldr	r1, [pc, #88]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800368a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800368e:	d105      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003690:	4b11      	ldr	r3, [pc, #68]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	4a10      	ldr	r2, [pc, #64]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003696:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800369a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d019      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036a8:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b6:	4908      	ldr	r1, [pc, #32]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036c6:	d109      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036c8:	4b03      	ldr	r3, [pc, #12]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4a02      	ldr	r2, [pc, #8]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036d2:	60d3      	str	r3, [r2, #12]
 80036d4:	e002      	b.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80036d6:	bf00      	nop
 80036d8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d015      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80036e8:	4b29      	ldr	r3, [pc, #164]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f6:	4926      	ldr	r1, [pc, #152]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003702:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003706:	d105      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003708:	4b21      	ldr	r3, [pc, #132]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	4a20      	ldr	r2, [pc, #128]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800370e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003712:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d015      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003720:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003726:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800372e:	4918      	ldr	r1, [pc, #96]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003730:	4313      	orrs	r3, r2
 8003732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800373a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800373e:	d105      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003740:	4b13      	ldr	r3, [pc, #76]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	4a12      	ldr	r2, [pc, #72]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003746:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800374a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d015      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003758:	4b0d      	ldr	r3, [pc, #52]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800375a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800375e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003766:	490a      	ldr	r1, [pc, #40]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003772:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003776:	d105      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003778:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4a04      	ldr	r2, [pc, #16]	; (8003790 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800377e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003782:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003784:	7cbb      	ldrb	r3, [r7, #18]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40021000 	.word	0x40021000

08003794 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e049      	b.n	800383a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d106      	bne.n	80037c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fe f9c8 	bl	8001b50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4619      	mov	r1, r3
 80037d2:	4610      	mov	r0, r2
 80037d4:	f000 ff68 	bl	80046a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
	...

08003844 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d001      	beq.n	800385c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e04c      	b.n	80038f6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a26      	ldr	r2, [pc, #152]	; (8003904 <HAL_TIM_Base_Start+0xc0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d022      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003876:	d01d      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a22      	ldr	r2, [pc, #136]	; (8003908 <HAL_TIM_Base_Start+0xc4>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d018      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a21      	ldr	r2, [pc, #132]	; (800390c <HAL_TIM_Base_Start+0xc8>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d013      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1f      	ldr	r2, [pc, #124]	; (8003910 <HAL_TIM_Base_Start+0xcc>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d00e      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a1e      	ldr	r2, [pc, #120]	; (8003914 <HAL_TIM_Base_Start+0xd0>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d009      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1c      	ldr	r2, [pc, #112]	; (8003918 <HAL_TIM_Base_Start+0xd4>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d004      	beq.n	80038b4 <HAL_TIM_Base_Start+0x70>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a1b      	ldr	r2, [pc, #108]	; (800391c <HAL_TIM_Base_Start+0xd8>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d115      	bne.n	80038e0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689a      	ldr	r2, [r3, #8]
 80038ba:	4b19      	ldr	r3, [pc, #100]	; (8003920 <HAL_TIM_Base_Start+0xdc>)
 80038bc:	4013      	ands	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b06      	cmp	r3, #6
 80038c4:	d015      	beq.n	80038f2 <HAL_TIM_Base_Start+0xae>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038cc:	d011      	beq.n	80038f2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f042 0201 	orr.w	r2, r2, #1
 80038dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038de:	e008      	b.n	80038f2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f042 0201 	orr.w	r2, r2, #1
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	e000      	b.n	80038f4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40012c00 	.word	0x40012c00
 8003908:	40000400 	.word	0x40000400
 800390c:	40000800 	.word	0x40000800
 8003910:	40000c00 	.word	0x40000c00
 8003914:	40013400 	.word	0x40013400
 8003918:	40014000 	.word	0x40014000
 800391c:	40015000 	.word	0x40015000
 8003920:	00010007 	.word	0x00010007

08003924 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b01      	cmp	r3, #1
 8003936:	d001      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e054      	b.n	80039e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a26      	ldr	r2, [pc, #152]	; (80039f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d022      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003966:	d01d      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a22      	ldr	r2, [pc, #136]	; (80039f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d018      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a21      	ldr	r2, [pc, #132]	; (80039fc <HAL_TIM_Base_Start_IT+0xd8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d013      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a1f      	ldr	r2, [pc, #124]	; (8003a00 <HAL_TIM_Base_Start_IT+0xdc>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00e      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a1e      	ldr	r2, [pc, #120]	; (8003a04 <HAL_TIM_Base_Start_IT+0xe0>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d009      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a1c      	ldr	r2, [pc, #112]	; (8003a08 <HAL_TIM_Base_Start_IT+0xe4>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d004      	beq.n	80039a4 <HAL_TIM_Base_Start_IT+0x80>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a1b      	ldr	r2, [pc, #108]	; (8003a0c <HAL_TIM_Base_Start_IT+0xe8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d115      	bne.n	80039d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689a      	ldr	r2, [r3, #8]
 80039aa:	4b19      	ldr	r3, [pc, #100]	; (8003a10 <HAL_TIM_Base_Start_IT+0xec>)
 80039ac:	4013      	ands	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b06      	cmp	r3, #6
 80039b4:	d015      	beq.n	80039e2 <HAL_TIM_Base_Start_IT+0xbe>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039bc:	d011      	beq.n	80039e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f042 0201 	orr.w	r2, r2, #1
 80039cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ce:	e008      	b.n	80039e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	e000      	b.n	80039e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	40000400 	.word	0x40000400
 80039fc:	40000800 	.word	0x40000800
 8003a00:	40000c00 	.word	0x40000c00
 8003a04:	40013400 	.word	0x40013400
 8003a08:	40014000 	.word	0x40014000
 8003a0c:	40015000 	.word	0x40015000
 8003a10:	00010007 	.word	0x00010007

08003a14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e049      	b.n	8003aba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d106      	bne.n	8003a40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f841 	bl	8003ac2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3304      	adds	r3, #4
 8003a50:	4619      	mov	r1, r3
 8003a52:	4610      	mov	r0, r2
 8003a54:	f000 fe28 	bl	80046a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
	...

08003ad8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d109      	bne.n	8003afc <HAL_TIM_PWM_Start+0x24>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	bf14      	ite	ne
 8003af4:	2301      	movne	r3, #1
 8003af6:	2300      	moveq	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	e03c      	b.n	8003b76 <HAL_TIM_PWM_Start+0x9e>
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	d109      	bne.n	8003b16 <HAL_TIM_PWM_Start+0x3e>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	bf14      	ite	ne
 8003b0e:	2301      	movne	r3, #1
 8003b10:	2300      	moveq	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	e02f      	b.n	8003b76 <HAL_TIM_PWM_Start+0x9e>
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d109      	bne.n	8003b30 <HAL_TIM_PWM_Start+0x58>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	bf14      	ite	ne
 8003b28:	2301      	movne	r3, #1
 8003b2a:	2300      	moveq	r3, #0
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	e022      	b.n	8003b76 <HAL_TIM_PWM_Start+0x9e>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	2b0c      	cmp	r3, #12
 8003b34:	d109      	bne.n	8003b4a <HAL_TIM_PWM_Start+0x72>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	bf14      	ite	ne
 8003b42:	2301      	movne	r3, #1
 8003b44:	2300      	moveq	r3, #0
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	e015      	b.n	8003b76 <HAL_TIM_PWM_Start+0x9e>
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d109      	bne.n	8003b64 <HAL_TIM_PWM_Start+0x8c>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	bf14      	ite	ne
 8003b5c:	2301      	movne	r3, #1
 8003b5e:	2300      	moveq	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	e008      	b.n	8003b76 <HAL_TIM_PWM_Start+0x9e>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	bf14      	ite	ne
 8003b70:	2301      	movne	r3, #1
 8003b72:	2300      	moveq	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e0a6      	b.n	8003ccc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d104      	bne.n	8003b8e <HAL_TIM_PWM_Start+0xb6>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2202      	movs	r2, #2
 8003b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b8c:	e023      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xfe>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d104      	bne.n	8003b9e <HAL_TIM_PWM_Start+0xc6>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b9c:	e01b      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xfe>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_PWM_Start+0xd6>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bac:	e013      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xfe>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b0c      	cmp	r3, #12
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_PWM_Start+0xe6>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bbc:	e00b      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xfe>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_PWM_Start+0xf6>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bcc:	e003      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xfe>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	6839      	ldr	r1, [r7, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f001 f9dc 	bl	8004f9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a3a      	ldr	r2, [pc, #232]	; (8003cd4 <HAL_TIM_PWM_Start+0x1fc>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d018      	beq.n	8003c20 <HAL_TIM_PWM_Start+0x148>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a39      	ldr	r2, [pc, #228]	; (8003cd8 <HAL_TIM_PWM_Start+0x200>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d013      	beq.n	8003c20 <HAL_TIM_PWM_Start+0x148>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a37      	ldr	r2, [pc, #220]	; (8003cdc <HAL_TIM_PWM_Start+0x204>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d00e      	beq.n	8003c20 <HAL_TIM_PWM_Start+0x148>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a36      	ldr	r2, [pc, #216]	; (8003ce0 <HAL_TIM_PWM_Start+0x208>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d009      	beq.n	8003c20 <HAL_TIM_PWM_Start+0x148>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a34      	ldr	r2, [pc, #208]	; (8003ce4 <HAL_TIM_PWM_Start+0x20c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d004      	beq.n	8003c20 <HAL_TIM_PWM_Start+0x148>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a33      	ldr	r2, [pc, #204]	; (8003ce8 <HAL_TIM_PWM_Start+0x210>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d101      	bne.n	8003c24 <HAL_TIM_PWM_Start+0x14c>
 8003c20:	2301      	movs	r3, #1
 8003c22:	e000      	b.n	8003c26 <HAL_TIM_PWM_Start+0x14e>
 8003c24:	2300      	movs	r3, #0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a25      	ldr	r2, [pc, #148]	; (8003cd4 <HAL_TIM_PWM_Start+0x1fc>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d022      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c4c:	d01d      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a26      	ldr	r2, [pc, #152]	; (8003cec <HAL_TIM_PWM_Start+0x214>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d018      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a24      	ldr	r2, [pc, #144]	; (8003cf0 <HAL_TIM_PWM_Start+0x218>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d013      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a23      	ldr	r2, [pc, #140]	; (8003cf4 <HAL_TIM_PWM_Start+0x21c>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d00e      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a19      	ldr	r2, [pc, #100]	; (8003cd8 <HAL_TIM_PWM_Start+0x200>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d009      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a18      	ldr	r2, [pc, #96]	; (8003cdc <HAL_TIM_PWM_Start+0x204>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d004      	beq.n	8003c8a <HAL_TIM_PWM_Start+0x1b2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a18      	ldr	r2, [pc, #96]	; (8003ce8 <HAL_TIM_PWM_Start+0x210>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d115      	bne.n	8003cb6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	4b19      	ldr	r3, [pc, #100]	; (8003cf8 <HAL_TIM_PWM_Start+0x220>)
 8003c92:	4013      	ands	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b06      	cmp	r3, #6
 8003c9a:	d015      	beq.n	8003cc8 <HAL_TIM_PWM_Start+0x1f0>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca2:	d011      	beq.n	8003cc8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb4:	e008      	b.n	8003cc8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f042 0201 	orr.w	r2, r2, #1
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e000      	b.n	8003cca <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40012c00 	.word	0x40012c00
 8003cd8:	40013400 	.word	0x40013400
 8003cdc:	40014000 	.word	0x40014000
 8003ce0:	40014400 	.word	0x40014400
 8003ce4:	40014800 	.word	0x40014800
 8003ce8:	40015000 	.word	0x40015000
 8003cec:	40000400 	.word	0x40000400
 8003cf0:	40000800 	.word	0x40000800
 8003cf4:	40000c00 	.word	0x40000c00
 8003cf8:	00010007 	.word	0x00010007

08003cfc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e097      	b.n	8003e40 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d106      	bne.n	8003d2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f7fd ff4d 	bl	8001bc4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2202      	movs	r2, #2
 8003d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003d40:	f023 0307 	bic.w	r3, r3, #7
 8003d44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f000 fca9 	bl	80046a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d7e:	f023 0303 	bic.w	r3, r3, #3
 8003d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	021b      	lsls	r3, r3, #8
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003d9c:	f023 030c 	bic.w	r3, r3, #12
 8003da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003da8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	4313      	orrs	r3, r2
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	011a      	lsls	r2, r3, #4
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	031b      	lsls	r3, r3, #12
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003dda:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003de2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	011b      	lsls	r3, r3, #4
 8003dee:	4313      	orrs	r3, r2
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e58:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e60:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e68:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e70:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d110      	bne.n	8003e9a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d102      	bne.n	8003e84 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e7e:	7b7b      	ldrb	r3, [r7, #13]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d001      	beq.n	8003e88 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e069      	b.n	8003f5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2202      	movs	r2, #2
 8003e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e98:	e031      	b.n	8003efe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d110      	bne.n	8003ec2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ea0:	7bbb      	ldrb	r3, [r7, #14]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d102      	bne.n	8003eac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ea6:	7b3b      	ldrb	r3, [r7, #12]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d001      	beq.n	8003eb0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e055      	b.n	8003f5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ec0:	e01d      	b.n	8003efe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d108      	bne.n	8003eda <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ec8:	7bbb      	ldrb	r3, [r7, #14]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d105      	bne.n	8003eda <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ece:	7b7b      	ldrb	r3, [r7, #13]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d102      	bne.n	8003eda <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ed4:	7b3b      	ldrb	r3, [r7, #12]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d001      	beq.n	8003ede <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e03e      	b.n	8003f5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2202      	movs	r2, #2
 8003ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2202      	movs	r2, #2
 8003eea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2202      	movs	r2, #2
 8003ef2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d003      	beq.n	8003f0c <HAL_TIM_Encoder_Start+0xc4>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d008      	beq.n	8003f1c <HAL_TIM_Encoder_Start+0xd4>
 8003f0a:	e00f      	b.n	8003f2c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2201      	movs	r2, #1
 8003f12:	2100      	movs	r1, #0
 8003f14:	4618      	mov	r0, r3
 8003f16:	f001 f841 	bl	8004f9c <TIM_CCxChannelCmd>
      break;
 8003f1a:	e016      	b.n	8003f4a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2201      	movs	r2, #1
 8003f22:	2104      	movs	r1, #4
 8003f24:	4618      	mov	r0, r3
 8003f26:	f001 f839 	bl	8004f9c <TIM_CCxChannelCmd>
      break;
 8003f2a:	e00e      	b.n	8003f4a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2201      	movs	r2, #1
 8003f32:	2100      	movs	r1, #0
 8003f34:	4618      	mov	r0, r3
 8003f36:	f001 f831 	bl	8004f9c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	2104      	movs	r1, #4
 8003f42:	4618      	mov	r0, r3
 8003f44:	f001 f82a 	bl	8004f9c <TIM_CCxChannelCmd>
      break;
 8003f48:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f042 0201 	orr.w	r2, r2, #1
 8003f58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d020      	beq.n	8003fc8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d01b      	beq.n	8003fc8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f06f 0202 	mvn.w	r2, #2
 8003f98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 fb5c 	bl	800466c <HAL_TIM_IC_CaptureCallback>
 8003fb4:	e005      	b.n	8003fc2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 fb4e 	bl	8004658 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fb5f 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d020      	beq.n	8004014 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d01b      	beq.n	8004014 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f06f 0204 	mvn.w	r2, #4
 8003fe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2202      	movs	r2, #2
 8003fea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 fb36 	bl	800466c <HAL_TIM_IC_CaptureCallback>
 8004000:	e005      	b.n	800400e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 fb28 	bl	8004658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 fb39 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	f003 0308 	and.w	r3, r3, #8
 800401a:	2b00      	cmp	r3, #0
 800401c:	d020      	beq.n	8004060 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d01b      	beq.n	8004060 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f06f 0208 	mvn.w	r2, #8
 8004030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2204      	movs	r2, #4
 8004036:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	69db      	ldr	r3, [r3, #28]
 800403e:	f003 0303 	and.w	r3, r3, #3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 fb10 	bl	800466c <HAL_TIM_IC_CaptureCallback>
 800404c:	e005      	b.n	800405a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 fb02 	bl	8004658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 fb13 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	2b00      	cmp	r3, #0
 8004068:	d020      	beq.n	80040ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 0310 	and.w	r3, r3, #16
 8004070:	2b00      	cmp	r3, #0
 8004072:	d01b      	beq.n	80040ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f06f 0210 	mvn.w	r2, #16
 800407c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2208      	movs	r2, #8
 8004082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 faea 	bl	800466c <HAL_TIM_IC_CaptureCallback>
 8004098:	e005      	b.n	80040a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 fadc 	bl	8004658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 faed 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00c      	beq.n	80040d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d007      	beq.n	80040d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f06f 0201 	mvn.w	r2, #1
 80040c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7fd fc5c 	bl	8001988 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d104      	bne.n	80040e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00c      	beq.n	80040fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d007      	beq.n	80040fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80040f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f001 f8a9 	bl	8005250 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004104:	2b00      	cmp	r3, #0
 8004106:	d00c      	beq.n	8004122 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800410e:	2b00      	cmp	r3, #0
 8004110:	d007      	beq.n	8004122 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800411a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f001 f8a1 	bl	8005264 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00c      	beq.n	8004146 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004132:	2b00      	cmp	r3, #0
 8004134:	d007      	beq.n	8004146 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800413e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 faa7 	bl	8004694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	f003 0320 	and.w	r3, r3, #32
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00c      	beq.n	800416a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f003 0320 	and.w	r3, r3, #32
 8004156:	2b00      	cmp	r3, #0
 8004158:	d007      	beq.n	800416a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f06f 0220 	mvn.w	r2, #32
 8004162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f001 f869 	bl	800523c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00c      	beq.n	800418e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004186:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f001 f875 	bl	8005278 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00c      	beq.n	80041b2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d007      	beq.n	80041b2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80041aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f001 f86d 	bl	800528c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00c      	beq.n	80041d6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d007      	beq.n	80041d6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80041ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f001 f865 	bl	80052a0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00c      	beq.n	80041fa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d007      	beq.n	80041fa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80041f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f001 f85d 	bl	80052b4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041fa:	bf00      	nop
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004210:	2300      	movs	r3, #0
 8004212:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800421e:	2302      	movs	r3, #2
 8004220:	e0ff      	b.n	8004422 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b14      	cmp	r3, #20
 800422e:	f200 80f0 	bhi.w	8004412 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004232:	a201      	add	r2, pc, #4	; (adr r2, 8004238 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004238:	0800428d 	.word	0x0800428d
 800423c:	08004413 	.word	0x08004413
 8004240:	08004413 	.word	0x08004413
 8004244:	08004413 	.word	0x08004413
 8004248:	080042cd 	.word	0x080042cd
 800424c:	08004413 	.word	0x08004413
 8004250:	08004413 	.word	0x08004413
 8004254:	08004413 	.word	0x08004413
 8004258:	0800430f 	.word	0x0800430f
 800425c:	08004413 	.word	0x08004413
 8004260:	08004413 	.word	0x08004413
 8004264:	08004413 	.word	0x08004413
 8004268:	0800434f 	.word	0x0800434f
 800426c:	08004413 	.word	0x08004413
 8004270:	08004413 	.word	0x08004413
 8004274:	08004413 	.word	0x08004413
 8004278:	08004391 	.word	0x08004391
 800427c:	08004413 	.word	0x08004413
 8004280:	08004413 	.word	0x08004413
 8004284:	08004413 	.word	0x08004413
 8004288:	080043d1 	.word	0x080043d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fabc 	bl	8004810 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699a      	ldr	r2, [r3, #24]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0208 	orr.w	r2, r2, #8
 80042a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	699a      	ldr	r2, [r3, #24]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0204 	bic.w	r2, r2, #4
 80042b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6999      	ldr	r1, [r3, #24]
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	691a      	ldr	r2, [r3, #16]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	619a      	str	r2, [r3, #24]
      break;
 80042ca:	e0a5      	b.n	8004418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68b9      	ldr	r1, [r7, #8]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fb36 	bl	8004944 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699a      	ldr	r2, [r3, #24]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699a      	ldr	r2, [r3, #24]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6999      	ldr	r1, [r3, #24]
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	021a      	lsls	r2, r3, #8
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	619a      	str	r2, [r3, #24]
      break;
 800430c:	e084      	b.n	8004418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68b9      	ldr	r1, [r7, #8]
 8004314:	4618      	mov	r0, r3
 8004316:	f000 fba9 	bl	8004a6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69da      	ldr	r2, [r3, #28]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 0208 	orr.w	r2, r2, #8
 8004328:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	69da      	ldr	r2, [r3, #28]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0204 	bic.w	r2, r2, #4
 8004338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69d9      	ldr	r1, [r3, #28]
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	61da      	str	r2, [r3, #28]
      break;
 800434c:	e064      	b.n	8004418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68b9      	ldr	r1, [r7, #8]
 8004354:	4618      	mov	r0, r3
 8004356:	f000 fc1b 	bl	8004b90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69da      	ldr	r2, [r3, #28]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69d9      	ldr	r1, [r3, #28]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	021a      	lsls	r2, r3, #8
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	61da      	str	r2, [r3, #28]
      break;
 800438e:	e043      	b.n	8004418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	4618      	mov	r0, r3
 8004398:	f000 fc8e 	bl	8004cb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0208 	orr.w	r2, r2, #8
 80043aa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0204 	bic.w	r2, r2, #4
 80043ba:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	691a      	ldr	r2, [r3, #16]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80043ce:	e023      	b.n	8004418 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68b9      	ldr	r1, [r7, #8]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fcd8 	bl	8004d8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043ea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043fa:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	021a      	lsls	r2, r3, #8
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004410:	e002      	b.n	8004418 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	75fb      	strb	r3, [r7, #23]
      break;
 8004416:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004420:	7dfb      	ldrb	r3, [r7, #23]
}
 8004422:	4618      	mov	r0, r3
 8004424:	3718      	adds	r7, #24
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop

0800442c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004436:	2300      	movs	r3, #0
 8004438:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <HAL_TIM_ConfigClockSource+0x1c>
 8004444:	2302      	movs	r3, #2
 8004446:	e0f6      	b.n	8004636 <HAL_TIM_ConfigClockSource+0x20a>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004466:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800446a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004472:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a6f      	ldr	r2, [pc, #444]	; (8004640 <HAL_TIM_ConfigClockSource+0x214>)
 8004482:	4293      	cmp	r3, r2
 8004484:	f000 80c1 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 8004488:	4a6d      	ldr	r2, [pc, #436]	; (8004640 <HAL_TIM_ConfigClockSource+0x214>)
 800448a:	4293      	cmp	r3, r2
 800448c:	f200 80c6 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 8004490:	4a6c      	ldr	r2, [pc, #432]	; (8004644 <HAL_TIM_ConfigClockSource+0x218>)
 8004492:	4293      	cmp	r3, r2
 8004494:	f000 80b9 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 8004498:	4a6a      	ldr	r2, [pc, #424]	; (8004644 <HAL_TIM_ConfigClockSource+0x218>)
 800449a:	4293      	cmp	r3, r2
 800449c:	f200 80be 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 80044a0:	4a69      	ldr	r2, [pc, #420]	; (8004648 <HAL_TIM_ConfigClockSource+0x21c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	f000 80b1 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 80044a8:	4a67      	ldr	r2, [pc, #412]	; (8004648 <HAL_TIM_ConfigClockSource+0x21c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	f200 80b6 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 80044b0:	4a66      	ldr	r2, [pc, #408]	; (800464c <HAL_TIM_ConfigClockSource+0x220>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	f000 80a9 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 80044b8:	4a64      	ldr	r2, [pc, #400]	; (800464c <HAL_TIM_ConfigClockSource+0x220>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	f200 80ae 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 80044c0:	4a63      	ldr	r2, [pc, #396]	; (8004650 <HAL_TIM_ConfigClockSource+0x224>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	f000 80a1 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 80044c8:	4a61      	ldr	r2, [pc, #388]	; (8004650 <HAL_TIM_ConfigClockSource+0x224>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	f200 80a6 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 80044d0:	4a60      	ldr	r2, [pc, #384]	; (8004654 <HAL_TIM_ConfigClockSource+0x228>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	f000 8099 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 80044d8:	4a5e      	ldr	r2, [pc, #376]	; (8004654 <HAL_TIM_ConfigClockSource+0x228>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	f200 809e 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 80044e0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80044e4:	f000 8091 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 80044e8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80044ec:	f200 8096 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 80044f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044f4:	f000 8089 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1de>
 80044f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044fc:	f200 808e 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 8004500:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004504:	d03e      	beq.n	8004584 <HAL_TIM_ConfigClockSource+0x158>
 8004506:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800450a:	f200 8087 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004512:	f000 8086 	beq.w	8004622 <HAL_TIM_ConfigClockSource+0x1f6>
 8004516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800451a:	d87f      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 800451c:	2b70      	cmp	r3, #112	; 0x70
 800451e:	d01a      	beq.n	8004556 <HAL_TIM_ConfigClockSource+0x12a>
 8004520:	2b70      	cmp	r3, #112	; 0x70
 8004522:	d87b      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 8004524:	2b60      	cmp	r3, #96	; 0x60
 8004526:	d050      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x19e>
 8004528:	2b60      	cmp	r3, #96	; 0x60
 800452a:	d877      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 800452c:	2b50      	cmp	r3, #80	; 0x50
 800452e:	d03c      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x17e>
 8004530:	2b50      	cmp	r3, #80	; 0x50
 8004532:	d873      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 8004534:	2b40      	cmp	r3, #64	; 0x40
 8004536:	d058      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x1be>
 8004538:	2b40      	cmp	r3, #64	; 0x40
 800453a:	d86f      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 800453c:	2b30      	cmp	r3, #48	; 0x30
 800453e:	d064      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1de>
 8004540:	2b30      	cmp	r3, #48	; 0x30
 8004542:	d86b      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 8004544:	2b20      	cmp	r3, #32
 8004546:	d060      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1de>
 8004548:	2b20      	cmp	r3, #32
 800454a:	d867      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
 800454c:	2b00      	cmp	r3, #0
 800454e:	d05c      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1de>
 8004550:	2b10      	cmp	r3, #16
 8004552:	d05a      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1de>
 8004554:	e062      	b.n	800461c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004566:	f000 fcf9 	bl	8004f5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004578:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	609a      	str	r2, [r3, #8]
      break;
 8004582:	e04f      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004594:	f000 fce2 	bl	8004f5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045a6:	609a      	str	r2, [r3, #8]
      break;
 80045a8:	e03c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 fc54 	bl	8004e64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2150      	movs	r1, #80	; 0x50
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fcad 	bl	8004f22 <TIM_ITRx_SetConfig>
      break;
 80045c8:	e02c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d6:	461a      	mov	r2, r3
 80045d8:	f000 fc73 	bl	8004ec2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2160      	movs	r1, #96	; 0x60
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 fc9d 	bl	8004f22 <TIM_ITRx_SetConfig>
      break;
 80045e8:	e01c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f6:	461a      	mov	r2, r3
 80045f8:	f000 fc34 	bl	8004e64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2140      	movs	r1, #64	; 0x40
 8004602:	4618      	mov	r0, r3
 8004604:	f000 fc8d 	bl	8004f22 <TIM_ITRx_SetConfig>
      break;
 8004608:	e00c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4619      	mov	r1, r3
 8004614:	4610      	mov	r0, r2
 8004616:	f000 fc84 	bl	8004f22 <TIM_ITRx_SetConfig>
      break;
 800461a:	e003      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
      break;
 8004620:	e000      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004622:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	00100070 	.word	0x00100070
 8004644:	00100060 	.word	0x00100060
 8004648:	00100050 	.word	0x00100050
 800464c:	00100040 	.word	0x00100040
 8004650:	00100030 	.word	0x00100030
 8004654:	00100020 	.word	0x00100020

08004658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a4c      	ldr	r2, [pc, #304]	; (80047ec <TIM_Base_SetConfig+0x144>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d017      	beq.n	80046f0 <TIM_Base_SetConfig+0x48>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c6:	d013      	beq.n	80046f0 <TIM_Base_SetConfig+0x48>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a49      	ldr	r2, [pc, #292]	; (80047f0 <TIM_Base_SetConfig+0x148>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00f      	beq.n	80046f0 <TIM_Base_SetConfig+0x48>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a48      	ldr	r2, [pc, #288]	; (80047f4 <TIM_Base_SetConfig+0x14c>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d00b      	beq.n	80046f0 <TIM_Base_SetConfig+0x48>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a47      	ldr	r2, [pc, #284]	; (80047f8 <TIM_Base_SetConfig+0x150>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d007      	beq.n	80046f0 <TIM_Base_SetConfig+0x48>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a46      	ldr	r2, [pc, #280]	; (80047fc <TIM_Base_SetConfig+0x154>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d003      	beq.n	80046f0 <TIM_Base_SetConfig+0x48>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a45      	ldr	r2, [pc, #276]	; (8004800 <TIM_Base_SetConfig+0x158>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d108      	bne.n	8004702 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	4313      	orrs	r3, r2
 8004700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a39      	ldr	r2, [pc, #228]	; (80047ec <TIM_Base_SetConfig+0x144>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d023      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004710:	d01f      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a36      	ldr	r2, [pc, #216]	; (80047f0 <TIM_Base_SetConfig+0x148>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d01b      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a35      	ldr	r2, [pc, #212]	; (80047f4 <TIM_Base_SetConfig+0x14c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d017      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a34      	ldr	r2, [pc, #208]	; (80047f8 <TIM_Base_SetConfig+0x150>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d013      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a33      	ldr	r2, [pc, #204]	; (80047fc <TIM_Base_SetConfig+0x154>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d00f      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a33      	ldr	r2, [pc, #204]	; (8004804 <TIM_Base_SetConfig+0x15c>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d00b      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a32      	ldr	r2, [pc, #200]	; (8004808 <TIM_Base_SetConfig+0x160>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d007      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a31      	ldr	r2, [pc, #196]	; (800480c <TIM_Base_SetConfig+0x164>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d003      	beq.n	8004752 <TIM_Base_SetConfig+0xaa>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a2c      	ldr	r2, [pc, #176]	; (8004800 <TIM_Base_SetConfig+0x158>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d108      	bne.n	8004764 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4313      	orrs	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a18      	ldr	r2, [pc, #96]	; (80047ec <TIM_Base_SetConfig+0x144>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d013      	beq.n	80047b8 <TIM_Base_SetConfig+0x110>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a1a      	ldr	r2, [pc, #104]	; (80047fc <TIM_Base_SetConfig+0x154>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00f      	beq.n	80047b8 <TIM_Base_SetConfig+0x110>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a1a      	ldr	r2, [pc, #104]	; (8004804 <TIM_Base_SetConfig+0x15c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00b      	beq.n	80047b8 <TIM_Base_SetConfig+0x110>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a19      	ldr	r2, [pc, #100]	; (8004808 <TIM_Base_SetConfig+0x160>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d007      	beq.n	80047b8 <TIM_Base_SetConfig+0x110>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a18      	ldr	r2, [pc, #96]	; (800480c <TIM_Base_SetConfig+0x164>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d003      	beq.n	80047b8 <TIM_Base_SetConfig+0x110>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a13      	ldr	r2, [pc, #76]	; (8004800 <TIM_Base_SetConfig+0x158>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d103      	bne.n	80047c0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d105      	bne.n	80047de <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	f023 0201 	bic.w	r2, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	611a      	str	r2, [r3, #16]
  }
}
 80047de:	bf00      	nop
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	40012c00 	.word	0x40012c00
 80047f0:	40000400 	.word	0x40000400
 80047f4:	40000800 	.word	0x40000800
 80047f8:	40000c00 	.word	0x40000c00
 80047fc:	40013400 	.word	0x40013400
 8004800:	40015000 	.word	0x40015000
 8004804:	40014000 	.word	0x40014000
 8004808:	40014400 	.word	0x40014400
 800480c:	40014800 	.word	0x40014800

08004810 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004810:	b480      	push	{r7}
 8004812:	b087      	sub	sp, #28
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	f023 0201 	bic.w	r2, r3, #1
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f023 0302 	bic.w	r3, r3, #2
 800485c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	4313      	orrs	r3, r2
 8004866:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a30      	ldr	r2, [pc, #192]	; (800492c <TIM_OC1_SetConfig+0x11c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d013      	beq.n	8004898 <TIM_OC1_SetConfig+0x88>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a2f      	ldr	r2, [pc, #188]	; (8004930 <TIM_OC1_SetConfig+0x120>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d00f      	beq.n	8004898 <TIM_OC1_SetConfig+0x88>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a2e      	ldr	r2, [pc, #184]	; (8004934 <TIM_OC1_SetConfig+0x124>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00b      	beq.n	8004898 <TIM_OC1_SetConfig+0x88>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a2d      	ldr	r2, [pc, #180]	; (8004938 <TIM_OC1_SetConfig+0x128>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d007      	beq.n	8004898 <TIM_OC1_SetConfig+0x88>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a2c      	ldr	r2, [pc, #176]	; (800493c <TIM_OC1_SetConfig+0x12c>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d003      	beq.n	8004898 <TIM_OC1_SetConfig+0x88>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a2b      	ldr	r2, [pc, #172]	; (8004940 <TIM_OC1_SetConfig+0x130>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d10c      	bne.n	80048b2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	f023 0308 	bic.w	r3, r3, #8
 800489e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f023 0304 	bic.w	r3, r3, #4
 80048b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a1d      	ldr	r2, [pc, #116]	; (800492c <TIM_OC1_SetConfig+0x11c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d013      	beq.n	80048e2 <TIM_OC1_SetConfig+0xd2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a1c      	ldr	r2, [pc, #112]	; (8004930 <TIM_OC1_SetConfig+0x120>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d00f      	beq.n	80048e2 <TIM_OC1_SetConfig+0xd2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a1b      	ldr	r2, [pc, #108]	; (8004934 <TIM_OC1_SetConfig+0x124>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00b      	beq.n	80048e2 <TIM_OC1_SetConfig+0xd2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a1a      	ldr	r2, [pc, #104]	; (8004938 <TIM_OC1_SetConfig+0x128>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d007      	beq.n	80048e2 <TIM_OC1_SetConfig+0xd2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a19      	ldr	r2, [pc, #100]	; (800493c <TIM_OC1_SetConfig+0x12c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d003      	beq.n	80048e2 <TIM_OC1_SetConfig+0xd2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a18      	ldr	r2, [pc, #96]	; (8004940 <TIM_OC1_SetConfig+0x130>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d111      	bne.n	8004906 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	4313      	orrs	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	621a      	str	r2, [r3, #32]
}
 8004920:	bf00      	nop
 8004922:	371c      	adds	r7, #28
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr
 800492c:	40012c00 	.word	0x40012c00
 8004930:	40013400 	.word	0x40013400
 8004934:	40014000 	.word	0x40014000
 8004938:	40014400 	.word	0x40014400
 800493c:	40014800 	.word	0x40014800
 8004940:	40015000 	.word	0x40015000

08004944 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a1b      	ldr	r3, [r3, #32]
 8004958:	f023 0210 	bic.w	r2, r3, #16
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004972:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800497e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	021b      	lsls	r3, r3, #8
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	4313      	orrs	r3, r2
 800498a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	f023 0320 	bic.w	r3, r3, #32
 8004992:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	011b      	lsls	r3, r3, #4
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	4313      	orrs	r3, r2
 800499e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a2c      	ldr	r2, [pc, #176]	; (8004a54 <TIM_OC2_SetConfig+0x110>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d007      	beq.n	80049b8 <TIM_OC2_SetConfig+0x74>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a2b      	ldr	r2, [pc, #172]	; (8004a58 <TIM_OC2_SetConfig+0x114>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_OC2_SetConfig+0x74>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a2a      	ldr	r2, [pc, #168]	; (8004a5c <TIM_OC2_SetConfig+0x118>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d10d      	bne.n	80049d4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a1f      	ldr	r2, [pc, #124]	; (8004a54 <TIM_OC2_SetConfig+0x110>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d013      	beq.n	8004a04 <TIM_OC2_SetConfig+0xc0>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a1e      	ldr	r2, [pc, #120]	; (8004a58 <TIM_OC2_SetConfig+0x114>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00f      	beq.n	8004a04 <TIM_OC2_SetConfig+0xc0>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a1e      	ldr	r2, [pc, #120]	; (8004a60 <TIM_OC2_SetConfig+0x11c>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d00b      	beq.n	8004a04 <TIM_OC2_SetConfig+0xc0>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a1d      	ldr	r2, [pc, #116]	; (8004a64 <TIM_OC2_SetConfig+0x120>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d007      	beq.n	8004a04 <TIM_OC2_SetConfig+0xc0>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a1c      	ldr	r2, [pc, #112]	; (8004a68 <TIM_OC2_SetConfig+0x124>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d003      	beq.n	8004a04 <TIM_OC2_SetConfig+0xc0>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <TIM_OC2_SetConfig+0x118>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d113      	bne.n	8004a2c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	621a      	str	r2, [r3, #32]
}
 8004a46:	bf00      	nop
 8004a48:	371c      	adds	r7, #28
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40015000 	.word	0x40015000
 8004a60:	40014000 	.word	0x40014000
 8004a64:	40014400 	.word	0x40014400
 8004a68:	40014800 	.word	0x40014800

08004a6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	69db      	ldr	r3, [r3, #28]
 8004a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 0303 	bic.w	r3, r3, #3
 8004aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	021b      	lsls	r3, r3, #8
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a2b      	ldr	r2, [pc, #172]	; (8004b78 <TIM_OC3_SetConfig+0x10c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d007      	beq.n	8004ade <TIM_OC3_SetConfig+0x72>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a2a      	ldr	r2, [pc, #168]	; (8004b7c <TIM_OC3_SetConfig+0x110>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d003      	beq.n	8004ade <TIM_OC3_SetConfig+0x72>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a29      	ldr	r2, [pc, #164]	; (8004b80 <TIM_OC3_SetConfig+0x114>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d10d      	bne.n	8004afa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	021b      	lsls	r3, r3, #8
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a1e      	ldr	r2, [pc, #120]	; (8004b78 <TIM_OC3_SetConfig+0x10c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d013      	beq.n	8004b2a <TIM_OC3_SetConfig+0xbe>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a1d      	ldr	r2, [pc, #116]	; (8004b7c <TIM_OC3_SetConfig+0x110>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00f      	beq.n	8004b2a <TIM_OC3_SetConfig+0xbe>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a1d      	ldr	r2, [pc, #116]	; (8004b84 <TIM_OC3_SetConfig+0x118>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d00b      	beq.n	8004b2a <TIM_OC3_SetConfig+0xbe>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a1c      	ldr	r2, [pc, #112]	; (8004b88 <TIM_OC3_SetConfig+0x11c>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d007      	beq.n	8004b2a <TIM_OC3_SetConfig+0xbe>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a1b      	ldr	r2, [pc, #108]	; (8004b8c <TIM_OC3_SetConfig+0x120>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d003      	beq.n	8004b2a <TIM_OC3_SetConfig+0xbe>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a16      	ldr	r2, [pc, #88]	; (8004b80 <TIM_OC3_SetConfig+0x114>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d113      	bne.n	8004b52 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	697a      	ldr	r2, [r7, #20]
 8004b6a:	621a      	str	r2, [r3, #32]
}
 8004b6c:	bf00      	nop
 8004b6e:	371c      	adds	r7, #28
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	40013400 	.word	0x40013400
 8004b80:	40015000 	.word	0x40015000
 8004b84:	40014000 	.word	0x40014000
 8004b88:	40014400 	.word	0x40014400
 8004b8c:	40014800 	.word	0x40014800

08004b90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	021b      	lsls	r3, r3, #8
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	031b      	lsls	r3, r3, #12
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a2c      	ldr	r2, [pc, #176]	; (8004ca0 <TIM_OC4_SetConfig+0x110>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d007      	beq.n	8004c04 <TIM_OC4_SetConfig+0x74>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a2b      	ldr	r2, [pc, #172]	; (8004ca4 <TIM_OC4_SetConfig+0x114>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d003      	beq.n	8004c04 <TIM_OC4_SetConfig+0x74>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a2a      	ldr	r2, [pc, #168]	; (8004ca8 <TIM_OC4_SetConfig+0x118>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d10d      	bne.n	8004c20 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	031b      	lsls	r3, r3, #12
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a1f      	ldr	r2, [pc, #124]	; (8004ca0 <TIM_OC4_SetConfig+0x110>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d013      	beq.n	8004c50 <TIM_OC4_SetConfig+0xc0>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a1e      	ldr	r2, [pc, #120]	; (8004ca4 <TIM_OC4_SetConfig+0x114>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00f      	beq.n	8004c50 <TIM_OC4_SetConfig+0xc0>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a1e      	ldr	r2, [pc, #120]	; (8004cac <TIM_OC4_SetConfig+0x11c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00b      	beq.n	8004c50 <TIM_OC4_SetConfig+0xc0>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a1d      	ldr	r2, [pc, #116]	; (8004cb0 <TIM_OC4_SetConfig+0x120>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d007      	beq.n	8004c50 <TIM_OC4_SetConfig+0xc0>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a1c      	ldr	r2, [pc, #112]	; (8004cb4 <TIM_OC4_SetConfig+0x124>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d003      	beq.n	8004c50 <TIM_OC4_SetConfig+0xc0>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a17      	ldr	r2, [pc, #92]	; (8004ca8 <TIM_OC4_SetConfig+0x118>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d113      	bne.n	8004c78 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c56:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c5e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	019b      	lsls	r3, r3, #6
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	019b      	lsls	r3, r3, #6
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	621a      	str	r2, [r3, #32]
}
 8004c92:	bf00      	nop
 8004c94:	371c      	adds	r7, #28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40012c00 	.word	0x40012c00
 8004ca4:	40013400 	.word	0x40013400
 8004ca8:	40015000 	.word	0x40015000
 8004cac:	40014000 	.word	0x40014000
 8004cb0:	40014400 	.word	0x40014400
 8004cb4:	40014800 	.word	0x40014800

08004cb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004cfc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	041b      	lsls	r3, r3, #16
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a19      	ldr	r2, [pc, #100]	; (8004d74 <TIM_OC5_SetConfig+0xbc>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d013      	beq.n	8004d3a <TIM_OC5_SetConfig+0x82>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a18      	ldr	r2, [pc, #96]	; (8004d78 <TIM_OC5_SetConfig+0xc0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00f      	beq.n	8004d3a <TIM_OC5_SetConfig+0x82>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a17      	ldr	r2, [pc, #92]	; (8004d7c <TIM_OC5_SetConfig+0xc4>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00b      	beq.n	8004d3a <TIM_OC5_SetConfig+0x82>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a16      	ldr	r2, [pc, #88]	; (8004d80 <TIM_OC5_SetConfig+0xc8>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d007      	beq.n	8004d3a <TIM_OC5_SetConfig+0x82>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <TIM_OC5_SetConfig+0xcc>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d003      	beq.n	8004d3a <TIM_OC5_SetConfig+0x82>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a14      	ldr	r2, [pc, #80]	; (8004d88 <TIM_OC5_SetConfig+0xd0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d109      	bne.n	8004d4e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	621a      	str	r2, [r3, #32]
}
 8004d68:	bf00      	nop
 8004d6a:	371c      	adds	r7, #28
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	40012c00 	.word	0x40012c00
 8004d78:	40013400 	.word	0x40013400
 8004d7c:	40014000 	.word	0x40014000
 8004d80:	40014400 	.word	0x40014400
 8004d84:	40014800 	.word	0x40014800
 8004d88:	40015000 	.word	0x40015000

08004d8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	021b      	lsls	r3, r3, #8
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004dd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	051b      	lsls	r3, r3, #20
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a1a      	ldr	r2, [pc, #104]	; (8004e4c <TIM_OC6_SetConfig+0xc0>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d013      	beq.n	8004e10 <TIM_OC6_SetConfig+0x84>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a19      	ldr	r2, [pc, #100]	; (8004e50 <TIM_OC6_SetConfig+0xc4>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00f      	beq.n	8004e10 <TIM_OC6_SetConfig+0x84>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a18      	ldr	r2, [pc, #96]	; (8004e54 <TIM_OC6_SetConfig+0xc8>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d00b      	beq.n	8004e10 <TIM_OC6_SetConfig+0x84>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a17      	ldr	r2, [pc, #92]	; (8004e58 <TIM_OC6_SetConfig+0xcc>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d007      	beq.n	8004e10 <TIM_OC6_SetConfig+0x84>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a16      	ldr	r2, [pc, #88]	; (8004e5c <TIM_OC6_SetConfig+0xd0>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d003      	beq.n	8004e10 <TIM_OC6_SetConfig+0x84>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a15      	ldr	r2, [pc, #84]	; (8004e60 <TIM_OC6_SetConfig+0xd4>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d109      	bne.n	8004e24 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	029b      	lsls	r3, r3, #10
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	621a      	str	r2, [r3, #32]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	40012c00 	.word	0x40012c00
 8004e50:	40013400 	.word	0x40013400
 8004e54:	40014000 	.word	0x40014000
 8004e58:	40014400 	.word	0x40014400
 8004e5c:	40014800 	.word	0x40014800
 8004e60:	40015000 	.word	0x40015000

08004e64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	f023 0201 	bic.w	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f023 030a 	bic.w	r3, r3, #10
 8004ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	621a      	str	r2, [r3, #32]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b087      	sub	sp, #28
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	60f8      	str	r0, [r7, #12]
 8004eca:	60b9      	str	r1, [r7, #8]
 8004ecc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	f023 0210 	bic.w	r2, r3, #16
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004eec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	031b      	lsls	r3, r3, #12
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004efe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	011b      	lsls	r3, r3, #4
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	621a      	str	r2, [r3, #32]
}
 8004f16:	bf00      	nop
 8004f18:	371c      	adds	r7, #28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b085      	sub	sp, #20
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
 8004f2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004f38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f043 0307 	orr.w	r3, r3, #7
 8004f48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	609a      	str	r2, [r3, #8]
}
 8004f50:	bf00      	nop
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	021a      	lsls	r2, r3, #8
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	609a      	str	r2, [r3, #8]
}
 8004f90:	bf00      	nop
 8004f92:	371c      	adds	r7, #28
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f003 031f 	and.w	r3, r3, #31
 8004fae:	2201      	movs	r2, #1
 8004fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1a      	ldr	r2, [r3, #32]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	43db      	mvns	r3, r3
 8004fbe:	401a      	ands	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a1a      	ldr	r2, [r3, #32]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	f003 031f 	and.w	r3, r3, #31
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fd4:	431a      	orrs	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	621a      	str	r2, [r3, #32]
}
 8004fda:	bf00      	nop
 8004fdc:	371c      	adds	r7, #28
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
	...

08004fe8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d101      	bne.n	8005000 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e074      	b.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a34      	ldr	r2, [pc, #208]	; (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d009      	beq.n	800503e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a33      	ldr	r2, [pc, #204]	; (80050fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d004      	beq.n	800503e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a31      	ldr	r2, [pc, #196]	; (8005100 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d108      	bne.n	8005050 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005044:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	4313      	orrs	r3, r2
 800504e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800505a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a21      	ldr	r2, [pc, #132]	; (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d022      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005080:	d01d      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1f      	ldr	r2, [pc, #124]	; (8005104 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d018      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a1d      	ldr	r2, [pc, #116]	; (8005108 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d013      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a1c      	ldr	r2, [pc, #112]	; (800510c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d00e      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a15      	ldr	r2, [pc, #84]	; (80050fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d009      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a18      	ldr	r2, [pc, #96]	; (8005110 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d004      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a11      	ldr	r2, [pc, #68]	; (8005100 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d10c      	bne.n	80050d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40012c00 	.word	0x40012c00
 80050fc:	40013400 	.word	0x40013400
 8005100:	40015000 	.word	0x40015000
 8005104:	40000400 	.word	0x40000400
 8005108:	40000800 	.word	0x40000800
 800510c:	40000c00 	.word	0x40000c00
 8005110:	40014000 	.word	0x40014000

08005114 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800512c:	2302      	movs	r3, #2
 800512e:	e078      	b.n	8005222 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4313      	orrs	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	041b      	lsls	r3, r3, #16
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1c      	ldr	r2, [pc, #112]	; (8005230 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d009      	beq.n	80051d6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1b      	ldr	r2, [pc, #108]	; (8005234 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d004      	beq.n	80051d6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a19      	ldr	r2, [pc, #100]	; (8005238 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d11c      	bne.n	8005210 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	051b      	lsls	r3, r3, #20
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	4313      	orrs	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520c:	4313      	orrs	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	40012c00 	.word	0x40012c00
 8005234:	40013400 	.word	0x40013400
 8005238:	40015000 	.word	0x40015000

0800523c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e042      	b.n	8005360 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d106      	bne.n	80052f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f7fc fb97 	bl	8001a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2224      	movs	r2, #36	; 0x24
 80052f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 0201 	bic.w	r2, r2, #1
 8005308:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530e:	2b00      	cmp	r3, #0
 8005310:	d002      	beq.n	8005318 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fb24 	bl	8005960 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 f825 	bl	8005368 <UART_SetConfig>
 800531e:	4603      	mov	r3, r0
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e01b      	b.n	8005360 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685a      	ldr	r2, [r3, #4]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005336:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005346:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f042 0201 	orr.w	r2, r2, #1
 8005356:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 fba3 	bl	8005aa4 <UART_CheckIdleState>
 800535e:	4603      	mov	r3, r0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3708      	adds	r7, #8
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800536c:	b08c      	sub	sp, #48	; 0x30
 800536e:	af00      	add	r7, sp, #0
 8005370:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005372:	2300      	movs	r3, #0
 8005374:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	689a      	ldr	r2, [r3, #8]
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	431a      	orrs	r2, r3
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	431a      	orrs	r2, r3
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	4313      	orrs	r3, r2
 800538e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	4baa      	ldr	r3, [pc, #680]	; (8005640 <UART_SetConfig+0x2d8>)
 8005398:	4013      	ands	r3, r2
 800539a:	697a      	ldr	r2, [r7, #20]
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053a0:	430b      	orrs	r3, r1
 80053a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a9f      	ldr	r2, [pc, #636]	; (8005644 <UART_SetConfig+0x2dc>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d004      	beq.n	80053d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053d0:	4313      	orrs	r3, r2
 80053d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80053de:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	6812      	ldr	r2, [r2, #0]
 80053e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053e8:	430b      	orrs	r3, r1
 80053ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f2:	f023 010f 	bic.w	r1, r3, #15
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a90      	ldr	r2, [pc, #576]	; (8005648 <UART_SetConfig+0x2e0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d125      	bne.n	8005458 <UART_SetConfig+0xf0>
 800540c:	4b8f      	ldr	r3, [pc, #572]	; (800564c <UART_SetConfig+0x2e4>)
 800540e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005412:	f003 0303 	and.w	r3, r3, #3
 8005416:	2b03      	cmp	r3, #3
 8005418:	d81a      	bhi.n	8005450 <UART_SetConfig+0xe8>
 800541a:	a201      	add	r2, pc, #4	; (adr r2, 8005420 <UART_SetConfig+0xb8>)
 800541c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005420:	08005431 	.word	0x08005431
 8005424:	08005441 	.word	0x08005441
 8005428:	08005439 	.word	0x08005439
 800542c:	08005449 	.word	0x08005449
 8005430:	2301      	movs	r3, #1
 8005432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005436:	e116      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005438:	2302      	movs	r3, #2
 800543a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800543e:	e112      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005440:	2304      	movs	r3, #4
 8005442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005446:	e10e      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005448:	2308      	movs	r3, #8
 800544a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800544e:	e10a      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005450:	2310      	movs	r3, #16
 8005452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005456:	e106      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a7c      	ldr	r2, [pc, #496]	; (8005650 <UART_SetConfig+0x2e8>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d138      	bne.n	80054d4 <UART_SetConfig+0x16c>
 8005462:	4b7a      	ldr	r3, [pc, #488]	; (800564c <UART_SetConfig+0x2e4>)
 8005464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005468:	f003 030c 	and.w	r3, r3, #12
 800546c:	2b0c      	cmp	r3, #12
 800546e:	d82d      	bhi.n	80054cc <UART_SetConfig+0x164>
 8005470:	a201      	add	r2, pc, #4	; (adr r2, 8005478 <UART_SetConfig+0x110>)
 8005472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005476:	bf00      	nop
 8005478:	080054ad 	.word	0x080054ad
 800547c:	080054cd 	.word	0x080054cd
 8005480:	080054cd 	.word	0x080054cd
 8005484:	080054cd 	.word	0x080054cd
 8005488:	080054bd 	.word	0x080054bd
 800548c:	080054cd 	.word	0x080054cd
 8005490:	080054cd 	.word	0x080054cd
 8005494:	080054cd 	.word	0x080054cd
 8005498:	080054b5 	.word	0x080054b5
 800549c:	080054cd 	.word	0x080054cd
 80054a0:	080054cd 	.word	0x080054cd
 80054a4:	080054cd 	.word	0x080054cd
 80054a8:	080054c5 	.word	0x080054c5
 80054ac:	2300      	movs	r3, #0
 80054ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054b2:	e0d8      	b.n	8005666 <UART_SetConfig+0x2fe>
 80054b4:	2302      	movs	r3, #2
 80054b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ba:	e0d4      	b.n	8005666 <UART_SetConfig+0x2fe>
 80054bc:	2304      	movs	r3, #4
 80054be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054c2:	e0d0      	b.n	8005666 <UART_SetConfig+0x2fe>
 80054c4:	2308      	movs	r3, #8
 80054c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ca:	e0cc      	b.n	8005666 <UART_SetConfig+0x2fe>
 80054cc:	2310      	movs	r3, #16
 80054ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054d2:	e0c8      	b.n	8005666 <UART_SetConfig+0x2fe>
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a5e      	ldr	r2, [pc, #376]	; (8005654 <UART_SetConfig+0x2ec>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d125      	bne.n	800552a <UART_SetConfig+0x1c2>
 80054de:	4b5b      	ldr	r3, [pc, #364]	; (800564c <UART_SetConfig+0x2e4>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054e8:	2b30      	cmp	r3, #48	; 0x30
 80054ea:	d016      	beq.n	800551a <UART_SetConfig+0x1b2>
 80054ec:	2b30      	cmp	r3, #48	; 0x30
 80054ee:	d818      	bhi.n	8005522 <UART_SetConfig+0x1ba>
 80054f0:	2b20      	cmp	r3, #32
 80054f2:	d00a      	beq.n	800550a <UART_SetConfig+0x1a2>
 80054f4:	2b20      	cmp	r3, #32
 80054f6:	d814      	bhi.n	8005522 <UART_SetConfig+0x1ba>
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <UART_SetConfig+0x19a>
 80054fc:	2b10      	cmp	r3, #16
 80054fe:	d008      	beq.n	8005512 <UART_SetConfig+0x1aa>
 8005500:	e00f      	b.n	8005522 <UART_SetConfig+0x1ba>
 8005502:	2300      	movs	r3, #0
 8005504:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005508:	e0ad      	b.n	8005666 <UART_SetConfig+0x2fe>
 800550a:	2302      	movs	r3, #2
 800550c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005510:	e0a9      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005512:	2304      	movs	r3, #4
 8005514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005518:	e0a5      	b.n	8005666 <UART_SetConfig+0x2fe>
 800551a:	2308      	movs	r3, #8
 800551c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005520:	e0a1      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005522:	2310      	movs	r3, #16
 8005524:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005528:	e09d      	b.n	8005666 <UART_SetConfig+0x2fe>
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a4a      	ldr	r2, [pc, #296]	; (8005658 <UART_SetConfig+0x2f0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d125      	bne.n	8005580 <UART_SetConfig+0x218>
 8005534:	4b45      	ldr	r3, [pc, #276]	; (800564c <UART_SetConfig+0x2e4>)
 8005536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800553a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800553e:	2bc0      	cmp	r3, #192	; 0xc0
 8005540:	d016      	beq.n	8005570 <UART_SetConfig+0x208>
 8005542:	2bc0      	cmp	r3, #192	; 0xc0
 8005544:	d818      	bhi.n	8005578 <UART_SetConfig+0x210>
 8005546:	2b80      	cmp	r3, #128	; 0x80
 8005548:	d00a      	beq.n	8005560 <UART_SetConfig+0x1f8>
 800554a:	2b80      	cmp	r3, #128	; 0x80
 800554c:	d814      	bhi.n	8005578 <UART_SetConfig+0x210>
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <UART_SetConfig+0x1f0>
 8005552:	2b40      	cmp	r3, #64	; 0x40
 8005554:	d008      	beq.n	8005568 <UART_SetConfig+0x200>
 8005556:	e00f      	b.n	8005578 <UART_SetConfig+0x210>
 8005558:	2300      	movs	r3, #0
 800555a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800555e:	e082      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005560:	2302      	movs	r3, #2
 8005562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005566:	e07e      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005568:	2304      	movs	r3, #4
 800556a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800556e:	e07a      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005570:	2308      	movs	r3, #8
 8005572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005576:	e076      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005578:	2310      	movs	r3, #16
 800557a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800557e:	e072      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a35      	ldr	r2, [pc, #212]	; (800565c <UART_SetConfig+0x2f4>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d12a      	bne.n	80055e0 <UART_SetConfig+0x278>
 800558a:	4b30      	ldr	r3, [pc, #192]	; (800564c <UART_SetConfig+0x2e4>)
 800558c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005590:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005594:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005598:	d01a      	beq.n	80055d0 <UART_SetConfig+0x268>
 800559a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800559e:	d81b      	bhi.n	80055d8 <UART_SetConfig+0x270>
 80055a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055a4:	d00c      	beq.n	80055c0 <UART_SetConfig+0x258>
 80055a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055aa:	d815      	bhi.n	80055d8 <UART_SetConfig+0x270>
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d003      	beq.n	80055b8 <UART_SetConfig+0x250>
 80055b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055b4:	d008      	beq.n	80055c8 <UART_SetConfig+0x260>
 80055b6:	e00f      	b.n	80055d8 <UART_SetConfig+0x270>
 80055b8:	2300      	movs	r3, #0
 80055ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055be:	e052      	b.n	8005666 <UART_SetConfig+0x2fe>
 80055c0:	2302      	movs	r3, #2
 80055c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055c6:	e04e      	b.n	8005666 <UART_SetConfig+0x2fe>
 80055c8:	2304      	movs	r3, #4
 80055ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055ce:	e04a      	b.n	8005666 <UART_SetConfig+0x2fe>
 80055d0:	2308      	movs	r3, #8
 80055d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055d6:	e046      	b.n	8005666 <UART_SetConfig+0x2fe>
 80055d8:	2310      	movs	r3, #16
 80055da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055de:	e042      	b.n	8005666 <UART_SetConfig+0x2fe>
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a17      	ldr	r2, [pc, #92]	; (8005644 <UART_SetConfig+0x2dc>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d13a      	bne.n	8005660 <UART_SetConfig+0x2f8>
 80055ea:	4b18      	ldr	r3, [pc, #96]	; (800564c <UART_SetConfig+0x2e4>)
 80055ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055f8:	d01a      	beq.n	8005630 <UART_SetConfig+0x2c8>
 80055fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055fe:	d81b      	bhi.n	8005638 <UART_SetConfig+0x2d0>
 8005600:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005604:	d00c      	beq.n	8005620 <UART_SetConfig+0x2b8>
 8005606:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800560a:	d815      	bhi.n	8005638 <UART_SetConfig+0x2d0>
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <UART_SetConfig+0x2b0>
 8005610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005614:	d008      	beq.n	8005628 <UART_SetConfig+0x2c0>
 8005616:	e00f      	b.n	8005638 <UART_SetConfig+0x2d0>
 8005618:	2300      	movs	r3, #0
 800561a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800561e:	e022      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005620:	2302      	movs	r3, #2
 8005622:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005626:	e01e      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005628:	2304      	movs	r3, #4
 800562a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800562e:	e01a      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005630:	2308      	movs	r3, #8
 8005632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005636:	e016      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005638:	2310      	movs	r3, #16
 800563a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800563e:	e012      	b.n	8005666 <UART_SetConfig+0x2fe>
 8005640:	cfff69f3 	.word	0xcfff69f3
 8005644:	40008000 	.word	0x40008000
 8005648:	40013800 	.word	0x40013800
 800564c:	40021000 	.word	0x40021000
 8005650:	40004400 	.word	0x40004400
 8005654:	40004800 	.word	0x40004800
 8005658:	40004c00 	.word	0x40004c00
 800565c:	40005000 	.word	0x40005000
 8005660:	2310      	movs	r3, #16
 8005662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4aae      	ldr	r2, [pc, #696]	; (8005924 <UART_SetConfig+0x5bc>)
 800566c:	4293      	cmp	r3, r2
 800566e:	f040 8097 	bne.w	80057a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005672:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005676:	2b08      	cmp	r3, #8
 8005678:	d823      	bhi.n	80056c2 <UART_SetConfig+0x35a>
 800567a:	a201      	add	r2, pc, #4	; (adr r2, 8005680 <UART_SetConfig+0x318>)
 800567c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005680:	080056a5 	.word	0x080056a5
 8005684:	080056c3 	.word	0x080056c3
 8005688:	080056ad 	.word	0x080056ad
 800568c:	080056c3 	.word	0x080056c3
 8005690:	080056b3 	.word	0x080056b3
 8005694:	080056c3 	.word	0x080056c3
 8005698:	080056c3 	.word	0x080056c3
 800569c:	080056c3 	.word	0x080056c3
 80056a0:	080056bb 	.word	0x080056bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056a4:	f7fd fd84 	bl	80031b0 <HAL_RCC_GetPCLK1Freq>
 80056a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056aa:	e010      	b.n	80056ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056ac:	4b9e      	ldr	r3, [pc, #632]	; (8005928 <UART_SetConfig+0x5c0>)
 80056ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056b0:	e00d      	b.n	80056ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056b2:	f7fd fd0f 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 80056b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056b8:	e009      	b.n	80056ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056c0:	e005      	b.n	80056ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80056cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 8130 	beq.w	8005936 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056da:	4a94      	ldr	r2, [pc, #592]	; (800592c <UART_SetConfig+0x5c4>)
 80056dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056e0:	461a      	mov	r2, r3
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	4613      	mov	r3, r2
 80056f0:	005b      	lsls	r3, r3, #1
 80056f2:	4413      	add	r3, r2
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d305      	bcc.n	8005706 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	429a      	cmp	r2, r3
 8005704:	d903      	bls.n	800570e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800570c:	e113      	b.n	8005936 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800570e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005710:	2200      	movs	r2, #0
 8005712:	60bb      	str	r3, [r7, #8]
 8005714:	60fa      	str	r2, [r7, #12]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	4a84      	ldr	r2, [pc, #528]	; (800592c <UART_SetConfig+0x5c4>)
 800571c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005720:	b29b      	uxth	r3, r3
 8005722:	2200      	movs	r2, #0
 8005724:	603b      	str	r3, [r7, #0]
 8005726:	607a      	str	r2, [r7, #4]
 8005728:	e9d7 2300 	ldrd	r2, r3, [r7]
 800572c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005730:	f7fb fab2 	bl	8000c98 <__aeabi_uldivmod>
 8005734:	4602      	mov	r2, r0
 8005736:	460b      	mov	r3, r1
 8005738:	4610      	mov	r0, r2
 800573a:	4619      	mov	r1, r3
 800573c:	f04f 0200 	mov.w	r2, #0
 8005740:	f04f 0300 	mov.w	r3, #0
 8005744:	020b      	lsls	r3, r1, #8
 8005746:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800574a:	0202      	lsls	r2, r0, #8
 800574c:	6979      	ldr	r1, [r7, #20]
 800574e:	6849      	ldr	r1, [r1, #4]
 8005750:	0849      	lsrs	r1, r1, #1
 8005752:	2000      	movs	r0, #0
 8005754:	460c      	mov	r4, r1
 8005756:	4605      	mov	r5, r0
 8005758:	eb12 0804 	adds.w	r8, r2, r4
 800575c:	eb43 0905 	adc.w	r9, r3, r5
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	469a      	mov	sl, r3
 8005768:	4693      	mov	fp, r2
 800576a:	4652      	mov	r2, sl
 800576c:	465b      	mov	r3, fp
 800576e:	4640      	mov	r0, r8
 8005770:	4649      	mov	r1, r9
 8005772:	f7fb fa91 	bl	8000c98 <__aeabi_uldivmod>
 8005776:	4602      	mov	r2, r0
 8005778:	460b      	mov	r3, r1
 800577a:	4613      	mov	r3, r2
 800577c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800577e:	6a3b      	ldr	r3, [r7, #32]
 8005780:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005784:	d308      	bcc.n	8005798 <UART_SetConfig+0x430>
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800578c:	d204      	bcs.n	8005798 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6a3a      	ldr	r2, [r7, #32]
 8005794:	60da      	str	r2, [r3, #12]
 8005796:	e0ce      	b.n	8005936 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800579e:	e0ca      	b.n	8005936 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057a8:	d166      	bne.n	8005878 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80057aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80057ae:	2b08      	cmp	r3, #8
 80057b0:	d827      	bhi.n	8005802 <UART_SetConfig+0x49a>
 80057b2:	a201      	add	r2, pc, #4	; (adr r2, 80057b8 <UART_SetConfig+0x450>)
 80057b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b8:	080057dd 	.word	0x080057dd
 80057bc:	080057e5 	.word	0x080057e5
 80057c0:	080057ed 	.word	0x080057ed
 80057c4:	08005803 	.word	0x08005803
 80057c8:	080057f3 	.word	0x080057f3
 80057cc:	08005803 	.word	0x08005803
 80057d0:	08005803 	.word	0x08005803
 80057d4:	08005803 	.word	0x08005803
 80057d8:	080057fb 	.word	0x080057fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057dc:	f7fd fce8 	bl	80031b0 <HAL_RCC_GetPCLK1Freq>
 80057e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057e2:	e014      	b.n	800580e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057e4:	f7fd fcfa 	bl	80031dc <HAL_RCC_GetPCLK2Freq>
 80057e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057ea:	e010      	b.n	800580e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057ec:	4b4e      	ldr	r3, [pc, #312]	; (8005928 <UART_SetConfig+0x5c0>)
 80057ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057f0:	e00d      	b.n	800580e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057f2:	f7fd fc6f 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 80057f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057f8:	e009      	b.n	800580e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005800:	e005      	b.n	800580e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800580c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800580e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 8090 	beq.w	8005936 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581a:	4a44      	ldr	r2, [pc, #272]	; (800592c <UART_SetConfig+0x5c4>)
 800581c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005820:	461a      	mov	r2, r3
 8005822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005824:	fbb3 f3f2 	udiv	r3, r3, r2
 8005828:	005a      	lsls	r2, r3, #1
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	085b      	lsrs	r3, r3, #1
 8005830:	441a      	add	r2, r3
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	fbb2 f3f3 	udiv	r3, r2, r3
 800583a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800583c:	6a3b      	ldr	r3, [r7, #32]
 800583e:	2b0f      	cmp	r3, #15
 8005840:	d916      	bls.n	8005870 <UART_SetConfig+0x508>
 8005842:	6a3b      	ldr	r3, [r7, #32]
 8005844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005848:	d212      	bcs.n	8005870 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	b29b      	uxth	r3, r3
 800584e:	f023 030f 	bic.w	r3, r3, #15
 8005852:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	085b      	lsrs	r3, r3, #1
 8005858:	b29b      	uxth	r3, r3
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	b29a      	uxth	r2, r3
 8005860:	8bfb      	ldrh	r3, [r7, #30]
 8005862:	4313      	orrs	r3, r2
 8005864:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	8bfa      	ldrh	r2, [r7, #30]
 800586c:	60da      	str	r2, [r3, #12]
 800586e:	e062      	b.n	8005936 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005876:	e05e      	b.n	8005936 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005878:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800587c:	2b08      	cmp	r3, #8
 800587e:	d828      	bhi.n	80058d2 <UART_SetConfig+0x56a>
 8005880:	a201      	add	r2, pc, #4	; (adr r2, 8005888 <UART_SetConfig+0x520>)
 8005882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005886:	bf00      	nop
 8005888:	080058ad 	.word	0x080058ad
 800588c:	080058b5 	.word	0x080058b5
 8005890:	080058bd 	.word	0x080058bd
 8005894:	080058d3 	.word	0x080058d3
 8005898:	080058c3 	.word	0x080058c3
 800589c:	080058d3 	.word	0x080058d3
 80058a0:	080058d3 	.word	0x080058d3
 80058a4:	080058d3 	.word	0x080058d3
 80058a8:	080058cb 	.word	0x080058cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ac:	f7fd fc80 	bl	80031b0 <HAL_RCC_GetPCLK1Freq>
 80058b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058b2:	e014      	b.n	80058de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058b4:	f7fd fc92 	bl	80031dc <HAL_RCC_GetPCLK2Freq>
 80058b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058ba:	e010      	b.n	80058de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058bc:	4b1a      	ldr	r3, [pc, #104]	; (8005928 <UART_SetConfig+0x5c0>)
 80058be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058c0:	e00d      	b.n	80058de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058c2:	f7fd fc07 	bl	80030d4 <HAL_RCC_GetSysClockFreq>
 80058c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058c8:	e009      	b.n	80058de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058d0:	e005      	b.n	80058de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80058d2:	2300      	movs	r3, #0
 80058d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80058dc:	bf00      	nop
    }

    if (pclk != 0U)
 80058de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d028      	beq.n	8005936 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	4a10      	ldr	r2, [pc, #64]	; (800592c <UART_SetConfig+0x5c4>)
 80058ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058ee:	461a      	mov	r2, r3
 80058f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	085b      	lsrs	r3, r3, #1
 80058fc:	441a      	add	r2, r3
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	fbb2 f3f3 	udiv	r3, r2, r3
 8005906:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005908:	6a3b      	ldr	r3, [r7, #32]
 800590a:	2b0f      	cmp	r3, #15
 800590c:	d910      	bls.n	8005930 <UART_SetConfig+0x5c8>
 800590e:	6a3b      	ldr	r3, [r7, #32]
 8005910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005914:	d20c      	bcs.n	8005930 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	b29a      	uxth	r2, r3
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60da      	str	r2, [r3, #12]
 8005920:	e009      	b.n	8005936 <UART_SetConfig+0x5ce>
 8005922:	bf00      	nop
 8005924:	40008000 	.word	0x40008000
 8005928:	00f42400 	.word	0x00f42400
 800592c:	08008d48 	.word	0x08008d48
      }
      else
      {
        ret = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	2201      	movs	r2, #1
 800593a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2201      	movs	r2, #1
 8005942:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2200      	movs	r2, #0
 800594a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	2200      	movs	r2, #0
 8005950:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005952:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005956:	4618      	mov	r0, r3
 8005958:	3730      	adds	r7, #48	; 0x30
 800595a:	46bd      	mov	sp, r7
 800595c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005960 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00a      	beq.n	800598a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00a      	beq.n	80059ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00a      	beq.n	80059ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d2:	f003 0304 	and.w	r3, r3, #4
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	430a      	orrs	r2, r1
 80059ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f4:	f003 0310 	and.w	r3, r3, #16
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00a      	beq.n	8005a12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a16:	f003 0320 	and.w	r3, r3, #32
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d00a      	beq.n	8005a34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	430a      	orrs	r2, r1
 8005a32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d01a      	beq.n	8005a76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	430a      	orrs	r2, r1
 8005a54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a5e:	d10a      	bne.n	8005a76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	430a      	orrs	r2, r1
 8005a74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00a      	beq.n	8005a98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	605a      	str	r2, [r3, #4]
  }
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b098      	sub	sp, #96	; 0x60
 8005aa8:	af02      	add	r7, sp, #8
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ab4:	f7fc fb64 	bl	8002180 <HAL_GetTick>
 8005ab8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0308 	and.w	r3, r3, #8
 8005ac4:	2b08      	cmp	r3, #8
 8005ac6:	d12f      	bne.n	8005b28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ac8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f88e 	bl	8005bf8 <UART_WaitOnFlagUntilTimeout>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d022      	beq.n	8005b28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aea:	e853 3f00 	ldrex	r3, [r3]
 8005aee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005af2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005af6:	653b      	str	r3, [r7, #80]	; 0x50
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	461a      	mov	r2, r3
 8005afe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b00:	647b      	str	r3, [r7, #68]	; 0x44
 8005b02:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b08:	e841 2300 	strex	r3, r2, [r1]
 8005b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1e6      	bne.n	8005ae2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2220      	movs	r2, #32
 8005b18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e063      	b.n	8005bf0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0304 	and.w	r3, r3, #4
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d149      	bne.n	8005bca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b36:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 f857 	bl	8005bf8 <UART_WaitOnFlagUntilTimeout>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d03c      	beq.n	8005bca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b58:	e853 3f00 	ldrex	r3, [r3]
 8005b5c:	623b      	str	r3, [r7, #32]
   return(result);
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b6e:	633b      	str	r3, [r7, #48]	; 0x30
 8005b70:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b76:	e841 2300 	strex	r3, r2, [r1]
 8005b7a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1e6      	bne.n	8005b50 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3308      	adds	r3, #8
 8005b88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
 8005b90:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f023 0301 	bic.w	r3, r3, #1
 8005b98:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3308      	adds	r3, #8
 8005ba0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ba2:	61fa      	str	r2, [r7, #28]
 8005ba4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	69b9      	ldr	r1, [r7, #24]
 8005ba8:	69fa      	ldr	r2, [r7, #28]
 8005baa:	e841 2300 	strex	r3, r2, [r1]
 8005bae:	617b      	str	r3, [r7, #20]
   return(result);
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1e5      	bne.n	8005b82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e012      	b.n	8005bf0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2220      	movs	r2, #32
 8005bce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3758      	adds	r7, #88	; 0x58
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	4613      	mov	r3, r2
 8005c06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c08:	e04f      	b.n	8005caa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c10:	d04b      	beq.n	8005caa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c12:	f7fc fab5 	bl	8002180 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d302      	bcc.n	8005c28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e04e      	b.n	8005cca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0304 	and.w	r3, r3, #4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d037      	beq.n	8005caa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	2b80      	cmp	r3, #128	; 0x80
 8005c3e:	d034      	beq.n	8005caa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2b40      	cmp	r3, #64	; 0x40
 8005c44:	d031      	beq.n	8005caa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	f003 0308 	and.w	r3, r3, #8
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d110      	bne.n	8005c76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2208      	movs	r2, #8
 8005c5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f838 	bl	8005cd2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2208      	movs	r2, #8
 8005c66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e029      	b.n	8005cca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c84:	d111      	bne.n	8005caa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f81e 	bl	8005cd2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e00f      	b.n	8005cca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	69da      	ldr	r2, [r3, #28]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	bf0c      	ite	eq
 8005cba:	2301      	moveq	r3, #1
 8005cbc:	2300      	movne	r3, #0
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	79fb      	ldrb	r3, [r7, #7]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d0a0      	beq.n	8005c0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b095      	sub	sp, #84	; 0x54
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ce2:	e853 3f00 	ldrex	r3, [r3]
 8005ce6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cf8:	643b      	str	r3, [r7, #64]	; 0x40
 8005cfa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005cfe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d00:	e841 2300 	strex	r3, r2, [r1]
 8005d04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1e6      	bne.n	8005cda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	3308      	adds	r3, #8
 8005d12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	e853 3f00 	ldrex	r3, [r3]
 8005d1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d22:	f023 0301 	bic.w	r3, r3, #1
 8005d26:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d38:	e841 2300 	strex	r3, r2, [r1]
 8005d3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e3      	bne.n	8005d0c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d118      	bne.n	8005d7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	e853 3f00 	ldrex	r3, [r3]
 8005d58:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	f023 0310 	bic.w	r3, r3, #16
 8005d60:	647b      	str	r3, [r7, #68]	; 0x44
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	461a      	mov	r2, r3
 8005d68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d6a:	61bb      	str	r3, [r7, #24]
 8005d6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	6979      	ldr	r1, [r7, #20]
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	613b      	str	r3, [r7, #16]
   return(result);
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1e6      	bne.n	8005d4c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2220      	movs	r2, #32
 8005d82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005d92:	bf00      	nop
 8005d94:	3754      	adds	r7, #84	; 0x54
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b085      	sub	sp, #20
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d101      	bne.n	8005db4 <HAL_UARTEx_DisableFifoMode+0x16>
 8005db0:	2302      	movs	r3, #2
 8005db2:	e027      	b.n	8005e04 <HAL_UARTEx_DisableFifoMode+0x66>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2224      	movs	r2, #36	; 0x24
 8005dc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 0201 	bic.w	r2, r2, #1
 8005dda:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005de2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3714      	adds	r7, #20
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d101      	bne.n	8005e28 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005e24:	2302      	movs	r3, #2
 8005e26:	e02d      	b.n	8005e84 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2224      	movs	r2, #36	; 0x24
 8005e34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f022 0201 	bic.w	r2, r2, #1
 8005e4e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f84f 	bl	8005f08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2220      	movs	r2, #32
 8005e76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e02d      	b.n	8005f00 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2224      	movs	r2, #36	; 0x24
 8005eb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0201 	bic.w	r2, r2, #1
 8005eca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	683a      	ldr	r2, [r7, #0]
 8005edc:	430a      	orrs	r2, r1
 8005ede:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 f811 	bl	8005f08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2220      	movs	r2, #32
 8005ef2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d108      	bne.n	8005f2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005f28:	e031      	b.n	8005f8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005f2a:	2308      	movs	r3, #8
 8005f2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005f2e:	2308      	movs	r3, #8
 8005f30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	0e5b      	lsrs	r3, r3, #25
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	0f5b      	lsrs	r3, r3, #29
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f52:	7bbb      	ldrb	r3, [r7, #14]
 8005f54:	7b3a      	ldrb	r2, [r7, #12]
 8005f56:	4911      	ldr	r1, [pc, #68]	; (8005f9c <UARTEx_SetNbDataToProcess+0x94>)
 8005f58:	5c8a      	ldrb	r2, [r1, r2]
 8005f5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f5e:	7b3a      	ldrb	r2, [r7, #12]
 8005f60:	490f      	ldr	r1, [pc, #60]	; (8005fa0 <UARTEx_SetNbDataToProcess+0x98>)
 8005f62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f64:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
 8005f72:	7b7a      	ldrb	r2, [r7, #13]
 8005f74:	4909      	ldr	r1, [pc, #36]	; (8005f9c <UARTEx_SetNbDataToProcess+0x94>)
 8005f76:	5c8a      	ldrb	r2, [r1, r2]
 8005f78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f7c:	7b7a      	ldrb	r2, [r7, #13]
 8005f7e:	4908      	ldr	r1, [pc, #32]	; (8005fa0 <UARTEx_SetNbDataToProcess+0x98>)
 8005f80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f82:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005f8e:	bf00      	nop
 8005f90:	3714      	adds	r7, #20
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	08008d60 	.word	0x08008d60
 8005fa0:	08008d68 	.word	0x08008d68

08005fa4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08a      	sub	sp, #40	; 0x28
 8005fa8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005faa:	2300      	movs	r3, #0
 8005fac:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fae:	4b7d      	ldr	r3, [pc, #500]	; (80061a4 <xTaskIncrementTick+0x200>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 80ec 	bne.w	8006190 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005fb8:	4b7b      	ldr	r3, [pc, #492]	; (80061a8 <xTaskIncrementTick+0x204>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005fc0:	4a79      	ldr	r2, [pc, #484]	; (80061a8 <xTaskIncrementTick+0x204>)
 8005fc2:	6a3b      	ldr	r3, [r7, #32]
 8005fc4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005fc6:	6a3b      	ldr	r3, [r7, #32]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d120      	bne.n	800600e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005fcc:	4b77      	ldr	r3, [pc, #476]	; (80061ac <xTaskIncrementTick+0x208>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <xTaskIncrementTick+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8005fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fda:	f383 8811 	msr	BASEPRI, r3
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8005fe8:	bf00      	nop
 8005fea:	e7fe      	b.n	8005fea <xTaskIncrementTick+0x46>
 8005fec:	4b6f      	ldr	r3, [pc, #444]	; (80061ac <xTaskIncrementTick+0x208>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	61fb      	str	r3, [r7, #28]
 8005ff2:	4b6f      	ldr	r3, [pc, #444]	; (80061b0 <xTaskIncrementTick+0x20c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a6d      	ldr	r2, [pc, #436]	; (80061ac <xTaskIncrementTick+0x208>)
 8005ff8:	6013      	str	r3, [r2, #0]
 8005ffa:	4a6d      	ldr	r2, [pc, #436]	; (80061b0 <xTaskIncrementTick+0x20c>)
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	6013      	str	r3, [r2, #0]
 8006000:	4b6c      	ldr	r3, [pc, #432]	; (80061b4 <xTaskIncrementTick+0x210>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3301      	adds	r3, #1
 8006006:	4a6b      	ldr	r2, [pc, #428]	; (80061b4 <xTaskIncrementTick+0x210>)
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	f000 f93d 	bl	8006288 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800600e:	4b6a      	ldr	r3, [pc, #424]	; (80061b8 <xTaskIncrementTick+0x214>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6a3a      	ldr	r2, [r7, #32]
 8006014:	429a      	cmp	r2, r3
 8006016:	f0c0 80a6 	bcc.w	8006166 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800601a:	4b64      	ldr	r3, [pc, #400]	; (80061ac <xTaskIncrementTick+0x208>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d104      	bne.n	800602e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006024:	4b64      	ldr	r3, [pc, #400]	; (80061b8 <xTaskIncrementTick+0x214>)
 8006026:	f04f 32ff 	mov.w	r2, #4294967295
 800602a:	601a      	str	r2, [r3, #0]
                    break;
 800602c:	e09b      	b.n	8006166 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800602e:	4b5f      	ldr	r3, [pc, #380]	; (80061ac <xTaskIncrementTick+0x208>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800603e:	6a3a      	ldr	r2, [r7, #32]
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	429a      	cmp	r2, r3
 8006044:	d203      	bcs.n	800604e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006046:	4a5c      	ldr	r2, [pc, #368]	; (80061b8 <xTaskIncrementTick+0x214>)
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800604c:	e08b      	b.n	8006166 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	695b      	ldr	r3, [r3, #20]
 8006052:	613b      	str	r3, [r7, #16]
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	68d2      	ldr	r2, [r2, #12]
 800605c:	609a      	str	r2, [r3, #8]
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	69ba      	ldr	r2, [r7, #24]
 8006064:	6892      	ldr	r2, [r2, #8]
 8006066:	605a      	str	r2, [r3, #4]
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	3304      	adds	r3, #4
 8006070:	429a      	cmp	r2, r3
 8006072:	d103      	bne.n	800607c <xTaskIncrementTick+0xd8>
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	68da      	ldr	r2, [r3, #12]
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	605a      	str	r2, [r3, #4]
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	2200      	movs	r2, #0
 8006080:	615a      	str	r2, [r3, #20]
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	1e5a      	subs	r2, r3, #1
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006090:	2b00      	cmp	r3, #0
 8006092:	d01e      	beq.n	80060d2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	6a12      	ldr	r2, [r2, #32]
 80060a2:	609a      	str	r2, [r3, #8]
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	69ba      	ldr	r2, [r7, #24]
 80060aa:	69d2      	ldr	r2, [r2, #28]
 80060ac:	605a      	str	r2, [r3, #4]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	685a      	ldr	r2, [r3, #4]
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	3318      	adds	r3, #24
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d103      	bne.n	80060c2 <xTaskIncrementTick+0x11e>
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	6a1a      	ldr	r2, [r3, #32]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	605a      	str	r2, [r3, #4]
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	2200      	movs	r2, #0
 80060c6:	629a      	str	r2, [r3, #40]	; 0x28
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	1e5a      	subs	r2, r3, #1
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d6:	2201      	movs	r2, #1
 80060d8:	409a      	lsls	r2, r3
 80060da:	4b38      	ldr	r3, [pc, #224]	; (80061bc <xTaskIncrementTick+0x218>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4313      	orrs	r3, r2
 80060e0:	4a36      	ldr	r2, [pc, #216]	; (80061bc <xTaskIncrementTick+0x218>)
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e8:	4935      	ldr	r1, [pc, #212]	; (80061c0 <xTaskIncrementTick+0x21c>)
 80060ea:	4613      	mov	r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4413      	add	r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	440b      	add	r3, r1
 80060f4:	3304      	adds	r3, #4
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60bb      	str	r3, [r7, #8]
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	609a      	str	r2, [r3, #8]
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	60da      	str	r2, [r3, #12]
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	69ba      	ldr	r2, [r7, #24]
 800610e:	3204      	adds	r2, #4
 8006110:	605a      	str	r2, [r3, #4]
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	1d1a      	adds	r2, r3, #4
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	609a      	str	r2, [r3, #8]
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800611e:	4613      	mov	r3, r2
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	4413      	add	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4a26      	ldr	r2, [pc, #152]	; (80061c0 <xTaskIncrementTick+0x21c>)
 8006128:	441a      	add	r2, r3
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	615a      	str	r2, [r3, #20]
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006132:	4923      	ldr	r1, [pc, #140]	; (80061c0 <xTaskIncrementTick+0x21c>)
 8006134:	4613      	mov	r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	440b      	add	r3, r1
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	1c59      	adds	r1, r3, #1
 8006142:	481f      	ldr	r0, [pc, #124]	; (80061c0 <xTaskIncrementTick+0x21c>)
 8006144:	4613      	mov	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	4413      	add	r3, r2
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	4403      	add	r3, r0
 800614e:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006154:	4b1b      	ldr	r3, [pc, #108]	; (80061c4 <xTaskIncrementTick+0x220>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615a:	429a      	cmp	r2, r3
 800615c:	f67f af5d 	bls.w	800601a <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8006160:	2301      	movs	r3, #1
 8006162:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006164:	e759      	b.n	800601a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006166:	4b17      	ldr	r3, [pc, #92]	; (80061c4 <xTaskIncrementTick+0x220>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800616c:	4914      	ldr	r1, [pc, #80]	; (80061c0 <xTaskIncrementTick+0x21c>)
 800616e:	4613      	mov	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4413      	add	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	440b      	add	r3, r1
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d901      	bls.n	8006182 <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 800617e:	2301      	movs	r3, #1
 8006180:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8006182:	4b11      	ldr	r3, [pc, #68]	; (80061c8 <xTaskIncrementTick+0x224>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d007      	beq.n	800619a <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 800618a:	2301      	movs	r3, #1
 800618c:	627b      	str	r3, [r7, #36]	; 0x24
 800618e:	e004      	b.n	800619a <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006190:	4b0e      	ldr	r3, [pc, #56]	; (80061cc <xTaskIncrementTick+0x228>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3301      	adds	r3, #1
 8006196:	4a0d      	ldr	r2, [pc, #52]	; (80061cc <xTaskIncrementTick+0x228>)
 8006198:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800619a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800619c:	4618      	mov	r0, r3
 800619e:	3728      	adds	r7, #40	; 0x28
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	20000580 	.word	0x20000580
 80061a8:	20000568 	.word	0x20000568
 80061ac:	20000560 	.word	0x20000560
 80061b0:	20000564 	.word	0x20000564
 80061b4:	20000578 	.word	0x20000578
 80061b8:	2000057c 	.word	0x2000057c
 80061bc:	2000056c 	.word	0x2000056c
 80061c0:	200004fc 	.word	0x200004fc
 80061c4:	200004f8 	.word	0x200004f8
 80061c8:	20000574 	.word	0x20000574
 80061cc:	20000570 	.word	0x20000570

080061d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061d6:	4b27      	ldr	r3, [pc, #156]	; (8006274 <vTaskSwitchContext+0xa4>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d003      	beq.n	80061e6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80061de:	4b26      	ldr	r3, [pc, #152]	; (8006278 <vTaskSwitchContext+0xa8>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80061e4:	e03f      	b.n	8006266 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80061e6:	4b24      	ldr	r3, [pc, #144]	; (8006278 <vTaskSwitchContext+0xa8>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061ec:	4b23      	ldr	r3, [pc, #140]	; (800627c <vTaskSwitchContext+0xac>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	fab3 f383 	clz	r3, r3
 80061f8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80061fa:	7afb      	ldrb	r3, [r7, #11]
 80061fc:	f1c3 031f 	rsb	r3, r3, #31
 8006200:	617b      	str	r3, [r7, #20]
 8006202:	491f      	ldr	r1, [pc, #124]	; (8006280 <vTaskSwitchContext+0xb0>)
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	4613      	mov	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4413      	add	r3, r2
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	440b      	add	r3, r1
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10a      	bne.n	800622c <vTaskSwitchContext+0x5c>
        __asm volatile
 8006216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621a:	f383 8811 	msr	BASEPRI, r3
 800621e:	f3bf 8f6f 	isb	sy
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	607b      	str	r3, [r7, #4]
    }
 8006228:	bf00      	nop
 800622a:	e7fe      	b.n	800622a <vTaskSwitchContext+0x5a>
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	4613      	mov	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4a12      	ldr	r2, [pc, #72]	; (8006280 <vTaskSwitchContext+0xb0>)
 8006238:	4413      	add	r3, r2
 800623a:	613b      	str	r3, [r7, #16]
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	605a      	str	r2, [r3, #4]
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	3308      	adds	r3, #8
 800624e:	429a      	cmp	r2, r3
 8006250:	d104      	bne.n	800625c <vTaskSwitchContext+0x8c>
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	605a      	str	r2, [r3, #4]
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	4a08      	ldr	r2, [pc, #32]	; (8006284 <vTaskSwitchContext+0xb4>)
 8006264:	6013      	str	r3, [r2, #0]
}
 8006266:	bf00      	nop
 8006268:	371c      	adds	r7, #28
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop
 8006274:	20000580 	.word	0x20000580
 8006278:	20000574 	.word	0x20000574
 800627c:	2000056c 	.word	0x2000056c
 8006280:	200004fc 	.word	0x200004fc
 8006284:	200004f8 	.word	0x200004f8

08006288 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800628c:	4b0a      	ldr	r3, [pc, #40]	; (80062b8 <prvResetNextTaskUnblockTime+0x30>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d104      	bne.n	80062a0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006296:	4b09      	ldr	r3, [pc, #36]	; (80062bc <prvResetNextTaskUnblockTime+0x34>)
 8006298:	f04f 32ff 	mov.w	r2, #4294967295
 800629c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800629e:	e005      	b.n	80062ac <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80062a0:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <prvResetNextTaskUnblockTime+0x30>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a04      	ldr	r2, [pc, #16]	; (80062bc <prvResetNextTaskUnblockTime+0x34>)
 80062aa:	6013      	str	r3, [r2, #0]
}
 80062ac:	bf00      	nop
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	20000560 	.word	0x20000560
 80062bc:	2000057c 	.word	0x2000057c

080062c0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80062c0:	4b07      	ldr	r3, [pc, #28]	; (80062e0 <pxCurrentTCBConst2>)
 80062c2:	6819      	ldr	r1, [r3, #0]
 80062c4:	6808      	ldr	r0, [r1, #0]
 80062c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ca:	f380 8809 	msr	PSP, r0
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f04f 0000 	mov.w	r0, #0
 80062d6:	f380 8811 	msr	BASEPRI, r0
 80062da:	4770      	bx	lr
 80062dc:	f3af 8000 	nop.w

080062e0 <pxCurrentTCBConst2>:
 80062e0:	200004f8 	.word	0x200004f8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop
	...

080062f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80062f0:	f3ef 8009 	mrs	r0, PSP
 80062f4:	f3bf 8f6f 	isb	sy
 80062f8:	4b15      	ldr	r3, [pc, #84]	; (8006350 <pxCurrentTCBConst>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	f01e 0f10 	tst.w	lr, #16
 8006300:	bf08      	it	eq
 8006302:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006306:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800630a:	6010      	str	r0, [r2, #0]
 800630c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006310:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006314:	f380 8811 	msr	BASEPRI, r0
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	f3bf 8f6f 	isb	sy
 8006320:	f7ff ff56 	bl	80061d0 <vTaskSwitchContext>
 8006324:	f04f 0000 	mov.w	r0, #0
 8006328:	f380 8811 	msr	BASEPRI, r0
 800632c:	bc09      	pop	{r0, r3}
 800632e:	6819      	ldr	r1, [r3, #0]
 8006330:	6808      	ldr	r0, [r1, #0]
 8006332:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006336:	f01e 0f10 	tst.w	lr, #16
 800633a:	bf08      	it	eq
 800633c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006340:	f380 8809 	msr	PSP, r0
 8006344:	f3bf 8f6f 	isb	sy
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	f3af 8000 	nop.w

08006350 <pxCurrentTCBConst>:
 8006350:	200004f8 	.word	0x200004f8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006354:	bf00      	nop
 8006356:	bf00      	nop

08006358 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
        __asm volatile
 800635e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	607b      	str	r3, [r7, #4]
    }
 8006370:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006372:	f7ff fe17 	bl	8005fa4 <xTaskIncrementTick>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800637c:	4b06      	ldr	r3, [pc, #24]	; (8006398 <SysTick_Handler+0x40>)
 800637e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	2300      	movs	r3, #0
 8006386:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800638e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8006390:	bf00      	nop
 8006392:	3708      	adds	r7, #8
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	e000ed04 	.word	0xe000ed04

0800639c <__cvt>:
 800639c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063a0:	ec55 4b10 	vmov	r4, r5, d0
 80063a4:	2d00      	cmp	r5, #0
 80063a6:	460e      	mov	r6, r1
 80063a8:	4619      	mov	r1, r3
 80063aa:	462b      	mov	r3, r5
 80063ac:	bfbb      	ittet	lt
 80063ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80063b2:	461d      	movlt	r5, r3
 80063b4:	2300      	movge	r3, #0
 80063b6:	232d      	movlt	r3, #45	; 0x2d
 80063b8:	700b      	strb	r3, [r1, #0]
 80063ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063c0:	4691      	mov	r9, r2
 80063c2:	f023 0820 	bic.w	r8, r3, #32
 80063c6:	bfbc      	itt	lt
 80063c8:	4622      	movlt	r2, r4
 80063ca:	4614      	movlt	r4, r2
 80063cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063d0:	d005      	beq.n	80063de <__cvt+0x42>
 80063d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063d6:	d100      	bne.n	80063da <__cvt+0x3e>
 80063d8:	3601      	adds	r6, #1
 80063da:	2102      	movs	r1, #2
 80063dc:	e000      	b.n	80063e0 <__cvt+0x44>
 80063de:	2103      	movs	r1, #3
 80063e0:	ab03      	add	r3, sp, #12
 80063e2:	9301      	str	r3, [sp, #4]
 80063e4:	ab02      	add	r3, sp, #8
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	ec45 4b10 	vmov	d0, r4, r5
 80063ec:	4653      	mov	r3, sl
 80063ee:	4632      	mov	r2, r6
 80063f0:	f000 fe56 	bl	80070a0 <_dtoa_r>
 80063f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063f8:	4607      	mov	r7, r0
 80063fa:	d102      	bne.n	8006402 <__cvt+0x66>
 80063fc:	f019 0f01 	tst.w	r9, #1
 8006400:	d022      	beq.n	8006448 <__cvt+0xac>
 8006402:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006406:	eb07 0906 	add.w	r9, r7, r6
 800640a:	d110      	bne.n	800642e <__cvt+0x92>
 800640c:	783b      	ldrb	r3, [r7, #0]
 800640e:	2b30      	cmp	r3, #48	; 0x30
 8006410:	d10a      	bne.n	8006428 <__cvt+0x8c>
 8006412:	2200      	movs	r2, #0
 8006414:	2300      	movs	r3, #0
 8006416:	4620      	mov	r0, r4
 8006418:	4629      	mov	r1, r5
 800641a:	f7fa fb7d 	bl	8000b18 <__aeabi_dcmpeq>
 800641e:	b918      	cbnz	r0, 8006428 <__cvt+0x8c>
 8006420:	f1c6 0601 	rsb	r6, r6, #1
 8006424:	f8ca 6000 	str.w	r6, [sl]
 8006428:	f8da 3000 	ldr.w	r3, [sl]
 800642c:	4499      	add	r9, r3
 800642e:	2200      	movs	r2, #0
 8006430:	2300      	movs	r3, #0
 8006432:	4620      	mov	r0, r4
 8006434:	4629      	mov	r1, r5
 8006436:	f7fa fb6f 	bl	8000b18 <__aeabi_dcmpeq>
 800643a:	b108      	cbz	r0, 8006440 <__cvt+0xa4>
 800643c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006440:	2230      	movs	r2, #48	; 0x30
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	454b      	cmp	r3, r9
 8006446:	d307      	bcc.n	8006458 <__cvt+0xbc>
 8006448:	9b03      	ldr	r3, [sp, #12]
 800644a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800644c:	1bdb      	subs	r3, r3, r7
 800644e:	4638      	mov	r0, r7
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	b004      	add	sp, #16
 8006454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006458:	1c59      	adds	r1, r3, #1
 800645a:	9103      	str	r1, [sp, #12]
 800645c:	701a      	strb	r2, [r3, #0]
 800645e:	e7f0      	b.n	8006442 <__cvt+0xa6>

08006460 <__exponent>:
 8006460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006462:	4603      	mov	r3, r0
 8006464:	2900      	cmp	r1, #0
 8006466:	bfb8      	it	lt
 8006468:	4249      	neglt	r1, r1
 800646a:	f803 2b02 	strb.w	r2, [r3], #2
 800646e:	bfb4      	ite	lt
 8006470:	222d      	movlt	r2, #45	; 0x2d
 8006472:	222b      	movge	r2, #43	; 0x2b
 8006474:	2909      	cmp	r1, #9
 8006476:	7042      	strb	r2, [r0, #1]
 8006478:	dd2a      	ble.n	80064d0 <__exponent+0x70>
 800647a:	f10d 0207 	add.w	r2, sp, #7
 800647e:	4617      	mov	r7, r2
 8006480:	260a      	movs	r6, #10
 8006482:	4694      	mov	ip, r2
 8006484:	fb91 f5f6 	sdiv	r5, r1, r6
 8006488:	fb06 1415 	mls	r4, r6, r5, r1
 800648c:	3430      	adds	r4, #48	; 0x30
 800648e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006492:	460c      	mov	r4, r1
 8006494:	2c63      	cmp	r4, #99	; 0x63
 8006496:	f102 32ff 	add.w	r2, r2, #4294967295
 800649a:	4629      	mov	r1, r5
 800649c:	dcf1      	bgt.n	8006482 <__exponent+0x22>
 800649e:	3130      	adds	r1, #48	; 0x30
 80064a0:	f1ac 0402 	sub.w	r4, ip, #2
 80064a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80064a8:	1c41      	adds	r1, r0, #1
 80064aa:	4622      	mov	r2, r4
 80064ac:	42ba      	cmp	r2, r7
 80064ae:	d30a      	bcc.n	80064c6 <__exponent+0x66>
 80064b0:	f10d 0209 	add.w	r2, sp, #9
 80064b4:	eba2 020c 	sub.w	r2, r2, ip
 80064b8:	42bc      	cmp	r4, r7
 80064ba:	bf88      	it	hi
 80064bc:	2200      	movhi	r2, #0
 80064be:	4413      	add	r3, r2
 80064c0:	1a18      	subs	r0, r3, r0
 80064c2:	b003      	add	sp, #12
 80064c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80064ca:	f801 5f01 	strb.w	r5, [r1, #1]!
 80064ce:	e7ed      	b.n	80064ac <__exponent+0x4c>
 80064d0:	2330      	movs	r3, #48	; 0x30
 80064d2:	3130      	adds	r1, #48	; 0x30
 80064d4:	7083      	strb	r3, [r0, #2]
 80064d6:	70c1      	strb	r1, [r0, #3]
 80064d8:	1d03      	adds	r3, r0, #4
 80064da:	e7f1      	b.n	80064c0 <__exponent+0x60>

080064dc <_printf_float>:
 80064dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e0:	ed2d 8b02 	vpush	{d8}
 80064e4:	b08d      	sub	sp, #52	; 0x34
 80064e6:	460c      	mov	r4, r1
 80064e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064ec:	4616      	mov	r6, r2
 80064ee:	461f      	mov	r7, r3
 80064f0:	4605      	mov	r5, r0
 80064f2:	f000 fcc7 	bl	8006e84 <_localeconv_r>
 80064f6:	f8d0 a000 	ldr.w	sl, [r0]
 80064fa:	4650      	mov	r0, sl
 80064fc:	f7f9 fee0 	bl	80002c0 <strlen>
 8006500:	2300      	movs	r3, #0
 8006502:	930a      	str	r3, [sp, #40]	; 0x28
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	9305      	str	r3, [sp, #20]
 8006508:	f8d8 3000 	ldr.w	r3, [r8]
 800650c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006510:	3307      	adds	r3, #7
 8006512:	f023 0307 	bic.w	r3, r3, #7
 8006516:	f103 0208 	add.w	r2, r3, #8
 800651a:	f8c8 2000 	str.w	r2, [r8]
 800651e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006522:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006526:	9307      	str	r3, [sp, #28]
 8006528:	f8cd 8018 	str.w	r8, [sp, #24]
 800652c:	ee08 0a10 	vmov	s16, r0
 8006530:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006538:	4b9e      	ldr	r3, [pc, #632]	; (80067b4 <_printf_float+0x2d8>)
 800653a:	f04f 32ff 	mov.w	r2, #4294967295
 800653e:	f7fa fb1d 	bl	8000b7c <__aeabi_dcmpun>
 8006542:	bb88      	cbnz	r0, 80065a8 <_printf_float+0xcc>
 8006544:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006548:	4b9a      	ldr	r3, [pc, #616]	; (80067b4 <_printf_float+0x2d8>)
 800654a:	f04f 32ff 	mov.w	r2, #4294967295
 800654e:	f7fa faf7 	bl	8000b40 <__aeabi_dcmple>
 8006552:	bb48      	cbnz	r0, 80065a8 <_printf_float+0xcc>
 8006554:	2200      	movs	r2, #0
 8006556:	2300      	movs	r3, #0
 8006558:	4640      	mov	r0, r8
 800655a:	4649      	mov	r1, r9
 800655c:	f7fa fae6 	bl	8000b2c <__aeabi_dcmplt>
 8006560:	b110      	cbz	r0, 8006568 <_printf_float+0x8c>
 8006562:	232d      	movs	r3, #45	; 0x2d
 8006564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006568:	4a93      	ldr	r2, [pc, #588]	; (80067b8 <_printf_float+0x2dc>)
 800656a:	4b94      	ldr	r3, [pc, #592]	; (80067bc <_printf_float+0x2e0>)
 800656c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006570:	bf94      	ite	ls
 8006572:	4690      	movls	r8, r2
 8006574:	4698      	movhi	r8, r3
 8006576:	2303      	movs	r3, #3
 8006578:	6123      	str	r3, [r4, #16]
 800657a:	9b05      	ldr	r3, [sp, #20]
 800657c:	f023 0304 	bic.w	r3, r3, #4
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	f04f 0900 	mov.w	r9, #0
 8006586:	9700      	str	r7, [sp, #0]
 8006588:	4633      	mov	r3, r6
 800658a:	aa0b      	add	r2, sp, #44	; 0x2c
 800658c:	4621      	mov	r1, r4
 800658e:	4628      	mov	r0, r5
 8006590:	f000 f9da 	bl	8006948 <_printf_common>
 8006594:	3001      	adds	r0, #1
 8006596:	f040 8090 	bne.w	80066ba <_printf_float+0x1de>
 800659a:	f04f 30ff 	mov.w	r0, #4294967295
 800659e:	b00d      	add	sp, #52	; 0x34
 80065a0:	ecbd 8b02 	vpop	{d8}
 80065a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a8:	4642      	mov	r2, r8
 80065aa:	464b      	mov	r3, r9
 80065ac:	4640      	mov	r0, r8
 80065ae:	4649      	mov	r1, r9
 80065b0:	f7fa fae4 	bl	8000b7c <__aeabi_dcmpun>
 80065b4:	b140      	cbz	r0, 80065c8 <_printf_float+0xec>
 80065b6:	464b      	mov	r3, r9
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	bfbc      	itt	lt
 80065bc:	232d      	movlt	r3, #45	; 0x2d
 80065be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80065c2:	4a7f      	ldr	r2, [pc, #508]	; (80067c0 <_printf_float+0x2e4>)
 80065c4:	4b7f      	ldr	r3, [pc, #508]	; (80067c4 <_printf_float+0x2e8>)
 80065c6:	e7d1      	b.n	800656c <_printf_float+0x90>
 80065c8:	6863      	ldr	r3, [r4, #4]
 80065ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065ce:	9206      	str	r2, [sp, #24]
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	d13f      	bne.n	8006654 <_printf_float+0x178>
 80065d4:	2306      	movs	r3, #6
 80065d6:	6063      	str	r3, [r4, #4]
 80065d8:	9b05      	ldr	r3, [sp, #20]
 80065da:	6861      	ldr	r1, [r4, #4]
 80065dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80065e0:	2300      	movs	r3, #0
 80065e2:	9303      	str	r3, [sp, #12]
 80065e4:	ab0a      	add	r3, sp, #40	; 0x28
 80065e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065ea:	ab09      	add	r3, sp, #36	; 0x24
 80065ec:	ec49 8b10 	vmov	d0, r8, r9
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	6022      	str	r2, [r4, #0]
 80065f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065f8:	4628      	mov	r0, r5
 80065fa:	f7ff fecf 	bl	800639c <__cvt>
 80065fe:	9b06      	ldr	r3, [sp, #24]
 8006600:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006602:	2b47      	cmp	r3, #71	; 0x47
 8006604:	4680      	mov	r8, r0
 8006606:	d108      	bne.n	800661a <_printf_float+0x13e>
 8006608:	1cc8      	adds	r0, r1, #3
 800660a:	db02      	blt.n	8006612 <_printf_float+0x136>
 800660c:	6863      	ldr	r3, [r4, #4]
 800660e:	4299      	cmp	r1, r3
 8006610:	dd41      	ble.n	8006696 <_printf_float+0x1ba>
 8006612:	f1ab 0302 	sub.w	r3, fp, #2
 8006616:	fa5f fb83 	uxtb.w	fp, r3
 800661a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800661e:	d820      	bhi.n	8006662 <_printf_float+0x186>
 8006620:	3901      	subs	r1, #1
 8006622:	465a      	mov	r2, fp
 8006624:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006628:	9109      	str	r1, [sp, #36]	; 0x24
 800662a:	f7ff ff19 	bl	8006460 <__exponent>
 800662e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006630:	1813      	adds	r3, r2, r0
 8006632:	2a01      	cmp	r2, #1
 8006634:	4681      	mov	r9, r0
 8006636:	6123      	str	r3, [r4, #16]
 8006638:	dc02      	bgt.n	8006640 <_printf_float+0x164>
 800663a:	6822      	ldr	r2, [r4, #0]
 800663c:	07d2      	lsls	r2, r2, #31
 800663e:	d501      	bpl.n	8006644 <_printf_float+0x168>
 8006640:	3301      	adds	r3, #1
 8006642:	6123      	str	r3, [r4, #16]
 8006644:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006648:	2b00      	cmp	r3, #0
 800664a:	d09c      	beq.n	8006586 <_printf_float+0xaa>
 800664c:	232d      	movs	r3, #45	; 0x2d
 800664e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006652:	e798      	b.n	8006586 <_printf_float+0xaa>
 8006654:	9a06      	ldr	r2, [sp, #24]
 8006656:	2a47      	cmp	r2, #71	; 0x47
 8006658:	d1be      	bne.n	80065d8 <_printf_float+0xfc>
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1bc      	bne.n	80065d8 <_printf_float+0xfc>
 800665e:	2301      	movs	r3, #1
 8006660:	e7b9      	b.n	80065d6 <_printf_float+0xfa>
 8006662:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006666:	d118      	bne.n	800669a <_printf_float+0x1be>
 8006668:	2900      	cmp	r1, #0
 800666a:	6863      	ldr	r3, [r4, #4]
 800666c:	dd0b      	ble.n	8006686 <_printf_float+0x1aa>
 800666e:	6121      	str	r1, [r4, #16]
 8006670:	b913      	cbnz	r3, 8006678 <_printf_float+0x19c>
 8006672:	6822      	ldr	r2, [r4, #0]
 8006674:	07d0      	lsls	r0, r2, #31
 8006676:	d502      	bpl.n	800667e <_printf_float+0x1a2>
 8006678:	3301      	adds	r3, #1
 800667a:	440b      	add	r3, r1
 800667c:	6123      	str	r3, [r4, #16]
 800667e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006680:	f04f 0900 	mov.w	r9, #0
 8006684:	e7de      	b.n	8006644 <_printf_float+0x168>
 8006686:	b913      	cbnz	r3, 800668e <_printf_float+0x1b2>
 8006688:	6822      	ldr	r2, [r4, #0]
 800668a:	07d2      	lsls	r2, r2, #31
 800668c:	d501      	bpl.n	8006692 <_printf_float+0x1b6>
 800668e:	3302      	adds	r3, #2
 8006690:	e7f4      	b.n	800667c <_printf_float+0x1a0>
 8006692:	2301      	movs	r3, #1
 8006694:	e7f2      	b.n	800667c <_printf_float+0x1a0>
 8006696:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800669a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800669c:	4299      	cmp	r1, r3
 800669e:	db05      	blt.n	80066ac <_printf_float+0x1d0>
 80066a0:	6823      	ldr	r3, [r4, #0]
 80066a2:	6121      	str	r1, [r4, #16]
 80066a4:	07d8      	lsls	r0, r3, #31
 80066a6:	d5ea      	bpl.n	800667e <_printf_float+0x1a2>
 80066a8:	1c4b      	adds	r3, r1, #1
 80066aa:	e7e7      	b.n	800667c <_printf_float+0x1a0>
 80066ac:	2900      	cmp	r1, #0
 80066ae:	bfd4      	ite	le
 80066b0:	f1c1 0202 	rsble	r2, r1, #2
 80066b4:	2201      	movgt	r2, #1
 80066b6:	4413      	add	r3, r2
 80066b8:	e7e0      	b.n	800667c <_printf_float+0x1a0>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	055a      	lsls	r2, r3, #21
 80066be:	d407      	bmi.n	80066d0 <_printf_float+0x1f4>
 80066c0:	6923      	ldr	r3, [r4, #16]
 80066c2:	4642      	mov	r2, r8
 80066c4:	4631      	mov	r1, r6
 80066c6:	4628      	mov	r0, r5
 80066c8:	47b8      	blx	r7
 80066ca:	3001      	adds	r0, #1
 80066cc:	d12c      	bne.n	8006728 <_printf_float+0x24c>
 80066ce:	e764      	b.n	800659a <_printf_float+0xbe>
 80066d0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066d4:	f240 80e0 	bls.w	8006898 <_printf_float+0x3bc>
 80066d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066dc:	2200      	movs	r2, #0
 80066de:	2300      	movs	r3, #0
 80066e0:	f7fa fa1a 	bl	8000b18 <__aeabi_dcmpeq>
 80066e4:	2800      	cmp	r0, #0
 80066e6:	d034      	beq.n	8006752 <_printf_float+0x276>
 80066e8:	4a37      	ldr	r2, [pc, #220]	; (80067c8 <_printf_float+0x2ec>)
 80066ea:	2301      	movs	r3, #1
 80066ec:	4631      	mov	r1, r6
 80066ee:	4628      	mov	r0, r5
 80066f0:	47b8      	blx	r7
 80066f2:	3001      	adds	r0, #1
 80066f4:	f43f af51 	beq.w	800659a <_printf_float+0xbe>
 80066f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066fc:	429a      	cmp	r2, r3
 80066fe:	db02      	blt.n	8006706 <_printf_float+0x22a>
 8006700:	6823      	ldr	r3, [r4, #0]
 8006702:	07d8      	lsls	r0, r3, #31
 8006704:	d510      	bpl.n	8006728 <_printf_float+0x24c>
 8006706:	ee18 3a10 	vmov	r3, s16
 800670a:	4652      	mov	r2, sl
 800670c:	4631      	mov	r1, r6
 800670e:	4628      	mov	r0, r5
 8006710:	47b8      	blx	r7
 8006712:	3001      	adds	r0, #1
 8006714:	f43f af41 	beq.w	800659a <_printf_float+0xbe>
 8006718:	f04f 0800 	mov.w	r8, #0
 800671c:	f104 091a 	add.w	r9, r4, #26
 8006720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006722:	3b01      	subs	r3, #1
 8006724:	4543      	cmp	r3, r8
 8006726:	dc09      	bgt.n	800673c <_printf_float+0x260>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	079b      	lsls	r3, r3, #30
 800672c:	f100 8107 	bmi.w	800693e <_printf_float+0x462>
 8006730:	68e0      	ldr	r0, [r4, #12]
 8006732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006734:	4298      	cmp	r0, r3
 8006736:	bfb8      	it	lt
 8006738:	4618      	movlt	r0, r3
 800673a:	e730      	b.n	800659e <_printf_float+0xc2>
 800673c:	2301      	movs	r3, #1
 800673e:	464a      	mov	r2, r9
 8006740:	4631      	mov	r1, r6
 8006742:	4628      	mov	r0, r5
 8006744:	47b8      	blx	r7
 8006746:	3001      	adds	r0, #1
 8006748:	f43f af27 	beq.w	800659a <_printf_float+0xbe>
 800674c:	f108 0801 	add.w	r8, r8, #1
 8006750:	e7e6      	b.n	8006720 <_printf_float+0x244>
 8006752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006754:	2b00      	cmp	r3, #0
 8006756:	dc39      	bgt.n	80067cc <_printf_float+0x2f0>
 8006758:	4a1b      	ldr	r2, [pc, #108]	; (80067c8 <_printf_float+0x2ec>)
 800675a:	2301      	movs	r3, #1
 800675c:	4631      	mov	r1, r6
 800675e:	4628      	mov	r0, r5
 8006760:	47b8      	blx	r7
 8006762:	3001      	adds	r0, #1
 8006764:	f43f af19 	beq.w	800659a <_printf_float+0xbe>
 8006768:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800676c:	4313      	orrs	r3, r2
 800676e:	d102      	bne.n	8006776 <_printf_float+0x29a>
 8006770:	6823      	ldr	r3, [r4, #0]
 8006772:	07d9      	lsls	r1, r3, #31
 8006774:	d5d8      	bpl.n	8006728 <_printf_float+0x24c>
 8006776:	ee18 3a10 	vmov	r3, s16
 800677a:	4652      	mov	r2, sl
 800677c:	4631      	mov	r1, r6
 800677e:	4628      	mov	r0, r5
 8006780:	47b8      	blx	r7
 8006782:	3001      	adds	r0, #1
 8006784:	f43f af09 	beq.w	800659a <_printf_float+0xbe>
 8006788:	f04f 0900 	mov.w	r9, #0
 800678c:	f104 0a1a 	add.w	sl, r4, #26
 8006790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006792:	425b      	negs	r3, r3
 8006794:	454b      	cmp	r3, r9
 8006796:	dc01      	bgt.n	800679c <_printf_float+0x2c0>
 8006798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800679a:	e792      	b.n	80066c2 <_printf_float+0x1e6>
 800679c:	2301      	movs	r3, #1
 800679e:	4652      	mov	r2, sl
 80067a0:	4631      	mov	r1, r6
 80067a2:	4628      	mov	r0, r5
 80067a4:	47b8      	blx	r7
 80067a6:	3001      	adds	r0, #1
 80067a8:	f43f aef7 	beq.w	800659a <_printf_float+0xbe>
 80067ac:	f109 0901 	add.w	r9, r9, #1
 80067b0:	e7ee      	b.n	8006790 <_printf_float+0x2b4>
 80067b2:	bf00      	nop
 80067b4:	7fefffff 	.word	0x7fefffff
 80067b8:	08008d70 	.word	0x08008d70
 80067bc:	08008d74 	.word	0x08008d74
 80067c0:	08008d78 	.word	0x08008d78
 80067c4:	08008d7c 	.word	0x08008d7c
 80067c8:	08008d80 	.word	0x08008d80
 80067cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067d0:	429a      	cmp	r2, r3
 80067d2:	bfa8      	it	ge
 80067d4:	461a      	movge	r2, r3
 80067d6:	2a00      	cmp	r2, #0
 80067d8:	4691      	mov	r9, r2
 80067da:	dc37      	bgt.n	800684c <_printf_float+0x370>
 80067dc:	f04f 0b00 	mov.w	fp, #0
 80067e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067e4:	f104 021a 	add.w	r2, r4, #26
 80067e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067ea:	9305      	str	r3, [sp, #20]
 80067ec:	eba3 0309 	sub.w	r3, r3, r9
 80067f0:	455b      	cmp	r3, fp
 80067f2:	dc33      	bgt.n	800685c <_printf_float+0x380>
 80067f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067f8:	429a      	cmp	r2, r3
 80067fa:	db3b      	blt.n	8006874 <_printf_float+0x398>
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	07da      	lsls	r2, r3, #31
 8006800:	d438      	bmi.n	8006874 <_printf_float+0x398>
 8006802:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006806:	eba2 0903 	sub.w	r9, r2, r3
 800680a:	9b05      	ldr	r3, [sp, #20]
 800680c:	1ad2      	subs	r2, r2, r3
 800680e:	4591      	cmp	r9, r2
 8006810:	bfa8      	it	ge
 8006812:	4691      	movge	r9, r2
 8006814:	f1b9 0f00 	cmp.w	r9, #0
 8006818:	dc35      	bgt.n	8006886 <_printf_float+0x3aa>
 800681a:	f04f 0800 	mov.w	r8, #0
 800681e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006822:	f104 0a1a 	add.w	sl, r4, #26
 8006826:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800682a:	1a9b      	subs	r3, r3, r2
 800682c:	eba3 0309 	sub.w	r3, r3, r9
 8006830:	4543      	cmp	r3, r8
 8006832:	f77f af79 	ble.w	8006728 <_printf_float+0x24c>
 8006836:	2301      	movs	r3, #1
 8006838:	4652      	mov	r2, sl
 800683a:	4631      	mov	r1, r6
 800683c:	4628      	mov	r0, r5
 800683e:	47b8      	blx	r7
 8006840:	3001      	adds	r0, #1
 8006842:	f43f aeaa 	beq.w	800659a <_printf_float+0xbe>
 8006846:	f108 0801 	add.w	r8, r8, #1
 800684a:	e7ec      	b.n	8006826 <_printf_float+0x34a>
 800684c:	4613      	mov	r3, r2
 800684e:	4631      	mov	r1, r6
 8006850:	4642      	mov	r2, r8
 8006852:	4628      	mov	r0, r5
 8006854:	47b8      	blx	r7
 8006856:	3001      	adds	r0, #1
 8006858:	d1c0      	bne.n	80067dc <_printf_float+0x300>
 800685a:	e69e      	b.n	800659a <_printf_float+0xbe>
 800685c:	2301      	movs	r3, #1
 800685e:	4631      	mov	r1, r6
 8006860:	4628      	mov	r0, r5
 8006862:	9205      	str	r2, [sp, #20]
 8006864:	47b8      	blx	r7
 8006866:	3001      	adds	r0, #1
 8006868:	f43f ae97 	beq.w	800659a <_printf_float+0xbe>
 800686c:	9a05      	ldr	r2, [sp, #20]
 800686e:	f10b 0b01 	add.w	fp, fp, #1
 8006872:	e7b9      	b.n	80067e8 <_printf_float+0x30c>
 8006874:	ee18 3a10 	vmov	r3, s16
 8006878:	4652      	mov	r2, sl
 800687a:	4631      	mov	r1, r6
 800687c:	4628      	mov	r0, r5
 800687e:	47b8      	blx	r7
 8006880:	3001      	adds	r0, #1
 8006882:	d1be      	bne.n	8006802 <_printf_float+0x326>
 8006884:	e689      	b.n	800659a <_printf_float+0xbe>
 8006886:	9a05      	ldr	r2, [sp, #20]
 8006888:	464b      	mov	r3, r9
 800688a:	4442      	add	r2, r8
 800688c:	4631      	mov	r1, r6
 800688e:	4628      	mov	r0, r5
 8006890:	47b8      	blx	r7
 8006892:	3001      	adds	r0, #1
 8006894:	d1c1      	bne.n	800681a <_printf_float+0x33e>
 8006896:	e680      	b.n	800659a <_printf_float+0xbe>
 8006898:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800689a:	2a01      	cmp	r2, #1
 800689c:	dc01      	bgt.n	80068a2 <_printf_float+0x3c6>
 800689e:	07db      	lsls	r3, r3, #31
 80068a0:	d53a      	bpl.n	8006918 <_printf_float+0x43c>
 80068a2:	2301      	movs	r3, #1
 80068a4:	4642      	mov	r2, r8
 80068a6:	4631      	mov	r1, r6
 80068a8:	4628      	mov	r0, r5
 80068aa:	47b8      	blx	r7
 80068ac:	3001      	adds	r0, #1
 80068ae:	f43f ae74 	beq.w	800659a <_printf_float+0xbe>
 80068b2:	ee18 3a10 	vmov	r3, s16
 80068b6:	4652      	mov	r2, sl
 80068b8:	4631      	mov	r1, r6
 80068ba:	4628      	mov	r0, r5
 80068bc:	47b8      	blx	r7
 80068be:	3001      	adds	r0, #1
 80068c0:	f43f ae6b 	beq.w	800659a <_printf_float+0xbe>
 80068c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068c8:	2200      	movs	r2, #0
 80068ca:	2300      	movs	r3, #0
 80068cc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80068d0:	f7fa f922 	bl	8000b18 <__aeabi_dcmpeq>
 80068d4:	b9d8      	cbnz	r0, 800690e <_printf_float+0x432>
 80068d6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80068da:	f108 0201 	add.w	r2, r8, #1
 80068de:	4631      	mov	r1, r6
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b8      	blx	r7
 80068e4:	3001      	adds	r0, #1
 80068e6:	d10e      	bne.n	8006906 <_printf_float+0x42a>
 80068e8:	e657      	b.n	800659a <_printf_float+0xbe>
 80068ea:	2301      	movs	r3, #1
 80068ec:	4652      	mov	r2, sl
 80068ee:	4631      	mov	r1, r6
 80068f0:	4628      	mov	r0, r5
 80068f2:	47b8      	blx	r7
 80068f4:	3001      	adds	r0, #1
 80068f6:	f43f ae50 	beq.w	800659a <_printf_float+0xbe>
 80068fa:	f108 0801 	add.w	r8, r8, #1
 80068fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006900:	3b01      	subs	r3, #1
 8006902:	4543      	cmp	r3, r8
 8006904:	dcf1      	bgt.n	80068ea <_printf_float+0x40e>
 8006906:	464b      	mov	r3, r9
 8006908:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800690c:	e6da      	b.n	80066c4 <_printf_float+0x1e8>
 800690e:	f04f 0800 	mov.w	r8, #0
 8006912:	f104 0a1a 	add.w	sl, r4, #26
 8006916:	e7f2      	b.n	80068fe <_printf_float+0x422>
 8006918:	2301      	movs	r3, #1
 800691a:	4642      	mov	r2, r8
 800691c:	e7df      	b.n	80068de <_printf_float+0x402>
 800691e:	2301      	movs	r3, #1
 8006920:	464a      	mov	r2, r9
 8006922:	4631      	mov	r1, r6
 8006924:	4628      	mov	r0, r5
 8006926:	47b8      	blx	r7
 8006928:	3001      	adds	r0, #1
 800692a:	f43f ae36 	beq.w	800659a <_printf_float+0xbe>
 800692e:	f108 0801 	add.w	r8, r8, #1
 8006932:	68e3      	ldr	r3, [r4, #12]
 8006934:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006936:	1a5b      	subs	r3, r3, r1
 8006938:	4543      	cmp	r3, r8
 800693a:	dcf0      	bgt.n	800691e <_printf_float+0x442>
 800693c:	e6f8      	b.n	8006730 <_printf_float+0x254>
 800693e:	f04f 0800 	mov.w	r8, #0
 8006942:	f104 0919 	add.w	r9, r4, #25
 8006946:	e7f4      	b.n	8006932 <_printf_float+0x456>

08006948 <_printf_common>:
 8006948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800694c:	4616      	mov	r6, r2
 800694e:	4699      	mov	r9, r3
 8006950:	688a      	ldr	r2, [r1, #8]
 8006952:	690b      	ldr	r3, [r1, #16]
 8006954:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006958:	4293      	cmp	r3, r2
 800695a:	bfb8      	it	lt
 800695c:	4613      	movlt	r3, r2
 800695e:	6033      	str	r3, [r6, #0]
 8006960:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006964:	4607      	mov	r7, r0
 8006966:	460c      	mov	r4, r1
 8006968:	b10a      	cbz	r2, 800696e <_printf_common+0x26>
 800696a:	3301      	adds	r3, #1
 800696c:	6033      	str	r3, [r6, #0]
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	0699      	lsls	r1, r3, #26
 8006972:	bf42      	ittt	mi
 8006974:	6833      	ldrmi	r3, [r6, #0]
 8006976:	3302      	addmi	r3, #2
 8006978:	6033      	strmi	r3, [r6, #0]
 800697a:	6825      	ldr	r5, [r4, #0]
 800697c:	f015 0506 	ands.w	r5, r5, #6
 8006980:	d106      	bne.n	8006990 <_printf_common+0x48>
 8006982:	f104 0a19 	add.w	sl, r4, #25
 8006986:	68e3      	ldr	r3, [r4, #12]
 8006988:	6832      	ldr	r2, [r6, #0]
 800698a:	1a9b      	subs	r3, r3, r2
 800698c:	42ab      	cmp	r3, r5
 800698e:	dc26      	bgt.n	80069de <_printf_common+0x96>
 8006990:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006994:	1e13      	subs	r3, r2, #0
 8006996:	6822      	ldr	r2, [r4, #0]
 8006998:	bf18      	it	ne
 800699a:	2301      	movne	r3, #1
 800699c:	0692      	lsls	r2, r2, #26
 800699e:	d42b      	bmi.n	80069f8 <_printf_common+0xb0>
 80069a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069a4:	4649      	mov	r1, r9
 80069a6:	4638      	mov	r0, r7
 80069a8:	47c0      	blx	r8
 80069aa:	3001      	adds	r0, #1
 80069ac:	d01e      	beq.n	80069ec <_printf_common+0xa4>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	6922      	ldr	r2, [r4, #16]
 80069b2:	f003 0306 	and.w	r3, r3, #6
 80069b6:	2b04      	cmp	r3, #4
 80069b8:	bf02      	ittt	eq
 80069ba:	68e5      	ldreq	r5, [r4, #12]
 80069bc:	6833      	ldreq	r3, [r6, #0]
 80069be:	1aed      	subeq	r5, r5, r3
 80069c0:	68a3      	ldr	r3, [r4, #8]
 80069c2:	bf0c      	ite	eq
 80069c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069c8:	2500      	movne	r5, #0
 80069ca:	4293      	cmp	r3, r2
 80069cc:	bfc4      	itt	gt
 80069ce:	1a9b      	subgt	r3, r3, r2
 80069d0:	18ed      	addgt	r5, r5, r3
 80069d2:	2600      	movs	r6, #0
 80069d4:	341a      	adds	r4, #26
 80069d6:	42b5      	cmp	r5, r6
 80069d8:	d11a      	bne.n	8006a10 <_printf_common+0xc8>
 80069da:	2000      	movs	r0, #0
 80069dc:	e008      	b.n	80069f0 <_printf_common+0xa8>
 80069de:	2301      	movs	r3, #1
 80069e0:	4652      	mov	r2, sl
 80069e2:	4649      	mov	r1, r9
 80069e4:	4638      	mov	r0, r7
 80069e6:	47c0      	blx	r8
 80069e8:	3001      	adds	r0, #1
 80069ea:	d103      	bne.n	80069f4 <_printf_common+0xac>
 80069ec:	f04f 30ff 	mov.w	r0, #4294967295
 80069f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f4:	3501      	adds	r5, #1
 80069f6:	e7c6      	b.n	8006986 <_printf_common+0x3e>
 80069f8:	18e1      	adds	r1, r4, r3
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	2030      	movs	r0, #48	; 0x30
 80069fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a02:	4422      	add	r2, r4
 8006a04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a0c:	3302      	adds	r3, #2
 8006a0e:	e7c7      	b.n	80069a0 <_printf_common+0x58>
 8006a10:	2301      	movs	r3, #1
 8006a12:	4622      	mov	r2, r4
 8006a14:	4649      	mov	r1, r9
 8006a16:	4638      	mov	r0, r7
 8006a18:	47c0      	blx	r8
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	d0e6      	beq.n	80069ec <_printf_common+0xa4>
 8006a1e:	3601      	adds	r6, #1
 8006a20:	e7d9      	b.n	80069d6 <_printf_common+0x8e>
	...

08006a24 <_printf_i>:
 8006a24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a28:	7e0f      	ldrb	r7, [r1, #24]
 8006a2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a2c:	2f78      	cmp	r7, #120	; 0x78
 8006a2e:	4691      	mov	r9, r2
 8006a30:	4680      	mov	r8, r0
 8006a32:	460c      	mov	r4, r1
 8006a34:	469a      	mov	sl, r3
 8006a36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a3a:	d807      	bhi.n	8006a4c <_printf_i+0x28>
 8006a3c:	2f62      	cmp	r7, #98	; 0x62
 8006a3e:	d80a      	bhi.n	8006a56 <_printf_i+0x32>
 8006a40:	2f00      	cmp	r7, #0
 8006a42:	f000 80d4 	beq.w	8006bee <_printf_i+0x1ca>
 8006a46:	2f58      	cmp	r7, #88	; 0x58
 8006a48:	f000 80c0 	beq.w	8006bcc <_printf_i+0x1a8>
 8006a4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a54:	e03a      	b.n	8006acc <_printf_i+0xa8>
 8006a56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a5a:	2b15      	cmp	r3, #21
 8006a5c:	d8f6      	bhi.n	8006a4c <_printf_i+0x28>
 8006a5e:	a101      	add	r1, pc, #4	; (adr r1, 8006a64 <_printf_i+0x40>)
 8006a60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a64:	08006abd 	.word	0x08006abd
 8006a68:	08006ad1 	.word	0x08006ad1
 8006a6c:	08006a4d 	.word	0x08006a4d
 8006a70:	08006a4d 	.word	0x08006a4d
 8006a74:	08006a4d 	.word	0x08006a4d
 8006a78:	08006a4d 	.word	0x08006a4d
 8006a7c:	08006ad1 	.word	0x08006ad1
 8006a80:	08006a4d 	.word	0x08006a4d
 8006a84:	08006a4d 	.word	0x08006a4d
 8006a88:	08006a4d 	.word	0x08006a4d
 8006a8c:	08006a4d 	.word	0x08006a4d
 8006a90:	08006bd5 	.word	0x08006bd5
 8006a94:	08006afd 	.word	0x08006afd
 8006a98:	08006b8f 	.word	0x08006b8f
 8006a9c:	08006a4d 	.word	0x08006a4d
 8006aa0:	08006a4d 	.word	0x08006a4d
 8006aa4:	08006bf7 	.word	0x08006bf7
 8006aa8:	08006a4d 	.word	0x08006a4d
 8006aac:	08006afd 	.word	0x08006afd
 8006ab0:	08006a4d 	.word	0x08006a4d
 8006ab4:	08006a4d 	.word	0x08006a4d
 8006ab8:	08006b97 	.word	0x08006b97
 8006abc:	682b      	ldr	r3, [r5, #0]
 8006abe:	1d1a      	adds	r2, r3, #4
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	602a      	str	r2, [r5, #0]
 8006ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ac8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006acc:	2301      	movs	r3, #1
 8006ace:	e09f      	b.n	8006c10 <_printf_i+0x1ec>
 8006ad0:	6820      	ldr	r0, [r4, #0]
 8006ad2:	682b      	ldr	r3, [r5, #0]
 8006ad4:	0607      	lsls	r7, r0, #24
 8006ad6:	f103 0104 	add.w	r1, r3, #4
 8006ada:	6029      	str	r1, [r5, #0]
 8006adc:	d501      	bpl.n	8006ae2 <_printf_i+0xbe>
 8006ade:	681e      	ldr	r6, [r3, #0]
 8006ae0:	e003      	b.n	8006aea <_printf_i+0xc6>
 8006ae2:	0646      	lsls	r6, r0, #25
 8006ae4:	d5fb      	bpl.n	8006ade <_printf_i+0xba>
 8006ae6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006aea:	2e00      	cmp	r6, #0
 8006aec:	da03      	bge.n	8006af6 <_printf_i+0xd2>
 8006aee:	232d      	movs	r3, #45	; 0x2d
 8006af0:	4276      	negs	r6, r6
 8006af2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006af6:	485a      	ldr	r0, [pc, #360]	; (8006c60 <_printf_i+0x23c>)
 8006af8:	230a      	movs	r3, #10
 8006afa:	e012      	b.n	8006b22 <_printf_i+0xfe>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	6820      	ldr	r0, [r4, #0]
 8006b00:	1d19      	adds	r1, r3, #4
 8006b02:	6029      	str	r1, [r5, #0]
 8006b04:	0605      	lsls	r5, r0, #24
 8006b06:	d501      	bpl.n	8006b0c <_printf_i+0xe8>
 8006b08:	681e      	ldr	r6, [r3, #0]
 8006b0a:	e002      	b.n	8006b12 <_printf_i+0xee>
 8006b0c:	0641      	lsls	r1, r0, #25
 8006b0e:	d5fb      	bpl.n	8006b08 <_printf_i+0xe4>
 8006b10:	881e      	ldrh	r6, [r3, #0]
 8006b12:	4853      	ldr	r0, [pc, #332]	; (8006c60 <_printf_i+0x23c>)
 8006b14:	2f6f      	cmp	r7, #111	; 0x6f
 8006b16:	bf0c      	ite	eq
 8006b18:	2308      	moveq	r3, #8
 8006b1a:	230a      	movne	r3, #10
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b22:	6865      	ldr	r5, [r4, #4]
 8006b24:	60a5      	str	r5, [r4, #8]
 8006b26:	2d00      	cmp	r5, #0
 8006b28:	bfa2      	ittt	ge
 8006b2a:	6821      	ldrge	r1, [r4, #0]
 8006b2c:	f021 0104 	bicge.w	r1, r1, #4
 8006b30:	6021      	strge	r1, [r4, #0]
 8006b32:	b90e      	cbnz	r6, 8006b38 <_printf_i+0x114>
 8006b34:	2d00      	cmp	r5, #0
 8006b36:	d04b      	beq.n	8006bd0 <_printf_i+0x1ac>
 8006b38:	4615      	mov	r5, r2
 8006b3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b3e:	fb03 6711 	mls	r7, r3, r1, r6
 8006b42:	5dc7      	ldrb	r7, [r0, r7]
 8006b44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b48:	4637      	mov	r7, r6
 8006b4a:	42bb      	cmp	r3, r7
 8006b4c:	460e      	mov	r6, r1
 8006b4e:	d9f4      	bls.n	8006b3a <_printf_i+0x116>
 8006b50:	2b08      	cmp	r3, #8
 8006b52:	d10b      	bne.n	8006b6c <_printf_i+0x148>
 8006b54:	6823      	ldr	r3, [r4, #0]
 8006b56:	07de      	lsls	r6, r3, #31
 8006b58:	d508      	bpl.n	8006b6c <_printf_i+0x148>
 8006b5a:	6923      	ldr	r3, [r4, #16]
 8006b5c:	6861      	ldr	r1, [r4, #4]
 8006b5e:	4299      	cmp	r1, r3
 8006b60:	bfde      	ittt	le
 8006b62:	2330      	movle	r3, #48	; 0x30
 8006b64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b68:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b6c:	1b52      	subs	r2, r2, r5
 8006b6e:	6122      	str	r2, [r4, #16]
 8006b70:	f8cd a000 	str.w	sl, [sp]
 8006b74:	464b      	mov	r3, r9
 8006b76:	aa03      	add	r2, sp, #12
 8006b78:	4621      	mov	r1, r4
 8006b7a:	4640      	mov	r0, r8
 8006b7c:	f7ff fee4 	bl	8006948 <_printf_common>
 8006b80:	3001      	adds	r0, #1
 8006b82:	d14a      	bne.n	8006c1a <_printf_i+0x1f6>
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	b004      	add	sp, #16
 8006b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	f043 0320 	orr.w	r3, r3, #32
 8006b94:	6023      	str	r3, [r4, #0]
 8006b96:	4833      	ldr	r0, [pc, #204]	; (8006c64 <_printf_i+0x240>)
 8006b98:	2778      	movs	r7, #120	; 0x78
 8006b9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	6829      	ldr	r1, [r5, #0]
 8006ba2:	061f      	lsls	r7, r3, #24
 8006ba4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ba8:	d402      	bmi.n	8006bb0 <_printf_i+0x18c>
 8006baa:	065f      	lsls	r7, r3, #25
 8006bac:	bf48      	it	mi
 8006bae:	b2b6      	uxthmi	r6, r6
 8006bb0:	07df      	lsls	r7, r3, #31
 8006bb2:	bf48      	it	mi
 8006bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8006bb8:	6029      	str	r1, [r5, #0]
 8006bba:	bf48      	it	mi
 8006bbc:	6023      	strmi	r3, [r4, #0]
 8006bbe:	b91e      	cbnz	r6, 8006bc8 <_printf_i+0x1a4>
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	f023 0320 	bic.w	r3, r3, #32
 8006bc6:	6023      	str	r3, [r4, #0]
 8006bc8:	2310      	movs	r3, #16
 8006bca:	e7a7      	b.n	8006b1c <_printf_i+0xf8>
 8006bcc:	4824      	ldr	r0, [pc, #144]	; (8006c60 <_printf_i+0x23c>)
 8006bce:	e7e4      	b.n	8006b9a <_printf_i+0x176>
 8006bd0:	4615      	mov	r5, r2
 8006bd2:	e7bd      	b.n	8006b50 <_printf_i+0x12c>
 8006bd4:	682b      	ldr	r3, [r5, #0]
 8006bd6:	6826      	ldr	r6, [r4, #0]
 8006bd8:	6961      	ldr	r1, [r4, #20]
 8006bda:	1d18      	adds	r0, r3, #4
 8006bdc:	6028      	str	r0, [r5, #0]
 8006bde:	0635      	lsls	r5, r6, #24
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	d501      	bpl.n	8006be8 <_printf_i+0x1c4>
 8006be4:	6019      	str	r1, [r3, #0]
 8006be6:	e002      	b.n	8006bee <_printf_i+0x1ca>
 8006be8:	0670      	lsls	r0, r6, #25
 8006bea:	d5fb      	bpl.n	8006be4 <_printf_i+0x1c0>
 8006bec:	8019      	strh	r1, [r3, #0]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	6123      	str	r3, [r4, #16]
 8006bf2:	4615      	mov	r5, r2
 8006bf4:	e7bc      	b.n	8006b70 <_printf_i+0x14c>
 8006bf6:	682b      	ldr	r3, [r5, #0]
 8006bf8:	1d1a      	adds	r2, r3, #4
 8006bfa:	602a      	str	r2, [r5, #0]
 8006bfc:	681d      	ldr	r5, [r3, #0]
 8006bfe:	6862      	ldr	r2, [r4, #4]
 8006c00:	2100      	movs	r1, #0
 8006c02:	4628      	mov	r0, r5
 8006c04:	f7f9 fb0c 	bl	8000220 <memchr>
 8006c08:	b108      	cbz	r0, 8006c0e <_printf_i+0x1ea>
 8006c0a:	1b40      	subs	r0, r0, r5
 8006c0c:	6060      	str	r0, [r4, #4]
 8006c0e:	6863      	ldr	r3, [r4, #4]
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	2300      	movs	r3, #0
 8006c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c18:	e7aa      	b.n	8006b70 <_printf_i+0x14c>
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	462a      	mov	r2, r5
 8006c1e:	4649      	mov	r1, r9
 8006c20:	4640      	mov	r0, r8
 8006c22:	47d0      	blx	sl
 8006c24:	3001      	adds	r0, #1
 8006c26:	d0ad      	beq.n	8006b84 <_printf_i+0x160>
 8006c28:	6823      	ldr	r3, [r4, #0]
 8006c2a:	079b      	lsls	r3, r3, #30
 8006c2c:	d413      	bmi.n	8006c56 <_printf_i+0x232>
 8006c2e:	68e0      	ldr	r0, [r4, #12]
 8006c30:	9b03      	ldr	r3, [sp, #12]
 8006c32:	4298      	cmp	r0, r3
 8006c34:	bfb8      	it	lt
 8006c36:	4618      	movlt	r0, r3
 8006c38:	e7a6      	b.n	8006b88 <_printf_i+0x164>
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	4632      	mov	r2, r6
 8006c3e:	4649      	mov	r1, r9
 8006c40:	4640      	mov	r0, r8
 8006c42:	47d0      	blx	sl
 8006c44:	3001      	adds	r0, #1
 8006c46:	d09d      	beq.n	8006b84 <_printf_i+0x160>
 8006c48:	3501      	adds	r5, #1
 8006c4a:	68e3      	ldr	r3, [r4, #12]
 8006c4c:	9903      	ldr	r1, [sp, #12]
 8006c4e:	1a5b      	subs	r3, r3, r1
 8006c50:	42ab      	cmp	r3, r5
 8006c52:	dcf2      	bgt.n	8006c3a <_printf_i+0x216>
 8006c54:	e7eb      	b.n	8006c2e <_printf_i+0x20a>
 8006c56:	2500      	movs	r5, #0
 8006c58:	f104 0619 	add.w	r6, r4, #25
 8006c5c:	e7f5      	b.n	8006c4a <_printf_i+0x226>
 8006c5e:	bf00      	nop
 8006c60:	08008d82 	.word	0x08008d82
 8006c64:	08008d93 	.word	0x08008d93

08006c68 <std>:
 8006c68:	2300      	movs	r3, #0
 8006c6a:	b510      	push	{r4, lr}
 8006c6c:	4604      	mov	r4, r0
 8006c6e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c76:	6083      	str	r3, [r0, #8]
 8006c78:	8181      	strh	r1, [r0, #12]
 8006c7a:	6643      	str	r3, [r0, #100]	; 0x64
 8006c7c:	81c2      	strh	r2, [r0, #14]
 8006c7e:	6183      	str	r3, [r0, #24]
 8006c80:	4619      	mov	r1, r3
 8006c82:	2208      	movs	r2, #8
 8006c84:	305c      	adds	r0, #92	; 0x5c
 8006c86:	f000 f8f4 	bl	8006e72 <memset>
 8006c8a:	4b0d      	ldr	r3, [pc, #52]	; (8006cc0 <std+0x58>)
 8006c8c:	6263      	str	r3, [r4, #36]	; 0x24
 8006c8e:	4b0d      	ldr	r3, [pc, #52]	; (8006cc4 <std+0x5c>)
 8006c90:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c92:	4b0d      	ldr	r3, [pc, #52]	; (8006cc8 <std+0x60>)
 8006c94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c96:	4b0d      	ldr	r3, [pc, #52]	; (8006ccc <std+0x64>)
 8006c98:	6323      	str	r3, [r4, #48]	; 0x30
 8006c9a:	4b0d      	ldr	r3, [pc, #52]	; (8006cd0 <std+0x68>)
 8006c9c:	6224      	str	r4, [r4, #32]
 8006c9e:	429c      	cmp	r4, r3
 8006ca0:	d006      	beq.n	8006cb0 <std+0x48>
 8006ca2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006ca6:	4294      	cmp	r4, r2
 8006ca8:	d002      	beq.n	8006cb0 <std+0x48>
 8006caa:	33d0      	adds	r3, #208	; 0xd0
 8006cac:	429c      	cmp	r4, r3
 8006cae:	d105      	bne.n	8006cbc <std+0x54>
 8006cb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cb8:	f000 b958 	b.w	8006f6c <__retarget_lock_init_recursive>
 8006cbc:	bd10      	pop	{r4, pc}
 8006cbe:	bf00      	nop
 8006cc0:	08006ded 	.word	0x08006ded
 8006cc4:	08006e0f 	.word	0x08006e0f
 8006cc8:	08006e47 	.word	0x08006e47
 8006ccc:	08006e6b 	.word	0x08006e6b
 8006cd0:	20000584 	.word	0x20000584

08006cd4 <stdio_exit_handler>:
 8006cd4:	4a02      	ldr	r2, [pc, #8]	; (8006ce0 <stdio_exit_handler+0xc>)
 8006cd6:	4903      	ldr	r1, [pc, #12]	; (8006ce4 <stdio_exit_handler+0x10>)
 8006cd8:	4803      	ldr	r0, [pc, #12]	; (8006ce8 <stdio_exit_handler+0x14>)
 8006cda:	f000 b869 	b.w	8006db0 <_fwalk_sglue>
 8006cde:	bf00      	nop
 8006ce0:	20000064 	.word	0x20000064
 8006ce4:	08008689 	.word	0x08008689
 8006ce8:	20000070 	.word	0x20000070

08006cec <cleanup_stdio>:
 8006cec:	6841      	ldr	r1, [r0, #4]
 8006cee:	4b0c      	ldr	r3, [pc, #48]	; (8006d20 <cleanup_stdio+0x34>)
 8006cf0:	4299      	cmp	r1, r3
 8006cf2:	b510      	push	{r4, lr}
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	d001      	beq.n	8006cfc <cleanup_stdio+0x10>
 8006cf8:	f001 fcc6 	bl	8008688 <_fflush_r>
 8006cfc:	68a1      	ldr	r1, [r4, #8]
 8006cfe:	4b09      	ldr	r3, [pc, #36]	; (8006d24 <cleanup_stdio+0x38>)
 8006d00:	4299      	cmp	r1, r3
 8006d02:	d002      	beq.n	8006d0a <cleanup_stdio+0x1e>
 8006d04:	4620      	mov	r0, r4
 8006d06:	f001 fcbf 	bl	8008688 <_fflush_r>
 8006d0a:	68e1      	ldr	r1, [r4, #12]
 8006d0c:	4b06      	ldr	r3, [pc, #24]	; (8006d28 <cleanup_stdio+0x3c>)
 8006d0e:	4299      	cmp	r1, r3
 8006d10:	d004      	beq.n	8006d1c <cleanup_stdio+0x30>
 8006d12:	4620      	mov	r0, r4
 8006d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d18:	f001 bcb6 	b.w	8008688 <_fflush_r>
 8006d1c:	bd10      	pop	{r4, pc}
 8006d1e:	bf00      	nop
 8006d20:	20000584 	.word	0x20000584
 8006d24:	200005ec 	.word	0x200005ec
 8006d28:	20000654 	.word	0x20000654

08006d2c <global_stdio_init.part.0>:
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	4b0b      	ldr	r3, [pc, #44]	; (8006d5c <global_stdio_init.part.0+0x30>)
 8006d30:	4c0b      	ldr	r4, [pc, #44]	; (8006d60 <global_stdio_init.part.0+0x34>)
 8006d32:	4a0c      	ldr	r2, [pc, #48]	; (8006d64 <global_stdio_init.part.0+0x38>)
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	4620      	mov	r0, r4
 8006d38:	2200      	movs	r2, #0
 8006d3a:	2104      	movs	r1, #4
 8006d3c:	f7ff ff94 	bl	8006c68 <std>
 8006d40:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006d44:	2201      	movs	r2, #1
 8006d46:	2109      	movs	r1, #9
 8006d48:	f7ff ff8e 	bl	8006c68 <std>
 8006d4c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006d50:	2202      	movs	r2, #2
 8006d52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d56:	2112      	movs	r1, #18
 8006d58:	f7ff bf86 	b.w	8006c68 <std>
 8006d5c:	200006bc 	.word	0x200006bc
 8006d60:	20000584 	.word	0x20000584
 8006d64:	08006cd5 	.word	0x08006cd5

08006d68 <__sfp_lock_acquire>:
 8006d68:	4801      	ldr	r0, [pc, #4]	; (8006d70 <__sfp_lock_acquire+0x8>)
 8006d6a:	f000 b900 	b.w	8006f6e <__retarget_lock_acquire_recursive>
 8006d6e:	bf00      	nop
 8006d70:	200006c5 	.word	0x200006c5

08006d74 <__sfp_lock_release>:
 8006d74:	4801      	ldr	r0, [pc, #4]	; (8006d7c <__sfp_lock_release+0x8>)
 8006d76:	f000 b8fb 	b.w	8006f70 <__retarget_lock_release_recursive>
 8006d7a:	bf00      	nop
 8006d7c:	200006c5 	.word	0x200006c5

08006d80 <__sinit>:
 8006d80:	b510      	push	{r4, lr}
 8006d82:	4604      	mov	r4, r0
 8006d84:	f7ff fff0 	bl	8006d68 <__sfp_lock_acquire>
 8006d88:	6a23      	ldr	r3, [r4, #32]
 8006d8a:	b11b      	cbz	r3, 8006d94 <__sinit+0x14>
 8006d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d90:	f7ff bff0 	b.w	8006d74 <__sfp_lock_release>
 8006d94:	4b04      	ldr	r3, [pc, #16]	; (8006da8 <__sinit+0x28>)
 8006d96:	6223      	str	r3, [r4, #32]
 8006d98:	4b04      	ldr	r3, [pc, #16]	; (8006dac <__sinit+0x2c>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1f5      	bne.n	8006d8c <__sinit+0xc>
 8006da0:	f7ff ffc4 	bl	8006d2c <global_stdio_init.part.0>
 8006da4:	e7f2      	b.n	8006d8c <__sinit+0xc>
 8006da6:	bf00      	nop
 8006da8:	08006ced 	.word	0x08006ced
 8006dac:	200006bc 	.word	0x200006bc

08006db0 <_fwalk_sglue>:
 8006db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006db4:	4607      	mov	r7, r0
 8006db6:	4688      	mov	r8, r1
 8006db8:	4614      	mov	r4, r2
 8006dba:	2600      	movs	r6, #0
 8006dbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006dc0:	f1b9 0901 	subs.w	r9, r9, #1
 8006dc4:	d505      	bpl.n	8006dd2 <_fwalk_sglue+0x22>
 8006dc6:	6824      	ldr	r4, [r4, #0]
 8006dc8:	2c00      	cmp	r4, #0
 8006dca:	d1f7      	bne.n	8006dbc <_fwalk_sglue+0xc>
 8006dcc:	4630      	mov	r0, r6
 8006dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dd2:	89ab      	ldrh	r3, [r5, #12]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d907      	bls.n	8006de8 <_fwalk_sglue+0x38>
 8006dd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ddc:	3301      	adds	r3, #1
 8006dde:	d003      	beq.n	8006de8 <_fwalk_sglue+0x38>
 8006de0:	4629      	mov	r1, r5
 8006de2:	4638      	mov	r0, r7
 8006de4:	47c0      	blx	r8
 8006de6:	4306      	orrs	r6, r0
 8006de8:	3568      	adds	r5, #104	; 0x68
 8006dea:	e7e9      	b.n	8006dc0 <_fwalk_sglue+0x10>

08006dec <__sread>:
 8006dec:	b510      	push	{r4, lr}
 8006dee:	460c      	mov	r4, r1
 8006df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006df4:	f000 f86c 	bl	8006ed0 <_read_r>
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	bfab      	itete	ge
 8006dfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8006e00:	181b      	addge	r3, r3, r0
 8006e02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e06:	bfac      	ite	ge
 8006e08:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e0a:	81a3      	strhlt	r3, [r4, #12]
 8006e0c:	bd10      	pop	{r4, pc}

08006e0e <__swrite>:
 8006e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e12:	461f      	mov	r7, r3
 8006e14:	898b      	ldrh	r3, [r1, #12]
 8006e16:	05db      	lsls	r3, r3, #23
 8006e18:	4605      	mov	r5, r0
 8006e1a:	460c      	mov	r4, r1
 8006e1c:	4616      	mov	r6, r2
 8006e1e:	d505      	bpl.n	8006e2c <__swrite+0x1e>
 8006e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e24:	2302      	movs	r3, #2
 8006e26:	2200      	movs	r2, #0
 8006e28:	f000 f840 	bl	8006eac <_lseek_r>
 8006e2c:	89a3      	ldrh	r3, [r4, #12]
 8006e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e36:	81a3      	strh	r3, [r4, #12]
 8006e38:	4632      	mov	r2, r6
 8006e3a:	463b      	mov	r3, r7
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e42:	f000 b857 	b.w	8006ef4 <_write_r>

08006e46 <__sseek>:
 8006e46:	b510      	push	{r4, lr}
 8006e48:	460c      	mov	r4, r1
 8006e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e4e:	f000 f82d 	bl	8006eac <_lseek_r>
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	bf15      	itete	ne
 8006e58:	6560      	strne	r0, [r4, #84]	; 0x54
 8006e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e62:	81a3      	strheq	r3, [r4, #12]
 8006e64:	bf18      	it	ne
 8006e66:	81a3      	strhne	r3, [r4, #12]
 8006e68:	bd10      	pop	{r4, pc}

08006e6a <__sclose>:
 8006e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e6e:	f000 b80d 	b.w	8006e8c <_close_r>

08006e72 <memset>:
 8006e72:	4402      	add	r2, r0
 8006e74:	4603      	mov	r3, r0
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d100      	bne.n	8006e7c <memset+0xa>
 8006e7a:	4770      	bx	lr
 8006e7c:	f803 1b01 	strb.w	r1, [r3], #1
 8006e80:	e7f9      	b.n	8006e76 <memset+0x4>
	...

08006e84 <_localeconv_r>:
 8006e84:	4800      	ldr	r0, [pc, #0]	; (8006e88 <_localeconv_r+0x4>)
 8006e86:	4770      	bx	lr
 8006e88:	200001b0 	.word	0x200001b0

08006e8c <_close_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	4d06      	ldr	r5, [pc, #24]	; (8006ea8 <_close_r+0x1c>)
 8006e90:	2300      	movs	r3, #0
 8006e92:	4604      	mov	r4, r0
 8006e94:	4608      	mov	r0, r1
 8006e96:	602b      	str	r3, [r5, #0]
 8006e98:	f7fb f8b3 	bl	8002002 <_close>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d102      	bne.n	8006ea6 <_close_r+0x1a>
 8006ea0:	682b      	ldr	r3, [r5, #0]
 8006ea2:	b103      	cbz	r3, 8006ea6 <_close_r+0x1a>
 8006ea4:	6023      	str	r3, [r4, #0]
 8006ea6:	bd38      	pop	{r3, r4, r5, pc}
 8006ea8:	200006c0 	.word	0x200006c0

08006eac <_lseek_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d07      	ldr	r5, [pc, #28]	; (8006ecc <_lseek_r+0x20>)
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	4608      	mov	r0, r1
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	602a      	str	r2, [r5, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	f7fb f8c8 	bl	8002050 <_lseek>
 8006ec0:	1c43      	adds	r3, r0, #1
 8006ec2:	d102      	bne.n	8006eca <_lseek_r+0x1e>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	b103      	cbz	r3, 8006eca <_lseek_r+0x1e>
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	200006c0 	.word	0x200006c0

08006ed0 <_read_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	4d07      	ldr	r5, [pc, #28]	; (8006ef0 <_read_r+0x20>)
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	4608      	mov	r0, r1
 8006ed8:	4611      	mov	r1, r2
 8006eda:	2200      	movs	r2, #0
 8006edc:	602a      	str	r2, [r5, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f7fb f856 	bl	8001f90 <_read>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d102      	bne.n	8006eee <_read_r+0x1e>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b103      	cbz	r3, 8006eee <_read_r+0x1e>
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	bd38      	pop	{r3, r4, r5, pc}
 8006ef0:	200006c0 	.word	0x200006c0

08006ef4 <_write_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d07      	ldr	r5, [pc, #28]	; (8006f14 <_write_r+0x20>)
 8006ef8:	4604      	mov	r4, r0
 8006efa:	4608      	mov	r0, r1
 8006efc:	4611      	mov	r1, r2
 8006efe:	2200      	movs	r2, #0
 8006f00:	602a      	str	r2, [r5, #0]
 8006f02:	461a      	mov	r2, r3
 8006f04:	f7fb f861 	bl	8001fca <_write>
 8006f08:	1c43      	adds	r3, r0, #1
 8006f0a:	d102      	bne.n	8006f12 <_write_r+0x1e>
 8006f0c:	682b      	ldr	r3, [r5, #0]
 8006f0e:	b103      	cbz	r3, 8006f12 <_write_r+0x1e>
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	200006c0 	.word	0x200006c0

08006f18 <__errno>:
 8006f18:	4b01      	ldr	r3, [pc, #4]	; (8006f20 <__errno+0x8>)
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	200000bc 	.word	0x200000bc

08006f24 <__libc_init_array>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	4d0d      	ldr	r5, [pc, #52]	; (8006f5c <__libc_init_array+0x38>)
 8006f28:	4c0d      	ldr	r4, [pc, #52]	; (8006f60 <__libc_init_array+0x3c>)
 8006f2a:	1b64      	subs	r4, r4, r5
 8006f2c:	10a4      	asrs	r4, r4, #2
 8006f2e:	2600      	movs	r6, #0
 8006f30:	42a6      	cmp	r6, r4
 8006f32:	d109      	bne.n	8006f48 <__libc_init_array+0x24>
 8006f34:	4d0b      	ldr	r5, [pc, #44]	; (8006f64 <__libc_init_array+0x40>)
 8006f36:	4c0c      	ldr	r4, [pc, #48]	; (8006f68 <__libc_init_array+0x44>)
 8006f38:	f001 feec 	bl	8008d14 <_init>
 8006f3c:	1b64      	subs	r4, r4, r5
 8006f3e:	10a4      	asrs	r4, r4, #2
 8006f40:	2600      	movs	r6, #0
 8006f42:	42a6      	cmp	r6, r4
 8006f44:	d105      	bne.n	8006f52 <__libc_init_array+0x2e>
 8006f46:	bd70      	pop	{r4, r5, r6, pc}
 8006f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f4c:	4798      	blx	r3
 8006f4e:	3601      	adds	r6, #1
 8006f50:	e7ee      	b.n	8006f30 <__libc_init_array+0xc>
 8006f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f56:	4798      	blx	r3
 8006f58:	3601      	adds	r6, #1
 8006f5a:	e7f2      	b.n	8006f42 <__libc_init_array+0x1e>
 8006f5c:	080090ec 	.word	0x080090ec
 8006f60:	080090ec 	.word	0x080090ec
 8006f64:	080090ec 	.word	0x080090ec
 8006f68:	080090f0 	.word	0x080090f0

08006f6c <__retarget_lock_init_recursive>:
 8006f6c:	4770      	bx	lr

08006f6e <__retarget_lock_acquire_recursive>:
 8006f6e:	4770      	bx	lr

08006f70 <__retarget_lock_release_recursive>:
 8006f70:	4770      	bx	lr

08006f72 <memcpy>:
 8006f72:	440a      	add	r2, r1
 8006f74:	4291      	cmp	r1, r2
 8006f76:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f7a:	d100      	bne.n	8006f7e <memcpy+0xc>
 8006f7c:	4770      	bx	lr
 8006f7e:	b510      	push	{r4, lr}
 8006f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f88:	4291      	cmp	r1, r2
 8006f8a:	d1f9      	bne.n	8006f80 <memcpy+0xe>
 8006f8c:	bd10      	pop	{r4, pc}

08006f8e <quorem>:
 8006f8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f92:	6903      	ldr	r3, [r0, #16]
 8006f94:	690c      	ldr	r4, [r1, #16]
 8006f96:	42a3      	cmp	r3, r4
 8006f98:	4607      	mov	r7, r0
 8006f9a:	db7e      	blt.n	800709a <quorem+0x10c>
 8006f9c:	3c01      	subs	r4, #1
 8006f9e:	f101 0814 	add.w	r8, r1, #20
 8006fa2:	f100 0514 	add.w	r5, r0, #20
 8006fa6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006faa:	9301      	str	r3, [sp, #4]
 8006fac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006fbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fc0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fc4:	d331      	bcc.n	800702a <quorem+0x9c>
 8006fc6:	f04f 0e00 	mov.w	lr, #0
 8006fca:	4640      	mov	r0, r8
 8006fcc:	46ac      	mov	ip, r5
 8006fce:	46f2      	mov	sl, lr
 8006fd0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006fd4:	b293      	uxth	r3, r2
 8006fd6:	fb06 e303 	mla	r3, r6, r3, lr
 8006fda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006fde:	0c1a      	lsrs	r2, r3, #16
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	ebaa 0303 	sub.w	r3, sl, r3
 8006fe6:	f8dc a000 	ldr.w	sl, [ip]
 8006fea:	fa13 f38a 	uxtah	r3, r3, sl
 8006fee:	fb06 220e 	mla	r2, r6, lr, r2
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	9b00      	ldr	r3, [sp, #0]
 8006ff6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ffa:	b292      	uxth	r2, r2
 8006ffc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007000:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007004:	f8bd 3000 	ldrh.w	r3, [sp]
 8007008:	4581      	cmp	r9, r0
 800700a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800700e:	f84c 3b04 	str.w	r3, [ip], #4
 8007012:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007016:	d2db      	bcs.n	8006fd0 <quorem+0x42>
 8007018:	f855 300b 	ldr.w	r3, [r5, fp]
 800701c:	b92b      	cbnz	r3, 800702a <quorem+0x9c>
 800701e:	9b01      	ldr	r3, [sp, #4]
 8007020:	3b04      	subs	r3, #4
 8007022:	429d      	cmp	r5, r3
 8007024:	461a      	mov	r2, r3
 8007026:	d32c      	bcc.n	8007082 <quorem+0xf4>
 8007028:	613c      	str	r4, [r7, #16]
 800702a:	4638      	mov	r0, r7
 800702c:	f001 f9a6 	bl	800837c <__mcmp>
 8007030:	2800      	cmp	r0, #0
 8007032:	db22      	blt.n	800707a <quorem+0xec>
 8007034:	3601      	adds	r6, #1
 8007036:	4629      	mov	r1, r5
 8007038:	2000      	movs	r0, #0
 800703a:	f858 2b04 	ldr.w	r2, [r8], #4
 800703e:	f8d1 c000 	ldr.w	ip, [r1]
 8007042:	b293      	uxth	r3, r2
 8007044:	1ac3      	subs	r3, r0, r3
 8007046:	0c12      	lsrs	r2, r2, #16
 8007048:	fa13 f38c 	uxtah	r3, r3, ip
 800704c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007054:	b29b      	uxth	r3, r3
 8007056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800705a:	45c1      	cmp	r9, r8
 800705c:	f841 3b04 	str.w	r3, [r1], #4
 8007060:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007064:	d2e9      	bcs.n	800703a <quorem+0xac>
 8007066:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800706a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800706e:	b922      	cbnz	r2, 800707a <quorem+0xec>
 8007070:	3b04      	subs	r3, #4
 8007072:	429d      	cmp	r5, r3
 8007074:	461a      	mov	r2, r3
 8007076:	d30a      	bcc.n	800708e <quorem+0x100>
 8007078:	613c      	str	r4, [r7, #16]
 800707a:	4630      	mov	r0, r6
 800707c:	b003      	add	sp, #12
 800707e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007082:	6812      	ldr	r2, [r2, #0]
 8007084:	3b04      	subs	r3, #4
 8007086:	2a00      	cmp	r2, #0
 8007088:	d1ce      	bne.n	8007028 <quorem+0x9a>
 800708a:	3c01      	subs	r4, #1
 800708c:	e7c9      	b.n	8007022 <quorem+0x94>
 800708e:	6812      	ldr	r2, [r2, #0]
 8007090:	3b04      	subs	r3, #4
 8007092:	2a00      	cmp	r2, #0
 8007094:	d1f0      	bne.n	8007078 <quorem+0xea>
 8007096:	3c01      	subs	r4, #1
 8007098:	e7eb      	b.n	8007072 <quorem+0xe4>
 800709a:	2000      	movs	r0, #0
 800709c:	e7ee      	b.n	800707c <quorem+0xee>
	...

080070a0 <_dtoa_r>:
 80070a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a4:	ed2d 8b04 	vpush	{d8-d9}
 80070a8:	69c5      	ldr	r5, [r0, #28]
 80070aa:	b093      	sub	sp, #76	; 0x4c
 80070ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80070b0:	ec57 6b10 	vmov	r6, r7, d0
 80070b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80070b8:	9107      	str	r1, [sp, #28]
 80070ba:	4604      	mov	r4, r0
 80070bc:	920a      	str	r2, [sp, #40]	; 0x28
 80070be:	930d      	str	r3, [sp, #52]	; 0x34
 80070c0:	b975      	cbnz	r5, 80070e0 <_dtoa_r+0x40>
 80070c2:	2010      	movs	r0, #16
 80070c4:	f000 fe2a 	bl	8007d1c <malloc>
 80070c8:	4602      	mov	r2, r0
 80070ca:	61e0      	str	r0, [r4, #28]
 80070cc:	b920      	cbnz	r0, 80070d8 <_dtoa_r+0x38>
 80070ce:	4bae      	ldr	r3, [pc, #696]	; (8007388 <_dtoa_r+0x2e8>)
 80070d0:	21ef      	movs	r1, #239	; 0xef
 80070d2:	48ae      	ldr	r0, [pc, #696]	; (800738c <_dtoa_r+0x2ec>)
 80070d4:	f001 fb10 	bl	80086f8 <__assert_func>
 80070d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80070dc:	6005      	str	r5, [r0, #0]
 80070de:	60c5      	str	r5, [r0, #12]
 80070e0:	69e3      	ldr	r3, [r4, #28]
 80070e2:	6819      	ldr	r1, [r3, #0]
 80070e4:	b151      	cbz	r1, 80070fc <_dtoa_r+0x5c>
 80070e6:	685a      	ldr	r2, [r3, #4]
 80070e8:	604a      	str	r2, [r1, #4]
 80070ea:	2301      	movs	r3, #1
 80070ec:	4093      	lsls	r3, r2
 80070ee:	608b      	str	r3, [r1, #8]
 80070f0:	4620      	mov	r0, r4
 80070f2:	f000 ff07 	bl	8007f04 <_Bfree>
 80070f6:	69e3      	ldr	r3, [r4, #28]
 80070f8:	2200      	movs	r2, #0
 80070fa:	601a      	str	r2, [r3, #0]
 80070fc:	1e3b      	subs	r3, r7, #0
 80070fe:	bfbb      	ittet	lt
 8007100:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007104:	9303      	strlt	r3, [sp, #12]
 8007106:	2300      	movge	r3, #0
 8007108:	2201      	movlt	r2, #1
 800710a:	bfac      	ite	ge
 800710c:	f8c8 3000 	strge.w	r3, [r8]
 8007110:	f8c8 2000 	strlt.w	r2, [r8]
 8007114:	4b9e      	ldr	r3, [pc, #632]	; (8007390 <_dtoa_r+0x2f0>)
 8007116:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800711a:	ea33 0308 	bics.w	r3, r3, r8
 800711e:	d11b      	bne.n	8007158 <_dtoa_r+0xb8>
 8007120:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007122:	f242 730f 	movw	r3, #9999	; 0x270f
 8007126:	6013      	str	r3, [r2, #0]
 8007128:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800712c:	4333      	orrs	r3, r6
 800712e:	f000 8593 	beq.w	8007c58 <_dtoa_r+0xbb8>
 8007132:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007134:	b963      	cbnz	r3, 8007150 <_dtoa_r+0xb0>
 8007136:	4b97      	ldr	r3, [pc, #604]	; (8007394 <_dtoa_r+0x2f4>)
 8007138:	e027      	b.n	800718a <_dtoa_r+0xea>
 800713a:	4b97      	ldr	r3, [pc, #604]	; (8007398 <_dtoa_r+0x2f8>)
 800713c:	9300      	str	r3, [sp, #0]
 800713e:	3308      	adds	r3, #8
 8007140:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007142:	6013      	str	r3, [r2, #0]
 8007144:	9800      	ldr	r0, [sp, #0]
 8007146:	b013      	add	sp, #76	; 0x4c
 8007148:	ecbd 8b04 	vpop	{d8-d9}
 800714c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007150:	4b90      	ldr	r3, [pc, #576]	; (8007394 <_dtoa_r+0x2f4>)
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	3303      	adds	r3, #3
 8007156:	e7f3      	b.n	8007140 <_dtoa_r+0xa0>
 8007158:	ed9d 7b02 	vldr	d7, [sp, #8]
 800715c:	2200      	movs	r2, #0
 800715e:	ec51 0b17 	vmov	r0, r1, d7
 8007162:	eeb0 8a47 	vmov.f32	s16, s14
 8007166:	eef0 8a67 	vmov.f32	s17, s15
 800716a:	2300      	movs	r3, #0
 800716c:	f7f9 fcd4 	bl	8000b18 <__aeabi_dcmpeq>
 8007170:	4681      	mov	r9, r0
 8007172:	b160      	cbz	r0, 800718e <_dtoa_r+0xee>
 8007174:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007176:	2301      	movs	r3, #1
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8568 	beq.w	8007c52 <_dtoa_r+0xbb2>
 8007182:	4b86      	ldr	r3, [pc, #536]	; (800739c <_dtoa_r+0x2fc>)
 8007184:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007186:	6013      	str	r3, [r2, #0]
 8007188:	3b01      	subs	r3, #1
 800718a:	9300      	str	r3, [sp, #0]
 800718c:	e7da      	b.n	8007144 <_dtoa_r+0xa4>
 800718e:	aa10      	add	r2, sp, #64	; 0x40
 8007190:	a911      	add	r1, sp, #68	; 0x44
 8007192:	4620      	mov	r0, r4
 8007194:	eeb0 0a48 	vmov.f32	s0, s16
 8007198:	eef0 0a68 	vmov.f32	s1, s17
 800719c:	f001 f994 	bl	80084c8 <__d2b>
 80071a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80071a4:	4682      	mov	sl, r0
 80071a6:	2d00      	cmp	r5, #0
 80071a8:	d07f      	beq.n	80072aa <_dtoa_r+0x20a>
 80071aa:	ee18 3a90 	vmov	r3, s17
 80071ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80071b6:	ec51 0b18 	vmov	r0, r1, d8
 80071ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80071be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80071c6:	4619      	mov	r1, r3
 80071c8:	2200      	movs	r2, #0
 80071ca:	4b75      	ldr	r3, [pc, #468]	; (80073a0 <_dtoa_r+0x300>)
 80071cc:	f7f9 f884 	bl	80002d8 <__aeabi_dsub>
 80071d0:	a367      	add	r3, pc, #412	; (adr r3, 8007370 <_dtoa_r+0x2d0>)
 80071d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d6:	f7f9 fa37 	bl	8000648 <__aeabi_dmul>
 80071da:	a367      	add	r3, pc, #412	; (adr r3, 8007378 <_dtoa_r+0x2d8>)
 80071dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e0:	f7f9 f87c 	bl	80002dc <__adddf3>
 80071e4:	4606      	mov	r6, r0
 80071e6:	4628      	mov	r0, r5
 80071e8:	460f      	mov	r7, r1
 80071ea:	f7f9 f9c3 	bl	8000574 <__aeabi_i2d>
 80071ee:	a364      	add	r3, pc, #400	; (adr r3, 8007380 <_dtoa_r+0x2e0>)
 80071f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f4:	f7f9 fa28 	bl	8000648 <__aeabi_dmul>
 80071f8:	4602      	mov	r2, r0
 80071fa:	460b      	mov	r3, r1
 80071fc:	4630      	mov	r0, r6
 80071fe:	4639      	mov	r1, r7
 8007200:	f7f9 f86c 	bl	80002dc <__adddf3>
 8007204:	4606      	mov	r6, r0
 8007206:	460f      	mov	r7, r1
 8007208:	f7f9 fcce 	bl	8000ba8 <__aeabi_d2iz>
 800720c:	2200      	movs	r2, #0
 800720e:	4683      	mov	fp, r0
 8007210:	2300      	movs	r3, #0
 8007212:	4630      	mov	r0, r6
 8007214:	4639      	mov	r1, r7
 8007216:	f7f9 fc89 	bl	8000b2c <__aeabi_dcmplt>
 800721a:	b148      	cbz	r0, 8007230 <_dtoa_r+0x190>
 800721c:	4658      	mov	r0, fp
 800721e:	f7f9 f9a9 	bl	8000574 <__aeabi_i2d>
 8007222:	4632      	mov	r2, r6
 8007224:	463b      	mov	r3, r7
 8007226:	f7f9 fc77 	bl	8000b18 <__aeabi_dcmpeq>
 800722a:	b908      	cbnz	r0, 8007230 <_dtoa_r+0x190>
 800722c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007230:	f1bb 0f16 	cmp.w	fp, #22
 8007234:	d857      	bhi.n	80072e6 <_dtoa_r+0x246>
 8007236:	4b5b      	ldr	r3, [pc, #364]	; (80073a4 <_dtoa_r+0x304>)
 8007238:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800723c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007240:	ec51 0b18 	vmov	r0, r1, d8
 8007244:	f7f9 fc72 	bl	8000b2c <__aeabi_dcmplt>
 8007248:	2800      	cmp	r0, #0
 800724a:	d04e      	beq.n	80072ea <_dtoa_r+0x24a>
 800724c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007250:	2300      	movs	r3, #0
 8007252:	930c      	str	r3, [sp, #48]	; 0x30
 8007254:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007256:	1b5b      	subs	r3, r3, r5
 8007258:	1e5a      	subs	r2, r3, #1
 800725a:	bf45      	ittet	mi
 800725c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007260:	9305      	strmi	r3, [sp, #20]
 8007262:	2300      	movpl	r3, #0
 8007264:	2300      	movmi	r3, #0
 8007266:	9206      	str	r2, [sp, #24]
 8007268:	bf54      	ite	pl
 800726a:	9305      	strpl	r3, [sp, #20]
 800726c:	9306      	strmi	r3, [sp, #24]
 800726e:	f1bb 0f00 	cmp.w	fp, #0
 8007272:	db3c      	blt.n	80072ee <_dtoa_r+0x24e>
 8007274:	9b06      	ldr	r3, [sp, #24]
 8007276:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800727a:	445b      	add	r3, fp
 800727c:	9306      	str	r3, [sp, #24]
 800727e:	2300      	movs	r3, #0
 8007280:	9308      	str	r3, [sp, #32]
 8007282:	9b07      	ldr	r3, [sp, #28]
 8007284:	2b09      	cmp	r3, #9
 8007286:	d868      	bhi.n	800735a <_dtoa_r+0x2ba>
 8007288:	2b05      	cmp	r3, #5
 800728a:	bfc4      	itt	gt
 800728c:	3b04      	subgt	r3, #4
 800728e:	9307      	strgt	r3, [sp, #28]
 8007290:	9b07      	ldr	r3, [sp, #28]
 8007292:	f1a3 0302 	sub.w	r3, r3, #2
 8007296:	bfcc      	ite	gt
 8007298:	2500      	movgt	r5, #0
 800729a:	2501      	movle	r5, #1
 800729c:	2b03      	cmp	r3, #3
 800729e:	f200 8085 	bhi.w	80073ac <_dtoa_r+0x30c>
 80072a2:	e8df f003 	tbb	[pc, r3]
 80072a6:	3b2e      	.short	0x3b2e
 80072a8:	5839      	.short	0x5839
 80072aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80072ae:	441d      	add	r5, r3
 80072b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80072b4:	2b20      	cmp	r3, #32
 80072b6:	bfc1      	itttt	gt
 80072b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80072bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80072c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80072c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80072c8:	bfd6      	itet	le
 80072ca:	f1c3 0320 	rsble	r3, r3, #32
 80072ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80072d2:	fa06 f003 	lslle.w	r0, r6, r3
 80072d6:	f7f9 f93d 	bl	8000554 <__aeabi_ui2d>
 80072da:	2201      	movs	r2, #1
 80072dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80072e0:	3d01      	subs	r5, #1
 80072e2:	920e      	str	r2, [sp, #56]	; 0x38
 80072e4:	e76f      	b.n	80071c6 <_dtoa_r+0x126>
 80072e6:	2301      	movs	r3, #1
 80072e8:	e7b3      	b.n	8007252 <_dtoa_r+0x1b2>
 80072ea:	900c      	str	r0, [sp, #48]	; 0x30
 80072ec:	e7b2      	b.n	8007254 <_dtoa_r+0x1b4>
 80072ee:	9b05      	ldr	r3, [sp, #20]
 80072f0:	eba3 030b 	sub.w	r3, r3, fp
 80072f4:	9305      	str	r3, [sp, #20]
 80072f6:	f1cb 0300 	rsb	r3, fp, #0
 80072fa:	9308      	str	r3, [sp, #32]
 80072fc:	2300      	movs	r3, #0
 80072fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007300:	e7bf      	b.n	8007282 <_dtoa_r+0x1e2>
 8007302:	2300      	movs	r3, #0
 8007304:	9309      	str	r3, [sp, #36]	; 0x24
 8007306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007308:	2b00      	cmp	r3, #0
 800730a:	dc52      	bgt.n	80073b2 <_dtoa_r+0x312>
 800730c:	2301      	movs	r3, #1
 800730e:	9301      	str	r3, [sp, #4]
 8007310:	9304      	str	r3, [sp, #16]
 8007312:	461a      	mov	r2, r3
 8007314:	920a      	str	r2, [sp, #40]	; 0x28
 8007316:	e00b      	b.n	8007330 <_dtoa_r+0x290>
 8007318:	2301      	movs	r3, #1
 800731a:	e7f3      	b.n	8007304 <_dtoa_r+0x264>
 800731c:	2300      	movs	r3, #0
 800731e:	9309      	str	r3, [sp, #36]	; 0x24
 8007320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007322:	445b      	add	r3, fp
 8007324:	9301      	str	r3, [sp, #4]
 8007326:	3301      	adds	r3, #1
 8007328:	2b01      	cmp	r3, #1
 800732a:	9304      	str	r3, [sp, #16]
 800732c:	bfb8      	it	lt
 800732e:	2301      	movlt	r3, #1
 8007330:	69e0      	ldr	r0, [r4, #28]
 8007332:	2100      	movs	r1, #0
 8007334:	2204      	movs	r2, #4
 8007336:	f102 0614 	add.w	r6, r2, #20
 800733a:	429e      	cmp	r6, r3
 800733c:	d93d      	bls.n	80073ba <_dtoa_r+0x31a>
 800733e:	6041      	str	r1, [r0, #4]
 8007340:	4620      	mov	r0, r4
 8007342:	f000 fd9f 	bl	8007e84 <_Balloc>
 8007346:	9000      	str	r0, [sp, #0]
 8007348:	2800      	cmp	r0, #0
 800734a:	d139      	bne.n	80073c0 <_dtoa_r+0x320>
 800734c:	4b16      	ldr	r3, [pc, #88]	; (80073a8 <_dtoa_r+0x308>)
 800734e:	4602      	mov	r2, r0
 8007350:	f240 11af 	movw	r1, #431	; 0x1af
 8007354:	e6bd      	b.n	80070d2 <_dtoa_r+0x32>
 8007356:	2301      	movs	r3, #1
 8007358:	e7e1      	b.n	800731e <_dtoa_r+0x27e>
 800735a:	2501      	movs	r5, #1
 800735c:	2300      	movs	r3, #0
 800735e:	9307      	str	r3, [sp, #28]
 8007360:	9509      	str	r5, [sp, #36]	; 0x24
 8007362:	f04f 33ff 	mov.w	r3, #4294967295
 8007366:	9301      	str	r3, [sp, #4]
 8007368:	9304      	str	r3, [sp, #16]
 800736a:	2200      	movs	r2, #0
 800736c:	2312      	movs	r3, #18
 800736e:	e7d1      	b.n	8007314 <_dtoa_r+0x274>
 8007370:	636f4361 	.word	0x636f4361
 8007374:	3fd287a7 	.word	0x3fd287a7
 8007378:	8b60c8b3 	.word	0x8b60c8b3
 800737c:	3fc68a28 	.word	0x3fc68a28
 8007380:	509f79fb 	.word	0x509f79fb
 8007384:	3fd34413 	.word	0x3fd34413
 8007388:	08008db1 	.word	0x08008db1
 800738c:	08008dc8 	.word	0x08008dc8
 8007390:	7ff00000 	.word	0x7ff00000
 8007394:	08008dad 	.word	0x08008dad
 8007398:	08008da4 	.word	0x08008da4
 800739c:	08008d81 	.word	0x08008d81
 80073a0:	3ff80000 	.word	0x3ff80000
 80073a4:	08008eb8 	.word	0x08008eb8
 80073a8:	08008e20 	.word	0x08008e20
 80073ac:	2301      	movs	r3, #1
 80073ae:	9309      	str	r3, [sp, #36]	; 0x24
 80073b0:	e7d7      	b.n	8007362 <_dtoa_r+0x2c2>
 80073b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	9304      	str	r3, [sp, #16]
 80073b8:	e7ba      	b.n	8007330 <_dtoa_r+0x290>
 80073ba:	3101      	adds	r1, #1
 80073bc:	0052      	lsls	r2, r2, #1
 80073be:	e7ba      	b.n	8007336 <_dtoa_r+0x296>
 80073c0:	69e3      	ldr	r3, [r4, #28]
 80073c2:	9a00      	ldr	r2, [sp, #0]
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	9b04      	ldr	r3, [sp, #16]
 80073c8:	2b0e      	cmp	r3, #14
 80073ca:	f200 80a8 	bhi.w	800751e <_dtoa_r+0x47e>
 80073ce:	2d00      	cmp	r5, #0
 80073d0:	f000 80a5 	beq.w	800751e <_dtoa_r+0x47e>
 80073d4:	f1bb 0f00 	cmp.w	fp, #0
 80073d8:	dd38      	ble.n	800744c <_dtoa_r+0x3ac>
 80073da:	4bc0      	ldr	r3, [pc, #768]	; (80076dc <_dtoa_r+0x63c>)
 80073dc:	f00b 020f 	and.w	r2, fp, #15
 80073e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80073e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80073ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80073f0:	d019      	beq.n	8007426 <_dtoa_r+0x386>
 80073f2:	4bbb      	ldr	r3, [pc, #748]	; (80076e0 <_dtoa_r+0x640>)
 80073f4:	ec51 0b18 	vmov	r0, r1, d8
 80073f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073fc:	f7f9 fa4e 	bl	800089c <__aeabi_ddiv>
 8007400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007404:	f008 080f 	and.w	r8, r8, #15
 8007408:	2503      	movs	r5, #3
 800740a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80076e0 <_dtoa_r+0x640>
 800740e:	f1b8 0f00 	cmp.w	r8, #0
 8007412:	d10a      	bne.n	800742a <_dtoa_r+0x38a>
 8007414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007418:	4632      	mov	r2, r6
 800741a:	463b      	mov	r3, r7
 800741c:	f7f9 fa3e 	bl	800089c <__aeabi_ddiv>
 8007420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007424:	e02b      	b.n	800747e <_dtoa_r+0x3de>
 8007426:	2502      	movs	r5, #2
 8007428:	e7ef      	b.n	800740a <_dtoa_r+0x36a>
 800742a:	f018 0f01 	tst.w	r8, #1
 800742e:	d008      	beq.n	8007442 <_dtoa_r+0x3a2>
 8007430:	4630      	mov	r0, r6
 8007432:	4639      	mov	r1, r7
 8007434:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007438:	f7f9 f906 	bl	8000648 <__aeabi_dmul>
 800743c:	3501      	adds	r5, #1
 800743e:	4606      	mov	r6, r0
 8007440:	460f      	mov	r7, r1
 8007442:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007446:	f109 0908 	add.w	r9, r9, #8
 800744a:	e7e0      	b.n	800740e <_dtoa_r+0x36e>
 800744c:	f000 809f 	beq.w	800758e <_dtoa_r+0x4ee>
 8007450:	f1cb 0600 	rsb	r6, fp, #0
 8007454:	4ba1      	ldr	r3, [pc, #644]	; (80076dc <_dtoa_r+0x63c>)
 8007456:	4fa2      	ldr	r7, [pc, #648]	; (80076e0 <_dtoa_r+0x640>)
 8007458:	f006 020f 	and.w	r2, r6, #15
 800745c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007464:	ec51 0b18 	vmov	r0, r1, d8
 8007468:	f7f9 f8ee 	bl	8000648 <__aeabi_dmul>
 800746c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007470:	1136      	asrs	r6, r6, #4
 8007472:	2300      	movs	r3, #0
 8007474:	2502      	movs	r5, #2
 8007476:	2e00      	cmp	r6, #0
 8007478:	d17e      	bne.n	8007578 <_dtoa_r+0x4d8>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1d0      	bne.n	8007420 <_dtoa_r+0x380>
 800747e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007480:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 8084 	beq.w	8007592 <_dtoa_r+0x4f2>
 800748a:	4b96      	ldr	r3, [pc, #600]	; (80076e4 <_dtoa_r+0x644>)
 800748c:	2200      	movs	r2, #0
 800748e:	4640      	mov	r0, r8
 8007490:	4649      	mov	r1, r9
 8007492:	f7f9 fb4b 	bl	8000b2c <__aeabi_dcmplt>
 8007496:	2800      	cmp	r0, #0
 8007498:	d07b      	beq.n	8007592 <_dtoa_r+0x4f2>
 800749a:	9b04      	ldr	r3, [sp, #16]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d078      	beq.n	8007592 <_dtoa_r+0x4f2>
 80074a0:	9b01      	ldr	r3, [sp, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dd39      	ble.n	800751a <_dtoa_r+0x47a>
 80074a6:	4b90      	ldr	r3, [pc, #576]	; (80076e8 <_dtoa_r+0x648>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	4640      	mov	r0, r8
 80074ac:	4649      	mov	r1, r9
 80074ae:	f7f9 f8cb 	bl	8000648 <__aeabi_dmul>
 80074b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074b6:	9e01      	ldr	r6, [sp, #4]
 80074b8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80074bc:	3501      	adds	r5, #1
 80074be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80074c2:	4628      	mov	r0, r5
 80074c4:	f7f9 f856 	bl	8000574 <__aeabi_i2d>
 80074c8:	4642      	mov	r2, r8
 80074ca:	464b      	mov	r3, r9
 80074cc:	f7f9 f8bc 	bl	8000648 <__aeabi_dmul>
 80074d0:	4b86      	ldr	r3, [pc, #536]	; (80076ec <_dtoa_r+0x64c>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	f7f8 ff02 	bl	80002dc <__adddf3>
 80074d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80074dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074e0:	9303      	str	r3, [sp, #12]
 80074e2:	2e00      	cmp	r6, #0
 80074e4:	d158      	bne.n	8007598 <_dtoa_r+0x4f8>
 80074e6:	4b82      	ldr	r3, [pc, #520]	; (80076f0 <_dtoa_r+0x650>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	4640      	mov	r0, r8
 80074ec:	4649      	mov	r1, r9
 80074ee:	f7f8 fef3 	bl	80002d8 <__aeabi_dsub>
 80074f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074f6:	4680      	mov	r8, r0
 80074f8:	4689      	mov	r9, r1
 80074fa:	f7f9 fb35 	bl	8000b68 <__aeabi_dcmpgt>
 80074fe:	2800      	cmp	r0, #0
 8007500:	f040 8296 	bne.w	8007a30 <_dtoa_r+0x990>
 8007504:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007508:	4640      	mov	r0, r8
 800750a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800750e:	4649      	mov	r1, r9
 8007510:	f7f9 fb0c 	bl	8000b2c <__aeabi_dcmplt>
 8007514:	2800      	cmp	r0, #0
 8007516:	f040 8289 	bne.w	8007a2c <_dtoa_r+0x98c>
 800751a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800751e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007520:	2b00      	cmp	r3, #0
 8007522:	f2c0 814e 	blt.w	80077c2 <_dtoa_r+0x722>
 8007526:	f1bb 0f0e 	cmp.w	fp, #14
 800752a:	f300 814a 	bgt.w	80077c2 <_dtoa_r+0x722>
 800752e:	4b6b      	ldr	r3, [pc, #428]	; (80076dc <_dtoa_r+0x63c>)
 8007530:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007534:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800753a:	2b00      	cmp	r3, #0
 800753c:	f280 80dc 	bge.w	80076f8 <_dtoa_r+0x658>
 8007540:	9b04      	ldr	r3, [sp, #16]
 8007542:	2b00      	cmp	r3, #0
 8007544:	f300 80d8 	bgt.w	80076f8 <_dtoa_r+0x658>
 8007548:	f040 826f 	bne.w	8007a2a <_dtoa_r+0x98a>
 800754c:	4b68      	ldr	r3, [pc, #416]	; (80076f0 <_dtoa_r+0x650>)
 800754e:	2200      	movs	r2, #0
 8007550:	4640      	mov	r0, r8
 8007552:	4649      	mov	r1, r9
 8007554:	f7f9 f878 	bl	8000648 <__aeabi_dmul>
 8007558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800755c:	f7f9 fafa 	bl	8000b54 <__aeabi_dcmpge>
 8007560:	9e04      	ldr	r6, [sp, #16]
 8007562:	4637      	mov	r7, r6
 8007564:	2800      	cmp	r0, #0
 8007566:	f040 8245 	bne.w	80079f4 <_dtoa_r+0x954>
 800756a:	9d00      	ldr	r5, [sp, #0]
 800756c:	2331      	movs	r3, #49	; 0x31
 800756e:	f805 3b01 	strb.w	r3, [r5], #1
 8007572:	f10b 0b01 	add.w	fp, fp, #1
 8007576:	e241      	b.n	80079fc <_dtoa_r+0x95c>
 8007578:	07f2      	lsls	r2, r6, #31
 800757a:	d505      	bpl.n	8007588 <_dtoa_r+0x4e8>
 800757c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007580:	f7f9 f862 	bl	8000648 <__aeabi_dmul>
 8007584:	3501      	adds	r5, #1
 8007586:	2301      	movs	r3, #1
 8007588:	1076      	asrs	r6, r6, #1
 800758a:	3708      	adds	r7, #8
 800758c:	e773      	b.n	8007476 <_dtoa_r+0x3d6>
 800758e:	2502      	movs	r5, #2
 8007590:	e775      	b.n	800747e <_dtoa_r+0x3de>
 8007592:	9e04      	ldr	r6, [sp, #16]
 8007594:	465f      	mov	r7, fp
 8007596:	e792      	b.n	80074be <_dtoa_r+0x41e>
 8007598:	9900      	ldr	r1, [sp, #0]
 800759a:	4b50      	ldr	r3, [pc, #320]	; (80076dc <_dtoa_r+0x63c>)
 800759c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075a0:	4431      	add	r1, r6
 80075a2:	9102      	str	r1, [sp, #8]
 80075a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075a6:	eeb0 9a47 	vmov.f32	s18, s14
 80075aa:	eef0 9a67 	vmov.f32	s19, s15
 80075ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80075b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075b6:	2900      	cmp	r1, #0
 80075b8:	d044      	beq.n	8007644 <_dtoa_r+0x5a4>
 80075ba:	494e      	ldr	r1, [pc, #312]	; (80076f4 <_dtoa_r+0x654>)
 80075bc:	2000      	movs	r0, #0
 80075be:	f7f9 f96d 	bl	800089c <__aeabi_ddiv>
 80075c2:	ec53 2b19 	vmov	r2, r3, d9
 80075c6:	f7f8 fe87 	bl	80002d8 <__aeabi_dsub>
 80075ca:	9d00      	ldr	r5, [sp, #0]
 80075cc:	ec41 0b19 	vmov	d9, r0, r1
 80075d0:	4649      	mov	r1, r9
 80075d2:	4640      	mov	r0, r8
 80075d4:	f7f9 fae8 	bl	8000ba8 <__aeabi_d2iz>
 80075d8:	4606      	mov	r6, r0
 80075da:	f7f8 ffcb 	bl	8000574 <__aeabi_i2d>
 80075de:	4602      	mov	r2, r0
 80075e0:	460b      	mov	r3, r1
 80075e2:	4640      	mov	r0, r8
 80075e4:	4649      	mov	r1, r9
 80075e6:	f7f8 fe77 	bl	80002d8 <__aeabi_dsub>
 80075ea:	3630      	adds	r6, #48	; 0x30
 80075ec:	f805 6b01 	strb.w	r6, [r5], #1
 80075f0:	ec53 2b19 	vmov	r2, r3, d9
 80075f4:	4680      	mov	r8, r0
 80075f6:	4689      	mov	r9, r1
 80075f8:	f7f9 fa98 	bl	8000b2c <__aeabi_dcmplt>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d164      	bne.n	80076ca <_dtoa_r+0x62a>
 8007600:	4642      	mov	r2, r8
 8007602:	464b      	mov	r3, r9
 8007604:	4937      	ldr	r1, [pc, #220]	; (80076e4 <_dtoa_r+0x644>)
 8007606:	2000      	movs	r0, #0
 8007608:	f7f8 fe66 	bl	80002d8 <__aeabi_dsub>
 800760c:	ec53 2b19 	vmov	r2, r3, d9
 8007610:	f7f9 fa8c 	bl	8000b2c <__aeabi_dcmplt>
 8007614:	2800      	cmp	r0, #0
 8007616:	f040 80b6 	bne.w	8007786 <_dtoa_r+0x6e6>
 800761a:	9b02      	ldr	r3, [sp, #8]
 800761c:	429d      	cmp	r5, r3
 800761e:	f43f af7c 	beq.w	800751a <_dtoa_r+0x47a>
 8007622:	4b31      	ldr	r3, [pc, #196]	; (80076e8 <_dtoa_r+0x648>)
 8007624:	ec51 0b19 	vmov	r0, r1, d9
 8007628:	2200      	movs	r2, #0
 800762a:	f7f9 f80d 	bl	8000648 <__aeabi_dmul>
 800762e:	4b2e      	ldr	r3, [pc, #184]	; (80076e8 <_dtoa_r+0x648>)
 8007630:	ec41 0b19 	vmov	d9, r0, r1
 8007634:	2200      	movs	r2, #0
 8007636:	4640      	mov	r0, r8
 8007638:	4649      	mov	r1, r9
 800763a:	f7f9 f805 	bl	8000648 <__aeabi_dmul>
 800763e:	4680      	mov	r8, r0
 8007640:	4689      	mov	r9, r1
 8007642:	e7c5      	b.n	80075d0 <_dtoa_r+0x530>
 8007644:	ec51 0b17 	vmov	r0, r1, d7
 8007648:	f7f8 fffe 	bl	8000648 <__aeabi_dmul>
 800764c:	9b02      	ldr	r3, [sp, #8]
 800764e:	9d00      	ldr	r5, [sp, #0]
 8007650:	930f      	str	r3, [sp, #60]	; 0x3c
 8007652:	ec41 0b19 	vmov	d9, r0, r1
 8007656:	4649      	mov	r1, r9
 8007658:	4640      	mov	r0, r8
 800765a:	f7f9 faa5 	bl	8000ba8 <__aeabi_d2iz>
 800765e:	4606      	mov	r6, r0
 8007660:	f7f8 ff88 	bl	8000574 <__aeabi_i2d>
 8007664:	3630      	adds	r6, #48	; 0x30
 8007666:	4602      	mov	r2, r0
 8007668:	460b      	mov	r3, r1
 800766a:	4640      	mov	r0, r8
 800766c:	4649      	mov	r1, r9
 800766e:	f7f8 fe33 	bl	80002d8 <__aeabi_dsub>
 8007672:	f805 6b01 	strb.w	r6, [r5], #1
 8007676:	9b02      	ldr	r3, [sp, #8]
 8007678:	429d      	cmp	r5, r3
 800767a:	4680      	mov	r8, r0
 800767c:	4689      	mov	r9, r1
 800767e:	f04f 0200 	mov.w	r2, #0
 8007682:	d124      	bne.n	80076ce <_dtoa_r+0x62e>
 8007684:	4b1b      	ldr	r3, [pc, #108]	; (80076f4 <_dtoa_r+0x654>)
 8007686:	ec51 0b19 	vmov	r0, r1, d9
 800768a:	f7f8 fe27 	bl	80002dc <__adddf3>
 800768e:	4602      	mov	r2, r0
 8007690:	460b      	mov	r3, r1
 8007692:	4640      	mov	r0, r8
 8007694:	4649      	mov	r1, r9
 8007696:	f7f9 fa67 	bl	8000b68 <__aeabi_dcmpgt>
 800769a:	2800      	cmp	r0, #0
 800769c:	d173      	bne.n	8007786 <_dtoa_r+0x6e6>
 800769e:	ec53 2b19 	vmov	r2, r3, d9
 80076a2:	4914      	ldr	r1, [pc, #80]	; (80076f4 <_dtoa_r+0x654>)
 80076a4:	2000      	movs	r0, #0
 80076a6:	f7f8 fe17 	bl	80002d8 <__aeabi_dsub>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	4640      	mov	r0, r8
 80076b0:	4649      	mov	r1, r9
 80076b2:	f7f9 fa3b 	bl	8000b2c <__aeabi_dcmplt>
 80076b6:	2800      	cmp	r0, #0
 80076b8:	f43f af2f 	beq.w	800751a <_dtoa_r+0x47a>
 80076bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80076be:	1e6b      	subs	r3, r5, #1
 80076c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80076c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076c6:	2b30      	cmp	r3, #48	; 0x30
 80076c8:	d0f8      	beq.n	80076bc <_dtoa_r+0x61c>
 80076ca:	46bb      	mov	fp, r7
 80076cc:	e04a      	b.n	8007764 <_dtoa_r+0x6c4>
 80076ce:	4b06      	ldr	r3, [pc, #24]	; (80076e8 <_dtoa_r+0x648>)
 80076d0:	f7f8 ffba 	bl	8000648 <__aeabi_dmul>
 80076d4:	4680      	mov	r8, r0
 80076d6:	4689      	mov	r9, r1
 80076d8:	e7bd      	b.n	8007656 <_dtoa_r+0x5b6>
 80076da:	bf00      	nop
 80076dc:	08008eb8 	.word	0x08008eb8
 80076e0:	08008e90 	.word	0x08008e90
 80076e4:	3ff00000 	.word	0x3ff00000
 80076e8:	40240000 	.word	0x40240000
 80076ec:	401c0000 	.word	0x401c0000
 80076f0:	40140000 	.word	0x40140000
 80076f4:	3fe00000 	.word	0x3fe00000
 80076f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80076fc:	9d00      	ldr	r5, [sp, #0]
 80076fe:	4642      	mov	r2, r8
 8007700:	464b      	mov	r3, r9
 8007702:	4630      	mov	r0, r6
 8007704:	4639      	mov	r1, r7
 8007706:	f7f9 f8c9 	bl	800089c <__aeabi_ddiv>
 800770a:	f7f9 fa4d 	bl	8000ba8 <__aeabi_d2iz>
 800770e:	9001      	str	r0, [sp, #4]
 8007710:	f7f8 ff30 	bl	8000574 <__aeabi_i2d>
 8007714:	4642      	mov	r2, r8
 8007716:	464b      	mov	r3, r9
 8007718:	f7f8 ff96 	bl	8000648 <__aeabi_dmul>
 800771c:	4602      	mov	r2, r0
 800771e:	460b      	mov	r3, r1
 8007720:	4630      	mov	r0, r6
 8007722:	4639      	mov	r1, r7
 8007724:	f7f8 fdd8 	bl	80002d8 <__aeabi_dsub>
 8007728:	9e01      	ldr	r6, [sp, #4]
 800772a:	9f04      	ldr	r7, [sp, #16]
 800772c:	3630      	adds	r6, #48	; 0x30
 800772e:	f805 6b01 	strb.w	r6, [r5], #1
 8007732:	9e00      	ldr	r6, [sp, #0]
 8007734:	1bae      	subs	r6, r5, r6
 8007736:	42b7      	cmp	r7, r6
 8007738:	4602      	mov	r2, r0
 800773a:	460b      	mov	r3, r1
 800773c:	d134      	bne.n	80077a8 <_dtoa_r+0x708>
 800773e:	f7f8 fdcd 	bl	80002dc <__adddf3>
 8007742:	4642      	mov	r2, r8
 8007744:	464b      	mov	r3, r9
 8007746:	4606      	mov	r6, r0
 8007748:	460f      	mov	r7, r1
 800774a:	f7f9 fa0d 	bl	8000b68 <__aeabi_dcmpgt>
 800774e:	b9c8      	cbnz	r0, 8007784 <_dtoa_r+0x6e4>
 8007750:	4642      	mov	r2, r8
 8007752:	464b      	mov	r3, r9
 8007754:	4630      	mov	r0, r6
 8007756:	4639      	mov	r1, r7
 8007758:	f7f9 f9de 	bl	8000b18 <__aeabi_dcmpeq>
 800775c:	b110      	cbz	r0, 8007764 <_dtoa_r+0x6c4>
 800775e:	9b01      	ldr	r3, [sp, #4]
 8007760:	07db      	lsls	r3, r3, #31
 8007762:	d40f      	bmi.n	8007784 <_dtoa_r+0x6e4>
 8007764:	4651      	mov	r1, sl
 8007766:	4620      	mov	r0, r4
 8007768:	f000 fbcc 	bl	8007f04 <_Bfree>
 800776c:	2300      	movs	r3, #0
 800776e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007770:	702b      	strb	r3, [r5, #0]
 8007772:	f10b 0301 	add.w	r3, fp, #1
 8007776:	6013      	str	r3, [r2, #0]
 8007778:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800777a:	2b00      	cmp	r3, #0
 800777c:	f43f ace2 	beq.w	8007144 <_dtoa_r+0xa4>
 8007780:	601d      	str	r5, [r3, #0]
 8007782:	e4df      	b.n	8007144 <_dtoa_r+0xa4>
 8007784:	465f      	mov	r7, fp
 8007786:	462b      	mov	r3, r5
 8007788:	461d      	mov	r5, r3
 800778a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800778e:	2a39      	cmp	r2, #57	; 0x39
 8007790:	d106      	bne.n	80077a0 <_dtoa_r+0x700>
 8007792:	9a00      	ldr	r2, [sp, #0]
 8007794:	429a      	cmp	r2, r3
 8007796:	d1f7      	bne.n	8007788 <_dtoa_r+0x6e8>
 8007798:	9900      	ldr	r1, [sp, #0]
 800779a:	2230      	movs	r2, #48	; 0x30
 800779c:	3701      	adds	r7, #1
 800779e:	700a      	strb	r2, [r1, #0]
 80077a0:	781a      	ldrb	r2, [r3, #0]
 80077a2:	3201      	adds	r2, #1
 80077a4:	701a      	strb	r2, [r3, #0]
 80077a6:	e790      	b.n	80076ca <_dtoa_r+0x62a>
 80077a8:	4ba3      	ldr	r3, [pc, #652]	; (8007a38 <_dtoa_r+0x998>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	f7f8 ff4c 	bl	8000648 <__aeabi_dmul>
 80077b0:	2200      	movs	r2, #0
 80077b2:	2300      	movs	r3, #0
 80077b4:	4606      	mov	r6, r0
 80077b6:	460f      	mov	r7, r1
 80077b8:	f7f9 f9ae 	bl	8000b18 <__aeabi_dcmpeq>
 80077bc:	2800      	cmp	r0, #0
 80077be:	d09e      	beq.n	80076fe <_dtoa_r+0x65e>
 80077c0:	e7d0      	b.n	8007764 <_dtoa_r+0x6c4>
 80077c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077c4:	2a00      	cmp	r2, #0
 80077c6:	f000 80ca 	beq.w	800795e <_dtoa_r+0x8be>
 80077ca:	9a07      	ldr	r2, [sp, #28]
 80077cc:	2a01      	cmp	r2, #1
 80077ce:	f300 80ad 	bgt.w	800792c <_dtoa_r+0x88c>
 80077d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077d4:	2a00      	cmp	r2, #0
 80077d6:	f000 80a5 	beq.w	8007924 <_dtoa_r+0x884>
 80077da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077de:	9e08      	ldr	r6, [sp, #32]
 80077e0:	9d05      	ldr	r5, [sp, #20]
 80077e2:	9a05      	ldr	r2, [sp, #20]
 80077e4:	441a      	add	r2, r3
 80077e6:	9205      	str	r2, [sp, #20]
 80077e8:	9a06      	ldr	r2, [sp, #24]
 80077ea:	2101      	movs	r1, #1
 80077ec:	441a      	add	r2, r3
 80077ee:	4620      	mov	r0, r4
 80077f0:	9206      	str	r2, [sp, #24]
 80077f2:	f000 fc3d 	bl	8008070 <__i2b>
 80077f6:	4607      	mov	r7, r0
 80077f8:	b165      	cbz	r5, 8007814 <_dtoa_r+0x774>
 80077fa:	9b06      	ldr	r3, [sp, #24]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dd09      	ble.n	8007814 <_dtoa_r+0x774>
 8007800:	42ab      	cmp	r3, r5
 8007802:	9a05      	ldr	r2, [sp, #20]
 8007804:	bfa8      	it	ge
 8007806:	462b      	movge	r3, r5
 8007808:	1ad2      	subs	r2, r2, r3
 800780a:	9205      	str	r2, [sp, #20]
 800780c:	9a06      	ldr	r2, [sp, #24]
 800780e:	1aed      	subs	r5, r5, r3
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	9306      	str	r3, [sp, #24]
 8007814:	9b08      	ldr	r3, [sp, #32]
 8007816:	b1f3      	cbz	r3, 8007856 <_dtoa_r+0x7b6>
 8007818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800781a:	2b00      	cmp	r3, #0
 800781c:	f000 80a3 	beq.w	8007966 <_dtoa_r+0x8c6>
 8007820:	2e00      	cmp	r6, #0
 8007822:	dd10      	ble.n	8007846 <_dtoa_r+0x7a6>
 8007824:	4639      	mov	r1, r7
 8007826:	4632      	mov	r2, r6
 8007828:	4620      	mov	r0, r4
 800782a:	f000 fce1 	bl	80081f0 <__pow5mult>
 800782e:	4652      	mov	r2, sl
 8007830:	4601      	mov	r1, r0
 8007832:	4607      	mov	r7, r0
 8007834:	4620      	mov	r0, r4
 8007836:	f000 fc31 	bl	800809c <__multiply>
 800783a:	4651      	mov	r1, sl
 800783c:	4680      	mov	r8, r0
 800783e:	4620      	mov	r0, r4
 8007840:	f000 fb60 	bl	8007f04 <_Bfree>
 8007844:	46c2      	mov	sl, r8
 8007846:	9b08      	ldr	r3, [sp, #32]
 8007848:	1b9a      	subs	r2, r3, r6
 800784a:	d004      	beq.n	8007856 <_dtoa_r+0x7b6>
 800784c:	4651      	mov	r1, sl
 800784e:	4620      	mov	r0, r4
 8007850:	f000 fcce 	bl	80081f0 <__pow5mult>
 8007854:	4682      	mov	sl, r0
 8007856:	2101      	movs	r1, #1
 8007858:	4620      	mov	r0, r4
 800785a:	f000 fc09 	bl	8008070 <__i2b>
 800785e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007860:	2b00      	cmp	r3, #0
 8007862:	4606      	mov	r6, r0
 8007864:	f340 8081 	ble.w	800796a <_dtoa_r+0x8ca>
 8007868:	461a      	mov	r2, r3
 800786a:	4601      	mov	r1, r0
 800786c:	4620      	mov	r0, r4
 800786e:	f000 fcbf 	bl	80081f0 <__pow5mult>
 8007872:	9b07      	ldr	r3, [sp, #28]
 8007874:	2b01      	cmp	r3, #1
 8007876:	4606      	mov	r6, r0
 8007878:	dd7a      	ble.n	8007970 <_dtoa_r+0x8d0>
 800787a:	f04f 0800 	mov.w	r8, #0
 800787e:	6933      	ldr	r3, [r6, #16]
 8007880:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007884:	6918      	ldr	r0, [r3, #16]
 8007886:	f000 fba5 	bl	8007fd4 <__hi0bits>
 800788a:	f1c0 0020 	rsb	r0, r0, #32
 800788e:	9b06      	ldr	r3, [sp, #24]
 8007890:	4418      	add	r0, r3
 8007892:	f010 001f 	ands.w	r0, r0, #31
 8007896:	f000 8094 	beq.w	80079c2 <_dtoa_r+0x922>
 800789a:	f1c0 0320 	rsb	r3, r0, #32
 800789e:	2b04      	cmp	r3, #4
 80078a0:	f340 8085 	ble.w	80079ae <_dtoa_r+0x90e>
 80078a4:	9b05      	ldr	r3, [sp, #20]
 80078a6:	f1c0 001c 	rsb	r0, r0, #28
 80078aa:	4403      	add	r3, r0
 80078ac:	9305      	str	r3, [sp, #20]
 80078ae:	9b06      	ldr	r3, [sp, #24]
 80078b0:	4403      	add	r3, r0
 80078b2:	4405      	add	r5, r0
 80078b4:	9306      	str	r3, [sp, #24]
 80078b6:	9b05      	ldr	r3, [sp, #20]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	dd05      	ble.n	80078c8 <_dtoa_r+0x828>
 80078bc:	4651      	mov	r1, sl
 80078be:	461a      	mov	r2, r3
 80078c0:	4620      	mov	r0, r4
 80078c2:	f000 fcef 	bl	80082a4 <__lshift>
 80078c6:	4682      	mov	sl, r0
 80078c8:	9b06      	ldr	r3, [sp, #24]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	dd05      	ble.n	80078da <_dtoa_r+0x83a>
 80078ce:	4631      	mov	r1, r6
 80078d0:	461a      	mov	r2, r3
 80078d2:	4620      	mov	r0, r4
 80078d4:	f000 fce6 	bl	80082a4 <__lshift>
 80078d8:	4606      	mov	r6, r0
 80078da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d072      	beq.n	80079c6 <_dtoa_r+0x926>
 80078e0:	4631      	mov	r1, r6
 80078e2:	4650      	mov	r0, sl
 80078e4:	f000 fd4a 	bl	800837c <__mcmp>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	da6c      	bge.n	80079c6 <_dtoa_r+0x926>
 80078ec:	2300      	movs	r3, #0
 80078ee:	4651      	mov	r1, sl
 80078f0:	220a      	movs	r2, #10
 80078f2:	4620      	mov	r0, r4
 80078f4:	f000 fb28 	bl	8007f48 <__multadd>
 80078f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078fe:	4682      	mov	sl, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	f000 81b0 	beq.w	8007c66 <_dtoa_r+0xbc6>
 8007906:	2300      	movs	r3, #0
 8007908:	4639      	mov	r1, r7
 800790a:	220a      	movs	r2, #10
 800790c:	4620      	mov	r0, r4
 800790e:	f000 fb1b 	bl	8007f48 <__multadd>
 8007912:	9b01      	ldr	r3, [sp, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	4607      	mov	r7, r0
 8007918:	f300 8096 	bgt.w	8007a48 <_dtoa_r+0x9a8>
 800791c:	9b07      	ldr	r3, [sp, #28]
 800791e:	2b02      	cmp	r3, #2
 8007920:	dc59      	bgt.n	80079d6 <_dtoa_r+0x936>
 8007922:	e091      	b.n	8007a48 <_dtoa_r+0x9a8>
 8007924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007926:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800792a:	e758      	b.n	80077de <_dtoa_r+0x73e>
 800792c:	9b04      	ldr	r3, [sp, #16]
 800792e:	1e5e      	subs	r6, r3, #1
 8007930:	9b08      	ldr	r3, [sp, #32]
 8007932:	42b3      	cmp	r3, r6
 8007934:	bfbf      	itttt	lt
 8007936:	9b08      	ldrlt	r3, [sp, #32]
 8007938:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800793a:	9608      	strlt	r6, [sp, #32]
 800793c:	1af3      	sublt	r3, r6, r3
 800793e:	bfb4      	ite	lt
 8007940:	18d2      	addlt	r2, r2, r3
 8007942:	1b9e      	subge	r6, r3, r6
 8007944:	9b04      	ldr	r3, [sp, #16]
 8007946:	bfbc      	itt	lt
 8007948:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800794a:	2600      	movlt	r6, #0
 800794c:	2b00      	cmp	r3, #0
 800794e:	bfb7      	itett	lt
 8007950:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007954:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007958:	1a9d      	sublt	r5, r3, r2
 800795a:	2300      	movlt	r3, #0
 800795c:	e741      	b.n	80077e2 <_dtoa_r+0x742>
 800795e:	9e08      	ldr	r6, [sp, #32]
 8007960:	9d05      	ldr	r5, [sp, #20]
 8007962:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007964:	e748      	b.n	80077f8 <_dtoa_r+0x758>
 8007966:	9a08      	ldr	r2, [sp, #32]
 8007968:	e770      	b.n	800784c <_dtoa_r+0x7ac>
 800796a:	9b07      	ldr	r3, [sp, #28]
 800796c:	2b01      	cmp	r3, #1
 800796e:	dc19      	bgt.n	80079a4 <_dtoa_r+0x904>
 8007970:	9b02      	ldr	r3, [sp, #8]
 8007972:	b9bb      	cbnz	r3, 80079a4 <_dtoa_r+0x904>
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800797a:	b99b      	cbnz	r3, 80079a4 <_dtoa_r+0x904>
 800797c:	9b03      	ldr	r3, [sp, #12]
 800797e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007982:	0d1b      	lsrs	r3, r3, #20
 8007984:	051b      	lsls	r3, r3, #20
 8007986:	b183      	cbz	r3, 80079aa <_dtoa_r+0x90a>
 8007988:	9b05      	ldr	r3, [sp, #20]
 800798a:	3301      	adds	r3, #1
 800798c:	9305      	str	r3, [sp, #20]
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	3301      	adds	r3, #1
 8007992:	9306      	str	r3, [sp, #24]
 8007994:	f04f 0801 	mov.w	r8, #1
 8007998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800799a:	2b00      	cmp	r3, #0
 800799c:	f47f af6f 	bne.w	800787e <_dtoa_r+0x7de>
 80079a0:	2001      	movs	r0, #1
 80079a2:	e774      	b.n	800788e <_dtoa_r+0x7ee>
 80079a4:	f04f 0800 	mov.w	r8, #0
 80079a8:	e7f6      	b.n	8007998 <_dtoa_r+0x8f8>
 80079aa:	4698      	mov	r8, r3
 80079ac:	e7f4      	b.n	8007998 <_dtoa_r+0x8f8>
 80079ae:	d082      	beq.n	80078b6 <_dtoa_r+0x816>
 80079b0:	9a05      	ldr	r2, [sp, #20]
 80079b2:	331c      	adds	r3, #28
 80079b4:	441a      	add	r2, r3
 80079b6:	9205      	str	r2, [sp, #20]
 80079b8:	9a06      	ldr	r2, [sp, #24]
 80079ba:	441a      	add	r2, r3
 80079bc:	441d      	add	r5, r3
 80079be:	9206      	str	r2, [sp, #24]
 80079c0:	e779      	b.n	80078b6 <_dtoa_r+0x816>
 80079c2:	4603      	mov	r3, r0
 80079c4:	e7f4      	b.n	80079b0 <_dtoa_r+0x910>
 80079c6:	9b04      	ldr	r3, [sp, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	dc37      	bgt.n	8007a3c <_dtoa_r+0x99c>
 80079cc:	9b07      	ldr	r3, [sp, #28]
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	dd34      	ble.n	8007a3c <_dtoa_r+0x99c>
 80079d2:	9b04      	ldr	r3, [sp, #16]
 80079d4:	9301      	str	r3, [sp, #4]
 80079d6:	9b01      	ldr	r3, [sp, #4]
 80079d8:	b963      	cbnz	r3, 80079f4 <_dtoa_r+0x954>
 80079da:	4631      	mov	r1, r6
 80079dc:	2205      	movs	r2, #5
 80079de:	4620      	mov	r0, r4
 80079e0:	f000 fab2 	bl	8007f48 <__multadd>
 80079e4:	4601      	mov	r1, r0
 80079e6:	4606      	mov	r6, r0
 80079e8:	4650      	mov	r0, sl
 80079ea:	f000 fcc7 	bl	800837c <__mcmp>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	f73f adbb 	bgt.w	800756a <_dtoa_r+0x4ca>
 80079f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079f6:	9d00      	ldr	r5, [sp, #0]
 80079f8:	ea6f 0b03 	mvn.w	fp, r3
 80079fc:	f04f 0800 	mov.w	r8, #0
 8007a00:	4631      	mov	r1, r6
 8007a02:	4620      	mov	r0, r4
 8007a04:	f000 fa7e 	bl	8007f04 <_Bfree>
 8007a08:	2f00      	cmp	r7, #0
 8007a0a:	f43f aeab 	beq.w	8007764 <_dtoa_r+0x6c4>
 8007a0e:	f1b8 0f00 	cmp.w	r8, #0
 8007a12:	d005      	beq.n	8007a20 <_dtoa_r+0x980>
 8007a14:	45b8      	cmp	r8, r7
 8007a16:	d003      	beq.n	8007a20 <_dtoa_r+0x980>
 8007a18:	4641      	mov	r1, r8
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	f000 fa72 	bl	8007f04 <_Bfree>
 8007a20:	4639      	mov	r1, r7
 8007a22:	4620      	mov	r0, r4
 8007a24:	f000 fa6e 	bl	8007f04 <_Bfree>
 8007a28:	e69c      	b.n	8007764 <_dtoa_r+0x6c4>
 8007a2a:	2600      	movs	r6, #0
 8007a2c:	4637      	mov	r7, r6
 8007a2e:	e7e1      	b.n	80079f4 <_dtoa_r+0x954>
 8007a30:	46bb      	mov	fp, r7
 8007a32:	4637      	mov	r7, r6
 8007a34:	e599      	b.n	800756a <_dtoa_r+0x4ca>
 8007a36:	bf00      	nop
 8007a38:	40240000 	.word	0x40240000
 8007a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f000 80c8 	beq.w	8007bd4 <_dtoa_r+0xb34>
 8007a44:	9b04      	ldr	r3, [sp, #16]
 8007a46:	9301      	str	r3, [sp, #4]
 8007a48:	2d00      	cmp	r5, #0
 8007a4a:	dd05      	ble.n	8007a58 <_dtoa_r+0x9b8>
 8007a4c:	4639      	mov	r1, r7
 8007a4e:	462a      	mov	r2, r5
 8007a50:	4620      	mov	r0, r4
 8007a52:	f000 fc27 	bl	80082a4 <__lshift>
 8007a56:	4607      	mov	r7, r0
 8007a58:	f1b8 0f00 	cmp.w	r8, #0
 8007a5c:	d05b      	beq.n	8007b16 <_dtoa_r+0xa76>
 8007a5e:	6879      	ldr	r1, [r7, #4]
 8007a60:	4620      	mov	r0, r4
 8007a62:	f000 fa0f 	bl	8007e84 <_Balloc>
 8007a66:	4605      	mov	r5, r0
 8007a68:	b928      	cbnz	r0, 8007a76 <_dtoa_r+0x9d6>
 8007a6a:	4b83      	ldr	r3, [pc, #524]	; (8007c78 <_dtoa_r+0xbd8>)
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007a72:	f7ff bb2e 	b.w	80070d2 <_dtoa_r+0x32>
 8007a76:	693a      	ldr	r2, [r7, #16]
 8007a78:	3202      	adds	r2, #2
 8007a7a:	0092      	lsls	r2, r2, #2
 8007a7c:	f107 010c 	add.w	r1, r7, #12
 8007a80:	300c      	adds	r0, #12
 8007a82:	f7ff fa76 	bl	8006f72 <memcpy>
 8007a86:	2201      	movs	r2, #1
 8007a88:	4629      	mov	r1, r5
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f000 fc0a 	bl	80082a4 <__lshift>
 8007a90:	9b00      	ldr	r3, [sp, #0]
 8007a92:	3301      	adds	r3, #1
 8007a94:	9304      	str	r3, [sp, #16]
 8007a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	9308      	str	r3, [sp, #32]
 8007a9e:	9b02      	ldr	r3, [sp, #8]
 8007aa0:	f003 0301 	and.w	r3, r3, #1
 8007aa4:	46b8      	mov	r8, r7
 8007aa6:	9306      	str	r3, [sp, #24]
 8007aa8:	4607      	mov	r7, r0
 8007aaa:	9b04      	ldr	r3, [sp, #16]
 8007aac:	4631      	mov	r1, r6
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	4650      	mov	r0, sl
 8007ab2:	9301      	str	r3, [sp, #4]
 8007ab4:	f7ff fa6b 	bl	8006f8e <quorem>
 8007ab8:	4641      	mov	r1, r8
 8007aba:	9002      	str	r0, [sp, #8]
 8007abc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ac0:	4650      	mov	r0, sl
 8007ac2:	f000 fc5b 	bl	800837c <__mcmp>
 8007ac6:	463a      	mov	r2, r7
 8007ac8:	9005      	str	r0, [sp, #20]
 8007aca:	4631      	mov	r1, r6
 8007acc:	4620      	mov	r0, r4
 8007ace:	f000 fc71 	bl	80083b4 <__mdiff>
 8007ad2:	68c2      	ldr	r2, [r0, #12]
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	bb02      	cbnz	r2, 8007b1a <_dtoa_r+0xa7a>
 8007ad8:	4601      	mov	r1, r0
 8007ada:	4650      	mov	r0, sl
 8007adc:	f000 fc4e 	bl	800837c <__mcmp>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ae8:	f000 fa0c 	bl	8007f04 <_Bfree>
 8007aec:	9b07      	ldr	r3, [sp, #28]
 8007aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007af0:	9d04      	ldr	r5, [sp, #16]
 8007af2:	ea43 0102 	orr.w	r1, r3, r2
 8007af6:	9b06      	ldr	r3, [sp, #24]
 8007af8:	4319      	orrs	r1, r3
 8007afa:	d110      	bne.n	8007b1e <_dtoa_r+0xa7e>
 8007afc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b00:	d029      	beq.n	8007b56 <_dtoa_r+0xab6>
 8007b02:	9b05      	ldr	r3, [sp, #20]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	dd02      	ble.n	8007b0e <_dtoa_r+0xa6e>
 8007b08:	9b02      	ldr	r3, [sp, #8]
 8007b0a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007b0e:	9b01      	ldr	r3, [sp, #4]
 8007b10:	f883 9000 	strb.w	r9, [r3]
 8007b14:	e774      	b.n	8007a00 <_dtoa_r+0x960>
 8007b16:	4638      	mov	r0, r7
 8007b18:	e7ba      	b.n	8007a90 <_dtoa_r+0x9f0>
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	e7e1      	b.n	8007ae2 <_dtoa_r+0xa42>
 8007b1e:	9b05      	ldr	r3, [sp, #20]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	db04      	blt.n	8007b2e <_dtoa_r+0xa8e>
 8007b24:	9907      	ldr	r1, [sp, #28]
 8007b26:	430b      	orrs	r3, r1
 8007b28:	9906      	ldr	r1, [sp, #24]
 8007b2a:	430b      	orrs	r3, r1
 8007b2c:	d120      	bne.n	8007b70 <_dtoa_r+0xad0>
 8007b2e:	2a00      	cmp	r2, #0
 8007b30:	dded      	ble.n	8007b0e <_dtoa_r+0xa6e>
 8007b32:	4651      	mov	r1, sl
 8007b34:	2201      	movs	r2, #1
 8007b36:	4620      	mov	r0, r4
 8007b38:	f000 fbb4 	bl	80082a4 <__lshift>
 8007b3c:	4631      	mov	r1, r6
 8007b3e:	4682      	mov	sl, r0
 8007b40:	f000 fc1c 	bl	800837c <__mcmp>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	dc03      	bgt.n	8007b50 <_dtoa_r+0xab0>
 8007b48:	d1e1      	bne.n	8007b0e <_dtoa_r+0xa6e>
 8007b4a:	f019 0f01 	tst.w	r9, #1
 8007b4e:	d0de      	beq.n	8007b0e <_dtoa_r+0xa6e>
 8007b50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b54:	d1d8      	bne.n	8007b08 <_dtoa_r+0xa68>
 8007b56:	9a01      	ldr	r2, [sp, #4]
 8007b58:	2339      	movs	r3, #57	; 0x39
 8007b5a:	7013      	strb	r3, [r2, #0]
 8007b5c:	462b      	mov	r3, r5
 8007b5e:	461d      	mov	r5, r3
 8007b60:	3b01      	subs	r3, #1
 8007b62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007b66:	2a39      	cmp	r2, #57	; 0x39
 8007b68:	d06c      	beq.n	8007c44 <_dtoa_r+0xba4>
 8007b6a:	3201      	adds	r2, #1
 8007b6c:	701a      	strb	r2, [r3, #0]
 8007b6e:	e747      	b.n	8007a00 <_dtoa_r+0x960>
 8007b70:	2a00      	cmp	r2, #0
 8007b72:	dd07      	ble.n	8007b84 <_dtoa_r+0xae4>
 8007b74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b78:	d0ed      	beq.n	8007b56 <_dtoa_r+0xab6>
 8007b7a:	9a01      	ldr	r2, [sp, #4]
 8007b7c:	f109 0301 	add.w	r3, r9, #1
 8007b80:	7013      	strb	r3, [r2, #0]
 8007b82:	e73d      	b.n	8007a00 <_dtoa_r+0x960>
 8007b84:	9b04      	ldr	r3, [sp, #16]
 8007b86:	9a08      	ldr	r2, [sp, #32]
 8007b88:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d043      	beq.n	8007c18 <_dtoa_r+0xb78>
 8007b90:	4651      	mov	r1, sl
 8007b92:	2300      	movs	r3, #0
 8007b94:	220a      	movs	r2, #10
 8007b96:	4620      	mov	r0, r4
 8007b98:	f000 f9d6 	bl	8007f48 <__multadd>
 8007b9c:	45b8      	cmp	r8, r7
 8007b9e:	4682      	mov	sl, r0
 8007ba0:	f04f 0300 	mov.w	r3, #0
 8007ba4:	f04f 020a 	mov.w	r2, #10
 8007ba8:	4641      	mov	r1, r8
 8007baa:	4620      	mov	r0, r4
 8007bac:	d107      	bne.n	8007bbe <_dtoa_r+0xb1e>
 8007bae:	f000 f9cb 	bl	8007f48 <__multadd>
 8007bb2:	4680      	mov	r8, r0
 8007bb4:	4607      	mov	r7, r0
 8007bb6:	9b04      	ldr	r3, [sp, #16]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	9304      	str	r3, [sp, #16]
 8007bbc:	e775      	b.n	8007aaa <_dtoa_r+0xa0a>
 8007bbe:	f000 f9c3 	bl	8007f48 <__multadd>
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	4680      	mov	r8, r0
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	220a      	movs	r2, #10
 8007bca:	4620      	mov	r0, r4
 8007bcc:	f000 f9bc 	bl	8007f48 <__multadd>
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	e7f0      	b.n	8007bb6 <_dtoa_r+0xb16>
 8007bd4:	9b04      	ldr	r3, [sp, #16]
 8007bd6:	9301      	str	r3, [sp, #4]
 8007bd8:	9d00      	ldr	r5, [sp, #0]
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4650      	mov	r0, sl
 8007bde:	f7ff f9d6 	bl	8006f8e <quorem>
 8007be2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007be6:	9b00      	ldr	r3, [sp, #0]
 8007be8:	f805 9b01 	strb.w	r9, [r5], #1
 8007bec:	1aea      	subs	r2, r5, r3
 8007bee:	9b01      	ldr	r3, [sp, #4]
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	dd07      	ble.n	8007c04 <_dtoa_r+0xb64>
 8007bf4:	4651      	mov	r1, sl
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	220a      	movs	r2, #10
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f000 f9a4 	bl	8007f48 <__multadd>
 8007c00:	4682      	mov	sl, r0
 8007c02:	e7ea      	b.n	8007bda <_dtoa_r+0xb3a>
 8007c04:	9b01      	ldr	r3, [sp, #4]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	bfc8      	it	gt
 8007c0a:	461d      	movgt	r5, r3
 8007c0c:	9b00      	ldr	r3, [sp, #0]
 8007c0e:	bfd8      	it	le
 8007c10:	2501      	movle	r5, #1
 8007c12:	441d      	add	r5, r3
 8007c14:	f04f 0800 	mov.w	r8, #0
 8007c18:	4651      	mov	r1, sl
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	4620      	mov	r0, r4
 8007c1e:	f000 fb41 	bl	80082a4 <__lshift>
 8007c22:	4631      	mov	r1, r6
 8007c24:	4682      	mov	sl, r0
 8007c26:	f000 fba9 	bl	800837c <__mcmp>
 8007c2a:	2800      	cmp	r0, #0
 8007c2c:	dc96      	bgt.n	8007b5c <_dtoa_r+0xabc>
 8007c2e:	d102      	bne.n	8007c36 <_dtoa_r+0xb96>
 8007c30:	f019 0f01 	tst.w	r9, #1
 8007c34:	d192      	bne.n	8007b5c <_dtoa_r+0xabc>
 8007c36:	462b      	mov	r3, r5
 8007c38:	461d      	mov	r5, r3
 8007c3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c3e:	2a30      	cmp	r2, #48	; 0x30
 8007c40:	d0fa      	beq.n	8007c38 <_dtoa_r+0xb98>
 8007c42:	e6dd      	b.n	8007a00 <_dtoa_r+0x960>
 8007c44:	9a00      	ldr	r2, [sp, #0]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d189      	bne.n	8007b5e <_dtoa_r+0xabe>
 8007c4a:	f10b 0b01 	add.w	fp, fp, #1
 8007c4e:	2331      	movs	r3, #49	; 0x31
 8007c50:	e796      	b.n	8007b80 <_dtoa_r+0xae0>
 8007c52:	4b0a      	ldr	r3, [pc, #40]	; (8007c7c <_dtoa_r+0xbdc>)
 8007c54:	f7ff ba99 	b.w	800718a <_dtoa_r+0xea>
 8007c58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	f47f aa6d 	bne.w	800713a <_dtoa_r+0x9a>
 8007c60:	4b07      	ldr	r3, [pc, #28]	; (8007c80 <_dtoa_r+0xbe0>)
 8007c62:	f7ff ba92 	b.w	800718a <_dtoa_r+0xea>
 8007c66:	9b01      	ldr	r3, [sp, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	dcb5      	bgt.n	8007bd8 <_dtoa_r+0xb38>
 8007c6c:	9b07      	ldr	r3, [sp, #28]
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	f73f aeb1 	bgt.w	80079d6 <_dtoa_r+0x936>
 8007c74:	e7b0      	b.n	8007bd8 <_dtoa_r+0xb38>
 8007c76:	bf00      	nop
 8007c78:	08008e20 	.word	0x08008e20
 8007c7c:	08008d80 	.word	0x08008d80
 8007c80:	08008da4 	.word	0x08008da4

08007c84 <_free_r>:
 8007c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c86:	2900      	cmp	r1, #0
 8007c88:	d044      	beq.n	8007d14 <_free_r+0x90>
 8007c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c8e:	9001      	str	r0, [sp, #4]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f1a1 0404 	sub.w	r4, r1, #4
 8007c96:	bfb8      	it	lt
 8007c98:	18e4      	addlt	r4, r4, r3
 8007c9a:	f000 f8e7 	bl	8007e6c <__malloc_lock>
 8007c9e:	4a1e      	ldr	r2, [pc, #120]	; (8007d18 <_free_r+0x94>)
 8007ca0:	9801      	ldr	r0, [sp, #4]
 8007ca2:	6813      	ldr	r3, [r2, #0]
 8007ca4:	b933      	cbnz	r3, 8007cb4 <_free_r+0x30>
 8007ca6:	6063      	str	r3, [r4, #4]
 8007ca8:	6014      	str	r4, [r2, #0]
 8007caa:	b003      	add	sp, #12
 8007cac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cb0:	f000 b8e2 	b.w	8007e78 <__malloc_unlock>
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	d908      	bls.n	8007cca <_free_r+0x46>
 8007cb8:	6825      	ldr	r5, [r4, #0]
 8007cba:	1961      	adds	r1, r4, r5
 8007cbc:	428b      	cmp	r3, r1
 8007cbe:	bf01      	itttt	eq
 8007cc0:	6819      	ldreq	r1, [r3, #0]
 8007cc2:	685b      	ldreq	r3, [r3, #4]
 8007cc4:	1949      	addeq	r1, r1, r5
 8007cc6:	6021      	streq	r1, [r4, #0]
 8007cc8:	e7ed      	b.n	8007ca6 <_free_r+0x22>
 8007cca:	461a      	mov	r2, r3
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	b10b      	cbz	r3, 8007cd4 <_free_r+0x50>
 8007cd0:	42a3      	cmp	r3, r4
 8007cd2:	d9fa      	bls.n	8007cca <_free_r+0x46>
 8007cd4:	6811      	ldr	r1, [r2, #0]
 8007cd6:	1855      	adds	r5, r2, r1
 8007cd8:	42a5      	cmp	r5, r4
 8007cda:	d10b      	bne.n	8007cf4 <_free_r+0x70>
 8007cdc:	6824      	ldr	r4, [r4, #0]
 8007cde:	4421      	add	r1, r4
 8007ce0:	1854      	adds	r4, r2, r1
 8007ce2:	42a3      	cmp	r3, r4
 8007ce4:	6011      	str	r1, [r2, #0]
 8007ce6:	d1e0      	bne.n	8007caa <_free_r+0x26>
 8007ce8:	681c      	ldr	r4, [r3, #0]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	6053      	str	r3, [r2, #4]
 8007cee:	440c      	add	r4, r1
 8007cf0:	6014      	str	r4, [r2, #0]
 8007cf2:	e7da      	b.n	8007caa <_free_r+0x26>
 8007cf4:	d902      	bls.n	8007cfc <_free_r+0x78>
 8007cf6:	230c      	movs	r3, #12
 8007cf8:	6003      	str	r3, [r0, #0]
 8007cfa:	e7d6      	b.n	8007caa <_free_r+0x26>
 8007cfc:	6825      	ldr	r5, [r4, #0]
 8007cfe:	1961      	adds	r1, r4, r5
 8007d00:	428b      	cmp	r3, r1
 8007d02:	bf04      	itt	eq
 8007d04:	6819      	ldreq	r1, [r3, #0]
 8007d06:	685b      	ldreq	r3, [r3, #4]
 8007d08:	6063      	str	r3, [r4, #4]
 8007d0a:	bf04      	itt	eq
 8007d0c:	1949      	addeq	r1, r1, r5
 8007d0e:	6021      	streq	r1, [r4, #0]
 8007d10:	6054      	str	r4, [r2, #4]
 8007d12:	e7ca      	b.n	8007caa <_free_r+0x26>
 8007d14:	b003      	add	sp, #12
 8007d16:	bd30      	pop	{r4, r5, pc}
 8007d18:	200006c8 	.word	0x200006c8

08007d1c <malloc>:
 8007d1c:	4b02      	ldr	r3, [pc, #8]	; (8007d28 <malloc+0xc>)
 8007d1e:	4601      	mov	r1, r0
 8007d20:	6818      	ldr	r0, [r3, #0]
 8007d22:	f000 b823 	b.w	8007d6c <_malloc_r>
 8007d26:	bf00      	nop
 8007d28:	200000bc 	.word	0x200000bc

08007d2c <sbrk_aligned>:
 8007d2c:	b570      	push	{r4, r5, r6, lr}
 8007d2e:	4e0e      	ldr	r6, [pc, #56]	; (8007d68 <sbrk_aligned+0x3c>)
 8007d30:	460c      	mov	r4, r1
 8007d32:	6831      	ldr	r1, [r6, #0]
 8007d34:	4605      	mov	r5, r0
 8007d36:	b911      	cbnz	r1, 8007d3e <sbrk_aligned+0x12>
 8007d38:	f000 fcce 	bl	80086d8 <_sbrk_r>
 8007d3c:	6030      	str	r0, [r6, #0]
 8007d3e:	4621      	mov	r1, r4
 8007d40:	4628      	mov	r0, r5
 8007d42:	f000 fcc9 	bl	80086d8 <_sbrk_r>
 8007d46:	1c43      	adds	r3, r0, #1
 8007d48:	d00a      	beq.n	8007d60 <sbrk_aligned+0x34>
 8007d4a:	1cc4      	adds	r4, r0, #3
 8007d4c:	f024 0403 	bic.w	r4, r4, #3
 8007d50:	42a0      	cmp	r0, r4
 8007d52:	d007      	beq.n	8007d64 <sbrk_aligned+0x38>
 8007d54:	1a21      	subs	r1, r4, r0
 8007d56:	4628      	mov	r0, r5
 8007d58:	f000 fcbe 	bl	80086d8 <_sbrk_r>
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d101      	bne.n	8007d64 <sbrk_aligned+0x38>
 8007d60:	f04f 34ff 	mov.w	r4, #4294967295
 8007d64:	4620      	mov	r0, r4
 8007d66:	bd70      	pop	{r4, r5, r6, pc}
 8007d68:	200006cc 	.word	0x200006cc

08007d6c <_malloc_r>:
 8007d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d70:	1ccd      	adds	r5, r1, #3
 8007d72:	f025 0503 	bic.w	r5, r5, #3
 8007d76:	3508      	adds	r5, #8
 8007d78:	2d0c      	cmp	r5, #12
 8007d7a:	bf38      	it	cc
 8007d7c:	250c      	movcc	r5, #12
 8007d7e:	2d00      	cmp	r5, #0
 8007d80:	4607      	mov	r7, r0
 8007d82:	db01      	blt.n	8007d88 <_malloc_r+0x1c>
 8007d84:	42a9      	cmp	r1, r5
 8007d86:	d905      	bls.n	8007d94 <_malloc_r+0x28>
 8007d88:	230c      	movs	r3, #12
 8007d8a:	603b      	str	r3, [r7, #0]
 8007d8c:	2600      	movs	r6, #0
 8007d8e:	4630      	mov	r0, r6
 8007d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007e68 <_malloc_r+0xfc>
 8007d98:	f000 f868 	bl	8007e6c <__malloc_lock>
 8007d9c:	f8d8 3000 	ldr.w	r3, [r8]
 8007da0:	461c      	mov	r4, r3
 8007da2:	bb5c      	cbnz	r4, 8007dfc <_malloc_r+0x90>
 8007da4:	4629      	mov	r1, r5
 8007da6:	4638      	mov	r0, r7
 8007da8:	f7ff ffc0 	bl	8007d2c <sbrk_aligned>
 8007dac:	1c43      	adds	r3, r0, #1
 8007dae:	4604      	mov	r4, r0
 8007db0:	d155      	bne.n	8007e5e <_malloc_r+0xf2>
 8007db2:	f8d8 4000 	ldr.w	r4, [r8]
 8007db6:	4626      	mov	r6, r4
 8007db8:	2e00      	cmp	r6, #0
 8007dba:	d145      	bne.n	8007e48 <_malloc_r+0xdc>
 8007dbc:	2c00      	cmp	r4, #0
 8007dbe:	d048      	beq.n	8007e52 <_malloc_r+0xe6>
 8007dc0:	6823      	ldr	r3, [r4, #0]
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	eb04 0903 	add.w	r9, r4, r3
 8007dca:	f000 fc85 	bl	80086d8 <_sbrk_r>
 8007dce:	4581      	cmp	r9, r0
 8007dd0:	d13f      	bne.n	8007e52 <_malloc_r+0xe6>
 8007dd2:	6821      	ldr	r1, [r4, #0]
 8007dd4:	1a6d      	subs	r5, r5, r1
 8007dd6:	4629      	mov	r1, r5
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f7ff ffa7 	bl	8007d2c <sbrk_aligned>
 8007dde:	3001      	adds	r0, #1
 8007de0:	d037      	beq.n	8007e52 <_malloc_r+0xe6>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	442b      	add	r3, r5
 8007de6:	6023      	str	r3, [r4, #0]
 8007de8:	f8d8 3000 	ldr.w	r3, [r8]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d038      	beq.n	8007e62 <_malloc_r+0xf6>
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	42a2      	cmp	r2, r4
 8007df4:	d12b      	bne.n	8007e4e <_malloc_r+0xe2>
 8007df6:	2200      	movs	r2, #0
 8007df8:	605a      	str	r2, [r3, #4]
 8007dfa:	e00f      	b.n	8007e1c <_malloc_r+0xb0>
 8007dfc:	6822      	ldr	r2, [r4, #0]
 8007dfe:	1b52      	subs	r2, r2, r5
 8007e00:	d41f      	bmi.n	8007e42 <_malloc_r+0xd6>
 8007e02:	2a0b      	cmp	r2, #11
 8007e04:	d917      	bls.n	8007e36 <_malloc_r+0xca>
 8007e06:	1961      	adds	r1, r4, r5
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	6025      	str	r5, [r4, #0]
 8007e0c:	bf18      	it	ne
 8007e0e:	6059      	strne	r1, [r3, #4]
 8007e10:	6863      	ldr	r3, [r4, #4]
 8007e12:	bf08      	it	eq
 8007e14:	f8c8 1000 	streq.w	r1, [r8]
 8007e18:	5162      	str	r2, [r4, r5]
 8007e1a:	604b      	str	r3, [r1, #4]
 8007e1c:	4638      	mov	r0, r7
 8007e1e:	f104 060b 	add.w	r6, r4, #11
 8007e22:	f000 f829 	bl	8007e78 <__malloc_unlock>
 8007e26:	f026 0607 	bic.w	r6, r6, #7
 8007e2a:	1d23      	adds	r3, r4, #4
 8007e2c:	1af2      	subs	r2, r6, r3
 8007e2e:	d0ae      	beq.n	8007d8e <_malloc_r+0x22>
 8007e30:	1b9b      	subs	r3, r3, r6
 8007e32:	50a3      	str	r3, [r4, r2]
 8007e34:	e7ab      	b.n	8007d8e <_malloc_r+0x22>
 8007e36:	42a3      	cmp	r3, r4
 8007e38:	6862      	ldr	r2, [r4, #4]
 8007e3a:	d1dd      	bne.n	8007df8 <_malloc_r+0x8c>
 8007e3c:	f8c8 2000 	str.w	r2, [r8]
 8007e40:	e7ec      	b.n	8007e1c <_malloc_r+0xb0>
 8007e42:	4623      	mov	r3, r4
 8007e44:	6864      	ldr	r4, [r4, #4]
 8007e46:	e7ac      	b.n	8007da2 <_malloc_r+0x36>
 8007e48:	4634      	mov	r4, r6
 8007e4a:	6876      	ldr	r6, [r6, #4]
 8007e4c:	e7b4      	b.n	8007db8 <_malloc_r+0x4c>
 8007e4e:	4613      	mov	r3, r2
 8007e50:	e7cc      	b.n	8007dec <_malloc_r+0x80>
 8007e52:	230c      	movs	r3, #12
 8007e54:	603b      	str	r3, [r7, #0]
 8007e56:	4638      	mov	r0, r7
 8007e58:	f000 f80e 	bl	8007e78 <__malloc_unlock>
 8007e5c:	e797      	b.n	8007d8e <_malloc_r+0x22>
 8007e5e:	6025      	str	r5, [r4, #0]
 8007e60:	e7dc      	b.n	8007e1c <_malloc_r+0xb0>
 8007e62:	605b      	str	r3, [r3, #4]
 8007e64:	deff      	udf	#255	; 0xff
 8007e66:	bf00      	nop
 8007e68:	200006c8 	.word	0x200006c8

08007e6c <__malloc_lock>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	; (8007e74 <__malloc_lock+0x8>)
 8007e6e:	f7ff b87e 	b.w	8006f6e <__retarget_lock_acquire_recursive>
 8007e72:	bf00      	nop
 8007e74:	200006c4 	.word	0x200006c4

08007e78 <__malloc_unlock>:
 8007e78:	4801      	ldr	r0, [pc, #4]	; (8007e80 <__malloc_unlock+0x8>)
 8007e7a:	f7ff b879 	b.w	8006f70 <__retarget_lock_release_recursive>
 8007e7e:	bf00      	nop
 8007e80:	200006c4 	.word	0x200006c4

08007e84 <_Balloc>:
 8007e84:	b570      	push	{r4, r5, r6, lr}
 8007e86:	69c6      	ldr	r6, [r0, #28]
 8007e88:	4604      	mov	r4, r0
 8007e8a:	460d      	mov	r5, r1
 8007e8c:	b976      	cbnz	r6, 8007eac <_Balloc+0x28>
 8007e8e:	2010      	movs	r0, #16
 8007e90:	f7ff ff44 	bl	8007d1c <malloc>
 8007e94:	4602      	mov	r2, r0
 8007e96:	61e0      	str	r0, [r4, #28]
 8007e98:	b920      	cbnz	r0, 8007ea4 <_Balloc+0x20>
 8007e9a:	4b18      	ldr	r3, [pc, #96]	; (8007efc <_Balloc+0x78>)
 8007e9c:	4818      	ldr	r0, [pc, #96]	; (8007f00 <_Balloc+0x7c>)
 8007e9e:	216b      	movs	r1, #107	; 0x6b
 8007ea0:	f000 fc2a 	bl	80086f8 <__assert_func>
 8007ea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ea8:	6006      	str	r6, [r0, #0]
 8007eaa:	60c6      	str	r6, [r0, #12]
 8007eac:	69e6      	ldr	r6, [r4, #28]
 8007eae:	68f3      	ldr	r3, [r6, #12]
 8007eb0:	b183      	cbz	r3, 8007ed4 <_Balloc+0x50>
 8007eb2:	69e3      	ldr	r3, [r4, #28]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007eba:	b9b8      	cbnz	r0, 8007eec <_Balloc+0x68>
 8007ebc:	2101      	movs	r1, #1
 8007ebe:	fa01 f605 	lsl.w	r6, r1, r5
 8007ec2:	1d72      	adds	r2, r6, #5
 8007ec4:	0092      	lsls	r2, r2, #2
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	f000 fc34 	bl	8008734 <_calloc_r>
 8007ecc:	b160      	cbz	r0, 8007ee8 <_Balloc+0x64>
 8007ece:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ed2:	e00e      	b.n	8007ef2 <_Balloc+0x6e>
 8007ed4:	2221      	movs	r2, #33	; 0x21
 8007ed6:	2104      	movs	r1, #4
 8007ed8:	4620      	mov	r0, r4
 8007eda:	f000 fc2b 	bl	8008734 <_calloc_r>
 8007ede:	69e3      	ldr	r3, [r4, #28]
 8007ee0:	60f0      	str	r0, [r6, #12]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d1e4      	bne.n	8007eb2 <_Balloc+0x2e>
 8007ee8:	2000      	movs	r0, #0
 8007eea:	bd70      	pop	{r4, r5, r6, pc}
 8007eec:	6802      	ldr	r2, [r0, #0]
 8007eee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ef8:	e7f7      	b.n	8007eea <_Balloc+0x66>
 8007efa:	bf00      	nop
 8007efc:	08008db1 	.word	0x08008db1
 8007f00:	08008e31 	.word	0x08008e31

08007f04 <_Bfree>:
 8007f04:	b570      	push	{r4, r5, r6, lr}
 8007f06:	69c6      	ldr	r6, [r0, #28]
 8007f08:	4605      	mov	r5, r0
 8007f0a:	460c      	mov	r4, r1
 8007f0c:	b976      	cbnz	r6, 8007f2c <_Bfree+0x28>
 8007f0e:	2010      	movs	r0, #16
 8007f10:	f7ff ff04 	bl	8007d1c <malloc>
 8007f14:	4602      	mov	r2, r0
 8007f16:	61e8      	str	r0, [r5, #28]
 8007f18:	b920      	cbnz	r0, 8007f24 <_Bfree+0x20>
 8007f1a:	4b09      	ldr	r3, [pc, #36]	; (8007f40 <_Bfree+0x3c>)
 8007f1c:	4809      	ldr	r0, [pc, #36]	; (8007f44 <_Bfree+0x40>)
 8007f1e:	218f      	movs	r1, #143	; 0x8f
 8007f20:	f000 fbea 	bl	80086f8 <__assert_func>
 8007f24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f28:	6006      	str	r6, [r0, #0]
 8007f2a:	60c6      	str	r6, [r0, #12]
 8007f2c:	b13c      	cbz	r4, 8007f3e <_Bfree+0x3a>
 8007f2e:	69eb      	ldr	r3, [r5, #28]
 8007f30:	6862      	ldr	r2, [r4, #4]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f38:	6021      	str	r1, [r4, #0]
 8007f3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f3e:	bd70      	pop	{r4, r5, r6, pc}
 8007f40:	08008db1 	.word	0x08008db1
 8007f44:	08008e31 	.word	0x08008e31

08007f48 <__multadd>:
 8007f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f4c:	690d      	ldr	r5, [r1, #16]
 8007f4e:	4607      	mov	r7, r0
 8007f50:	460c      	mov	r4, r1
 8007f52:	461e      	mov	r6, r3
 8007f54:	f101 0c14 	add.w	ip, r1, #20
 8007f58:	2000      	movs	r0, #0
 8007f5a:	f8dc 3000 	ldr.w	r3, [ip]
 8007f5e:	b299      	uxth	r1, r3
 8007f60:	fb02 6101 	mla	r1, r2, r1, r6
 8007f64:	0c1e      	lsrs	r6, r3, #16
 8007f66:	0c0b      	lsrs	r3, r1, #16
 8007f68:	fb02 3306 	mla	r3, r2, r6, r3
 8007f6c:	b289      	uxth	r1, r1
 8007f6e:	3001      	adds	r0, #1
 8007f70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f74:	4285      	cmp	r5, r0
 8007f76:	f84c 1b04 	str.w	r1, [ip], #4
 8007f7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f7e:	dcec      	bgt.n	8007f5a <__multadd+0x12>
 8007f80:	b30e      	cbz	r6, 8007fc6 <__multadd+0x7e>
 8007f82:	68a3      	ldr	r3, [r4, #8]
 8007f84:	42ab      	cmp	r3, r5
 8007f86:	dc19      	bgt.n	8007fbc <__multadd+0x74>
 8007f88:	6861      	ldr	r1, [r4, #4]
 8007f8a:	4638      	mov	r0, r7
 8007f8c:	3101      	adds	r1, #1
 8007f8e:	f7ff ff79 	bl	8007e84 <_Balloc>
 8007f92:	4680      	mov	r8, r0
 8007f94:	b928      	cbnz	r0, 8007fa2 <__multadd+0x5a>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4b0c      	ldr	r3, [pc, #48]	; (8007fcc <__multadd+0x84>)
 8007f9a:	480d      	ldr	r0, [pc, #52]	; (8007fd0 <__multadd+0x88>)
 8007f9c:	21ba      	movs	r1, #186	; 0xba
 8007f9e:	f000 fbab 	bl	80086f8 <__assert_func>
 8007fa2:	6922      	ldr	r2, [r4, #16]
 8007fa4:	3202      	adds	r2, #2
 8007fa6:	f104 010c 	add.w	r1, r4, #12
 8007faa:	0092      	lsls	r2, r2, #2
 8007fac:	300c      	adds	r0, #12
 8007fae:	f7fe ffe0 	bl	8006f72 <memcpy>
 8007fb2:	4621      	mov	r1, r4
 8007fb4:	4638      	mov	r0, r7
 8007fb6:	f7ff ffa5 	bl	8007f04 <_Bfree>
 8007fba:	4644      	mov	r4, r8
 8007fbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007fc0:	3501      	adds	r5, #1
 8007fc2:	615e      	str	r6, [r3, #20]
 8007fc4:	6125      	str	r5, [r4, #16]
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fcc:	08008e20 	.word	0x08008e20
 8007fd0:	08008e31 	.word	0x08008e31

08007fd4 <__hi0bits>:
 8007fd4:	0c03      	lsrs	r3, r0, #16
 8007fd6:	041b      	lsls	r3, r3, #16
 8007fd8:	b9d3      	cbnz	r3, 8008010 <__hi0bits+0x3c>
 8007fda:	0400      	lsls	r0, r0, #16
 8007fdc:	2310      	movs	r3, #16
 8007fde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007fe2:	bf04      	itt	eq
 8007fe4:	0200      	lsleq	r0, r0, #8
 8007fe6:	3308      	addeq	r3, #8
 8007fe8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007fec:	bf04      	itt	eq
 8007fee:	0100      	lsleq	r0, r0, #4
 8007ff0:	3304      	addeq	r3, #4
 8007ff2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007ff6:	bf04      	itt	eq
 8007ff8:	0080      	lsleq	r0, r0, #2
 8007ffa:	3302      	addeq	r3, #2
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	db05      	blt.n	800800c <__hi0bits+0x38>
 8008000:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008004:	f103 0301 	add.w	r3, r3, #1
 8008008:	bf08      	it	eq
 800800a:	2320      	moveq	r3, #32
 800800c:	4618      	mov	r0, r3
 800800e:	4770      	bx	lr
 8008010:	2300      	movs	r3, #0
 8008012:	e7e4      	b.n	8007fde <__hi0bits+0xa>

08008014 <__lo0bits>:
 8008014:	6803      	ldr	r3, [r0, #0]
 8008016:	f013 0207 	ands.w	r2, r3, #7
 800801a:	d00c      	beq.n	8008036 <__lo0bits+0x22>
 800801c:	07d9      	lsls	r1, r3, #31
 800801e:	d422      	bmi.n	8008066 <__lo0bits+0x52>
 8008020:	079a      	lsls	r2, r3, #30
 8008022:	bf49      	itett	mi
 8008024:	085b      	lsrmi	r3, r3, #1
 8008026:	089b      	lsrpl	r3, r3, #2
 8008028:	6003      	strmi	r3, [r0, #0]
 800802a:	2201      	movmi	r2, #1
 800802c:	bf5c      	itt	pl
 800802e:	6003      	strpl	r3, [r0, #0]
 8008030:	2202      	movpl	r2, #2
 8008032:	4610      	mov	r0, r2
 8008034:	4770      	bx	lr
 8008036:	b299      	uxth	r1, r3
 8008038:	b909      	cbnz	r1, 800803e <__lo0bits+0x2a>
 800803a:	0c1b      	lsrs	r3, r3, #16
 800803c:	2210      	movs	r2, #16
 800803e:	b2d9      	uxtb	r1, r3
 8008040:	b909      	cbnz	r1, 8008046 <__lo0bits+0x32>
 8008042:	3208      	adds	r2, #8
 8008044:	0a1b      	lsrs	r3, r3, #8
 8008046:	0719      	lsls	r1, r3, #28
 8008048:	bf04      	itt	eq
 800804a:	091b      	lsreq	r3, r3, #4
 800804c:	3204      	addeq	r2, #4
 800804e:	0799      	lsls	r1, r3, #30
 8008050:	bf04      	itt	eq
 8008052:	089b      	lsreq	r3, r3, #2
 8008054:	3202      	addeq	r2, #2
 8008056:	07d9      	lsls	r1, r3, #31
 8008058:	d403      	bmi.n	8008062 <__lo0bits+0x4e>
 800805a:	085b      	lsrs	r3, r3, #1
 800805c:	f102 0201 	add.w	r2, r2, #1
 8008060:	d003      	beq.n	800806a <__lo0bits+0x56>
 8008062:	6003      	str	r3, [r0, #0]
 8008064:	e7e5      	b.n	8008032 <__lo0bits+0x1e>
 8008066:	2200      	movs	r2, #0
 8008068:	e7e3      	b.n	8008032 <__lo0bits+0x1e>
 800806a:	2220      	movs	r2, #32
 800806c:	e7e1      	b.n	8008032 <__lo0bits+0x1e>
	...

08008070 <__i2b>:
 8008070:	b510      	push	{r4, lr}
 8008072:	460c      	mov	r4, r1
 8008074:	2101      	movs	r1, #1
 8008076:	f7ff ff05 	bl	8007e84 <_Balloc>
 800807a:	4602      	mov	r2, r0
 800807c:	b928      	cbnz	r0, 800808a <__i2b+0x1a>
 800807e:	4b05      	ldr	r3, [pc, #20]	; (8008094 <__i2b+0x24>)
 8008080:	4805      	ldr	r0, [pc, #20]	; (8008098 <__i2b+0x28>)
 8008082:	f240 1145 	movw	r1, #325	; 0x145
 8008086:	f000 fb37 	bl	80086f8 <__assert_func>
 800808a:	2301      	movs	r3, #1
 800808c:	6144      	str	r4, [r0, #20]
 800808e:	6103      	str	r3, [r0, #16]
 8008090:	bd10      	pop	{r4, pc}
 8008092:	bf00      	nop
 8008094:	08008e20 	.word	0x08008e20
 8008098:	08008e31 	.word	0x08008e31

0800809c <__multiply>:
 800809c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a0:	4691      	mov	r9, r2
 80080a2:	690a      	ldr	r2, [r1, #16]
 80080a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	bfb8      	it	lt
 80080ac:	460b      	movlt	r3, r1
 80080ae:	460c      	mov	r4, r1
 80080b0:	bfbc      	itt	lt
 80080b2:	464c      	movlt	r4, r9
 80080b4:	4699      	movlt	r9, r3
 80080b6:	6927      	ldr	r7, [r4, #16]
 80080b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80080bc:	68a3      	ldr	r3, [r4, #8]
 80080be:	6861      	ldr	r1, [r4, #4]
 80080c0:	eb07 060a 	add.w	r6, r7, sl
 80080c4:	42b3      	cmp	r3, r6
 80080c6:	b085      	sub	sp, #20
 80080c8:	bfb8      	it	lt
 80080ca:	3101      	addlt	r1, #1
 80080cc:	f7ff feda 	bl	8007e84 <_Balloc>
 80080d0:	b930      	cbnz	r0, 80080e0 <__multiply+0x44>
 80080d2:	4602      	mov	r2, r0
 80080d4:	4b44      	ldr	r3, [pc, #272]	; (80081e8 <__multiply+0x14c>)
 80080d6:	4845      	ldr	r0, [pc, #276]	; (80081ec <__multiply+0x150>)
 80080d8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80080dc:	f000 fb0c 	bl	80086f8 <__assert_func>
 80080e0:	f100 0514 	add.w	r5, r0, #20
 80080e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80080e8:	462b      	mov	r3, r5
 80080ea:	2200      	movs	r2, #0
 80080ec:	4543      	cmp	r3, r8
 80080ee:	d321      	bcc.n	8008134 <__multiply+0x98>
 80080f0:	f104 0314 	add.w	r3, r4, #20
 80080f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80080f8:	f109 0314 	add.w	r3, r9, #20
 80080fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008100:	9202      	str	r2, [sp, #8]
 8008102:	1b3a      	subs	r2, r7, r4
 8008104:	3a15      	subs	r2, #21
 8008106:	f022 0203 	bic.w	r2, r2, #3
 800810a:	3204      	adds	r2, #4
 800810c:	f104 0115 	add.w	r1, r4, #21
 8008110:	428f      	cmp	r7, r1
 8008112:	bf38      	it	cc
 8008114:	2204      	movcc	r2, #4
 8008116:	9201      	str	r2, [sp, #4]
 8008118:	9a02      	ldr	r2, [sp, #8]
 800811a:	9303      	str	r3, [sp, #12]
 800811c:	429a      	cmp	r2, r3
 800811e:	d80c      	bhi.n	800813a <__multiply+0x9e>
 8008120:	2e00      	cmp	r6, #0
 8008122:	dd03      	ble.n	800812c <__multiply+0x90>
 8008124:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008128:	2b00      	cmp	r3, #0
 800812a:	d05b      	beq.n	80081e4 <__multiply+0x148>
 800812c:	6106      	str	r6, [r0, #16]
 800812e:	b005      	add	sp, #20
 8008130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008134:	f843 2b04 	str.w	r2, [r3], #4
 8008138:	e7d8      	b.n	80080ec <__multiply+0x50>
 800813a:	f8b3 a000 	ldrh.w	sl, [r3]
 800813e:	f1ba 0f00 	cmp.w	sl, #0
 8008142:	d024      	beq.n	800818e <__multiply+0xf2>
 8008144:	f104 0e14 	add.w	lr, r4, #20
 8008148:	46a9      	mov	r9, r5
 800814a:	f04f 0c00 	mov.w	ip, #0
 800814e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008152:	f8d9 1000 	ldr.w	r1, [r9]
 8008156:	fa1f fb82 	uxth.w	fp, r2
 800815a:	b289      	uxth	r1, r1
 800815c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008160:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008164:	f8d9 2000 	ldr.w	r2, [r9]
 8008168:	4461      	add	r1, ip
 800816a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800816e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008172:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008176:	b289      	uxth	r1, r1
 8008178:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800817c:	4577      	cmp	r7, lr
 800817e:	f849 1b04 	str.w	r1, [r9], #4
 8008182:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008186:	d8e2      	bhi.n	800814e <__multiply+0xb2>
 8008188:	9a01      	ldr	r2, [sp, #4]
 800818a:	f845 c002 	str.w	ip, [r5, r2]
 800818e:	9a03      	ldr	r2, [sp, #12]
 8008190:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008194:	3304      	adds	r3, #4
 8008196:	f1b9 0f00 	cmp.w	r9, #0
 800819a:	d021      	beq.n	80081e0 <__multiply+0x144>
 800819c:	6829      	ldr	r1, [r5, #0]
 800819e:	f104 0c14 	add.w	ip, r4, #20
 80081a2:	46ae      	mov	lr, r5
 80081a4:	f04f 0a00 	mov.w	sl, #0
 80081a8:	f8bc b000 	ldrh.w	fp, [ip]
 80081ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80081b0:	fb09 220b 	mla	r2, r9, fp, r2
 80081b4:	4452      	add	r2, sl
 80081b6:	b289      	uxth	r1, r1
 80081b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081bc:	f84e 1b04 	str.w	r1, [lr], #4
 80081c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80081c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081c8:	f8be 1000 	ldrh.w	r1, [lr]
 80081cc:	fb09 110a 	mla	r1, r9, sl, r1
 80081d0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80081d4:	4567      	cmp	r7, ip
 80081d6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081da:	d8e5      	bhi.n	80081a8 <__multiply+0x10c>
 80081dc:	9a01      	ldr	r2, [sp, #4]
 80081de:	50a9      	str	r1, [r5, r2]
 80081e0:	3504      	adds	r5, #4
 80081e2:	e799      	b.n	8008118 <__multiply+0x7c>
 80081e4:	3e01      	subs	r6, #1
 80081e6:	e79b      	b.n	8008120 <__multiply+0x84>
 80081e8:	08008e20 	.word	0x08008e20
 80081ec:	08008e31 	.word	0x08008e31

080081f0 <__pow5mult>:
 80081f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081f4:	4615      	mov	r5, r2
 80081f6:	f012 0203 	ands.w	r2, r2, #3
 80081fa:	4606      	mov	r6, r0
 80081fc:	460f      	mov	r7, r1
 80081fe:	d007      	beq.n	8008210 <__pow5mult+0x20>
 8008200:	4c25      	ldr	r4, [pc, #148]	; (8008298 <__pow5mult+0xa8>)
 8008202:	3a01      	subs	r2, #1
 8008204:	2300      	movs	r3, #0
 8008206:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800820a:	f7ff fe9d 	bl	8007f48 <__multadd>
 800820e:	4607      	mov	r7, r0
 8008210:	10ad      	asrs	r5, r5, #2
 8008212:	d03d      	beq.n	8008290 <__pow5mult+0xa0>
 8008214:	69f4      	ldr	r4, [r6, #28]
 8008216:	b97c      	cbnz	r4, 8008238 <__pow5mult+0x48>
 8008218:	2010      	movs	r0, #16
 800821a:	f7ff fd7f 	bl	8007d1c <malloc>
 800821e:	4602      	mov	r2, r0
 8008220:	61f0      	str	r0, [r6, #28]
 8008222:	b928      	cbnz	r0, 8008230 <__pow5mult+0x40>
 8008224:	4b1d      	ldr	r3, [pc, #116]	; (800829c <__pow5mult+0xac>)
 8008226:	481e      	ldr	r0, [pc, #120]	; (80082a0 <__pow5mult+0xb0>)
 8008228:	f240 11b3 	movw	r1, #435	; 0x1b3
 800822c:	f000 fa64 	bl	80086f8 <__assert_func>
 8008230:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008234:	6004      	str	r4, [r0, #0]
 8008236:	60c4      	str	r4, [r0, #12]
 8008238:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800823c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008240:	b94c      	cbnz	r4, 8008256 <__pow5mult+0x66>
 8008242:	f240 2171 	movw	r1, #625	; 0x271
 8008246:	4630      	mov	r0, r6
 8008248:	f7ff ff12 	bl	8008070 <__i2b>
 800824c:	2300      	movs	r3, #0
 800824e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008252:	4604      	mov	r4, r0
 8008254:	6003      	str	r3, [r0, #0]
 8008256:	f04f 0900 	mov.w	r9, #0
 800825a:	07eb      	lsls	r3, r5, #31
 800825c:	d50a      	bpl.n	8008274 <__pow5mult+0x84>
 800825e:	4639      	mov	r1, r7
 8008260:	4622      	mov	r2, r4
 8008262:	4630      	mov	r0, r6
 8008264:	f7ff ff1a 	bl	800809c <__multiply>
 8008268:	4639      	mov	r1, r7
 800826a:	4680      	mov	r8, r0
 800826c:	4630      	mov	r0, r6
 800826e:	f7ff fe49 	bl	8007f04 <_Bfree>
 8008272:	4647      	mov	r7, r8
 8008274:	106d      	asrs	r5, r5, #1
 8008276:	d00b      	beq.n	8008290 <__pow5mult+0xa0>
 8008278:	6820      	ldr	r0, [r4, #0]
 800827a:	b938      	cbnz	r0, 800828c <__pow5mult+0x9c>
 800827c:	4622      	mov	r2, r4
 800827e:	4621      	mov	r1, r4
 8008280:	4630      	mov	r0, r6
 8008282:	f7ff ff0b 	bl	800809c <__multiply>
 8008286:	6020      	str	r0, [r4, #0]
 8008288:	f8c0 9000 	str.w	r9, [r0]
 800828c:	4604      	mov	r4, r0
 800828e:	e7e4      	b.n	800825a <__pow5mult+0x6a>
 8008290:	4638      	mov	r0, r7
 8008292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008296:	bf00      	nop
 8008298:	08008f80 	.word	0x08008f80
 800829c:	08008db1 	.word	0x08008db1
 80082a0:	08008e31 	.word	0x08008e31

080082a4 <__lshift>:
 80082a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a8:	460c      	mov	r4, r1
 80082aa:	6849      	ldr	r1, [r1, #4]
 80082ac:	6923      	ldr	r3, [r4, #16]
 80082ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082b2:	68a3      	ldr	r3, [r4, #8]
 80082b4:	4607      	mov	r7, r0
 80082b6:	4691      	mov	r9, r2
 80082b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80082bc:	f108 0601 	add.w	r6, r8, #1
 80082c0:	42b3      	cmp	r3, r6
 80082c2:	db0b      	blt.n	80082dc <__lshift+0x38>
 80082c4:	4638      	mov	r0, r7
 80082c6:	f7ff fddd 	bl	8007e84 <_Balloc>
 80082ca:	4605      	mov	r5, r0
 80082cc:	b948      	cbnz	r0, 80082e2 <__lshift+0x3e>
 80082ce:	4602      	mov	r2, r0
 80082d0:	4b28      	ldr	r3, [pc, #160]	; (8008374 <__lshift+0xd0>)
 80082d2:	4829      	ldr	r0, [pc, #164]	; (8008378 <__lshift+0xd4>)
 80082d4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80082d8:	f000 fa0e 	bl	80086f8 <__assert_func>
 80082dc:	3101      	adds	r1, #1
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	e7ee      	b.n	80082c0 <__lshift+0x1c>
 80082e2:	2300      	movs	r3, #0
 80082e4:	f100 0114 	add.w	r1, r0, #20
 80082e8:	f100 0210 	add.w	r2, r0, #16
 80082ec:	4618      	mov	r0, r3
 80082ee:	4553      	cmp	r3, sl
 80082f0:	db33      	blt.n	800835a <__lshift+0xb6>
 80082f2:	6920      	ldr	r0, [r4, #16]
 80082f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082f8:	f104 0314 	add.w	r3, r4, #20
 80082fc:	f019 091f 	ands.w	r9, r9, #31
 8008300:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008304:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008308:	d02b      	beq.n	8008362 <__lshift+0xbe>
 800830a:	f1c9 0e20 	rsb	lr, r9, #32
 800830e:	468a      	mov	sl, r1
 8008310:	2200      	movs	r2, #0
 8008312:	6818      	ldr	r0, [r3, #0]
 8008314:	fa00 f009 	lsl.w	r0, r0, r9
 8008318:	4310      	orrs	r0, r2
 800831a:	f84a 0b04 	str.w	r0, [sl], #4
 800831e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008322:	459c      	cmp	ip, r3
 8008324:	fa22 f20e 	lsr.w	r2, r2, lr
 8008328:	d8f3      	bhi.n	8008312 <__lshift+0x6e>
 800832a:	ebac 0304 	sub.w	r3, ip, r4
 800832e:	3b15      	subs	r3, #21
 8008330:	f023 0303 	bic.w	r3, r3, #3
 8008334:	3304      	adds	r3, #4
 8008336:	f104 0015 	add.w	r0, r4, #21
 800833a:	4584      	cmp	ip, r0
 800833c:	bf38      	it	cc
 800833e:	2304      	movcc	r3, #4
 8008340:	50ca      	str	r2, [r1, r3]
 8008342:	b10a      	cbz	r2, 8008348 <__lshift+0xa4>
 8008344:	f108 0602 	add.w	r6, r8, #2
 8008348:	3e01      	subs	r6, #1
 800834a:	4638      	mov	r0, r7
 800834c:	612e      	str	r6, [r5, #16]
 800834e:	4621      	mov	r1, r4
 8008350:	f7ff fdd8 	bl	8007f04 <_Bfree>
 8008354:	4628      	mov	r0, r5
 8008356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800835a:	f842 0f04 	str.w	r0, [r2, #4]!
 800835e:	3301      	adds	r3, #1
 8008360:	e7c5      	b.n	80082ee <__lshift+0x4a>
 8008362:	3904      	subs	r1, #4
 8008364:	f853 2b04 	ldr.w	r2, [r3], #4
 8008368:	f841 2f04 	str.w	r2, [r1, #4]!
 800836c:	459c      	cmp	ip, r3
 800836e:	d8f9      	bhi.n	8008364 <__lshift+0xc0>
 8008370:	e7ea      	b.n	8008348 <__lshift+0xa4>
 8008372:	bf00      	nop
 8008374:	08008e20 	.word	0x08008e20
 8008378:	08008e31 	.word	0x08008e31

0800837c <__mcmp>:
 800837c:	b530      	push	{r4, r5, lr}
 800837e:	6902      	ldr	r2, [r0, #16]
 8008380:	690c      	ldr	r4, [r1, #16]
 8008382:	1b12      	subs	r2, r2, r4
 8008384:	d10e      	bne.n	80083a4 <__mcmp+0x28>
 8008386:	f100 0314 	add.w	r3, r0, #20
 800838a:	3114      	adds	r1, #20
 800838c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008390:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008394:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008398:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800839c:	42a5      	cmp	r5, r4
 800839e:	d003      	beq.n	80083a8 <__mcmp+0x2c>
 80083a0:	d305      	bcc.n	80083ae <__mcmp+0x32>
 80083a2:	2201      	movs	r2, #1
 80083a4:	4610      	mov	r0, r2
 80083a6:	bd30      	pop	{r4, r5, pc}
 80083a8:	4283      	cmp	r3, r0
 80083aa:	d3f3      	bcc.n	8008394 <__mcmp+0x18>
 80083ac:	e7fa      	b.n	80083a4 <__mcmp+0x28>
 80083ae:	f04f 32ff 	mov.w	r2, #4294967295
 80083b2:	e7f7      	b.n	80083a4 <__mcmp+0x28>

080083b4 <__mdiff>:
 80083b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b8:	460c      	mov	r4, r1
 80083ba:	4606      	mov	r6, r0
 80083bc:	4611      	mov	r1, r2
 80083be:	4620      	mov	r0, r4
 80083c0:	4690      	mov	r8, r2
 80083c2:	f7ff ffdb 	bl	800837c <__mcmp>
 80083c6:	1e05      	subs	r5, r0, #0
 80083c8:	d110      	bne.n	80083ec <__mdiff+0x38>
 80083ca:	4629      	mov	r1, r5
 80083cc:	4630      	mov	r0, r6
 80083ce:	f7ff fd59 	bl	8007e84 <_Balloc>
 80083d2:	b930      	cbnz	r0, 80083e2 <__mdiff+0x2e>
 80083d4:	4b3a      	ldr	r3, [pc, #232]	; (80084c0 <__mdiff+0x10c>)
 80083d6:	4602      	mov	r2, r0
 80083d8:	f240 2137 	movw	r1, #567	; 0x237
 80083dc:	4839      	ldr	r0, [pc, #228]	; (80084c4 <__mdiff+0x110>)
 80083de:	f000 f98b 	bl	80086f8 <__assert_func>
 80083e2:	2301      	movs	r3, #1
 80083e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ec:	bfa4      	itt	ge
 80083ee:	4643      	movge	r3, r8
 80083f0:	46a0      	movge	r8, r4
 80083f2:	4630      	mov	r0, r6
 80083f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80083f8:	bfa6      	itte	ge
 80083fa:	461c      	movge	r4, r3
 80083fc:	2500      	movge	r5, #0
 80083fe:	2501      	movlt	r5, #1
 8008400:	f7ff fd40 	bl	8007e84 <_Balloc>
 8008404:	b920      	cbnz	r0, 8008410 <__mdiff+0x5c>
 8008406:	4b2e      	ldr	r3, [pc, #184]	; (80084c0 <__mdiff+0x10c>)
 8008408:	4602      	mov	r2, r0
 800840a:	f240 2145 	movw	r1, #581	; 0x245
 800840e:	e7e5      	b.n	80083dc <__mdiff+0x28>
 8008410:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008414:	6926      	ldr	r6, [r4, #16]
 8008416:	60c5      	str	r5, [r0, #12]
 8008418:	f104 0914 	add.w	r9, r4, #20
 800841c:	f108 0514 	add.w	r5, r8, #20
 8008420:	f100 0e14 	add.w	lr, r0, #20
 8008424:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008428:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800842c:	f108 0210 	add.w	r2, r8, #16
 8008430:	46f2      	mov	sl, lr
 8008432:	2100      	movs	r1, #0
 8008434:	f859 3b04 	ldr.w	r3, [r9], #4
 8008438:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800843c:	fa11 f88b 	uxtah	r8, r1, fp
 8008440:	b299      	uxth	r1, r3
 8008442:	0c1b      	lsrs	r3, r3, #16
 8008444:	eba8 0801 	sub.w	r8, r8, r1
 8008448:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800844c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008450:	fa1f f888 	uxth.w	r8, r8
 8008454:	1419      	asrs	r1, r3, #16
 8008456:	454e      	cmp	r6, r9
 8008458:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800845c:	f84a 3b04 	str.w	r3, [sl], #4
 8008460:	d8e8      	bhi.n	8008434 <__mdiff+0x80>
 8008462:	1b33      	subs	r3, r6, r4
 8008464:	3b15      	subs	r3, #21
 8008466:	f023 0303 	bic.w	r3, r3, #3
 800846a:	3304      	adds	r3, #4
 800846c:	3415      	adds	r4, #21
 800846e:	42a6      	cmp	r6, r4
 8008470:	bf38      	it	cc
 8008472:	2304      	movcc	r3, #4
 8008474:	441d      	add	r5, r3
 8008476:	4473      	add	r3, lr
 8008478:	469e      	mov	lr, r3
 800847a:	462e      	mov	r6, r5
 800847c:	4566      	cmp	r6, ip
 800847e:	d30e      	bcc.n	800849e <__mdiff+0xea>
 8008480:	f10c 0203 	add.w	r2, ip, #3
 8008484:	1b52      	subs	r2, r2, r5
 8008486:	f022 0203 	bic.w	r2, r2, #3
 800848a:	3d03      	subs	r5, #3
 800848c:	45ac      	cmp	ip, r5
 800848e:	bf38      	it	cc
 8008490:	2200      	movcc	r2, #0
 8008492:	4413      	add	r3, r2
 8008494:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008498:	b17a      	cbz	r2, 80084ba <__mdiff+0x106>
 800849a:	6107      	str	r7, [r0, #16]
 800849c:	e7a4      	b.n	80083e8 <__mdiff+0x34>
 800849e:	f856 8b04 	ldr.w	r8, [r6], #4
 80084a2:	fa11 f288 	uxtah	r2, r1, r8
 80084a6:	1414      	asrs	r4, r2, #16
 80084a8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80084ac:	b292      	uxth	r2, r2
 80084ae:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80084b2:	f84e 2b04 	str.w	r2, [lr], #4
 80084b6:	1421      	asrs	r1, r4, #16
 80084b8:	e7e0      	b.n	800847c <__mdiff+0xc8>
 80084ba:	3f01      	subs	r7, #1
 80084bc:	e7ea      	b.n	8008494 <__mdiff+0xe0>
 80084be:	bf00      	nop
 80084c0:	08008e20 	.word	0x08008e20
 80084c4:	08008e31 	.word	0x08008e31

080084c8 <__d2b>:
 80084c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084cc:	460f      	mov	r7, r1
 80084ce:	2101      	movs	r1, #1
 80084d0:	ec59 8b10 	vmov	r8, r9, d0
 80084d4:	4616      	mov	r6, r2
 80084d6:	f7ff fcd5 	bl	8007e84 <_Balloc>
 80084da:	4604      	mov	r4, r0
 80084dc:	b930      	cbnz	r0, 80084ec <__d2b+0x24>
 80084de:	4602      	mov	r2, r0
 80084e0:	4b24      	ldr	r3, [pc, #144]	; (8008574 <__d2b+0xac>)
 80084e2:	4825      	ldr	r0, [pc, #148]	; (8008578 <__d2b+0xb0>)
 80084e4:	f240 310f 	movw	r1, #783	; 0x30f
 80084e8:	f000 f906 	bl	80086f8 <__assert_func>
 80084ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80084f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084f4:	bb2d      	cbnz	r5, 8008542 <__d2b+0x7a>
 80084f6:	9301      	str	r3, [sp, #4]
 80084f8:	f1b8 0300 	subs.w	r3, r8, #0
 80084fc:	d026      	beq.n	800854c <__d2b+0x84>
 80084fe:	4668      	mov	r0, sp
 8008500:	9300      	str	r3, [sp, #0]
 8008502:	f7ff fd87 	bl	8008014 <__lo0bits>
 8008506:	e9dd 1200 	ldrd	r1, r2, [sp]
 800850a:	b1e8      	cbz	r0, 8008548 <__d2b+0x80>
 800850c:	f1c0 0320 	rsb	r3, r0, #32
 8008510:	fa02 f303 	lsl.w	r3, r2, r3
 8008514:	430b      	orrs	r3, r1
 8008516:	40c2      	lsrs	r2, r0
 8008518:	6163      	str	r3, [r4, #20]
 800851a:	9201      	str	r2, [sp, #4]
 800851c:	9b01      	ldr	r3, [sp, #4]
 800851e:	61a3      	str	r3, [r4, #24]
 8008520:	2b00      	cmp	r3, #0
 8008522:	bf14      	ite	ne
 8008524:	2202      	movne	r2, #2
 8008526:	2201      	moveq	r2, #1
 8008528:	6122      	str	r2, [r4, #16]
 800852a:	b1bd      	cbz	r5, 800855c <__d2b+0x94>
 800852c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008530:	4405      	add	r5, r0
 8008532:	603d      	str	r5, [r7, #0]
 8008534:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008538:	6030      	str	r0, [r6, #0]
 800853a:	4620      	mov	r0, r4
 800853c:	b003      	add	sp, #12
 800853e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008542:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008546:	e7d6      	b.n	80084f6 <__d2b+0x2e>
 8008548:	6161      	str	r1, [r4, #20]
 800854a:	e7e7      	b.n	800851c <__d2b+0x54>
 800854c:	a801      	add	r0, sp, #4
 800854e:	f7ff fd61 	bl	8008014 <__lo0bits>
 8008552:	9b01      	ldr	r3, [sp, #4]
 8008554:	6163      	str	r3, [r4, #20]
 8008556:	3020      	adds	r0, #32
 8008558:	2201      	movs	r2, #1
 800855a:	e7e5      	b.n	8008528 <__d2b+0x60>
 800855c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008560:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008564:	6038      	str	r0, [r7, #0]
 8008566:	6918      	ldr	r0, [r3, #16]
 8008568:	f7ff fd34 	bl	8007fd4 <__hi0bits>
 800856c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008570:	e7e2      	b.n	8008538 <__d2b+0x70>
 8008572:	bf00      	nop
 8008574:	08008e20 	.word	0x08008e20
 8008578:	08008e31 	.word	0x08008e31

0800857c <__sflush_r>:
 800857c:	898a      	ldrh	r2, [r1, #12]
 800857e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008582:	4605      	mov	r5, r0
 8008584:	0710      	lsls	r0, r2, #28
 8008586:	460c      	mov	r4, r1
 8008588:	d458      	bmi.n	800863c <__sflush_r+0xc0>
 800858a:	684b      	ldr	r3, [r1, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	dc05      	bgt.n	800859c <__sflush_r+0x20>
 8008590:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008592:	2b00      	cmp	r3, #0
 8008594:	dc02      	bgt.n	800859c <__sflush_r+0x20>
 8008596:	2000      	movs	r0, #0
 8008598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800859c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800859e:	2e00      	cmp	r6, #0
 80085a0:	d0f9      	beq.n	8008596 <__sflush_r+0x1a>
 80085a2:	2300      	movs	r3, #0
 80085a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80085a8:	682f      	ldr	r7, [r5, #0]
 80085aa:	6a21      	ldr	r1, [r4, #32]
 80085ac:	602b      	str	r3, [r5, #0]
 80085ae:	d032      	beq.n	8008616 <__sflush_r+0x9a>
 80085b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80085b2:	89a3      	ldrh	r3, [r4, #12]
 80085b4:	075a      	lsls	r2, r3, #29
 80085b6:	d505      	bpl.n	80085c4 <__sflush_r+0x48>
 80085b8:	6863      	ldr	r3, [r4, #4]
 80085ba:	1ac0      	subs	r0, r0, r3
 80085bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085be:	b10b      	cbz	r3, 80085c4 <__sflush_r+0x48>
 80085c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085c2:	1ac0      	subs	r0, r0, r3
 80085c4:	2300      	movs	r3, #0
 80085c6:	4602      	mov	r2, r0
 80085c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085ca:	6a21      	ldr	r1, [r4, #32]
 80085cc:	4628      	mov	r0, r5
 80085ce:	47b0      	blx	r6
 80085d0:	1c43      	adds	r3, r0, #1
 80085d2:	89a3      	ldrh	r3, [r4, #12]
 80085d4:	d106      	bne.n	80085e4 <__sflush_r+0x68>
 80085d6:	6829      	ldr	r1, [r5, #0]
 80085d8:	291d      	cmp	r1, #29
 80085da:	d82b      	bhi.n	8008634 <__sflush_r+0xb8>
 80085dc:	4a29      	ldr	r2, [pc, #164]	; (8008684 <__sflush_r+0x108>)
 80085de:	410a      	asrs	r2, r1
 80085e0:	07d6      	lsls	r6, r2, #31
 80085e2:	d427      	bmi.n	8008634 <__sflush_r+0xb8>
 80085e4:	2200      	movs	r2, #0
 80085e6:	6062      	str	r2, [r4, #4]
 80085e8:	04d9      	lsls	r1, r3, #19
 80085ea:	6922      	ldr	r2, [r4, #16]
 80085ec:	6022      	str	r2, [r4, #0]
 80085ee:	d504      	bpl.n	80085fa <__sflush_r+0x7e>
 80085f0:	1c42      	adds	r2, r0, #1
 80085f2:	d101      	bne.n	80085f8 <__sflush_r+0x7c>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b903      	cbnz	r3, 80085fa <__sflush_r+0x7e>
 80085f8:	6560      	str	r0, [r4, #84]	; 0x54
 80085fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085fc:	602f      	str	r7, [r5, #0]
 80085fe:	2900      	cmp	r1, #0
 8008600:	d0c9      	beq.n	8008596 <__sflush_r+0x1a>
 8008602:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008606:	4299      	cmp	r1, r3
 8008608:	d002      	beq.n	8008610 <__sflush_r+0x94>
 800860a:	4628      	mov	r0, r5
 800860c:	f7ff fb3a 	bl	8007c84 <_free_r>
 8008610:	2000      	movs	r0, #0
 8008612:	6360      	str	r0, [r4, #52]	; 0x34
 8008614:	e7c0      	b.n	8008598 <__sflush_r+0x1c>
 8008616:	2301      	movs	r3, #1
 8008618:	4628      	mov	r0, r5
 800861a:	47b0      	blx	r6
 800861c:	1c41      	adds	r1, r0, #1
 800861e:	d1c8      	bne.n	80085b2 <__sflush_r+0x36>
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0c5      	beq.n	80085b2 <__sflush_r+0x36>
 8008626:	2b1d      	cmp	r3, #29
 8008628:	d001      	beq.n	800862e <__sflush_r+0xb2>
 800862a:	2b16      	cmp	r3, #22
 800862c:	d101      	bne.n	8008632 <__sflush_r+0xb6>
 800862e:	602f      	str	r7, [r5, #0]
 8008630:	e7b1      	b.n	8008596 <__sflush_r+0x1a>
 8008632:	89a3      	ldrh	r3, [r4, #12]
 8008634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008638:	81a3      	strh	r3, [r4, #12]
 800863a:	e7ad      	b.n	8008598 <__sflush_r+0x1c>
 800863c:	690f      	ldr	r7, [r1, #16]
 800863e:	2f00      	cmp	r7, #0
 8008640:	d0a9      	beq.n	8008596 <__sflush_r+0x1a>
 8008642:	0793      	lsls	r3, r2, #30
 8008644:	680e      	ldr	r6, [r1, #0]
 8008646:	bf08      	it	eq
 8008648:	694b      	ldreq	r3, [r1, #20]
 800864a:	600f      	str	r7, [r1, #0]
 800864c:	bf18      	it	ne
 800864e:	2300      	movne	r3, #0
 8008650:	eba6 0807 	sub.w	r8, r6, r7
 8008654:	608b      	str	r3, [r1, #8]
 8008656:	f1b8 0f00 	cmp.w	r8, #0
 800865a:	dd9c      	ble.n	8008596 <__sflush_r+0x1a>
 800865c:	6a21      	ldr	r1, [r4, #32]
 800865e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008660:	4643      	mov	r3, r8
 8008662:	463a      	mov	r2, r7
 8008664:	4628      	mov	r0, r5
 8008666:	47b0      	blx	r6
 8008668:	2800      	cmp	r0, #0
 800866a:	dc06      	bgt.n	800867a <__sflush_r+0xfe>
 800866c:	89a3      	ldrh	r3, [r4, #12]
 800866e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008672:	81a3      	strh	r3, [r4, #12]
 8008674:	f04f 30ff 	mov.w	r0, #4294967295
 8008678:	e78e      	b.n	8008598 <__sflush_r+0x1c>
 800867a:	4407      	add	r7, r0
 800867c:	eba8 0800 	sub.w	r8, r8, r0
 8008680:	e7e9      	b.n	8008656 <__sflush_r+0xda>
 8008682:	bf00      	nop
 8008684:	dfbffffe 	.word	0xdfbffffe

08008688 <_fflush_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	690b      	ldr	r3, [r1, #16]
 800868c:	4605      	mov	r5, r0
 800868e:	460c      	mov	r4, r1
 8008690:	b913      	cbnz	r3, 8008698 <_fflush_r+0x10>
 8008692:	2500      	movs	r5, #0
 8008694:	4628      	mov	r0, r5
 8008696:	bd38      	pop	{r3, r4, r5, pc}
 8008698:	b118      	cbz	r0, 80086a2 <_fflush_r+0x1a>
 800869a:	6a03      	ldr	r3, [r0, #32]
 800869c:	b90b      	cbnz	r3, 80086a2 <_fflush_r+0x1a>
 800869e:	f7fe fb6f 	bl	8006d80 <__sinit>
 80086a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d0f3      	beq.n	8008692 <_fflush_r+0xa>
 80086aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80086ac:	07d0      	lsls	r0, r2, #31
 80086ae:	d404      	bmi.n	80086ba <_fflush_r+0x32>
 80086b0:	0599      	lsls	r1, r3, #22
 80086b2:	d402      	bmi.n	80086ba <_fflush_r+0x32>
 80086b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086b6:	f7fe fc5a 	bl	8006f6e <__retarget_lock_acquire_recursive>
 80086ba:	4628      	mov	r0, r5
 80086bc:	4621      	mov	r1, r4
 80086be:	f7ff ff5d 	bl	800857c <__sflush_r>
 80086c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086c4:	07da      	lsls	r2, r3, #31
 80086c6:	4605      	mov	r5, r0
 80086c8:	d4e4      	bmi.n	8008694 <_fflush_r+0xc>
 80086ca:	89a3      	ldrh	r3, [r4, #12]
 80086cc:	059b      	lsls	r3, r3, #22
 80086ce:	d4e1      	bmi.n	8008694 <_fflush_r+0xc>
 80086d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086d2:	f7fe fc4d 	bl	8006f70 <__retarget_lock_release_recursive>
 80086d6:	e7dd      	b.n	8008694 <_fflush_r+0xc>

080086d8 <_sbrk_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	4d06      	ldr	r5, [pc, #24]	; (80086f4 <_sbrk_r+0x1c>)
 80086dc:	2300      	movs	r3, #0
 80086de:	4604      	mov	r4, r0
 80086e0:	4608      	mov	r0, r1
 80086e2:	602b      	str	r3, [r5, #0]
 80086e4:	f7f9 fcc2 	bl	800206c <_sbrk>
 80086e8:	1c43      	adds	r3, r0, #1
 80086ea:	d102      	bne.n	80086f2 <_sbrk_r+0x1a>
 80086ec:	682b      	ldr	r3, [r5, #0]
 80086ee:	b103      	cbz	r3, 80086f2 <_sbrk_r+0x1a>
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	200006c0 	.word	0x200006c0

080086f8 <__assert_func>:
 80086f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086fa:	4614      	mov	r4, r2
 80086fc:	461a      	mov	r2, r3
 80086fe:	4b09      	ldr	r3, [pc, #36]	; (8008724 <__assert_func+0x2c>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4605      	mov	r5, r0
 8008704:	68d8      	ldr	r0, [r3, #12]
 8008706:	b14c      	cbz	r4, 800871c <__assert_func+0x24>
 8008708:	4b07      	ldr	r3, [pc, #28]	; (8008728 <__assert_func+0x30>)
 800870a:	9100      	str	r1, [sp, #0]
 800870c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008710:	4906      	ldr	r1, [pc, #24]	; (800872c <__assert_func+0x34>)
 8008712:	462b      	mov	r3, r5
 8008714:	f000 f844 	bl	80087a0 <fiprintf>
 8008718:	f000 f854 	bl	80087c4 <abort>
 800871c:	4b04      	ldr	r3, [pc, #16]	; (8008730 <__assert_func+0x38>)
 800871e:	461c      	mov	r4, r3
 8008720:	e7f3      	b.n	800870a <__assert_func+0x12>
 8008722:	bf00      	nop
 8008724:	200000bc 	.word	0x200000bc
 8008728:	08008f96 	.word	0x08008f96
 800872c:	08008fa3 	.word	0x08008fa3
 8008730:	08008fd1 	.word	0x08008fd1

08008734 <_calloc_r>:
 8008734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008736:	fba1 2402 	umull	r2, r4, r1, r2
 800873a:	b94c      	cbnz	r4, 8008750 <_calloc_r+0x1c>
 800873c:	4611      	mov	r1, r2
 800873e:	9201      	str	r2, [sp, #4]
 8008740:	f7ff fb14 	bl	8007d6c <_malloc_r>
 8008744:	9a01      	ldr	r2, [sp, #4]
 8008746:	4605      	mov	r5, r0
 8008748:	b930      	cbnz	r0, 8008758 <_calloc_r+0x24>
 800874a:	4628      	mov	r0, r5
 800874c:	b003      	add	sp, #12
 800874e:	bd30      	pop	{r4, r5, pc}
 8008750:	220c      	movs	r2, #12
 8008752:	6002      	str	r2, [r0, #0]
 8008754:	2500      	movs	r5, #0
 8008756:	e7f8      	b.n	800874a <_calloc_r+0x16>
 8008758:	4621      	mov	r1, r4
 800875a:	f7fe fb8a 	bl	8006e72 <memset>
 800875e:	e7f4      	b.n	800874a <_calloc_r+0x16>

08008760 <__ascii_mbtowc>:
 8008760:	b082      	sub	sp, #8
 8008762:	b901      	cbnz	r1, 8008766 <__ascii_mbtowc+0x6>
 8008764:	a901      	add	r1, sp, #4
 8008766:	b142      	cbz	r2, 800877a <__ascii_mbtowc+0x1a>
 8008768:	b14b      	cbz	r3, 800877e <__ascii_mbtowc+0x1e>
 800876a:	7813      	ldrb	r3, [r2, #0]
 800876c:	600b      	str	r3, [r1, #0]
 800876e:	7812      	ldrb	r2, [r2, #0]
 8008770:	1e10      	subs	r0, r2, #0
 8008772:	bf18      	it	ne
 8008774:	2001      	movne	r0, #1
 8008776:	b002      	add	sp, #8
 8008778:	4770      	bx	lr
 800877a:	4610      	mov	r0, r2
 800877c:	e7fb      	b.n	8008776 <__ascii_mbtowc+0x16>
 800877e:	f06f 0001 	mvn.w	r0, #1
 8008782:	e7f8      	b.n	8008776 <__ascii_mbtowc+0x16>

08008784 <__ascii_wctomb>:
 8008784:	b149      	cbz	r1, 800879a <__ascii_wctomb+0x16>
 8008786:	2aff      	cmp	r2, #255	; 0xff
 8008788:	bf85      	ittet	hi
 800878a:	238a      	movhi	r3, #138	; 0x8a
 800878c:	6003      	strhi	r3, [r0, #0]
 800878e:	700a      	strbls	r2, [r1, #0]
 8008790:	f04f 30ff 	movhi.w	r0, #4294967295
 8008794:	bf98      	it	ls
 8008796:	2001      	movls	r0, #1
 8008798:	4770      	bx	lr
 800879a:	4608      	mov	r0, r1
 800879c:	4770      	bx	lr
	...

080087a0 <fiprintf>:
 80087a0:	b40e      	push	{r1, r2, r3}
 80087a2:	b503      	push	{r0, r1, lr}
 80087a4:	4601      	mov	r1, r0
 80087a6:	ab03      	add	r3, sp, #12
 80087a8:	4805      	ldr	r0, [pc, #20]	; (80087c0 <fiprintf+0x20>)
 80087aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ae:	6800      	ldr	r0, [r0, #0]
 80087b0:	9301      	str	r3, [sp, #4]
 80087b2:	f000 f837 	bl	8008824 <_vfiprintf_r>
 80087b6:	b002      	add	sp, #8
 80087b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087bc:	b003      	add	sp, #12
 80087be:	4770      	bx	lr
 80087c0:	200000bc 	.word	0x200000bc

080087c4 <abort>:
 80087c4:	b508      	push	{r3, lr}
 80087c6:	2006      	movs	r0, #6
 80087c8:	f000 fa04 	bl	8008bd4 <raise>
 80087cc:	2001      	movs	r0, #1
 80087ce:	f7f9 fbd5 	bl	8001f7c <_exit>

080087d2 <__sfputc_r>:
 80087d2:	6893      	ldr	r3, [r2, #8]
 80087d4:	3b01      	subs	r3, #1
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	b410      	push	{r4}
 80087da:	6093      	str	r3, [r2, #8]
 80087dc:	da08      	bge.n	80087f0 <__sfputc_r+0x1e>
 80087de:	6994      	ldr	r4, [r2, #24]
 80087e0:	42a3      	cmp	r3, r4
 80087e2:	db01      	blt.n	80087e8 <__sfputc_r+0x16>
 80087e4:	290a      	cmp	r1, #10
 80087e6:	d103      	bne.n	80087f0 <__sfputc_r+0x1e>
 80087e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ec:	f000 b934 	b.w	8008a58 <__swbuf_r>
 80087f0:	6813      	ldr	r3, [r2, #0]
 80087f2:	1c58      	adds	r0, r3, #1
 80087f4:	6010      	str	r0, [r2, #0]
 80087f6:	7019      	strb	r1, [r3, #0]
 80087f8:	4608      	mov	r0, r1
 80087fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <__sfputs_r>:
 8008800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008802:	4606      	mov	r6, r0
 8008804:	460f      	mov	r7, r1
 8008806:	4614      	mov	r4, r2
 8008808:	18d5      	adds	r5, r2, r3
 800880a:	42ac      	cmp	r4, r5
 800880c:	d101      	bne.n	8008812 <__sfputs_r+0x12>
 800880e:	2000      	movs	r0, #0
 8008810:	e007      	b.n	8008822 <__sfputs_r+0x22>
 8008812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008816:	463a      	mov	r2, r7
 8008818:	4630      	mov	r0, r6
 800881a:	f7ff ffda 	bl	80087d2 <__sfputc_r>
 800881e:	1c43      	adds	r3, r0, #1
 8008820:	d1f3      	bne.n	800880a <__sfputs_r+0xa>
 8008822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008824 <_vfiprintf_r>:
 8008824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	460d      	mov	r5, r1
 800882a:	b09d      	sub	sp, #116	; 0x74
 800882c:	4614      	mov	r4, r2
 800882e:	4698      	mov	r8, r3
 8008830:	4606      	mov	r6, r0
 8008832:	b118      	cbz	r0, 800883c <_vfiprintf_r+0x18>
 8008834:	6a03      	ldr	r3, [r0, #32]
 8008836:	b90b      	cbnz	r3, 800883c <_vfiprintf_r+0x18>
 8008838:	f7fe faa2 	bl	8006d80 <__sinit>
 800883c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800883e:	07d9      	lsls	r1, r3, #31
 8008840:	d405      	bmi.n	800884e <_vfiprintf_r+0x2a>
 8008842:	89ab      	ldrh	r3, [r5, #12]
 8008844:	059a      	lsls	r2, r3, #22
 8008846:	d402      	bmi.n	800884e <_vfiprintf_r+0x2a>
 8008848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800884a:	f7fe fb90 	bl	8006f6e <__retarget_lock_acquire_recursive>
 800884e:	89ab      	ldrh	r3, [r5, #12]
 8008850:	071b      	lsls	r3, r3, #28
 8008852:	d501      	bpl.n	8008858 <_vfiprintf_r+0x34>
 8008854:	692b      	ldr	r3, [r5, #16]
 8008856:	b99b      	cbnz	r3, 8008880 <_vfiprintf_r+0x5c>
 8008858:	4629      	mov	r1, r5
 800885a:	4630      	mov	r0, r6
 800885c:	f000 f93a 	bl	8008ad4 <__swsetup_r>
 8008860:	b170      	cbz	r0, 8008880 <_vfiprintf_r+0x5c>
 8008862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008864:	07dc      	lsls	r4, r3, #31
 8008866:	d504      	bpl.n	8008872 <_vfiprintf_r+0x4e>
 8008868:	f04f 30ff 	mov.w	r0, #4294967295
 800886c:	b01d      	add	sp, #116	; 0x74
 800886e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008872:	89ab      	ldrh	r3, [r5, #12]
 8008874:	0598      	lsls	r0, r3, #22
 8008876:	d4f7      	bmi.n	8008868 <_vfiprintf_r+0x44>
 8008878:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800887a:	f7fe fb79 	bl	8006f70 <__retarget_lock_release_recursive>
 800887e:	e7f3      	b.n	8008868 <_vfiprintf_r+0x44>
 8008880:	2300      	movs	r3, #0
 8008882:	9309      	str	r3, [sp, #36]	; 0x24
 8008884:	2320      	movs	r3, #32
 8008886:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800888a:	f8cd 800c 	str.w	r8, [sp, #12]
 800888e:	2330      	movs	r3, #48	; 0x30
 8008890:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008a44 <_vfiprintf_r+0x220>
 8008894:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008898:	f04f 0901 	mov.w	r9, #1
 800889c:	4623      	mov	r3, r4
 800889e:	469a      	mov	sl, r3
 80088a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088a4:	b10a      	cbz	r2, 80088aa <_vfiprintf_r+0x86>
 80088a6:	2a25      	cmp	r2, #37	; 0x25
 80088a8:	d1f9      	bne.n	800889e <_vfiprintf_r+0x7a>
 80088aa:	ebba 0b04 	subs.w	fp, sl, r4
 80088ae:	d00b      	beq.n	80088c8 <_vfiprintf_r+0xa4>
 80088b0:	465b      	mov	r3, fp
 80088b2:	4622      	mov	r2, r4
 80088b4:	4629      	mov	r1, r5
 80088b6:	4630      	mov	r0, r6
 80088b8:	f7ff ffa2 	bl	8008800 <__sfputs_r>
 80088bc:	3001      	adds	r0, #1
 80088be:	f000 80a9 	beq.w	8008a14 <_vfiprintf_r+0x1f0>
 80088c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088c4:	445a      	add	r2, fp
 80088c6:	9209      	str	r2, [sp, #36]	; 0x24
 80088c8:	f89a 3000 	ldrb.w	r3, [sl]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f000 80a1 	beq.w	8008a14 <_vfiprintf_r+0x1f0>
 80088d2:	2300      	movs	r3, #0
 80088d4:	f04f 32ff 	mov.w	r2, #4294967295
 80088d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088dc:	f10a 0a01 	add.w	sl, sl, #1
 80088e0:	9304      	str	r3, [sp, #16]
 80088e2:	9307      	str	r3, [sp, #28]
 80088e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088e8:	931a      	str	r3, [sp, #104]	; 0x68
 80088ea:	4654      	mov	r4, sl
 80088ec:	2205      	movs	r2, #5
 80088ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088f2:	4854      	ldr	r0, [pc, #336]	; (8008a44 <_vfiprintf_r+0x220>)
 80088f4:	f7f7 fc94 	bl	8000220 <memchr>
 80088f8:	9a04      	ldr	r2, [sp, #16]
 80088fa:	b9d8      	cbnz	r0, 8008934 <_vfiprintf_r+0x110>
 80088fc:	06d1      	lsls	r1, r2, #27
 80088fe:	bf44      	itt	mi
 8008900:	2320      	movmi	r3, #32
 8008902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008906:	0713      	lsls	r3, r2, #28
 8008908:	bf44      	itt	mi
 800890a:	232b      	movmi	r3, #43	; 0x2b
 800890c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008910:	f89a 3000 	ldrb.w	r3, [sl]
 8008914:	2b2a      	cmp	r3, #42	; 0x2a
 8008916:	d015      	beq.n	8008944 <_vfiprintf_r+0x120>
 8008918:	9a07      	ldr	r2, [sp, #28]
 800891a:	4654      	mov	r4, sl
 800891c:	2000      	movs	r0, #0
 800891e:	f04f 0c0a 	mov.w	ip, #10
 8008922:	4621      	mov	r1, r4
 8008924:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008928:	3b30      	subs	r3, #48	; 0x30
 800892a:	2b09      	cmp	r3, #9
 800892c:	d94d      	bls.n	80089ca <_vfiprintf_r+0x1a6>
 800892e:	b1b0      	cbz	r0, 800895e <_vfiprintf_r+0x13a>
 8008930:	9207      	str	r2, [sp, #28]
 8008932:	e014      	b.n	800895e <_vfiprintf_r+0x13a>
 8008934:	eba0 0308 	sub.w	r3, r0, r8
 8008938:	fa09 f303 	lsl.w	r3, r9, r3
 800893c:	4313      	orrs	r3, r2
 800893e:	9304      	str	r3, [sp, #16]
 8008940:	46a2      	mov	sl, r4
 8008942:	e7d2      	b.n	80088ea <_vfiprintf_r+0xc6>
 8008944:	9b03      	ldr	r3, [sp, #12]
 8008946:	1d19      	adds	r1, r3, #4
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	9103      	str	r1, [sp, #12]
 800894c:	2b00      	cmp	r3, #0
 800894e:	bfbb      	ittet	lt
 8008950:	425b      	neglt	r3, r3
 8008952:	f042 0202 	orrlt.w	r2, r2, #2
 8008956:	9307      	strge	r3, [sp, #28]
 8008958:	9307      	strlt	r3, [sp, #28]
 800895a:	bfb8      	it	lt
 800895c:	9204      	strlt	r2, [sp, #16]
 800895e:	7823      	ldrb	r3, [r4, #0]
 8008960:	2b2e      	cmp	r3, #46	; 0x2e
 8008962:	d10c      	bne.n	800897e <_vfiprintf_r+0x15a>
 8008964:	7863      	ldrb	r3, [r4, #1]
 8008966:	2b2a      	cmp	r3, #42	; 0x2a
 8008968:	d134      	bne.n	80089d4 <_vfiprintf_r+0x1b0>
 800896a:	9b03      	ldr	r3, [sp, #12]
 800896c:	1d1a      	adds	r2, r3, #4
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	9203      	str	r2, [sp, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	bfb8      	it	lt
 8008976:	f04f 33ff 	movlt.w	r3, #4294967295
 800897a:	3402      	adds	r4, #2
 800897c:	9305      	str	r3, [sp, #20]
 800897e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008a54 <_vfiprintf_r+0x230>
 8008982:	7821      	ldrb	r1, [r4, #0]
 8008984:	2203      	movs	r2, #3
 8008986:	4650      	mov	r0, sl
 8008988:	f7f7 fc4a 	bl	8000220 <memchr>
 800898c:	b138      	cbz	r0, 800899e <_vfiprintf_r+0x17a>
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	eba0 000a 	sub.w	r0, r0, sl
 8008994:	2240      	movs	r2, #64	; 0x40
 8008996:	4082      	lsls	r2, r0
 8008998:	4313      	orrs	r3, r2
 800899a:	3401      	adds	r4, #1
 800899c:	9304      	str	r3, [sp, #16]
 800899e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089a2:	4829      	ldr	r0, [pc, #164]	; (8008a48 <_vfiprintf_r+0x224>)
 80089a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089a8:	2206      	movs	r2, #6
 80089aa:	f7f7 fc39 	bl	8000220 <memchr>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d03f      	beq.n	8008a32 <_vfiprintf_r+0x20e>
 80089b2:	4b26      	ldr	r3, [pc, #152]	; (8008a4c <_vfiprintf_r+0x228>)
 80089b4:	bb1b      	cbnz	r3, 80089fe <_vfiprintf_r+0x1da>
 80089b6:	9b03      	ldr	r3, [sp, #12]
 80089b8:	3307      	adds	r3, #7
 80089ba:	f023 0307 	bic.w	r3, r3, #7
 80089be:	3308      	adds	r3, #8
 80089c0:	9303      	str	r3, [sp, #12]
 80089c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c4:	443b      	add	r3, r7
 80089c6:	9309      	str	r3, [sp, #36]	; 0x24
 80089c8:	e768      	b.n	800889c <_vfiprintf_r+0x78>
 80089ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80089ce:	460c      	mov	r4, r1
 80089d0:	2001      	movs	r0, #1
 80089d2:	e7a6      	b.n	8008922 <_vfiprintf_r+0xfe>
 80089d4:	2300      	movs	r3, #0
 80089d6:	3401      	adds	r4, #1
 80089d8:	9305      	str	r3, [sp, #20]
 80089da:	4619      	mov	r1, r3
 80089dc:	f04f 0c0a 	mov.w	ip, #10
 80089e0:	4620      	mov	r0, r4
 80089e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089e6:	3a30      	subs	r2, #48	; 0x30
 80089e8:	2a09      	cmp	r2, #9
 80089ea:	d903      	bls.n	80089f4 <_vfiprintf_r+0x1d0>
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d0c6      	beq.n	800897e <_vfiprintf_r+0x15a>
 80089f0:	9105      	str	r1, [sp, #20]
 80089f2:	e7c4      	b.n	800897e <_vfiprintf_r+0x15a>
 80089f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80089f8:	4604      	mov	r4, r0
 80089fa:	2301      	movs	r3, #1
 80089fc:	e7f0      	b.n	80089e0 <_vfiprintf_r+0x1bc>
 80089fe:	ab03      	add	r3, sp, #12
 8008a00:	9300      	str	r3, [sp, #0]
 8008a02:	462a      	mov	r2, r5
 8008a04:	4b12      	ldr	r3, [pc, #72]	; (8008a50 <_vfiprintf_r+0x22c>)
 8008a06:	a904      	add	r1, sp, #16
 8008a08:	4630      	mov	r0, r6
 8008a0a:	f7fd fd67 	bl	80064dc <_printf_float>
 8008a0e:	4607      	mov	r7, r0
 8008a10:	1c78      	adds	r0, r7, #1
 8008a12:	d1d6      	bne.n	80089c2 <_vfiprintf_r+0x19e>
 8008a14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a16:	07d9      	lsls	r1, r3, #31
 8008a18:	d405      	bmi.n	8008a26 <_vfiprintf_r+0x202>
 8008a1a:	89ab      	ldrh	r3, [r5, #12]
 8008a1c:	059a      	lsls	r2, r3, #22
 8008a1e:	d402      	bmi.n	8008a26 <_vfiprintf_r+0x202>
 8008a20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a22:	f7fe faa5 	bl	8006f70 <__retarget_lock_release_recursive>
 8008a26:	89ab      	ldrh	r3, [r5, #12]
 8008a28:	065b      	lsls	r3, r3, #25
 8008a2a:	f53f af1d 	bmi.w	8008868 <_vfiprintf_r+0x44>
 8008a2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a30:	e71c      	b.n	800886c <_vfiprintf_r+0x48>
 8008a32:	ab03      	add	r3, sp, #12
 8008a34:	9300      	str	r3, [sp, #0]
 8008a36:	462a      	mov	r2, r5
 8008a38:	4b05      	ldr	r3, [pc, #20]	; (8008a50 <_vfiprintf_r+0x22c>)
 8008a3a:	a904      	add	r1, sp, #16
 8008a3c:	4630      	mov	r0, r6
 8008a3e:	f7fd fff1 	bl	8006a24 <_printf_i>
 8008a42:	e7e4      	b.n	8008a0e <_vfiprintf_r+0x1ea>
 8008a44:	080090d3 	.word	0x080090d3
 8008a48:	080090dd 	.word	0x080090dd
 8008a4c:	080064dd 	.word	0x080064dd
 8008a50:	08008801 	.word	0x08008801
 8008a54:	080090d9 	.word	0x080090d9

08008a58 <__swbuf_r>:
 8008a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5a:	460e      	mov	r6, r1
 8008a5c:	4614      	mov	r4, r2
 8008a5e:	4605      	mov	r5, r0
 8008a60:	b118      	cbz	r0, 8008a6a <__swbuf_r+0x12>
 8008a62:	6a03      	ldr	r3, [r0, #32]
 8008a64:	b90b      	cbnz	r3, 8008a6a <__swbuf_r+0x12>
 8008a66:	f7fe f98b 	bl	8006d80 <__sinit>
 8008a6a:	69a3      	ldr	r3, [r4, #24]
 8008a6c:	60a3      	str	r3, [r4, #8]
 8008a6e:	89a3      	ldrh	r3, [r4, #12]
 8008a70:	071a      	lsls	r2, r3, #28
 8008a72:	d525      	bpl.n	8008ac0 <__swbuf_r+0x68>
 8008a74:	6923      	ldr	r3, [r4, #16]
 8008a76:	b31b      	cbz	r3, 8008ac0 <__swbuf_r+0x68>
 8008a78:	6823      	ldr	r3, [r4, #0]
 8008a7a:	6922      	ldr	r2, [r4, #16]
 8008a7c:	1a98      	subs	r0, r3, r2
 8008a7e:	6963      	ldr	r3, [r4, #20]
 8008a80:	b2f6      	uxtb	r6, r6
 8008a82:	4283      	cmp	r3, r0
 8008a84:	4637      	mov	r7, r6
 8008a86:	dc04      	bgt.n	8008a92 <__swbuf_r+0x3a>
 8008a88:	4621      	mov	r1, r4
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	f7ff fdfc 	bl	8008688 <_fflush_r>
 8008a90:	b9e0      	cbnz	r0, 8008acc <__swbuf_r+0x74>
 8008a92:	68a3      	ldr	r3, [r4, #8]
 8008a94:	3b01      	subs	r3, #1
 8008a96:	60a3      	str	r3, [r4, #8]
 8008a98:	6823      	ldr	r3, [r4, #0]
 8008a9a:	1c5a      	adds	r2, r3, #1
 8008a9c:	6022      	str	r2, [r4, #0]
 8008a9e:	701e      	strb	r6, [r3, #0]
 8008aa0:	6962      	ldr	r2, [r4, #20]
 8008aa2:	1c43      	adds	r3, r0, #1
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d004      	beq.n	8008ab2 <__swbuf_r+0x5a>
 8008aa8:	89a3      	ldrh	r3, [r4, #12]
 8008aaa:	07db      	lsls	r3, r3, #31
 8008aac:	d506      	bpl.n	8008abc <__swbuf_r+0x64>
 8008aae:	2e0a      	cmp	r6, #10
 8008ab0:	d104      	bne.n	8008abc <__swbuf_r+0x64>
 8008ab2:	4621      	mov	r1, r4
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	f7ff fde7 	bl	8008688 <_fflush_r>
 8008aba:	b938      	cbnz	r0, 8008acc <__swbuf_r+0x74>
 8008abc:	4638      	mov	r0, r7
 8008abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	f000 f806 	bl	8008ad4 <__swsetup_r>
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	d0d5      	beq.n	8008a78 <__swbuf_r+0x20>
 8008acc:	f04f 37ff 	mov.w	r7, #4294967295
 8008ad0:	e7f4      	b.n	8008abc <__swbuf_r+0x64>
	...

08008ad4 <__swsetup_r>:
 8008ad4:	b538      	push	{r3, r4, r5, lr}
 8008ad6:	4b2a      	ldr	r3, [pc, #168]	; (8008b80 <__swsetup_r+0xac>)
 8008ad8:	4605      	mov	r5, r0
 8008ada:	6818      	ldr	r0, [r3, #0]
 8008adc:	460c      	mov	r4, r1
 8008ade:	b118      	cbz	r0, 8008ae8 <__swsetup_r+0x14>
 8008ae0:	6a03      	ldr	r3, [r0, #32]
 8008ae2:	b90b      	cbnz	r3, 8008ae8 <__swsetup_r+0x14>
 8008ae4:	f7fe f94c 	bl	8006d80 <__sinit>
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aee:	0718      	lsls	r0, r3, #28
 8008af0:	d422      	bmi.n	8008b38 <__swsetup_r+0x64>
 8008af2:	06d9      	lsls	r1, r3, #27
 8008af4:	d407      	bmi.n	8008b06 <__swsetup_r+0x32>
 8008af6:	2309      	movs	r3, #9
 8008af8:	602b      	str	r3, [r5, #0]
 8008afa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008afe:	81a3      	strh	r3, [r4, #12]
 8008b00:	f04f 30ff 	mov.w	r0, #4294967295
 8008b04:	e034      	b.n	8008b70 <__swsetup_r+0x9c>
 8008b06:	0758      	lsls	r0, r3, #29
 8008b08:	d512      	bpl.n	8008b30 <__swsetup_r+0x5c>
 8008b0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b0c:	b141      	cbz	r1, 8008b20 <__swsetup_r+0x4c>
 8008b0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b12:	4299      	cmp	r1, r3
 8008b14:	d002      	beq.n	8008b1c <__swsetup_r+0x48>
 8008b16:	4628      	mov	r0, r5
 8008b18:	f7ff f8b4 	bl	8007c84 <_free_r>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	6363      	str	r3, [r4, #52]	; 0x34
 8008b20:	89a3      	ldrh	r3, [r4, #12]
 8008b22:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b26:	81a3      	strh	r3, [r4, #12]
 8008b28:	2300      	movs	r3, #0
 8008b2a:	6063      	str	r3, [r4, #4]
 8008b2c:	6923      	ldr	r3, [r4, #16]
 8008b2e:	6023      	str	r3, [r4, #0]
 8008b30:	89a3      	ldrh	r3, [r4, #12]
 8008b32:	f043 0308 	orr.w	r3, r3, #8
 8008b36:	81a3      	strh	r3, [r4, #12]
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	b94b      	cbnz	r3, 8008b50 <__swsetup_r+0x7c>
 8008b3c:	89a3      	ldrh	r3, [r4, #12]
 8008b3e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b46:	d003      	beq.n	8008b50 <__swsetup_r+0x7c>
 8008b48:	4621      	mov	r1, r4
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	f000 f884 	bl	8008c58 <__smakebuf_r>
 8008b50:	89a0      	ldrh	r0, [r4, #12]
 8008b52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b56:	f010 0301 	ands.w	r3, r0, #1
 8008b5a:	d00a      	beq.n	8008b72 <__swsetup_r+0x9e>
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	60a3      	str	r3, [r4, #8]
 8008b60:	6963      	ldr	r3, [r4, #20]
 8008b62:	425b      	negs	r3, r3
 8008b64:	61a3      	str	r3, [r4, #24]
 8008b66:	6923      	ldr	r3, [r4, #16]
 8008b68:	b943      	cbnz	r3, 8008b7c <__swsetup_r+0xa8>
 8008b6a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b6e:	d1c4      	bne.n	8008afa <__swsetup_r+0x26>
 8008b70:	bd38      	pop	{r3, r4, r5, pc}
 8008b72:	0781      	lsls	r1, r0, #30
 8008b74:	bf58      	it	pl
 8008b76:	6963      	ldrpl	r3, [r4, #20]
 8008b78:	60a3      	str	r3, [r4, #8]
 8008b7a:	e7f4      	b.n	8008b66 <__swsetup_r+0x92>
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	e7f7      	b.n	8008b70 <__swsetup_r+0x9c>
 8008b80:	200000bc 	.word	0x200000bc

08008b84 <_raise_r>:
 8008b84:	291f      	cmp	r1, #31
 8008b86:	b538      	push	{r3, r4, r5, lr}
 8008b88:	4604      	mov	r4, r0
 8008b8a:	460d      	mov	r5, r1
 8008b8c:	d904      	bls.n	8008b98 <_raise_r+0x14>
 8008b8e:	2316      	movs	r3, #22
 8008b90:	6003      	str	r3, [r0, #0]
 8008b92:	f04f 30ff 	mov.w	r0, #4294967295
 8008b96:	bd38      	pop	{r3, r4, r5, pc}
 8008b98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008b9a:	b112      	cbz	r2, 8008ba2 <_raise_r+0x1e>
 8008b9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ba0:	b94b      	cbnz	r3, 8008bb6 <_raise_r+0x32>
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f000 f830 	bl	8008c08 <_getpid_r>
 8008ba8:	462a      	mov	r2, r5
 8008baa:	4601      	mov	r1, r0
 8008bac:	4620      	mov	r0, r4
 8008bae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bb2:	f000 b817 	b.w	8008be4 <_kill_r>
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d00a      	beq.n	8008bd0 <_raise_r+0x4c>
 8008bba:	1c59      	adds	r1, r3, #1
 8008bbc:	d103      	bne.n	8008bc6 <_raise_r+0x42>
 8008bbe:	2316      	movs	r3, #22
 8008bc0:	6003      	str	r3, [r0, #0]
 8008bc2:	2001      	movs	r0, #1
 8008bc4:	e7e7      	b.n	8008b96 <_raise_r+0x12>
 8008bc6:	2400      	movs	r4, #0
 8008bc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008bcc:	4628      	mov	r0, r5
 8008bce:	4798      	blx	r3
 8008bd0:	2000      	movs	r0, #0
 8008bd2:	e7e0      	b.n	8008b96 <_raise_r+0x12>

08008bd4 <raise>:
 8008bd4:	4b02      	ldr	r3, [pc, #8]	; (8008be0 <raise+0xc>)
 8008bd6:	4601      	mov	r1, r0
 8008bd8:	6818      	ldr	r0, [r3, #0]
 8008bda:	f7ff bfd3 	b.w	8008b84 <_raise_r>
 8008bde:	bf00      	nop
 8008be0:	200000bc 	.word	0x200000bc

08008be4 <_kill_r>:
 8008be4:	b538      	push	{r3, r4, r5, lr}
 8008be6:	4d07      	ldr	r5, [pc, #28]	; (8008c04 <_kill_r+0x20>)
 8008be8:	2300      	movs	r3, #0
 8008bea:	4604      	mov	r4, r0
 8008bec:	4608      	mov	r0, r1
 8008bee:	4611      	mov	r1, r2
 8008bf0:	602b      	str	r3, [r5, #0]
 8008bf2:	f7f9 f9b3 	bl	8001f5c <_kill>
 8008bf6:	1c43      	adds	r3, r0, #1
 8008bf8:	d102      	bne.n	8008c00 <_kill_r+0x1c>
 8008bfa:	682b      	ldr	r3, [r5, #0]
 8008bfc:	b103      	cbz	r3, 8008c00 <_kill_r+0x1c>
 8008bfe:	6023      	str	r3, [r4, #0]
 8008c00:	bd38      	pop	{r3, r4, r5, pc}
 8008c02:	bf00      	nop
 8008c04:	200006c0 	.word	0x200006c0

08008c08 <_getpid_r>:
 8008c08:	f7f9 b9a0 	b.w	8001f4c <_getpid>

08008c0c <__swhatbuf_r>:
 8008c0c:	b570      	push	{r4, r5, r6, lr}
 8008c0e:	460c      	mov	r4, r1
 8008c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c14:	2900      	cmp	r1, #0
 8008c16:	b096      	sub	sp, #88	; 0x58
 8008c18:	4615      	mov	r5, r2
 8008c1a:	461e      	mov	r6, r3
 8008c1c:	da0d      	bge.n	8008c3a <__swhatbuf_r+0x2e>
 8008c1e:	89a3      	ldrh	r3, [r4, #12]
 8008c20:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008c24:	f04f 0100 	mov.w	r1, #0
 8008c28:	bf0c      	ite	eq
 8008c2a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008c2e:	2340      	movne	r3, #64	; 0x40
 8008c30:	2000      	movs	r0, #0
 8008c32:	6031      	str	r1, [r6, #0]
 8008c34:	602b      	str	r3, [r5, #0]
 8008c36:	b016      	add	sp, #88	; 0x58
 8008c38:	bd70      	pop	{r4, r5, r6, pc}
 8008c3a:	466a      	mov	r2, sp
 8008c3c:	f000 f848 	bl	8008cd0 <_fstat_r>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	dbec      	blt.n	8008c1e <__swhatbuf_r+0x12>
 8008c44:	9901      	ldr	r1, [sp, #4]
 8008c46:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008c4a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008c4e:	4259      	negs	r1, r3
 8008c50:	4159      	adcs	r1, r3
 8008c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c56:	e7eb      	b.n	8008c30 <__swhatbuf_r+0x24>

08008c58 <__smakebuf_r>:
 8008c58:	898b      	ldrh	r3, [r1, #12]
 8008c5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c5c:	079d      	lsls	r5, r3, #30
 8008c5e:	4606      	mov	r6, r0
 8008c60:	460c      	mov	r4, r1
 8008c62:	d507      	bpl.n	8008c74 <__smakebuf_r+0x1c>
 8008c64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	6123      	str	r3, [r4, #16]
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	6163      	str	r3, [r4, #20]
 8008c70:	b002      	add	sp, #8
 8008c72:	bd70      	pop	{r4, r5, r6, pc}
 8008c74:	ab01      	add	r3, sp, #4
 8008c76:	466a      	mov	r2, sp
 8008c78:	f7ff ffc8 	bl	8008c0c <__swhatbuf_r>
 8008c7c:	9900      	ldr	r1, [sp, #0]
 8008c7e:	4605      	mov	r5, r0
 8008c80:	4630      	mov	r0, r6
 8008c82:	f7ff f873 	bl	8007d6c <_malloc_r>
 8008c86:	b948      	cbnz	r0, 8008c9c <__smakebuf_r+0x44>
 8008c88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8c:	059a      	lsls	r2, r3, #22
 8008c8e:	d4ef      	bmi.n	8008c70 <__smakebuf_r+0x18>
 8008c90:	f023 0303 	bic.w	r3, r3, #3
 8008c94:	f043 0302 	orr.w	r3, r3, #2
 8008c98:	81a3      	strh	r3, [r4, #12]
 8008c9a:	e7e3      	b.n	8008c64 <__smakebuf_r+0xc>
 8008c9c:	89a3      	ldrh	r3, [r4, #12]
 8008c9e:	6020      	str	r0, [r4, #0]
 8008ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ca4:	81a3      	strh	r3, [r4, #12]
 8008ca6:	9b00      	ldr	r3, [sp, #0]
 8008ca8:	6163      	str	r3, [r4, #20]
 8008caa:	9b01      	ldr	r3, [sp, #4]
 8008cac:	6120      	str	r0, [r4, #16]
 8008cae:	b15b      	cbz	r3, 8008cc8 <__smakebuf_r+0x70>
 8008cb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f000 f81d 	bl	8008cf4 <_isatty_r>
 8008cba:	b128      	cbz	r0, 8008cc8 <__smakebuf_r+0x70>
 8008cbc:	89a3      	ldrh	r3, [r4, #12]
 8008cbe:	f023 0303 	bic.w	r3, r3, #3
 8008cc2:	f043 0301 	orr.w	r3, r3, #1
 8008cc6:	81a3      	strh	r3, [r4, #12]
 8008cc8:	89a3      	ldrh	r3, [r4, #12]
 8008cca:	431d      	orrs	r5, r3
 8008ccc:	81a5      	strh	r5, [r4, #12]
 8008cce:	e7cf      	b.n	8008c70 <__smakebuf_r+0x18>

08008cd0 <_fstat_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4d07      	ldr	r5, [pc, #28]	; (8008cf0 <_fstat_r+0x20>)
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	4608      	mov	r0, r1
 8008cda:	4611      	mov	r1, r2
 8008cdc:	602b      	str	r3, [r5, #0]
 8008cde:	f7f9 f99c 	bl	800201a <_fstat>
 8008ce2:	1c43      	adds	r3, r0, #1
 8008ce4:	d102      	bne.n	8008cec <_fstat_r+0x1c>
 8008ce6:	682b      	ldr	r3, [r5, #0]
 8008ce8:	b103      	cbz	r3, 8008cec <_fstat_r+0x1c>
 8008cea:	6023      	str	r3, [r4, #0]
 8008cec:	bd38      	pop	{r3, r4, r5, pc}
 8008cee:	bf00      	nop
 8008cf0:	200006c0 	.word	0x200006c0

08008cf4 <_isatty_r>:
 8008cf4:	b538      	push	{r3, r4, r5, lr}
 8008cf6:	4d06      	ldr	r5, [pc, #24]	; (8008d10 <_isatty_r+0x1c>)
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	4608      	mov	r0, r1
 8008cfe:	602b      	str	r3, [r5, #0]
 8008d00:	f7f9 f99b 	bl	800203a <_isatty>
 8008d04:	1c43      	adds	r3, r0, #1
 8008d06:	d102      	bne.n	8008d0e <_isatty_r+0x1a>
 8008d08:	682b      	ldr	r3, [r5, #0]
 8008d0a:	b103      	cbz	r3, 8008d0e <_isatty_r+0x1a>
 8008d0c:	6023      	str	r3, [r4, #0]
 8008d0e:	bd38      	pop	{r3, r4, r5, pc}
 8008d10:	200006c0 	.word	0x200006c0

08008d14 <_init>:
 8008d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d16:	bf00      	nop
 8008d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d1a:	bc08      	pop	{r3}
 8008d1c:	469e      	mov	lr, r3
 8008d1e:	4770      	bx	lr

08008d20 <_fini>:
 8008d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d22:	bf00      	nop
 8008d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d26:	bc08      	pop	{r3}
 8008d28:	469e      	mov	lr, r3
 8008d2a:	4770      	bx	lr
