/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [7:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [9:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  reg [5:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  reg [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = ~celloutsig_0_9z;
  assign celloutsig_0_0z = ~((in_data[10] | in_data[92]) & in_data[85]);
  assign celloutsig_0_42z = ~((celloutsig_0_4z[3] | celloutsig_0_38z[4]) & (celloutsig_0_5z[1] | celloutsig_0_13z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z[16] | celloutsig_0_4z[1]) & (celloutsig_0_2z[17] | celloutsig_0_5z[1]));
  assign celloutsig_1_14z = ~((celloutsig_1_11z[1] | celloutsig_1_6z[2]) & (celloutsig_1_2z[0] | celloutsig_1_5z));
  assign celloutsig_0_11z = ~((celloutsig_0_3z | celloutsig_0_9z) & (celloutsig_0_0z | in_data[72]));
  assign celloutsig_0_13z = ~((in_data[23] | celloutsig_0_1z[1]) & (celloutsig_0_5z[1] | celloutsig_0_3z));
  assign celloutsig_0_15z = ~((celloutsig_0_3z | celloutsig_0_5z[1]) & (celloutsig_0_4z[0] | in_data[66]));
  assign celloutsig_0_6z = celloutsig_0_4z[0] | celloutsig_0_1z[2];
  assign celloutsig_0_61z = celloutsig_0_40z[12] | celloutsig_0_28z;
  assign celloutsig_0_21z = celloutsig_0_0z | celloutsig_0_19z[2];
  assign celloutsig_0_38z = { celloutsig_0_2z[11:6], celloutsig_0_16z } + { celloutsig_0_2z[5:1], celloutsig_0_11z, celloutsig_0_30z };
  assign celloutsig_0_4z = celloutsig_0_2z[15:11] + { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_34z[7:1], celloutsig_0_30z, celloutsig_0_39z, celloutsig_0_20z } + { in_data[39:36], celloutsig_0_23z };
  assign celloutsig_1_16z = in_data[106:101] + { celloutsig_1_4z[7:3], celloutsig_1_14z };
  assign celloutsig_0_74z = { in_data[11:2], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_26z } / { 1'h1, celloutsig_0_61z, celloutsig_0_42z, celloutsig_0_37z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[109:101] / { 1'h1, in_data[108:102], in_data[96] };
  assign celloutsig_0_22z = celloutsig_0_2z[20:15] === { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_9z = celloutsig_0_1z[4:2] > celloutsig_0_8z[6:4];
  assign celloutsig_0_16z = { celloutsig_0_5z[2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z } < { celloutsig_0_4z[0], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_17z = { celloutsig_0_12z[2:0], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_5z } < in_data[62:48];
  assign celloutsig_0_24z = celloutsig_0_1z[3:1] < { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_1_11z = in_data[104:101] % { 1'h1, celloutsig_1_2z[2:0] };
  assign celloutsig_1_18z = { celloutsig_1_6z[1:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_8z[7:6] };
  assign celloutsig_1_19z = celloutsig_1_16z[3:0] % { 1'h1, celloutsig_1_16z[3:1] };
  assign celloutsig_0_14z = { in_data[24:16], celloutsig_0_3z } % { 1'h1, celloutsig_0_4z[2:1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_10z[4:0], celloutsig_0_22z } % { 1'h1, celloutsig_0_10z[11:7] };
  assign celloutsig_0_19z = in_data[83:76] % { 1'h1, celloutsig_0_18z[4:3], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_35z = celloutsig_0_9z ? { celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_15z } : { celloutsig_0_2z[16:13], celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_37z = celloutsig_0_24z ? { celloutsig_0_29z[2:1], celloutsig_0_3z } : { celloutsig_0_18z[7:6], celloutsig_0_22z };
  assign celloutsig_0_40z = celloutsig_0_32z ? { celloutsig_0_38z[6:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z } : { celloutsig_0_14z[7:0], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_28z };
  assign celloutsig_0_53z = celloutsig_0_31z[1] ? { celloutsig_0_43z[8:3], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_5z } : in_data[27:12];
  assign celloutsig_0_8z = celloutsig_0_2z[6] ? { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z } : { celloutsig_0_2z[7], 1'h0, celloutsig_0_2z[5:3], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_10z[8:6] !== celloutsig_0_23z[5:3];
  assign celloutsig_1_8z = { celloutsig_1_1z[6:4], celloutsig_1_4z } | { celloutsig_1_4z[10:2], celloutsig_1_1z };
  assign celloutsig_0_12z = in_data[66:61] | celloutsig_0_10z[12:7];
  assign celloutsig_0_18z = { in_data[24:21], celloutsig_0_13z, celloutsig_0_5z } | { celloutsig_0_14z[8:6], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_3z = celloutsig_0_1z[2] & celloutsig_0_2z[18];
  assign celloutsig_0_39z = celloutsig_0_14z[1] & celloutsig_0_35z[2];
  assign celloutsig_0_41z = celloutsig_0_37z[1] & celloutsig_0_38z[6];
  assign celloutsig_0_30z = ~^ { celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_75z = ~^ { celloutsig_0_66z[4:3], celloutsig_0_3z };
  assign celloutsig_1_3z = ~^ { in_data[119:113], celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ celloutsig_1_4z[10:4];
  assign celloutsig_0_31z = in_data[9:3] << celloutsig_0_14z[9:3];
  assign celloutsig_0_5z = in_data[76:74] <<< celloutsig_0_1z[5:3];
  assign celloutsig_0_29z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_1z } ~^ { celloutsig_0_2z[19:10], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:4] ~^ celloutsig_1_1z[3:0];
  assign celloutsig_1_4z = in_data[150:138] ~^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z[21:14], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z } ~^ { in_data[94:90], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_6z = celloutsig_1_2z[2:0] ^ { celloutsig_1_1z[3:2], celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[65:51], celloutsig_0_0z, celloutsig_0_1z } ^ { in_data[40:20], celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_34z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_34z = { in_data[83:82], celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_66z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_66z = { celloutsig_0_53z[4:0], celloutsig_0_41z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_1z = in_data[118:112];
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[75:71], celloutsig_0_0z };
  assign celloutsig_0_32z = ~((celloutsig_0_24z & celloutsig_0_13z) | (celloutsig_0_7z & celloutsig_0_17z));
  assign celloutsig_0_20z = ~((celloutsig_0_15z & celloutsig_0_8z[5]) | (celloutsig_0_11z & celloutsig_0_4z[2]));
  assign { out_data[130:128], out_data[99:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
