<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap1 › ams-delta-fiq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ams-delta-fiq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Amstrad E3 FIQ handling</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009 Janusz Krzysztofik</span>
<span class="cm"> *  Copyright (c) 2006 Matt Callow</span>
<span class="cm"> *  Copyright (c) 2004 Amstrad Plc</span>
<span class="cm"> *  Copyright (C) 2001 RidgeRun, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Parts of this code are taken from linux/arch/arm/mach-omap/irq.c</span>
<span class="cm"> * in the MontaVista 2.4 kernel (and the Amstrad changes therein)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License version 2 as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;plat/board-ams-delta.h&gt;</span>

<span class="cp">#include &lt;asm/fiq.h&gt;</span>

<span class="cp">#include &lt;mach/ams-delta-fiq.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">fiq_handler</span> <span class="n">fh</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;ams-delta-fiq&quot;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This buffer is shared between FIQ and IRQ contexts.</span>
<span class="cm"> * The FIQ and IRQ isrs can both read and write it.</span>
<span class="cm"> * It is structured as a header section several 32bit slots,</span>
<span class="cm"> * followed by the circular buffer where the FIQ isr stores</span>
<span class="cm"> * keystrokes received from the qwerty keyboard.</span>
<span class="cm"> * See ams-delta-fiq.h for details of offsets.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fiq_buffer</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">fiq_buffer</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_counter</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">deferred_fiq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">irq_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">irq_chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">irq_num</span><span class="p">,</span> <span class="n">fiq_count</span><span class="p">;</span>

	<span class="n">irq_desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">gpio_to_irq</span><span class="p">(</span><span class="n">AMS_DELTA_GPIO_PIN_KEYBRD_CLK</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_desc</span><span class="p">)</span>
		<span class="n">irq_chip</span> <span class="o">=</span> <span class="n">irq_desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">.</span><span class="n">chip</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For each handled GPIO interrupt, keep calling its interrupt handler</span>
<span class="cm">	 * until the IRQ counter catches the FIQ incremented interrupt counter.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">=</span> <span class="n">AMS_DELTA_GPIO_PIN_KEYBRD_CLK</span><span class="p">;</span>
			<span class="n">gpio</span> <span class="o">&lt;=</span> <span class="n">AMS_DELTA_GPIO_PIN_HOOK_SWITCH</span><span class="p">;</span> <span class="n">gpio</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_num</span> <span class="o">=</span> <span class="n">gpio_to_irq</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
		<span class="n">fiq_count</span> <span class="o">=</span> <span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_CNT_INT_00</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">];</span>

		<span class="k">while</span> <span class="p">(</span><span class="n">irq_counter</span><span class="p">[</span><span class="n">gpio</span><span class="p">]</span> <span class="o">&lt;</span> <span class="n">fiq_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">!=</span> <span class="n">AMS_DELTA_GPIO_PIN_KEYBRD_CLK</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">irq_num</span><span class="p">);</span>

				<span class="cm">/*</span>
<span class="cm">				 * It looks like handle_edge_irq() that</span>
<span class="cm">				 * OMAP GPIO edge interrupts default to,</span>
<span class="cm">				 * expects interrupt already unmasked.</span>
<span class="cm">				 */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">irq_chip</span> <span class="o">&amp;&amp;</span> <span class="n">irq_chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">)</span>
					<span class="n">irq_chip</span><span class="o">-&gt;</span><span class="n">irq_unmask</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq_num</span><span class="p">);</span>

			<span class="n">irq_counter</span><span class="p">[</span><span class="n">gpio</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">ams_delta_init_fiq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">fiqhandler_start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fiqhandler_length</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">FIQ_regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">fiqhandler_start</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qwerty_fiqin_start</span><span class="p">;</span>
	<span class="n">fiqhandler_length</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qwerty_fiqin_end</span> <span class="o">-</span> <span class="o">&amp;</span><span class="n">qwerty_fiqin_start</span><span class="p">;</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Installing fiq handler from %p, length 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">fiqhandler_start</span><span class="p">,</span> <span class="n">fiqhandler_length</span><span class="p">);</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">claim_fiq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fh</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;ams_delta_init_fiq(): couldn&#39;t claim FIQ, ret=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">retval</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">INT_DEFERRED_FIQ</span><span class="p">,</span> <span class="n">deferred_fiq</span><span class="p">,</span>
			<span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">,</span> <span class="s">&quot;deferred_fiq&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to get deferred_fiq IRQ, ret=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">retval</span><span class="p">);</span>
		<span class="n">release_fiq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fh</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * Since no set_type() method is provided by OMAP irq chip,</span>
<span class="cm">	 * switch to edge triggered interrupt type manually.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">IRQ_ILR0_REG_OFFSET</span> <span class="o">+</span> <span class="n">INT_DEFERRED_FIQ</span> <span class="o">*</span> <span class="mh">0x4</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">DEFERRED_FIQ_IH_BASE</span> <span class="o">+</span> <span class="n">offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">DEFERRED_FIQ_IH_BASE</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>

	<span class="n">set_fiq_handler</span><span class="p">(</span><span class="n">fiqhandler_start</span><span class="p">,</span> <span class="n">fiqhandler_length</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialise the buffer which is shared</span>
<span class="cm">	 * between FIQ mode and IRQ mode</span>
<span class="cm">	 */</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_GPIO_INT_MASK</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_MASK</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_STATE</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_KEY</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_KEYS_CNT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_KEYS_HICNT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_TAIL_OFFSET</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_HEAD_OFFSET</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_BUF_LEN</span><span class="p">]</span>		<span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_MISSED_KEYS</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_BUFFER_START</span><span class="p">]</span>	<span class="o">=</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">fiq_buffer</span><span class="p">[</span><span class="n">FIQ_CIRC_BUFF</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">FIQ_CNT_INT_00</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">FIQ_CNT_INT_15</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">fiq_buffer</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * FIQ mode r9 always points to the fiq_buffer, becauses the FIQ isr</span>
<span class="cm">	 * will run in an unpredictable context. The fiq_buffer is the FIQ isr&#39;s</span>
<span class="cm">	 * only means of communication with the IRQ level and other kernel</span>
<span class="cm">	 * context code.</span>
<span class="cm">	 */</span>
	<span class="n">FIQ_regs</span><span class="p">.</span><span class="n">ARM_r9</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">fiq_buffer</span><span class="p">;</span>
	<span class="n">set_fiq_regs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">FIQ_regs</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;request_fiq(): fiq_buffer = %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fiq_buffer</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Redirect GPIO interrupts to FIQ</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">IRQ_ILR0_REG_OFFSET</span> <span class="o">+</span> <span class="n">INT_GPIO_BANK1</span> <span class="o">*</span> <span class="mh">0x4</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">omap_readl</span><span class="p">(</span><span class="n">OMAP_IH1_BASE</span> <span class="o">+</span> <span class="n">offset</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">OMAP_IH1_BASE</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
