#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x129a140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x129a2d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x128a2d0 .functor NOT 1, L_0x13038b0, C4<0>, C4<0>, C4<0>;
L_0x1302eb0 .functor XOR 2, L_0x13035c0, L_0x1303660, C4<00>, C4<00>;
L_0x13037a0 .functor XOR 2, L_0x1302eb0, L_0x1303700, C4<00>, C4<00>;
v0x12f8e20_0 .net *"_ivl_10", 1 0, L_0x1303700;  1 drivers
v0x12f8f20_0 .net *"_ivl_12", 1 0, L_0x13037a0;  1 drivers
v0x12f9000_0 .net *"_ivl_2", 1 0, L_0x1303520;  1 drivers
v0x12f90c0_0 .net *"_ivl_4", 1 0, L_0x13035c0;  1 drivers
v0x12f91a0_0 .net *"_ivl_6", 1 0, L_0x1303660;  1 drivers
v0x12f92d0_0 .net *"_ivl_8", 1 0, L_0x1302eb0;  1 drivers
v0x12f93b0_0 .net "a", 0 0, v0x12f1ee0_0;  1 drivers
v0x12f9450_0 .net "b", 0 0, v0x12f1f80_0;  1 drivers
v0x12f94f0_0 .net "c", 0 0, v0x12f2020_0;  1 drivers
v0x12f9590_0 .var "clk", 0 0;
v0x12f9630_0 .net "d", 0 0, v0x12f2160_0;  1 drivers
v0x12f96d0_0 .net "out_pos_dut", 0 0, L_0x1303390;  1 drivers
v0x12f9770_0 .net "out_pos_ref", 0 0, L_0x12faca0;  1 drivers
v0x12f9810_0 .net "out_sop_dut", 0 0, L_0x12feba0;  1 drivers
v0x12f98b0_0 .net "out_sop_ref", 0 0, L_0x12cc690;  1 drivers
v0x12f9950_0 .var/2u "stats1", 223 0;
v0x12f99f0_0 .var/2u "strobe", 0 0;
v0x12f9a90_0 .net "tb_match", 0 0, L_0x13038b0;  1 drivers
v0x12f9b60_0 .net "tb_mismatch", 0 0, L_0x128a2d0;  1 drivers
v0x12f9c00_0 .net "wavedrom_enable", 0 0, v0x12f2430_0;  1 drivers
v0x12f9cd0_0 .net "wavedrom_title", 511 0, v0x12f24d0_0;  1 drivers
L_0x1303520 .concat [ 1 1 0 0], L_0x12faca0, L_0x12cc690;
L_0x13035c0 .concat [ 1 1 0 0], L_0x12faca0, L_0x12cc690;
L_0x1303660 .concat [ 1 1 0 0], L_0x1303390, L_0x12feba0;
L_0x1303700 .concat [ 1 1 0 0], L_0x12faca0, L_0x12cc690;
L_0x13038b0 .cmp/eeq 2, L_0x1303520, L_0x13037a0;
S_0x129a460 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x129a2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x128a6b0 .functor AND 1, v0x12f2020_0, v0x12f2160_0, C4<1>, C4<1>;
L_0x128aa90 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x128ae70 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x128b0f0 .functor AND 1, L_0x128aa90, L_0x128ae70, C4<1>, C4<1>;
L_0x12a4de0 .functor AND 1, L_0x128b0f0, v0x12f2020_0, C4<1>, C4<1>;
L_0x12cc690 .functor OR 1, L_0x128a6b0, L_0x12a4de0, C4<0>, C4<0>;
L_0x12fa120 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12fa190 .functor OR 1, L_0x12fa120, v0x12f2160_0, C4<0>, C4<0>;
L_0x12fa2a0 .functor AND 1, v0x12f2020_0, L_0x12fa190, C4<1>, C4<1>;
L_0x12fa360 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fa430 .functor OR 1, L_0x12fa360, v0x12f1f80_0, C4<0>, C4<0>;
L_0x12fa4a0 .functor AND 1, L_0x12fa2a0, L_0x12fa430, C4<1>, C4<1>;
L_0x12fa620 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12fa690 .functor OR 1, L_0x12fa620, v0x12f2160_0, C4<0>, C4<0>;
L_0x12fa5b0 .functor AND 1, v0x12f2020_0, L_0x12fa690, C4<1>, C4<1>;
L_0x12fa820 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fa920 .functor OR 1, L_0x12fa820, v0x12f2160_0, C4<0>, C4<0>;
L_0x12fa9e0 .functor AND 1, L_0x12fa5b0, L_0x12fa920, C4<1>, C4<1>;
L_0x12fab90 .functor XNOR 1, L_0x12fa4a0, L_0x12fa9e0, C4<0>, C4<0>;
v0x1289c00_0 .net *"_ivl_0", 0 0, L_0x128a6b0;  1 drivers
v0x128a000_0 .net *"_ivl_12", 0 0, L_0x12fa120;  1 drivers
v0x128a3e0_0 .net *"_ivl_14", 0 0, L_0x12fa190;  1 drivers
v0x128a7c0_0 .net *"_ivl_16", 0 0, L_0x12fa2a0;  1 drivers
v0x128aba0_0 .net *"_ivl_18", 0 0, L_0x12fa360;  1 drivers
v0x128af80_0 .net *"_ivl_2", 0 0, L_0x128aa90;  1 drivers
v0x128b200_0 .net *"_ivl_20", 0 0, L_0x12fa430;  1 drivers
v0x12f0450_0 .net *"_ivl_24", 0 0, L_0x12fa620;  1 drivers
v0x12f0530_0 .net *"_ivl_26", 0 0, L_0x12fa690;  1 drivers
v0x12f0610_0 .net *"_ivl_28", 0 0, L_0x12fa5b0;  1 drivers
v0x12f06f0_0 .net *"_ivl_30", 0 0, L_0x12fa820;  1 drivers
v0x12f07d0_0 .net *"_ivl_32", 0 0, L_0x12fa920;  1 drivers
v0x12f08b0_0 .net *"_ivl_36", 0 0, L_0x12fab90;  1 drivers
L_0x7f47f9a94018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12f0970_0 .net *"_ivl_38", 0 0, L_0x7f47f9a94018;  1 drivers
v0x12f0a50_0 .net *"_ivl_4", 0 0, L_0x128ae70;  1 drivers
v0x12f0b30_0 .net *"_ivl_6", 0 0, L_0x128b0f0;  1 drivers
v0x12f0c10_0 .net *"_ivl_8", 0 0, L_0x12a4de0;  1 drivers
v0x12f0cf0_0 .net "a", 0 0, v0x12f1ee0_0;  alias, 1 drivers
v0x12f0db0_0 .net "b", 0 0, v0x12f1f80_0;  alias, 1 drivers
v0x12f0e70_0 .net "c", 0 0, v0x12f2020_0;  alias, 1 drivers
v0x12f0f30_0 .net "d", 0 0, v0x12f2160_0;  alias, 1 drivers
v0x12f0ff0_0 .net "out_pos", 0 0, L_0x12faca0;  alias, 1 drivers
v0x12f10b0_0 .net "out_sop", 0 0, L_0x12cc690;  alias, 1 drivers
v0x12f1170_0 .net "pos0", 0 0, L_0x12fa4a0;  1 drivers
v0x12f1230_0 .net "pos1", 0 0, L_0x12fa9e0;  1 drivers
L_0x12faca0 .functor MUXZ 1, L_0x7f47f9a94018, L_0x12fa4a0, L_0x12fab90, C4<>;
S_0x12f13b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x129a2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12f1ee0_0 .var "a", 0 0;
v0x12f1f80_0 .var "b", 0 0;
v0x12f2020_0 .var "c", 0 0;
v0x12f20c0_0 .net "clk", 0 0, v0x12f9590_0;  1 drivers
v0x12f2160_0 .var "d", 0 0;
v0x12f2250_0 .var/2u "fail", 0 0;
v0x12f22f0_0 .var/2u "fail1", 0 0;
v0x12f2390_0 .net "tb_match", 0 0, L_0x13038b0;  alias, 1 drivers
v0x12f2430_0 .var "wavedrom_enable", 0 0;
v0x12f24d0_0 .var "wavedrom_title", 511 0;
E_0x1298ab0/0 .event negedge, v0x12f20c0_0;
E_0x1298ab0/1 .event posedge, v0x12f20c0_0;
E_0x1298ab0 .event/or E_0x1298ab0/0, E_0x1298ab0/1;
S_0x12f16e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12f13b0;
 .timescale -12 -12;
v0x12f1920_0 .var/2s "i", 31 0;
E_0x1298950 .event posedge, v0x12f20c0_0;
S_0x12f1a20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12f13b0;
 .timescale -12 -12;
v0x12f1c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12f1d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12f13b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12f26b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x129a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12fae50 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12faee0 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12fb080 .functor AND 1, L_0x12fae50, L_0x12faee0, C4<1>, C4<1>;
L_0x12fb190 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x12fb340 .functor AND 1, L_0x12fb080, L_0x12fb190, C4<1>, C4<1>;
L_0x12fb450 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12fb610 .functor AND 1, L_0x12fb340, L_0x12fb450, C4<1>, C4<1>;
L_0x12fb720 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fb8f0 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12fb960 .functor AND 1, L_0x12fb720, L_0x12fb8f0, C4<1>, C4<1>;
L_0x12fbad0 .functor AND 1, L_0x12fb960, v0x12f2020_0, C4<1>, C4<1>;
L_0x12fbb40 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12fbc20 .functor AND 1, L_0x12fbad0, L_0x12fbb40, C4<1>, C4<1>;
L_0x12fbd30 .functor OR 1, L_0x12fb610, L_0x12fbc20, C4<0>, C4<0>;
L_0x12fbbb0 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fbec0 .functor AND 1, L_0x12fbbb0, v0x12f1f80_0, C4<1>, C4<1>;
L_0x12fc010 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x12fc080 .functor AND 1, L_0x12fbec0, L_0x12fc010, C4<1>, C4<1>;
L_0x12fc230 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12fc2a0 .functor AND 1, L_0x12fc080, L_0x12fc230, C4<1>, C4<1>;
L_0x12fc460 .functor OR 1, L_0x12fbd30, L_0x12fc2a0, C4<0>, C4<0>;
L_0x12fc570 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fc6a0 .functor AND 1, L_0x12fc570, v0x12f1f80_0, C4<1>, C4<1>;
L_0x12fc760 .functor AND 1, L_0x12fc6a0, v0x12f2020_0, C4<1>, C4<1>;
L_0x12fc8f0 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12fc960 .functor AND 1, L_0x12fc760, L_0x12fc8f0, C4<1>, C4<1>;
L_0x12fcb50 .functor OR 1, L_0x12fc460, L_0x12fc960, C4<0>, C4<0>;
L_0x12fcc60 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fcdc0 .functor AND 1, L_0x12fcc60, v0x12f1f80_0, C4<1>, C4<1>;
L_0x12fce80 .functor AND 1, L_0x12fcdc0, v0x12f2020_0, C4<1>, C4<1>;
L_0x12fd040 .functor AND 1, L_0x12fce80, v0x12f2160_0, C4<1>, C4<1>;
L_0x12fd100 .functor OR 1, L_0x12fcb50, L_0x12fd040, C4<0>, C4<0>;
L_0x12fd320 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12fd390 .functor AND 1, v0x12f1ee0_0, L_0x12fd320, C4<1>, C4<1>;
L_0x12fd570 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x12fd5e0 .functor AND 1, L_0x12fd390, L_0x12fd570, C4<1>, C4<1>;
L_0x12fd820 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12fd890 .functor AND 1, L_0x12fd5e0, L_0x12fd820, C4<1>, C4<1>;
L_0x12fd6f0 .functor OR 1, L_0x12fd100, L_0x12fd890, C4<0>, C4<0>;
L_0x12fdae0 .functor AND 1, v0x12f1ee0_0, v0x12f1f80_0, C4<1>, C4<1>;
L_0x12fdca0 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x12fdd10 .functor AND 1, L_0x12fdae0, L_0x12fdca0, C4<1>, C4<1>;
L_0x12fdf80 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12fdff0 .functor AND 1, L_0x12fdd10, L_0x12fdf80, C4<1>, C4<1>;
L_0x12fe270 .functor OR 1, L_0x12fd6f0, L_0x12fdff0, C4<0>, C4<0>;
L_0x12fe380 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12fe570 .functor AND 1, v0x12f1ee0_0, L_0x12fe380, C4<1>, C4<1>;
L_0x12fe630 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x12fe830 .functor AND 1, L_0x12fe570, L_0x12fe630, C4<1>, C4<1>;
L_0x12fe940 .functor AND 1, L_0x12fe830, v0x12f2160_0, C4<1>, C4<1>;
L_0x12feba0 .functor OR 1, L_0x12fe270, L_0x12fe940, C4<0>, C4<0>;
L_0x12fed00 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff730 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x12ff840 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x12ffca0 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x12fffd0 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x1300350 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x1300500 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x13009e0 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x1300aa0 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1300bb0 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x1301200 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x1301640 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
L_0x1301ac0 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x1301e40 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x1301ff0 .functor NOT 1, v0x12f2020_0, C4<0>, C4<0>, C4<0>;
L_0x1302730 .functor NOT 1, v0x12f2160_0, C4<0>, C4<0>, C4<0>;
L_0x13028e0 .functor NOT 1, v0x12f1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1302da0 .functor NOT 1, v0x12f1f80_0, C4<0>, C4<0>, C4<0>;
v0x12f2870_0 .net *"_ivl_0", 0 0, L_0x12fae50;  1 drivers
v0x12f2950_0 .net *"_ivl_10", 0 0, L_0x12fb450;  1 drivers
v0x12f2a30_0 .net *"_ivl_102", 0 0, L_0x12fc190;  1 drivers
v0x12f2b20_0 .net *"_ivl_104", 0 0, L_0x12fed70;  1 drivers
v0x12f2c00_0 .net *"_ivl_106", 0 0, L_0x12ff070;  1 drivers
v0x12f2d30_0 .net *"_ivl_108", 0 0, L_0x12fed00;  1 drivers
v0x12f2e10_0 .net *"_ivl_110", 0 0, L_0x12ff730;  1 drivers
v0x12f2ef0_0 .net *"_ivl_112", 0 0, L_0x12ff7a0;  1 drivers
v0x12f2fd0_0 .net *"_ivl_114", 0 0, L_0x12ff950;  1 drivers
v0x12f3140_0 .net *"_ivl_116", 0 0, L_0x12ff840;  1 drivers
v0x12f3220_0 .net *"_ivl_118", 0 0, L_0x12ffc00;  1 drivers
v0x12f3300_0 .net *"_ivl_12", 0 0, L_0x12fb610;  1 drivers
v0x12f33e0_0 .net *"_ivl_121", 0 0, L_0x12ffdf0;  1 drivers
v0x12f34c0_0 .net *"_ivl_122", 0 0, L_0x12ffca0;  1 drivers
v0x12f35a0_0 .net *"_ivl_124", 0 0, L_0x12fff30;  1 drivers
v0x12f3680_0 .net *"_ivl_126", 0 0, L_0x12fffd0;  1 drivers
v0x12f3760_0 .net *"_ivl_128", 0 0, L_0x13002b0;  1 drivers
v0x12f3950_0 .net *"_ivl_130", 0 0, L_0x1300350;  1 drivers
v0x12f3a30_0 .net *"_ivl_132", 0 0, L_0x1300460;  1 drivers
v0x12f3b10_0 .net *"_ivl_135", 0 0, L_0x1300670;  1 drivers
v0x12f3bf0_0 .net *"_ivl_136", 0 0, L_0x1300500;  1 drivers
v0x12f3cd0_0 .net *"_ivl_138", 0 0, L_0x1300940;  1 drivers
v0x12f3db0_0 .net *"_ivl_14", 0 0, L_0x12fb720;  1 drivers
v0x12f3e90_0 .net *"_ivl_140", 0 0, L_0x13009e0;  1 drivers
v0x12f3f70_0 .net *"_ivl_142", 0 0, L_0x1300b10;  1 drivers
v0x12f4050_0 .net *"_ivl_144", 0 0, L_0x1300cc0;  1 drivers
v0x12f4130_0 .net *"_ivl_147", 0 0, L_0x1300e30;  1 drivers
v0x12f4210_0 .net *"_ivl_148", 0 0, L_0x1300aa0;  1 drivers
v0x12f42f0_0 .net *"_ivl_150", 0 0, L_0x1300bb0;  1 drivers
v0x12f43d0_0 .net *"_ivl_152", 0 0, L_0x1301160;  1 drivers
v0x12f44b0_0 .net *"_ivl_154", 0 0, L_0x1301200;  1 drivers
v0x12f4590_0 .net *"_ivl_156", 0 0, L_0x13015a0;  1 drivers
v0x12f4670_0 .net *"_ivl_158", 0 0, L_0x1301750;  1 drivers
v0x12f4960_0 .net *"_ivl_16", 0 0, L_0x12fb8f0;  1 drivers
v0x12f4a40_0 .net *"_ivl_161", 0 0, L_0x13018e0;  1 drivers
v0x12f4b20_0 .net *"_ivl_162", 0 0, L_0x1301640;  1 drivers
v0x12f4c00_0 .net *"_ivl_164", 0 0, L_0x1301a20;  1 drivers
v0x12f4ce0_0 .net *"_ivl_166", 0 0, L_0x1301ac0;  1 drivers
v0x12f4dc0_0 .net *"_ivl_168", 0 0, L_0x1301840;  1 drivers
v0x12f4ea0_0 .net *"_ivl_170", 0 0, L_0x1301e40;  1 drivers
v0x12f4f80_0 .net *"_ivl_172", 0 0, L_0x1301f50;  1 drivers
v0x12f5060_0 .net *"_ivl_175", 0 0, L_0x13021c0;  1 drivers
v0x12f5140_0 .net *"_ivl_176", 0 0, L_0x1302300;  1 drivers
v0x12f5220_0 .net *"_ivl_178", 0 0, L_0x1301ff0;  1 drivers
v0x12f5300_0 .net *"_ivl_18", 0 0, L_0x12fb960;  1 drivers
v0x12f53e0_0 .net *"_ivl_180", 0 0, L_0x1302690;  1 drivers
v0x12f54c0_0 .net *"_ivl_182", 0 0, L_0x1302730;  1 drivers
v0x12f55a0_0 .net *"_ivl_184", 0 0, L_0x1302840;  1 drivers
v0x12f5680_0 .net *"_ivl_187", 0 0, L_0x13023a0;  1 drivers
v0x12f5760_0 .net *"_ivl_188", 0 0, L_0x13028e0;  1 drivers
v0x12f5840_0 .net *"_ivl_190", 0 0, L_0x1302da0;  1 drivers
v0x12f5920_0 .net *"_ivl_192", 0 0, L_0x1302e10;  1 drivers
v0x12f5a00_0 .net *"_ivl_194", 0 0, L_0x13030b0;  1 drivers
v0x12f5ae0_0 .net *"_ivl_196", 0 0, L_0x13031a0;  1 drivers
v0x12f5bc0_0 .net *"_ivl_2", 0 0, L_0x12faee0;  1 drivers
v0x12f5ca0_0 .net *"_ivl_20", 0 0, L_0x12fbad0;  1 drivers
v0x12f5d80_0 .net *"_ivl_22", 0 0, L_0x12fbb40;  1 drivers
v0x12f5e60_0 .net *"_ivl_24", 0 0, L_0x12fbc20;  1 drivers
v0x12f5f40_0 .net *"_ivl_26", 0 0, L_0x12fbd30;  1 drivers
v0x12f6020_0 .net *"_ivl_28", 0 0, L_0x12fbbb0;  1 drivers
v0x12f6100_0 .net *"_ivl_30", 0 0, L_0x12fbec0;  1 drivers
v0x12f61e0_0 .net *"_ivl_32", 0 0, L_0x12fc010;  1 drivers
v0x12f62c0_0 .net *"_ivl_34", 0 0, L_0x12fc080;  1 drivers
v0x12f63a0_0 .net *"_ivl_36", 0 0, L_0x12fc230;  1 drivers
v0x12f6480_0 .net *"_ivl_38", 0 0, L_0x12fc2a0;  1 drivers
v0x12f6970_0 .net *"_ivl_4", 0 0, L_0x12fb080;  1 drivers
v0x12f6a50_0 .net *"_ivl_40", 0 0, L_0x12fc460;  1 drivers
v0x12f6b30_0 .net *"_ivl_42", 0 0, L_0x12fc570;  1 drivers
v0x12f6c10_0 .net *"_ivl_44", 0 0, L_0x12fc6a0;  1 drivers
v0x12f6cf0_0 .net *"_ivl_46", 0 0, L_0x12fc760;  1 drivers
v0x12f6dd0_0 .net *"_ivl_48", 0 0, L_0x12fc8f0;  1 drivers
v0x12f6eb0_0 .net *"_ivl_50", 0 0, L_0x12fc960;  1 drivers
v0x12f6f90_0 .net *"_ivl_52", 0 0, L_0x12fcb50;  1 drivers
v0x12f7070_0 .net *"_ivl_54", 0 0, L_0x12fcc60;  1 drivers
v0x12f7150_0 .net *"_ivl_56", 0 0, L_0x12fcdc0;  1 drivers
v0x12f7230_0 .net *"_ivl_58", 0 0, L_0x12fce80;  1 drivers
v0x12f7310_0 .net *"_ivl_6", 0 0, L_0x12fb190;  1 drivers
v0x12f73f0_0 .net *"_ivl_60", 0 0, L_0x12fd040;  1 drivers
v0x12f74d0_0 .net *"_ivl_62", 0 0, L_0x12fd100;  1 drivers
v0x12f75b0_0 .net *"_ivl_64", 0 0, L_0x12fd320;  1 drivers
v0x12f7690_0 .net *"_ivl_66", 0 0, L_0x12fd390;  1 drivers
v0x12f7770_0 .net *"_ivl_68", 0 0, L_0x12fd570;  1 drivers
v0x12f7850_0 .net *"_ivl_70", 0 0, L_0x12fd5e0;  1 drivers
v0x12f7930_0 .net *"_ivl_72", 0 0, L_0x12fd820;  1 drivers
v0x12f7a10_0 .net *"_ivl_74", 0 0, L_0x12fd890;  1 drivers
v0x12f7af0_0 .net *"_ivl_76", 0 0, L_0x12fd6f0;  1 drivers
v0x12f7bd0_0 .net *"_ivl_78", 0 0, L_0x12fdae0;  1 drivers
v0x12f7cb0_0 .net *"_ivl_8", 0 0, L_0x12fb340;  1 drivers
v0x12f7d90_0 .net *"_ivl_80", 0 0, L_0x12fdca0;  1 drivers
v0x12f7e70_0 .net *"_ivl_82", 0 0, L_0x12fdd10;  1 drivers
v0x12f7f50_0 .net *"_ivl_84", 0 0, L_0x12fdf80;  1 drivers
v0x12f8030_0 .net *"_ivl_86", 0 0, L_0x12fdff0;  1 drivers
v0x12f8110_0 .net *"_ivl_88", 0 0, L_0x12fe270;  1 drivers
v0x12f81f0_0 .net *"_ivl_90", 0 0, L_0x12fe380;  1 drivers
v0x12f82d0_0 .net *"_ivl_92", 0 0, L_0x12fe570;  1 drivers
v0x12f83b0_0 .net *"_ivl_94", 0 0, L_0x12fe630;  1 drivers
v0x12f8490_0 .net *"_ivl_96", 0 0, L_0x12fe830;  1 drivers
v0x12f8570_0 .net *"_ivl_98", 0 0, L_0x12fe940;  1 drivers
v0x12f8650_0 .net "a", 0 0, v0x12f1ee0_0;  alias, 1 drivers
v0x12f86f0_0 .net "b", 0 0, v0x12f1f80_0;  alias, 1 drivers
v0x12f87e0_0 .net "c", 0 0, v0x12f2020_0;  alias, 1 drivers
v0x12f88d0_0 .net "d", 0 0, v0x12f2160_0;  alias, 1 drivers
v0x12f89c0_0 .net "out_pos", 0 0, L_0x1303390;  alias, 1 drivers
v0x12f8a80_0 .net "out_sop", 0 0, L_0x12feba0;  alias, 1 drivers
L_0x12fc190 .arith/sum 1, v0x12f1ee0_0, v0x12f1f80_0;
L_0x12fed70 .arith/sum 1, L_0x12fc190, v0x12f2020_0;
L_0x12ff070 .arith/sum 1, L_0x12fed70, v0x12f2160_0;
L_0x12ff7a0 .arith/sum 1, L_0x12fed00, L_0x12ff730;
L_0x12ff950 .arith/sum 1, L_0x12ff7a0, v0x12f2020_0;
L_0x12ffc00 .arith/sum 1, L_0x12ff950, L_0x12ff840;
L_0x12ffdf0 .arith/mult 1, L_0x12ff070, L_0x12ffc00;
L_0x12fff30 .arith/sum 1, L_0x12ffca0, v0x12f1f80_0;
L_0x13002b0 .arith/sum 1, L_0x12fff30, L_0x12fffd0;
L_0x1300460 .arith/sum 1, L_0x13002b0, L_0x1300350;
L_0x1300670 .arith/mult 1, L_0x12ffdf0, L_0x1300460;
L_0x1300940 .arith/sum 1, L_0x1300500, v0x12f1f80_0;
L_0x1300b10 .arith/sum 1, L_0x1300940, L_0x13009e0;
L_0x1300cc0 .arith/sum 1, L_0x1300b10, v0x12f2160_0;
L_0x1300e30 .arith/mult 1, L_0x1300670, L_0x1300cc0;
L_0x1301160 .arith/sum 1, L_0x1300aa0, L_0x1300bb0;
L_0x13015a0 .arith/sum 1, L_0x1301160, L_0x1301200;
L_0x1301750 .arith/sum 1, L_0x13015a0, v0x12f2160_0;
L_0x13018e0 .arith/mult 1, L_0x1300e30, L_0x1301750;
L_0x1301a20 .arith/sum 1, v0x12f1ee0_0, L_0x1301640;
L_0x1301840 .arith/sum 1, L_0x1301a20, L_0x1301ac0;
L_0x1301f50 .arith/sum 1, L_0x1301840, L_0x1301e40;
L_0x13021c0 .arith/mult 1, L_0x13018e0, L_0x1301f50;
L_0x1302300 .arith/sum 1, v0x12f1ee0_0, v0x12f1f80_0;
L_0x1302690 .arith/sum 1, L_0x1302300, L_0x1301ff0;
L_0x1302840 .arith/sum 1, L_0x1302690, L_0x1302730;
L_0x13023a0 .arith/mult 1, L_0x13021c0, L_0x1302840;
L_0x1302e10 .arith/sum 1, L_0x13028e0, L_0x1302da0;
L_0x13030b0 .arith/sum 1, L_0x1302e10, v0x12f2020_0;
L_0x13031a0 .arith/sum 1, L_0x13030b0, v0x12f2160_0;
L_0x1303390 .arith/mult 1, L_0x13023a0, L_0x13031a0;
S_0x12f8c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x129a2d0;
 .timescale -12 -12;
E_0x127f9f0 .event anyedge, v0x12f99f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12f99f0_0;
    %nor/r;
    %assign/vec4 v0x12f99f0_0, 0;
    %wait E_0x127f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f13b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f2250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f22f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12f13b0;
T_4 ;
    %wait E_0x1298ab0;
    %load/vec4 v0x12f2390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f2250_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12f13b0;
T_5 ;
    %wait E_0x1298950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %wait E_0x1298950;
    %load/vec4 v0x12f2250_0;
    %store/vec4 v0x12f22f0_0, 0, 1;
    %fork t_1, S_0x12f16e0;
    %jmp t_0;
    .scope S_0x12f16e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f1920_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12f1920_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1298950;
    %load/vec4 v0x12f1920_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f1920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12f1920_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12f13b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1298ab0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12f2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f2020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f1f80_0, 0;
    %assign/vec4 v0x12f1ee0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12f2250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12f22f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x129a2d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f99f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x129a2d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12f9590_0;
    %inv;
    %store/vec4 v0x12f9590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x129a2d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12f20c0_0, v0x12f9b60_0, v0x12f93b0_0, v0x12f9450_0, v0x12f94f0_0, v0x12f9630_0, v0x12f98b0_0, v0x12f9810_0, v0x12f9770_0, v0x12f96d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x129a2d0;
T_9 ;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x129a2d0;
T_10 ;
    %wait E_0x1298ab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f9950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
    %load/vec4 v0x12f9a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f9950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12f98b0_0;
    %load/vec4 v0x12f98b0_0;
    %load/vec4 v0x12f9810_0;
    %xor;
    %load/vec4 v0x12f98b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x12f9770_0;
    %load/vec4 v0x12f9770_0;
    %load/vec4 v0x12f96d0_0;
    %xor;
    %load/vec4 v0x12f9770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12f9950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter6/response2/top_module.sv";
