<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::PostGenericScheduler Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1PostGenericScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PostGenericScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::PostGenericScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PostGenericScheduler__inherit__graph.png" border="0" usemap="#llvm_1_1PostGenericScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1PostGenericScheduler_inherit__map" id="llvm_1_1PostGenericScheduler_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1GenericSchedulerBase.html" title="llvm::GenericSchedulerBase" alt="" coords="7,80,208,107"/><area shape="rect" id="node3" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="5,5,209,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::PostGenericScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PostGenericScheduler__coll__graph.png" border="0" usemap="#llvm_1_1PostGenericScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1PostGenericScheduler_coll__map" id="llvm_1_1PostGenericScheduler_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1GenericSchedulerBase.html" title="llvm::GenericSchedulerBase" alt="" coords="2993,1907,3195,1933"/><area shape="rect" id="node3" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="2659,692,2863,719"/><area shape="rect" id="node4" href="structllvm_1_1SchedRemainder.html" title="Summarize the unscheduled region. " alt="" coords="2000,209,2164,236"/><area shape="rect" id="node5" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l unsigned, 16 \&gt;" alt="" coords="1558,91,1702,133"/><area shape="rect" id="node6" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\l\&lt; unsigned \&gt;" alt="" coords="1075,26,1235,67"/><area shape="rect" id="node7" href="classllvm_1_1SmallVectorTemplateBase.html" title="llvm::SmallVectorTemplate\lBase\&lt; unsigned, isPodLike\l\&lt; unsigned \&gt;::value \&gt;" alt="" coords="460,5,655,61"/><area shape="rect" id="node8" href="classllvm_1_1SmallVectorTemplateCommon.html" title="llvm::SmallVectorTemplate\lCommon\&lt; T \&gt;" alt="" coords="5,38,196,79"/><area shape="rect" id="node10" href="classllvm_1_1SmallVectorTemplateBase.html" title="llvm::SmallVectorTemplate\lBase\&lt; T, isPodLike\&lt; T \&gt;\l::value \&gt;" alt="" coords="245,71,436,127"/><area shape="rect" id="node9" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\&lt; T \&gt;" alt="" coords="679,85,876,112"/><area shape="rect" id="node11" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l T, N \&gt;" alt="" coords="1083,91,1227,133"/><area shape="rect" id="node28" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l std::pair\&lt; AnalysisID,\l llvm::IdentifyingPassPtr\l \&gt;, 4 \&gt;" alt="" coords="1544,311,1716,382"/><area shape="rect" id="node12" href="classbool.html" title="bool" alt="" coords="753,893,802,920"/><area shape="rect" id="node15" href="classllvm_1_1TargetPassConfig.html" title="llvm::TargetPassConfig" alt="" coords="2342,1237,2506,1264"/><area shape="rect" id="node20" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="1558,472,1702,499"/><area shape="rect" id="node24" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="1566,684,1694,711"/><area shape="rect" id="node35" href="classllvm_1_1DominatorTreeBase.html" title="llvm::DominatorTreeBase\l\&lt; llvm::MachineBasicBlock \&gt;" alt="" coords="1979,1234,2185,1275"/><area shape="rect" id="node36" href="classllvm_1_1DominatorBase.html" title="Base class that other, more interesting dominator analyses inherit from. " alt="" coords="1077,1397,1233,1438"/><area shape="rect" id="node42" href="classllvm_1_1DominatorTreeBase.html" title="Core dominator tree base class. " alt="" coords="1519,1193,1741,1220"/><area shape="rect" id="node13" href="classunsigned.html" title="unsigned" alt="" coords="1115,584,1195,611"/><area shape="rect" id="node19" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="2008,684,2156,711"/><area shape="rect" id="node14" href="structllvm_1_1MachineSchedContext.html" title="llvm::MachineSchedContext" alt="" coords="2661,1907,2860,1933"/><area shape="rect" id="node16" href="classllvm_1_1ImmutablePass.html" title="llvm::ImmutablePass" alt="" coords="1553,1696,1707,1723"/><area shape="rect" id="node47" href="classllvm_1_1TargetLibraryInfo.html" title="llvm::TargetLibraryInfo" alt="" coords="2001,1772,2163,1799"/><area shape="rect" id="node17" href="classllvm_1_1ModulePass.html" title="llvm::ModulePass" alt="" coords="1090,1723,1221,1749"/><area shape="rect" id="node18" href="classllvm_1_1Pass.html" title="llvm::Pass" alt="" coords="735,1853,820,1880"/><area shape="rect" id="node31" href="classllvm_1_1FunctionPass.html" title="llvm::FunctionPass" alt="" coords="1086,1985,1225,2012"/><area shape="rect" id="node22" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="1583,735,1677,761"/><area shape="rect" id="node23" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="1551,785,1709,812"/><area shape="rect" id="node29" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="2001,2025,2163,2052"/><area shape="rect" id="node34" href="classllvm_1_1MachineDominatorTree.html" title="llvm::MachineDominatorTree" alt="" coords="2323,1757,2525,1784"/><area shape="rect" id="node43" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="2015,2089,2149,2116"/><area shape="rect" id="node44" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="2355,1880,2493,1907"/><area shape="rect" id="node26" href="classllvm_1_1PassConfigImpl.html" title="llvm::PassConfigImpl" alt="" coords="2006,413,2158,440"/><area shape="rect" id="node27" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; Analysis\lID, llvm::IdentifyingPassPtr \&gt;" alt="" coords="1528,406,1732,447"/><area shape="rect" id="node30" href="classllvm_1_1MachineFunctionPass.html" title="llvm::MachineFunctionPass" alt="" coords="1535,2037,1725,2064"/><area shape="rect" id="node32" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="2343,1993,2505,2020"/><area shape="rect" id="node33" href="classllvm_1_1RegisterClassInfo.html" title="llvm::RegisterClassInfo" alt="" coords="2342,2044,2506,2071"/><area shape="rect" id="node39" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; NodeT\l *, llvm::DominatorTreeBase\l::InfoRec \&gt;" alt="" coords="1055,995,1256,1051"/><area shape="rect" id="node40" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; NodeT\l *, NodeT * \&gt;" alt="" coords="1065,1074,1245,1115"/><area shape="rect" id="node41" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; NodeT\l *, DomTreeNodeBase\&lt;\l NodeT \&gt; * \&gt;" alt="" coords="1065,1265,1245,1321"/><area shape="rect" id="node46" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it. ..." alt="" coords="2017,1873,2147,1900"/><area shape="rect" id="node48" href="classllvm_1_1TargetRegisterInfo.html" title="llvm::TargetRegisterInfo" alt="" coords="2676,1957,2845,1984"/><area shape="rect" id="node49" href="classllvm_1_1MCRegisterInfo.html" title="llvm::MCRegisterInfo" alt="" coords="2349,2157,2499,2184"/><area shape="rect" id="node50" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. " alt="" coords="2674,2008,2847,2035"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac8d3e1ce009ee1e50dfd8897346404bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:ac8d3e1ce009ee1e50dfd8897346404bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3046d5426b3d88908f7f429878538ce"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ab3046d5426b3d88908f7f429878538ce">~PostGenericScheduler</a> ()</td></tr>
<tr class="separator:ab3046d5426b3d88908f7f429878538ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4758631028c5ed6276e33ac9dccb4bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs) override</td></tr>
<tr class="memdesc:ae4758631028c5ed6276e33ac9dccb4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae4758631028c5ed6276e33ac9dccb4bf">More...</a><br/></td></tr>
<tr class="separator:ae4758631028c5ed6276e33ac9dccb4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166bd59cd27ad6b2986ca7d7482e3013"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a166bd59cd27ad6b2986ca7d7482e3013"><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA scheduling does not track pressure.  <a href="#a166bd59cd27ad6b2986ca7d7482e3013">More...</a><br/></td></tr>
<tr class="separator:a166bd59cd27ad6b2986ca7d7482e3013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744ad04adf5ae507a33542ec18b0d97f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *Dag) override</td></tr>
<tr class="memdesc:a744ad04adf5ae507a33542ec18b0d97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a744ad04adf5ae507a33542ec18b0d97f">More...</a><br/></td></tr>
<tr class="separator:a744ad04adf5ae507a33542ec18b0d97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5ca47cbb46d1237ce496179411b03e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">registerRoots</a> () override</td></tr>
<tr class="separator:aee5ca47cbb46d1237ce496179411b03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a37b0efa51cfd3f6b4729e3298de7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr class="memdesc:af8a37b0efa51cfd3f6b4729e3298de7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule.  <a href="#af8a37b0efa51cfd3f6b4729e3298de7f">More...</a><br/></td></tr>
<tr class="separator:af8a37b0efa51cfd3f6b4729e3298de7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e662247e5a490eb442f3c3fdc03fc55"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID) override</td></tr>
<tr class="memdesc:a1e662247e5a490eb442f3c3fdc03fc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a1e662247e5a490eb442f3c3fdc03fc55">More...</a><br/></td></tr>
<tr class="separator:a1e662247e5a490eb442f3c3fdc03fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c13266ab002ad2ce608573c4d2c98e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr class="separator:a19c13266ab002ad2ce608573c4d2c98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2207fcd69085e114fe45fb49276ff2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="separator:a7b2207fcd69085e114fe45fb49276ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32bc6bea26f0dc3cc421145f6c41af6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="separator:ac32bc6bea26f0dc3cc421145f6c41af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:aaaecfbf710a0963f957ed2ef002caa66 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">~MachineSchedStrategy</a> ()</td></tr>
<tr class="separator:aaaecfbf710a0963f957ed2ef002caa66 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ad9f7d64df62c7391f08ec630ea104e71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">tryCandidate</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand)</td></tr>
<tr class="separator:ad9f7d64df62c7391f08ec630ea104e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ed66e777f4e48ebe10a98a82db746b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">pickNodeFromQueue</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand)</td></tr>
<tr class="separator:ac0ed66e777f4e48ebe10a98a82db746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:abf7a31296b8d3ede091a25b7777c3a15 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:abf7a31296b8d3ede091a25b7777c3a15 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <a class="el" href="classbool.html">bool</a> IsPostRA, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone)</td></tr>
<tr class="separator:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc28b204833d49b88dbeceb366b7439 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand)</td></tr>
<tr class="separator:a0fc28b204833d49b88dbeceb366b7439 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:a401073e8c15613250bd3613b3ab1a54f inherit pub_types_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">CandReason</a> { <br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece">NoCand</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048">PhysRegCopy</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2">Stall</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b">Cluster</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49">BotHeightReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4">BotPathReduce</a>, 
<br/>
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406">TopDepthReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73">NextDefUse</a>, 
<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>
<br/>
 }</td></tr>
<tr class="separator:a401073e8c15613250bd3613b3ab1a54f inherit pub_types_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:a9df77ae80f822b788cb2464992a05bc1 inherit pub_static_methods_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">getReasonStr</a> (<a class="el" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:a9df77ae80f822b788cb2464992a05bc1 inherit pub_static_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:ad0f9f52bf2f7c54d9546cedd1c47ef45 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a></td></tr>
<tr class="separator:ad0f9f52bf2f7c54d9546cedd1c47ef45 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9730ea0068843718868a8667f52e3680 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a></td></tr>
<tr class="separator:a9730ea0068843718868a8667f52e3680 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9476ffbc2f3f195a2116b13f3186194 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a></td></tr>
<tr class="separator:ae9476ffbc2f3f195a2116b13f3186194 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cab76d375dbb626e5179b96f84fd3dc inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a></td></tr>
<tr class="separator:a3cab76d375dbb626e5179b96f84fd3dc inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>.</p>
<p>Callbacks from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>: initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ... </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00904">904</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ac8d3e1ce009ee1e50dfd8897346404bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::PostGenericScheduler::PostGenericScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00909">909</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3046d5426b3d88908f7f429878538ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::PostGenericScheduler::~PostGenericScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00912">912</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a744ad04adf5ae507a33542ec18b0d97f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02890">2890</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00709">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Dag</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00066">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00075">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01607">llvm::SchedRemainder::init()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00829">llvm::GenericSchedulerBase::Rem</a>, <a class="el" href="MachineScheduler_8h_source.html#l00826">llvm::GenericSchedulerBase::SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00827">llvm::GenericSchedulerBase::TRI</a>.</p>

</div>
</div>
<a class="anchor" id="ae4758631028c5ed6276e33ac9dccb4bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::initPolicy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optionally override the per-region scheduling policy. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00914">914</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8a37b0efa51cfd3f6b4729e3298de7f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * PostGenericScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the next node to schedule. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02980">2980</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00288">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8h_source.html#l00786">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02136">llvm::GenericSchedulerBase::setPolicy()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00287">llvm::ScheduleDAGMI::top()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02346">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0ed66e777f4e48ebe10a98a82db746b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02962">2962</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00497">llvm::ReadyQueue::begin()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00492">llvm::ReadyQueue::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00499">llvm::ReadyQueue::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02118">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00786">llvm::GenericSchedulerBase::SchedCandidate::Policy</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00826">llvm::GenericSchedulerBase::SchedModel</a>, <a class="el" href="MachineScheduler_8h_source.html#l00809">llvm::GenericSchedulerBase::SchedCandidate::setBest()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02232">llvm::GenericSchedulerBase::traceCandidate()</a>.</p>

</div>
</div>
<a class="anchor" id="aee5ca47cbb46d1237ce496179411b03e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::registerRoots </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02910">2910</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00526">llvm::SchedRemainder::CriticalPath</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">llvm::DumpCriticalPathLength</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00714">llvm::errs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00829">llvm::GenericSchedulerBase::Rem</a>.</p>

</div>
</div>
<a class="anchor" id="ac32bc6bea26f0dc3cc421145f6c41af6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00940">940</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b2207fcd69085e114fe45fb49276ff2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00935">935</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l01789">llvm::SchedBoundary::releaseTopNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a19c13266ab002ad2ce608573c4d2c98e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Called after <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03010">3010</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="a1e662247e5a490eb442f3c3fdc03fc55"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::PostGenericScheduler::scheduleTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubtreeID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scheduler callback to notify that a new subtree is scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00929">929</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a166bd59cd27ad6b2986ca7d7482e3013"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PostGenericScheduler::shouldTrackPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PostRA scheduling does not track pressure. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00921">921</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9f7d64df62c7391f08ec630ea104e71"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PostGenericScheduler::tryCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>TryCand</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Apply a set of heursitics to a new candidate for PostRA scheduling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Cand</td><td>provides the policy and current best candidate. </td></tr>
    <tr><td class="paramname">TryCand</td><td>refers to the next <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> candidate, otherwise uninitialized. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02929">2929</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00767">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a>, <a class="el" href="MachineScheduler_8h_source.html#l00770">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a>, <a class="el" href="MachineScheduler_8h_source.html#l00806">llvm::GenericSchedulerBase::SchedCandidate::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8h_source.html#l00749">llvm::GenericSchedulerBase::NodeOrder</a>, <a class="el" href="MachineScheduler_8h_source.html#l00792">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, <a class="el" href="MachineScheduler_8h_source.html#l00801">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">llvm::GenericSchedulerBase::ResourceDemand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00748">llvm::GenericSchedulerBase::ResourceReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00747">llvm::GenericSchedulerBase::Stall</a>, <a class="el" href="MachineScheduler_8h_source.html#l00789">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02303">tryGreater()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02320">tryLatency()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02286">tryLess()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
