Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LANDOWN
Date:        Wed Nov 15 16:23:07 2017
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch Common_Controller_Common_Controller_synplify.tcl
ProductType: synplify_pro




log file: "C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Nov 15 16:23:08 2017

Return Code: 0
Run Time:00h:00m:01s
Copied C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srr to C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srf
log file: "C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srr"
Running: Common_Controller in foreground

Running proj_1|Common_Controller

Running: compile (Compile) on proj_1|Common_Controller
# Wed Nov 15 16:23:08 2017

Running: compile_flow (Compile Process) on proj_1|Common_Controller
# Wed Nov 15 16:23:08 2017

Running: compiler (Compile Input) on proj_1|Common_Controller
# Wed Nov 15 16:23:08 2017
Copied C:\CPLD\CPLD_PWM_DB\Common_Controller\synwork\Common_Controller_Common_Controller_comp.srs to C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srs

compiler completed
# Wed Nov 15 16:23:10 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Common_Controller
# Wed Nov 15 16:23:10 2017

multi_srs_gen completed
# Wed Nov 15 16:23:10 2017

Return Code: 0
Run Time:00h:00m:00s
Copied C:\CPLD\CPLD_PWM_DB\Common_Controller\synwork\Common_Controller_Common_Controller_mult.srs to C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srs
Copied C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srr to C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srf
Complete: Compile Process on proj_1|Common_Controller

Running: premap (Pre-mapping) on proj_1|Common_Controller
# Wed Nov 15 16:23:10 2017

premap completed
# Wed Nov 15 16:23:11 2017

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|Common_Controller

Running: map (Map) on proj_1|Common_Controller
# Wed Nov 15 16:23:11 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|Common_Controller
# Wed Nov 15 16:23:11 2017
Copied C:\CPLD\CPLD_PWM_DB\Common_Controller\synwork\Common_Controller_Common_Controller_m.srm to C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srm

fpga_mapper completed with warnings
# Wed Nov 15 16:23:12 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|Common_Controller
Copied C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srr to C:\CPLD\CPLD_PWM_DB\Common_Controller\Common_Controller_Common_Controller.srf
Complete: Logic Synthesis on proj_1|Common_Controller
TCL script complete: "Common_Controller_Common_Controller_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\CPLD\CPLD_PWM_DB\Common_Controller\proj_1.prj
batch mode default:no
