
ProjetA25_CentreDeTri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b528  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800b6b0  0800b6b0  0000c6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6e0  0800b6e0  0000d6a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b6e0  0800b6e0  0000c6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6e8  0800b6e8  0000d6a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6e8  0800b6e8  0000c6e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b6ec  0800b6ec  0000c6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006a8  20000000  0800b6f0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d6a8  2**0
                  CONTENTS
 10 .bss          00000a7c  200006a8  200006a8  0000d6a8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001124  20001124  0000d6a8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d6a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a9fc  00000000  00000000  0000d6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f9c  00000000  00000000  000280d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001838  00000000  00000000  0002d070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001251  00000000  00000000  0002e8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ace  00000000  00000000  0002faf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023b35  00000000  00000000  000565c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d565f  00000000  00000000  0007a0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f75b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000063c8  00000000  00000000  0014f7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00155b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200006a8 	.word	0x200006a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b698 	.word	0x0800b698

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200006ac 	.word	0x200006ac
 80001c4:	0800b698 	.word	0x0800b698

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <vOutputGLcd>:
//    Equate : Aucun	
//    #Define : Aucun   
//                                    
//******************************************************************************   
void vOutputGLcd(uint8_t ucAdresse, uint8_t ucDonnee)
{   
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t ucTest; 
  
  ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);  
 8000504:	2204      	movs	r2, #4
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f000 f9cb 	bl	80008a4 <ucReadIO>
 800050e:	4603      	mov	r3, r0
 8000510:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000512:	e006      	b.n	8000522 <vOutputGLcd+0x2e>
    ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);
 8000514:	2204      	movs	r2, #4
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f000 f9c3 	bl	80008a4 <ucReadIO>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	dbf4      	blt.n	8000514 <vOutputGLcd+0x20>
  
  vWriteIO(ucDonnee, CS0, 1, (ucAdresse & 0x0B));    //Ecriture de la donnee.
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030b 	and.w	r3, r3, #11
 8000530:	b2db      	uxtb	r3, r3
 8000532:	79b8      	ldrb	r0, [r7, #6]
 8000534:	2201      	movs	r2, #1
 8000536:	2100      	movs	r1, #0
 8000538:	f000 fb46 	bl	8000bc8 <vWriteIO>
}    
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <vInitGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vInitGLcd(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//Cote gauche 
  vOutputGLcd(ADRINSTRLEFTW, 0x3E);  //Display OFF. 
 8000548:	213e      	movs	r1, #62	@ 0x3e
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ffd2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xC0);  //Start line.     
 8000550:	21c0      	movs	r1, #192	@ 0xc0
 8000552:	2002      	movs	r0, #2
 8000554:	f7ff ffce 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xB8);  //Page a 0.
 8000558:	21b8      	movs	r1, #184	@ 0xb8
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff ffca 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x40);  //Adresse Y a 0.      
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	2002      	movs	r0, #2
 8000564:	f7ff ffc6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x3F);  //Display ON.
 8000568:	213f      	movs	r1, #63	@ 0x3f
 800056a:	2002      	movs	r0, #2
 800056c:	f7ff ffc2 	bl	80004f4 <vOutputGLcd>
//Cote droit  
  vOutputGLcd(ADRINSTRRIGHTW, 0x3E);  //Display OFF.
 8000570:	213e      	movs	r1, #62	@ 0x3e
 8000572:	2001      	movs	r0, #1
 8000574:	f7ff ffbe 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xC0);  //Start line.     
 8000578:	21c0      	movs	r1, #192	@ 0xc0
 800057a:	2001      	movs	r0, #1
 800057c:	f7ff ffba 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xB8);  //Page a 0.
 8000580:	21b8      	movs	r1, #184	@ 0xb8
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffb6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x40);  //Adresse Y a 0.      
 8000588:	2140      	movs	r1, #64	@ 0x40
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ffb2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x3F);  //Display ON.
 8000590:	213f      	movs	r1, #63	@ 0x3f
 8000592:	2001      	movs	r0, #1
 8000594:	f7ff ffae 	bl	80004f4 <vOutputGLcd>
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <vClearGLcd>:
//    Equate : Aucun
//    #Define : ADRINSTRRIGHTW, ADRINSTRLEFTW, ADRDATALEFTW, ADRDATARIGHTW
//                                    
//******************************************************************************
void vClearGLcd(uint8_t ucData)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  int i, j;

  for (j=0; j<8; j++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	e02e      	b.n	800060a <vClearGLcd+0x6e>
  {              
    vOutputGLcd(ADRINSTRRIGHTW, (0xB8+j));  //Page                                 
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3b48      	subs	r3, #72	@ 0x48
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff9c 	bl	80004f4 <vOutputGLcd>
    vOutputGLcd(ADRINSTRLEFTW, (0xB8+j));   //Page    
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3b48      	subs	r3, #72	@ 0x48
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ff94 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e007      	b.n	80005e2 <vClearGLcd+0x46>
    {
      vOutputGLcd(ADRDATALEFTW, ucData); 
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4619      	mov	r1, r3
 80005d6:	200a      	movs	r0, #10
 80005d8:	f7ff ff8c 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80005e6:	ddf4      	ble.n	80005d2 <vClearGLcd+0x36>
    }     
    for (i=0; i<64; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e007      	b.n	80005fe <vClearGLcd+0x62>
    {
      vOutputGLcd(ADRDATARIGHTW, ucData); 
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2009      	movs	r0, #9
 80005f4:	f7ff ff7e 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b3f      	cmp	r3, #63	@ 0x3f
 8000602:	ddf4      	ble.n	80005ee <vClearGLcd+0x52>
  for (j=0; j<8; j++)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	3301      	adds	r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	2b07      	cmp	r3, #7
 800060e:	ddcd      	ble.n	80005ac <vClearGLcd+0x10>
    }     
  }     
}   
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <vPutCharGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutCharGLcd(uint8_t ucChar, uint8_t ucLigne, uint8_t ucColonne, uint8_t ucFont)
{      
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
uint8_t ucAdresse; 
int8_t i, iChar; 
uint8_t ucX, ucData;  
  iChar = ucChar - 0x20;                //Choix de la ligne dans le tableau.  
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	3b20      	subs	r3, #32
 800063e:	b2db      	uxtb	r3, r3
 8000640:	733b      	strb	r3, [r7, #12]
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 8000642:	793b      	ldrb	r3, [r7, #4]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d102      	bne.n	800064e <vPutCharGLcd+0x32>
  {
    ucX = (ucColonne * 4);              //Calcul de la position en X.
 8000648:	797b      	ldrb	r3, [r7, #5]
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d107      	bne.n	8000664 <vPutCharGLcd+0x48>
  { 
    ucX = ((ucColonne * 6) + 4);        //Calcul de la position en X.
 8000654:	797b      	ldrb	r3, [r7, #5]
 8000656:	461a      	mov	r2, r3
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	3304      	adds	r3, #4
 8000662:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 7)                      //Si on utilise le font de 3 pixels.
 8000664:	793b      	ldrb	r3, [r7, #4]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d102      	bne.n	8000670 <vPutCharGLcd+0x54>
  {
    ucX = (ucColonne * 8);              //Calcul de la position en X.
 800066a:	797b      	ldrb	r3, [r7, #5]
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	737b      	strb	r3, [r7, #13]
  }                                      
  //Choix du cote de l'ecran    
  if (ucX >= 64) 
 8000670:	7b7b      	ldrb	r3, [r7, #13]
 8000672:	2b3f      	cmp	r3, #63	@ 0x3f
 8000674:	d905      	bls.n	8000682 <vPutCharGLcd+0x66>
  { 
    ucAdresse = ADRDATARIGHTW;
 8000676:	2309      	movs	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]
    ucX = ucX - 64;
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	3b40      	subs	r3, #64	@ 0x40
 800067e:	737b      	strb	r3, [r7, #13]
 8000680:	e001      	b.n	8000686 <vPutCharGLcd+0x6a>
  }  
  else
    ucAdresse = ADRDATALEFTW;     
 8000682:	230a      	movs	r3, #10
 8000684:	73fb      	strb	r3, [r7, #15]
//Position de l'adresse Y.
  ucData = 0x40 | ucX;  
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800068c:	72fb      	strb	r3, [r7, #11]
//  LCDDI = 0;    
  vOutputGLcd((ucAdresse & 0x07), ucData);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	f003 0307 	and.w	r3, r3, #7
 8000694:	b2db      	uxtb	r3, r3
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff2a 	bl	80004f4 <vOutputGLcd>
//Position de la page. 
  ucData = 0xB8 | ucLigne;
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	f063 0347 	orn	r3, r3, #71	@ 0x47
 80006a6:	72fb      	strb	r3, [r7, #11]
  vOutputGLcd((ucAdresse & 0x07), ucData); 
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	7afa      	ldrb	r2, [r7, #11]
 80006b2:	4611      	mov	r1, r2
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff1d 	bl	80004f4 <vOutputGLcd>
//  LCDDI = 1;     
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 80006ba:	793b      	ldrb	r3, [r7, #4]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d121      	bne.n	8000704 <vPutCharGLcd+0xe8>
  {
    for (i = 0; i <= 2; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
 80006c4:	e01a      	b.n	80006fc <vPutCharGLcd+0xe0>
    {    
      ucData = ucFontSystem3x6[iChar][i];
 80006c6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80006ca:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80006ce:	4834      	ldr	r0, [pc, #208]	@ (80007a0 <vPutCharGLcd+0x184>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	4403      	add	r3, r0
 80006d8:	440b      	add	r3, r1
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7afa      	ldrb	r2, [r7, #11]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff02 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 2; i++)
 80006f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73bb      	strb	r3, [r7, #14]
 80006fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000700:	2b02      	cmp	r3, #2
 8000702:	dde0      	ble.n	80006c6 <vPutCharGLcd+0xaa>
    }
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d121      	bne.n	800074e <vPutCharGLcd+0x132>
  { 
    for (i = 0; i <= 4; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	73bb      	strb	r3, [r7, #14]
 800070e:	e01a      	b.n	8000746 <vPutCharGLcd+0x12a>
    {    
      ucData = ucFontSystem5x8[iChar][i];
 8000710:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000714:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000718:	4822      	ldr	r0, [pc, #136]	@ (80007a4 <vPutCharGLcd+0x188>)
 800071a:	4613      	mov	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	4403      	add	r3, r0
 8000722:	440b      	add	r3, r1
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	b2db      	uxtb	r3, r3
 8000730:	7afa      	ldrb	r2, [r7, #11]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fedd 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 4; i++)
 800073a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800074a:	2b04      	cmp	r3, #4
 800074c:	dde0      	ble.n	8000710 <vPutCharGLcd+0xf4>
    } 
  }
  if (ucFont == 7)                      //Si on utilise le font de 7 pixels.
 800074e:	793b      	ldrb	r3, [r7, #4]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d121      	bne.n	8000798 <vPutCharGLcd+0x17c>
  {
    for (i = 0; i <= 6; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	73bb      	strb	r3, [r7, #14]
 8000758:	e01a      	b.n	8000790 <vPutCharGLcd+0x174>
    {    
      ucData = ucFontSystem7x8[iChar][i];
 800075a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800075e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <vPutCharGLcd+0x18c>)
 8000764:	4613      	mov	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4403      	add	r3, r0
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	7afa      	ldrb	r2, [r7, #11]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff feb8 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 6; i++)
 8000784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000794:	2b06      	cmp	r3, #6
 8000796:	dde0      	ble.n	800075a <vPutCharGLcd+0x13e>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	200000c4 	.word	0x200000c4
 80007a8:	200002ac 	.word	0x200002ac

080007ac <vPutStringGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutStringGLcd(uint8_t ucTab[], int8_t iLigneLcd, uint8_t ucFont)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
 80007b8:	4613      	mov	r3, r2
 80007ba:	70bb      	strb	r3, [r7, #2]
  int i; 
  {
     if (ucFont == 3)
 80007bc:	78bb      	ldrb	r3, [r7, #2]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d112      	bne.n	80007e8 <vPutStringGLcd+0x3c>
     {
        for (i = 0; i <= 31; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	e00c      	b.n	80007e2 <vPutStringGLcd+0x36>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 3);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	7818      	ldrb	r0, [r3, #0]
 80007d0:	78f9      	ldrb	r1, [r7, #3]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	f7ff ff20 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 31; i++)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	ddef      	ble.n	80007c8 <vPutStringGLcd+0x1c>
        }
     }
     if (ucFont == 5)
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d112      	bne.n	8000814 <vPutStringGLcd+0x68>
     {
        for (i = 0; i <= 19; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	e00c      	b.n	800080e <vPutStringGLcd+0x62>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 5);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7818      	ldrb	r0, [r3, #0]
 80007fc:	78f9      	ldrb	r1, [r7, #3]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	2305      	movs	r3, #5
 8000804:	f7ff ff0a 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 19; i++)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b13      	cmp	r3, #19
 8000812:	ddef      	ble.n	80007f4 <vPutStringGLcd+0x48>
        }
     } 
     if (ucFont == 7)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b07      	cmp	r3, #7
 8000818:	d112      	bne.n	8000840 <vPutStringGLcd+0x94>
     {
        for (i = 0; i <= 15; i++)
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00c      	b.n	800083a <vPutStringGLcd+0x8e>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 7);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	7818      	ldrb	r0, [r3, #0]
 8000828:	78f9      	ldrb	r1, [r7, #3]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	2307      	movs	r3, #7
 8000830:	f7ff fef4 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 15; i++)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	ddef      	ble.n	8000820 <vPutStringGLcd+0x74>
        }
     }
  }
}  
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <vData_IN>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_IN (void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800084e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <vData_IN+0x28>)
 8000862:	f002 fcc7 	bl	80031f4 <HAL_GPIO_Init>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <vData_OUT>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_OUT (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800087a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800087e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <vData_OUT+0x2c>)
 8000892:	f002 fcaf 	bl	80031f4 <HAL_GPIO_Init>
}
 8000896:	bf00      	nop
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <ucReadIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 	
//******************************************************************************
uint8_t ucReadIO (uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	460b      	mov	r3, r1
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	4613      	mov	r3, r2
 80008b4:	717b      	strb	r3, [r7, #5]
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;  
                                                 //Nom de l'union.
 uint8_t ucLireDataIO;
  
 vData_IN ();                                    //Le port de Data est en 
 80008b6:	f7ff ffc7 	bl	8000848 <vData_IN>
                                                 //entrée. 
 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 80008ba:	797b      	ldrb	r3, [r7, #5]
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <ucReadIO+0x2e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ca:	48bc      	ldr	r0, [pc, #752]	@ (8000bbc <ucReadIO+0x318>)
 80008cc:	f002 fe46 	bl	800355c <HAL_GPIO_WritePin>
 80008d0:	e005      	b.n	80008de <ucReadIO+0x3a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d8:	48b8      	ldr	r0, [pc, #736]	@ (8000bbc <ucReadIO+0x318>)
 80008da:	f002 fe3f 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 80008de:	797b      	ldrb	r3, [r7, #5]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d006      	beq.n	80008f6 <ucReadIO+0x52>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008ee:	48b3      	ldr	r0, [pc, #716]	@ (8000bbc <ucReadIO+0x318>)
 80008f0:	f002 fe34 	bl	800355c <HAL_GPIO_WritePin>
 80008f4:	e005      	b.n	8000902 <ucReadIO+0x5e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fc:	48af      	ldr	r0, [pc, #700]	@ (8000bbc <ucReadIO+0x318>)
 80008fe:	f002 fe2d 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <ucReadIO+0x76>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000912:	48aa      	ldr	r0, [pc, #680]	@ (8000bbc <ucReadIO+0x318>)
 8000914:	f002 fe22 	bl	800355c <HAL_GPIO_WritePin>
 8000918:	e005      	b.n	8000926 <ucReadIO+0x82>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000920:	48a6      	ldr	r0, [pc, #664]	@ (8000bbc <ucReadIO+0x318>)
 8000922:	f002 fe1b 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <ucReadIO+0x9a>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	48a1      	ldr	r0, [pc, #644]	@ (8000bbc <ucReadIO+0x318>)
 8000938:	f002 fe10 	bl	800355c <HAL_GPIO_WritePin>
 800093c:	e005      	b.n	800094a <ucReadIO+0xa6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000944:	489d      	ldr	r0, [pc, #628]	@ (8000bbc <ucReadIO+0x318>)
 8000946:	f002 fe09 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 800094a:	797b      	ldrb	r3, [r7, #5]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	2b00      	cmp	r3, #0
 8000952:	d005      	beq.n	8000960 <ucReadIO+0xbc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2102      	movs	r1, #2
 8000958:	4899      	ldr	r0, [pc, #612]	@ (8000bc0 <ucReadIO+0x31c>)
 800095a:	f002 fdff 	bl	800355c <HAL_GPIO_WritePin>
 800095e:	e004      	b.n	800096a <ucReadIO+0xc6>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	4896      	ldr	r0, [pc, #600]	@ (8000bc0 <ucReadIO+0x31c>)
 8000966:	f002 fdf9 	bl	800355c <HAL_GPIO_WritePin>

//Choix du CS. 
  switch (CSx)                                 
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d84f      	bhi.n	8000a10 <ucReadIO+0x16c>
 8000970:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <ucReadIO+0xd4>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	080009ab 	.word	0x080009ab
 8000980:	080009cd 	.word	0x080009cd
 8000984:	080009ef 	.word	0x080009ef
 {
 case 0 :
   if (Level == 0)
 8000988:	79bb      	ldrb	r3, [r7, #6]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <ucReadIO+0xf8>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000994:	488a      	ldr	r0, [pc, #552]	@ (8000bc0 <ucReadIO+0x31c>)
 8000996:	f002 fde1 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 800099a:	e03a      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009a2:	4887      	ldr	r0, [pc, #540]	@ (8000bc0 <ucReadIO+0x31c>)
 80009a4:	f002 fdda 	bl	800355c <HAL_GPIO_WritePin>
 break;
 80009a8:	e033      	b.n	8000a12 <ucReadIO+0x16e>
  
 case 1 :
   if (Level == 0)
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d106      	bne.n	80009be <ucReadIO+0x11a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b6:	4882      	ldr	r0, [pc, #520]	@ (8000bc0 <ucReadIO+0x31c>)
 80009b8:	f002 fdd0 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 80009bc:	e029      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009c4:	487e      	ldr	r0, [pc, #504]	@ (8000bc0 <ucReadIO+0x31c>)
 80009c6:	f002 fdc9 	bl	800355c <HAL_GPIO_WritePin>
 break;
 80009ca:	e022      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 2 :
   if (Level == 0)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d106      	bne.n	80009e0 <ucReadIO+0x13c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d8:	4879      	ldr	r0, [pc, #484]	@ (8000bc0 <ucReadIO+0x31c>)
 80009da:	f002 fdbf 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 80009de:	e018      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	4876      	ldr	r0, [pc, #472]	@ (8000bc0 <ucReadIO+0x31c>)
 80009e8:	f002 fdb8 	bl	800355c <HAL_GPIO_WritePin>
 break;
 80009ec:	e011      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 3 :
   if (Level == 0)
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ucReadIO+0x15e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4871      	ldr	r0, [pc, #452]	@ (8000bc0 <ucReadIO+0x31c>)
 80009fc:	f002 fdae 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000a00:	e007      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	486d      	ldr	r0, [pc, #436]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a0a:	f002 fda7 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000a0e:	e000      	b.n	8000a12 <ucReadIO+0x16e>
 
 default :
 break;   
 8000a10:	bf00      	nop
 }
 
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_RESET);   //Activer le RD.
 8000a12:	2200      	movs	r2, #0
 8000a14:	2101      	movs	r1, #1
 8000a16:	486a      	ldr	r0, [pc, #424]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a18:	f002 fda0 	bl	800355c <HAL_GPIO_WritePin>
 unData.DataBit.D0 = HAL_GPIO_ReadPin(GPIOE, D0_Pin); //Lire D0.
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4868      	ldr	r0, [pc, #416]	@ (8000bc4 <ucReadIO+0x320>)
 8000a22:	f002 fd83 	bl	800352c <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	11db      	asrs	r3, r3, #7
 8000a2e:	b25a      	sxtb	r2, r3
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	f362 0300 	bfi	r3, r2, #0, #1
 8000a36:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D1 = HAL_GPIO_ReadPin(GPIOE, D1_Pin); //Lire D1.
 8000a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3c:	4861      	ldr	r0, [pc, #388]	@ (8000bc4 <ucReadIO+0x320>)
 8000a3e:	f002 fd75 	bl	800352c <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	01db      	lsls	r3, r3, #7
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	11db      	asrs	r3, r3, #7
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7a3b      	ldrb	r3, [r7, #8]
 8000a4e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a52:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D2 = HAL_GPIO_ReadPin(GPIOE, D2_Pin); //Lire D2.
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	485a      	ldr	r0, [pc, #360]	@ (8000bc4 <ucReadIO+0x320>)
 8000a5a:	f002 fd67 	bl	800352c <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	01db      	lsls	r3, r3, #7
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	11db      	asrs	r3, r3, #7
 8000a66:	b25a      	sxtb	r2, r3
 8000a68:	7a3b      	ldrb	r3, [r7, #8]
 8000a6a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a6e:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D3 = HAL_GPIO_ReadPin(GPIOE, D3_Pin); //Lire D3.
 8000a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a74:	4853      	ldr	r0, [pc, #332]	@ (8000bc4 <ucReadIO+0x320>)
 8000a76:	f002 fd59 	bl	800352c <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	01db      	lsls	r3, r3, #7
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	11db      	asrs	r3, r3, #7
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	7a3b      	ldrb	r3, [r7, #8]
 8000a86:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a8a:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D4 = HAL_GPIO_ReadPin(GPIOE, D4_Pin); //Lire D4.
 8000a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a90:	484c      	ldr	r0, [pc, #304]	@ (8000bc4 <ucReadIO+0x320>)
 8000a92:	f002 fd4b 	bl	800352c <HAL_GPIO_ReadPin>
 8000a96:	4603      	mov	r3, r0
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	11db      	asrs	r3, r3, #7
 8000a9e:	b25a      	sxtb	r2, r3
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	f362 1304 	bfi	r3, r2, #4, #1
 8000aa6:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D5 = HAL_GPIO_ReadPin(GPIOE, D5_Pin); //Lire D5.
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4845      	ldr	r0, [pc, #276]	@ (8000bc4 <ucReadIO+0x320>)
 8000aae:	f002 fd3d 	bl	800352c <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	01db      	lsls	r3, r3, #7
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	11db      	asrs	r3, r3, #7
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	7a3b      	ldrb	r3, [r7, #8]
 8000abe:	f362 1345 	bfi	r3, r2, #5, #1
 8000ac2:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D6 = HAL_GPIO_ReadPin(GPIOE, D6_Pin); //Lire D6.
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	483e      	ldr	r0, [pc, #248]	@ (8000bc4 <ucReadIO+0x320>)
 8000aca:	f002 fd2f 	bl	800352c <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	01db      	lsls	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	11db      	asrs	r3, r3, #7
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	7a3b      	ldrb	r3, [r7, #8]
 8000ada:	f362 1386 	bfi	r3, r2, #6, #1
 8000ade:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D7 = HAL_GPIO_ReadPin(GPIOE, D7_Pin); //Lire D7.
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4837      	ldr	r0, [pc, #220]	@ (8000bc4 <ucReadIO+0x320>)
 8000ae6:	f002 fd21 	bl	800352c <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	01db      	lsls	r3, r3, #7
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	11db      	asrs	r3, r3, #7
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	7a3b      	ldrb	r3, [r7, #8]
 8000af6:	f362 13c7 	bfi	r3, r2, #7, #1
 8000afa:	723b      	strb	r3, [r7, #8]
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_SET);     //Désactiver le RD.
 8000afc:	2201      	movs	r2, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	482f      	ldr	r0, [pc, #188]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b02:	f002 fd2b 	bl	800355c <HAL_GPIO_WritePin>
 
 //Remettre le CS inactif.
 switch (CSx)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d84f      	bhi.n	8000bac <ucReadIO+0x308>
 8000b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <ucReadIO+0x270>)
 8000b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b12:	bf00      	nop
 8000b14:	08000b25 	.word	0x08000b25
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b69 	.word	0x08000b69
 8000b20:	08000b8b 	.word	0x08000b8b
 {
 case 0 :
   if (Level == 0)
 8000b24:	79bb      	ldrb	r3, [r7, #6]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <ucReadIO+0x294>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b30:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b32:	f002 fd13 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000b36:	e03a      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b40:	f002 fd0c 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000b44:	e033      	b.n	8000bae <ucReadIO+0x30a>
  
 case 1 :
   if (Level == 0)
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <ucReadIO+0x2b6>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	481b      	ldr	r0, [pc, #108]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b54:	f002 fd02 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000b58:	e029      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b60:	4817      	ldr	r0, [pc, #92]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b62:	f002 fcfb 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000b66:	e022      	b.n	8000bae <ucReadIO+0x30a>
 
 case 2 :
   if (Level == 0)
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <ucReadIO+0x2d8>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b74:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b76:	f002 fcf1 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000b7a:	e018      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b84:	f002 fcea 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000b88:	e011      	b.n	8000bae <ucReadIO+0x30a>
 
 case 3 :
   if (Level == 0)
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d106      	bne.n	8000b9e <ucReadIO+0x2fa>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	480a      	ldr	r0, [pc, #40]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b98:	f002 fce0 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000b9c:	e007      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <ucReadIO+0x31c>)
 8000ba6:	f002 fcd9 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000baa:	e000      	b.n	8000bae <ucReadIO+0x30a>
  
 default :
 break;   
 8000bac:	bf00      	nop
 }
 ucLireDataIO = unData.ucData;
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	73fb      	strb	r3, [r7, #15]
 return (ucLireDataIO);
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	40020400 	.word	0x40020400
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <vWriteIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vWriteIO(uint8_t ucEcrireDataIO, uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71bb      	strb	r3, [r7, #6]
 8000bde:	460b      	mov	r3, r1
 8000be0:	717b      	strb	r3, [r7, #5]
 8000be2:	4613      	mov	r3, r2
 8000be4:	713b      	strb	r3, [r7, #4]
     int D7 : 1; 
   } DataBit;                                    //Nom du champ de bits.
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;                                        //Nom de l'union.
                                                 
 vData_OUT ();                                   //Le port de Data est en 
 8000be6:	f7ff fe45 	bl	8000874 <vData_OUT>
                                                 //sortie. 
 unData.ucData = ucEcrireDataIO;                 //La donnée dans l'union.
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	733b      	strb	r3, [r7, #12]
 
 //Écrire la donnée dur le bus de données.
 if (unData.DataBit.D0 == 0)
 8000bee:	7b3b      	ldrb	r3, [r7, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <vWriteIO+0x40>
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c00:	48b5      	ldr	r0, [pc, #724]	@ (8000ed8 <vWriteIO+0x310>)
 8000c02:	f002 fcab 	bl	800355c <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <vWriteIO+0x4c>
 else
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	48b2      	ldr	r0, [pc, #712]	@ (8000ed8 <vWriteIO+0x310>)
 8000c10:	f002 fca4 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D1 == 0)
 8000c14:	7b3b      	ldrb	r3, [r7, #12]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <vWriteIO+0x66>
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	48ac      	ldr	r0, [pc, #688]	@ (8000ed8 <vWriteIO+0x310>)
 8000c28:	f002 fc98 	bl	800355c <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <vWriteIO+0x72>
 else
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c34:	48a8      	ldr	r0, [pc, #672]	@ (8000ed8 <vWriteIO+0x310>)
 8000c36:	f002 fc91 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D2 == 0)
 8000c3a:	7b3b      	ldrb	r3, [r7, #12]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <vWriteIO+0x8c>
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c4c:	48a2      	ldr	r0, [pc, #648]	@ (8000ed8 <vWriteIO+0x310>)
 8000c4e:	f002 fc85 	bl	800355c <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <vWriteIO+0x98>
 else
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5a:	489f      	ldr	r0, [pc, #636]	@ (8000ed8 <vWriteIO+0x310>)
 8000c5c:	f002 fc7e 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D3 == 0)
 8000c60:	7b3b      	ldrb	r3, [r7, #12]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <vWriteIO+0xb2>
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c72:	4899      	ldr	r0, [pc, #612]	@ (8000ed8 <vWriteIO+0x310>)
 8000c74:	f002 fc72 	bl	800355c <HAL_GPIO_WritePin>
 8000c78:	e005      	b.n	8000c86 <vWriteIO+0xbe>
 else
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c80:	4895      	ldr	r0, [pc, #596]	@ (8000ed8 <vWriteIO+0x310>)
 8000c82:	f002 fc6b 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D4 == 0)
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <vWriteIO+0xd8>
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	488f      	ldr	r0, [pc, #572]	@ (8000ed8 <vWriteIO+0x310>)
 8000c9a:	f002 fc5f 	bl	800355c <HAL_GPIO_WritePin>
 8000c9e:	e005      	b.n	8000cac <vWriteIO+0xe4>
 else
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca6:	488c      	ldr	r0, [pc, #560]	@ (8000ed8 <vWriteIO+0x310>)
 8000ca8:	f002 fc58 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D5 == 0)
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	f003 0320 	and.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <vWriteIO+0xfe>
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbe:	4886      	ldr	r0, [pc, #536]	@ (8000ed8 <vWriteIO+0x310>)
 8000cc0:	f002 fc4c 	bl	800355c <HAL_GPIO_WritePin>
 8000cc4:	e005      	b.n	8000cd2 <vWriteIO+0x10a>
 else
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4882      	ldr	r0, [pc, #520]	@ (8000ed8 <vWriteIO+0x310>)
 8000cce:	f002 fc45 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D6 == 0)
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <vWriteIO+0x124>
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	487c      	ldr	r0, [pc, #496]	@ (8000ed8 <vWriteIO+0x310>)
 8000ce6:	f002 fc39 	bl	800355c <HAL_GPIO_WritePin>
 8000cea:	e005      	b.n	8000cf8 <vWriteIO+0x130>
 else
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf2:	4879      	ldr	r0, [pc, #484]	@ (8000ed8 <vWriteIO+0x310>)
 8000cf4:	f002 fc32 	bl	800355c <HAL_GPIO_WritePin>
 if (unData.DataBit.D7 == 0)
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <vWriteIO+0x14a>
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d0a:	4873      	ldr	r0, [pc, #460]	@ (8000ed8 <vWriteIO+0x310>)
 8000d0c:	f002 fc26 	bl	800355c <HAL_GPIO_WritePin>
 8000d10:	e005      	b.n	8000d1e <vWriteIO+0x156>
 else
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_SET); 
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d18:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <vWriteIO+0x310>)
 8000d1a:	f002 fc1f 	bl	800355c <HAL_GPIO_WritePin>
 

 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 8000d1e:	793b      	ldrb	r3, [r7, #4]
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <vWriteIO+0x16e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	486b      	ldr	r0, [pc, #428]	@ (8000edc <vWriteIO+0x314>)
 8000d30:	f002 fc14 	bl	800355c <HAL_GPIO_WritePin>
 8000d34:	e005      	b.n	8000d42 <vWriteIO+0x17a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4867      	ldr	r0, [pc, #412]	@ (8000edc <vWriteIO+0x314>)
 8000d3e:	f002 fc0d 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <vWriteIO+0x192>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d52:	4862      	ldr	r0, [pc, #392]	@ (8000edc <vWriteIO+0x314>)
 8000d54:	f002 fc02 	bl	800355c <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <vWriteIO+0x19e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d60:	485e      	ldr	r0, [pc, #376]	@ (8000edc <vWriteIO+0x314>)
 8000d62:	f002 fbfb 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <vWriteIO+0x1b6>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d76:	4859      	ldr	r0, [pc, #356]	@ (8000edc <vWriteIO+0x314>)
 8000d78:	f002 fbf0 	bl	800355c <HAL_GPIO_WritePin>
 8000d7c:	e005      	b.n	8000d8a <vWriteIO+0x1c2>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d84:	4855      	ldr	r0, [pc, #340]	@ (8000edc <vWriteIO+0x314>)
 8000d86:	f002 fbe9 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d006      	beq.n	8000da2 <vWriteIO+0x1da>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9a:	4850      	ldr	r0, [pc, #320]	@ (8000edc <vWriteIO+0x314>)
 8000d9c:	f002 fbde 	bl	800355c <HAL_GPIO_WritePin>
 8000da0:	e005      	b.n	8000dae <vWriteIO+0x1e6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000da8:	484c      	ldr	r0, [pc, #304]	@ (8000edc <vWriteIO+0x314>)
 8000daa:	f002 fbd7 	bl	800355c <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 8000dae:	793b      	ldrb	r3, [r7, #4]
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <vWriteIO+0x1fc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2102      	movs	r1, #2
 8000dbc:	4848      	ldr	r0, [pc, #288]	@ (8000ee0 <vWriteIO+0x318>)
 8000dbe:	f002 fbcd 	bl	800355c <HAL_GPIO_WritePin>
 8000dc2:	e004      	b.n	8000dce <vWriteIO+0x206>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4845      	ldr	r0, [pc, #276]	@ (8000ee0 <vWriteIO+0x318>)
 8000dca:	f002 fbc7 	bl	800355c <HAL_GPIO_WritePin>
 
//Choix du CS.  
 switch (CSx)                                   
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d84f      	bhi.n	8000e74 <vWriteIO+0x2ac>
 8000dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <vWriteIO+0x214>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000e0f 	.word	0x08000e0f
 8000de4:	08000e31 	.word	0x08000e31
 8000de8:	08000e53 	.word	0x08000e53
 {
 case 0 :
   if (Level == 0)
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <vWriteIO+0x238>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df8:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <vWriteIO+0x318>)
 8000dfa:	f002 fbaf 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 8000dfe:	e03a      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e06:	4836      	ldr	r0, [pc, #216]	@ (8000ee0 <vWriteIO+0x318>)
 8000e08:	f002 fba8 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000e0c:	e033      	b.n	8000e76 <vWriteIO+0x2ae>
  
 case 1 :
   if (Level == 0)
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d106      	bne.n	8000e22 <vWriteIO+0x25a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <vWriteIO+0x318>)
 8000e1c:	f002 fb9e 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 8000e20:	e029      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e28:	482d      	ldr	r0, [pc, #180]	@ (8000ee0 <vWriteIO+0x318>)
 8000e2a:	f002 fb97 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000e2e:	e022      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 2 :
   if (Level == 0)
 8000e30:	797b      	ldrb	r3, [r7, #5]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d106      	bne.n	8000e44 <vWriteIO+0x27c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e3c:	4828      	ldr	r0, [pc, #160]	@ (8000ee0 <vWriteIO+0x318>)
 8000e3e:	f002 fb8d 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 8000e42:	e018      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e4a:	4825      	ldr	r0, [pc, #148]	@ (8000ee0 <vWriteIO+0x318>)
 8000e4c:	f002 fb86 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000e50:	e011      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 3 :
   if (Level == 0)
 8000e52:	797b      	ldrb	r3, [r7, #5]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <vWriteIO+0x29e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5e:	4820      	ldr	r0, [pc, #128]	@ (8000ee0 <vWriteIO+0x318>)
 8000e60:	f002 fb7c 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000e64:	e007      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <vWriteIO+0x318>)
 8000e6e:	f002 fb75 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000e72:	e000      	b.n	8000e76 <vWriteIO+0x2ae>
  
 default :
 break;   
 8000e74:	bf00      	nop
 }
 
 //Remettre le CS inactif.
 switch (CSx)
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d855      	bhi.n	8000f28 <vWriteIO+0x360>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <vWriteIO+0x2bc>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000e95 	.word	0x08000e95
 8000e88:	08000eb7 	.word	0x08000eb7
 8000e8c:	08000ee5 	.word	0x08000ee5
 8000e90:	08000f07 	.word	0x08000f07
 {
 case 0 :
   if (Level == 0)
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <vWriteIO+0x2e0>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	480f      	ldr	r0, [pc, #60]	@ (8000ee0 <vWriteIO+0x318>)
 8000ea2:	f002 fb5b 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000ea6:	e040      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <vWriteIO+0x318>)
 8000eb0:	f002 fb54 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000eb4:	e039      	b.n	8000f2a <vWriteIO+0x362>
  
 case 1 :
   if (Level == 0)
 8000eb6:	797b      	ldrb	r3, [r7, #5]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <vWriteIO+0x302>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <vWriteIO+0x318>)
 8000ec4:	f002 fb4a 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000ec8:	e02f      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <vWriteIO+0x318>)
 8000ed2:	f002 fb43 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000ed6:	e028      	b.n	8000f2a <vWriteIO+0x362>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40020400 	.word	0x40020400
 
 case 2 :
   if (Level == 0)
 8000ee4:	797b      	ldrb	r3, [r7, #5]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <vWriteIO+0x330>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <vWriteIO+0x36c>)
 8000ef2:	f002 fb33 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000ef6:	e018      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <vWriteIO+0x36c>)
 8000f00:	f002 fb2c 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000f04:	e011      	b.n	8000f2a <vWriteIO+0x362>
 
 case 3 :
   if (Level == 0)
 8000f06:	797b      	ldrb	r3, [r7, #5]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <vWriteIO+0x352>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <vWriteIO+0x36c>)
 8000f14:	f002 fb22 	bl	800355c <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000f18:	e007      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <vWriteIO+0x36c>)
 8000f22:	f002 fb1b 	bl	800355c <HAL_GPIO_WritePin>
 break;
 8000f26:	e000      	b.n	8000f2a <vWriteIO+0x362>
  
 default :
 break;   
 8000f28:	bf00      	nop
 }
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020400 	.word	0x40020400

08000f38 <Main_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Main_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	piloteTimers_initialise();
 8000f3c:	f000 fed0 	bl	8001ce0 <piloteTimers_initialise>
	serviceBaseDeTemps_initialise();
 8000f40:	f001 fe68 	bl	8002c14 <serviceBaseDeTemps_initialise>

	interfacePCF8574_init();
 8000f44:	f000 fdae 	bl	8001aa4 <interfacePCF8574_init>
	interfaceMoteur_Init();
 8000f48:	f000 fd30 	bl	80019ac <interfaceMoteur_Init>
	interfaceADC_Init();
 8000f4c:	f000 fc26 	bl	800179c <interfaceADC_Init>
	interface_BoutonBleuInit();
 8000f50:	f000 fc80 	bl	8001854 <interface_BoutonBleuInit>
	processusEntreesNum_Init();
 8000f54:	f001 fbb2 	bl	80026bc <processusEntreesNum_Init>
	processusSortiesNum_Init();
 8000f58:	f001 fbce 	bl	80026f8 <processusSortiesNum_Init>
	processusAffichageInit();
 8000f5c:	f001 fdda 	bl	8002b14 <processusAffichageInit>
	processusCentreDeTri_Init();
 8000f60:	f001 fb2c 	bl	80025bc <processusCentreDeTri_Init>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <doNothing>:

void doNothing(void){}
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7a:	f001 fe97 	bl	8002cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7e:	f000 f815 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f82:	f000 f94f 	bl	8001224 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f86:	f000 f8af 	bl	80010e8 <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000f8a:	f009 ff41 	bl	800ae10 <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000f8e:	f000 f877 	bl	8001080 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000f92:	f000 f923 	bl	80011dc <MX_TIM14_Init>
  MX_TIM2_Init();
 8000f96:	f000 f8d5 	bl	8001144 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Main_Init();
 8000f9a:	f7ff ffcd 	bl	8000f38 <Main_Init>

  piloteTimer14_permetLesInterruptions();
 8000f9e:	f000 fe81 	bl	8001ca4 <piloteTimer14_permetLesInterruptions>
  piloteTimer2_permetLesInterruptions();
 8000fa2:	f000 fe93 	bl	8001ccc <piloteTimer2_permetLesInterruptions>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000fa6:	f009 ff59 	bl	800ae5c <MX_USB_HOST_Process>
 8000faa:	e7fc      	b.n	8000fa6 <main+0x30>

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0320 	add.w	r3, r7, #32
 8000fb6:	2230      	movs	r2, #48	@ 0x30
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f00a fade 	bl	800b57c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	f107 030c 	add.w	r3, r7, #12
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	4b28      	ldr	r3, [pc, #160]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	4a27      	ldr	r2, [pc, #156]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe0:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	4b22      	ldr	r3, [pc, #136]	@ (800107c <SystemClock_Config+0xd0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a21      	ldr	r2, [pc, #132]	@ (800107c <SystemClock_Config+0xd0>)
 8000ff6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <SystemClock_Config+0xd0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001008:	2301      	movs	r3, #1
 800100a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800100c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001012:	2302      	movs	r3, #2
 8001014:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001016:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800101c:	2308      	movs	r3, #8
 800101e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001020:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001024:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001026:	2302      	movs	r3, #2
 8001028:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800102a:	2307      	movs	r3, #7
 800102c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102e:	f107 0320 	add.w	r3, r7, #32
 8001032:	4618      	mov	r0, r3
 8001034:	f005 fbd0 	bl	80067d8 <HAL_RCC_OscConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800103e:	f000 f9ff 	bl	8001440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001042:	230f      	movs	r3, #15
 8001044:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001046:	2302      	movs	r3, #2
 8001048:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800104e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001052:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001058:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	2105      	movs	r1, #5
 8001060:	4618      	mov	r0, r3
 8001062:	f005 fe31 	bl	8006cc8 <HAL_RCC_ClockConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800106c:	f000 f9e8 	bl	8001440 <Error_Handler>
  }
}
 8001070:	bf00      	nop
 8001072:	3750      	adds	r7, #80	@ 0x50
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40023800 	.word	0x40023800
 800107c:	40007000 	.word	0x40007000

08001080 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001084:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <MX_CAN1_Init+0x60>)
 8001086:	4a17      	ldr	r2, [pc, #92]	@ (80010e4 <MX_CAN1_Init+0x64>)
 8001088:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <MX_CAN1_Init+0x60>)
 800108c:	2210      	movs	r2, #16
 800108e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001090:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_CAN1_Init+0x60>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001096:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <MX_CAN1_Init+0x60>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800109c:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <MX_CAN1_Init+0x60>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010a8:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80010ae:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010ba:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010bc:	2200      	movs	r2, #0
 80010be:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010c0:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010cc:	4804      	ldr	r0, [pc, #16]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010ce:	f001 fe83 	bl	8002dd8 <HAL_CAN_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80010d8:	f000 f9b2 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200006c4 	.word	0x200006c4
 80010e4:	40006400 	.word	0x40006400

080010e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010ee:	4a13      	ldr	r2, [pc, #76]	@ (800113c <MX_I2C1_Init+0x54>)
 80010f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <MX_I2C1_Init+0x58>)
 80010f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001106:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800110a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <MX_I2C1_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001118:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <MX_I2C1_Init+0x50>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001120:	2200      	movs	r2, #0
 8001122:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001126:	f004 fb5d 	bl	80057e4 <HAL_I2C_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001130:	f000 f986 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200006ec 	.word	0x200006ec
 800113c:	40005400 	.word	0x40005400
 8001140:	000186a0 	.word	0x000186a0

08001144 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800114a:	f107 0308 	add.w	r3, r7, #8
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001158:	463b      	mov	r3, r7
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001160:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001162:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001166:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001168:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <MX_TIM2_Init+0x94>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16799;
 8001174:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001176:	f244 129f 	movw	r2, #16799	@ 0x419f
 800117a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800117c:	4b16      	ldr	r3, [pc, #88]	@ (80011d8 <MX_TIM2_Init+0x94>)
 800117e:	2200      	movs	r2, #0
 8001180:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001182:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001184:	2200      	movs	r2, #0
 8001186:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001188:	4813      	ldr	r0, [pc, #76]	@ (80011d8 <MX_TIM2_Init+0x94>)
 800118a:	f005 ffa9 	bl	80070e0 <HAL_TIM_Base_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001194:	f000 f954 	bl	8001440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001198:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800119c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800119e:	f107 0308 	add.w	r3, r7, #8
 80011a2:	4619      	mov	r1, r3
 80011a4:	480c      	ldr	r0, [pc, #48]	@ (80011d8 <MX_TIM2_Init+0x94>)
 80011a6:	f006 f97a 	bl	800749e <HAL_TIM_ConfigClockSource>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011b0:	f000 f946 	bl	8001440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011b4:	2300      	movs	r3, #0
 80011b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b8:	2300      	movs	r3, #0
 80011ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011bc:	463b      	mov	r3, r7
 80011be:	4619      	mov	r1, r3
 80011c0:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <MX_TIM2_Init+0x94>)
 80011c2:	f006 fb9b 	bl	80078fc <HAL_TIMEx_MasterConfigSynchronization>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011cc:	f000 f938 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000740 	.word	0x20000740

080011dc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80011e0:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_TIM14_Init+0x40>)
 80011e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001220 <MX_TIM14_Init+0x44>)
 80011e4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 2;
 80011e6:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <MX_TIM14_Init+0x40>)
 80011e8:	2202      	movs	r2, #2
 80011ea:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ec:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <MX_TIM14_Init+0x40>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 55999;
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <MX_TIM14_Init+0x40>)
 80011f4:	f64d 22bf 	movw	r2, #55999	@ 0xdabf
 80011f8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <MX_TIM14_Init+0x40>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_TIM14_Init+0x40>)
 8001202:	2200      	movs	r2, #0
 8001204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_TIM14_Init+0x40>)
 8001208:	f005 ff6a 	bl	80070e0 <HAL_TIM_Base_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001212:	f000 f915 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000788 	.word	0x20000788
 8001220:	40002000 	.word	0x40002000

08001224 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08c      	sub	sp, #48	@ 0x30
 8001228:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	61bb      	str	r3, [r7, #24]
 800123e:	4b7a      	ldr	r3, [pc, #488]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a79      	ldr	r2, [pc, #484]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001244:	f043 0310 	orr.w	r3, r3, #16
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b77      	ldr	r3, [pc, #476]	@ (8001428 <MX_GPIO_Init+0x204>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0310 	and.w	r3, r3, #16
 8001252:	61bb      	str	r3, [r7, #24]
 8001254:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	4b73      	ldr	r3, [pc, #460]	@ (8001428 <MX_GPIO_Init+0x204>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a72      	ldr	r2, [pc, #456]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b70      	ldr	r3, [pc, #448]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	4b6c      	ldr	r3, [pc, #432]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a6b      	ldr	r2, [pc, #428]	@ (8001428 <MX_GPIO_Init+0x204>)
 800127c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b69      	ldr	r3, [pc, #420]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b65      	ldr	r3, [pc, #404]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a64      	ldr	r2, [pc, #400]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b62      	ldr	r3, [pc, #392]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	4b5e      	ldr	r3, [pc, #376]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a5d      	ldr	r2, [pc, #372]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	4b57      	ldr	r3, [pc, #348]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a56      	ldr	r2, [pc, #344]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012d0:	f043 0308 	orr.w	r3, r3, #8
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b54      	ldr	r3, [pc, #336]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 80012e2:	2200      	movs	r2, #0
 80012e4:	f64f 7141 	movw	r1, #65345	@ 0xff41
 80012e8:	4850      	ldr	r0, [pc, #320]	@ (800142c <MX_GPIO_Init+0x208>)
 80012ea:	f002 f937 	bl	800355c <HAL_GPIO_WritePin>
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	2101      	movs	r1, #1
 80012f2:	484f      	ldr	r0, [pc, #316]	@ (8001430 <MX_GPIO_Init+0x20c>)
 80012f4:	f002 f932 	bl	800355c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	21e0      	movs	r1, #224	@ 0xe0
 80012fc:	484d      	ldr	r0, [pc, #308]	@ (8001434 <MX_GPIO_Init+0x210>)
 80012fe:	f002 f92d 	bl	800355c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001302:	2200      	movs	r2, #0
 8001304:	f647 0103 	movw	r1, #30723	@ 0x7803
 8001308:	484b      	ldr	r0, [pc, #300]	@ (8001438 <MX_GPIO_Init+0x214>)
 800130a:	f002 f927 	bl	800355c <HAL_GPIO_WritePin>
                          |CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001314:	4849      	ldr	r0, [pc, #292]	@ (800143c <MX_GPIO_Init+0x218>)
 8001316:	f002 f921 	bl	800355c <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TRIAC_CTRL_Pin D0_Pin D1_Pin D2_Pin
                           D3_Pin D4_Pin D5_Pin D6_Pin
                           D7_Pin PHASE_1_Pin */
  GPIO_InitStruct.Pin = TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 800131a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800131e:	61fb      	str	r3, [r7, #28]
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001320:	2301      	movs	r3, #1
 8001322:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4619      	mov	r1, r3
 8001332:	483e      	ldr	r0, [pc, #248]	@ (800142c <MX_GPIO_Init+0x208>)
 8001334:	f001 ff5e 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIAC_EXTI_Pin */
  GPIO_InitStruct.Pin = TRIAC_EXTI_Pin;
 8001338:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800133c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800133e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIAC_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	4838      	ldr	r0, [pc, #224]	@ (8001430 <MX_GPIO_Init+0x20c>)
 8001350:	f001 ff50 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001354:	2301      	movs	r3, #1
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4831      	ldr	r0, [pc, #196]	@ (8001430 <MX_GPIO_Init+0x20c>)
 800136c:	f001 ff42 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_BLEU_Pin */
  GPIO_InitStruct.Pin = BTN_BLEU_Pin;
 8001370:	2301      	movs	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_BLEU_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 031c 	add.w	r3, r7, #28
 8001380:	4619      	mov	r1, r3
 8001382:	482c      	ldr	r0, [pc, #176]	@ (8001434 <MX_GPIO_Init+0x210>)
 8001384:	f001 ff36 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHASE_4_Pin PHASE_2_Pin PHASE_3_Pin */
  GPIO_InitStruct.Pin = PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin;
 8001388:	23e0      	movs	r3, #224	@ 0xe0
 800138a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	4825      	ldr	r0, [pc, #148]	@ (8001434 <MX_GPIO_Init+0x210>)
 80013a0:	f001 ff28 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_Pin A4_Pin CS0_Pin CS1_Pin
                           CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 80013a4:	f647 0303 	movw	r3, #30723	@ 0x7803
 80013a8:	61fb      	str	r3, [r7, #28]
                          |CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	481e      	ldr	r0, [pc, #120]	@ (8001438 <MX_GPIO_Init+0x214>)
 80013be:	f001 ff19 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013c2:	2304      	movs	r3, #4
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 031c 	add.w	r3, r7, #28
 80013d2:	4619      	mov	r1, r3
 80013d4:	4818      	ldr	r0, [pc, #96]	@ (8001438 <MX_GPIO_Init+0x214>)
 80013d6:	f001 ff0d 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80013da:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80013de:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	4619      	mov	r1, r3
 80013f2:	4812      	ldr	r0, [pc, #72]	@ (800143c <MX_GPIO_Init+0x218>)
 80013f4:	f001 fefe 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80013f8:	2320      	movs	r3, #32
 80013fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 031c 	add.w	r3, r7, #28
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	@ (800143c <MX_GPIO_Init+0x218>)
 800140c:	f001 fef2 	bl	80031f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	2028      	movs	r0, #40	@ 0x28
 8001416:	f001 feb6 	bl	8003186 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800141a:	2028      	movs	r0, #40	@ 0x28
 800141c:	f001 fecf 	bl	80031be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001420:	bf00      	nop
 8001422:	3730      	adds	r7, #48	@ 0x30
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	40021000 	.word	0x40021000
 8001430:	40020800 	.word	0x40020800
 8001434:	40020000 	.word	0x40020000
 8001438:	40020400 	.word	0x40020400
 800143c:	40020c00 	.word	0x40020c00

08001440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001444:	b672      	cpsid	i
}
 8001446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <Error_Handler+0x8>

0800144c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <HAL_MspInit+0x4c>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145a:	4a0f      	ldr	r2, [pc, #60]	@ (8001498 <HAL_MspInit+0x4c>)
 800145c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001460:	6453      	str	r3, [r2, #68]	@ 0x44
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <HAL_MspInit+0x4c>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001466:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <HAL_MspInit+0x4c>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	4a08      	ldr	r2, [pc, #32]	@ (8001498 <HAL_MspInit+0x4c>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147c:	6413      	str	r3, [r2, #64]	@ 0x40
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_MspInit+0x4c>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800148a:	2007      	movs	r0, #7
 800148c:	f001 fe70 	bl	8003170 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40023800 	.word	0x40023800

0800149c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	@ 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a19      	ldr	r2, [pc, #100]	@ (8001520 <HAL_CAN_MspInit+0x84>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d12b      	bne.n	8001516 <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a17      	ldr	r2, [pc, #92]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a10      	ldr	r2, [pc, #64]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014e4:	f043 0308 	orr.w	r3, r3, #8
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014f6:	2303      	movs	r3, #3
 80014f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001502:	2303      	movs	r3, #3
 8001504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001506:	2309      	movs	r3, #9
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	@ (8001528 <HAL_CAN_MspInit+0x8c>)
 8001512:	f001 fe6f 	bl	80031f4 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	@ 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40006400 	.word	0x40006400
 8001524:	40023800 	.word	0x40023800
 8001528:	40020c00 	.word	0x40020c00

0800152c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a19      	ldr	r2, [pc, #100]	@ (80015b0 <HAL_I2C_MspInit+0x84>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d12c      	bne.n	80015a8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a17      	ldr	r2, [pc, #92]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800156a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800156e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001570:	2312      	movs	r3, #18
 8001572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001574:	2301      	movs	r3, #1
 8001576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800157c:	2304      	movs	r3, #4
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	480c      	ldr	r0, [pc, #48]	@ (80015b8 <HAL_I2C_MspInit+0x8c>)
 8001588:	f001 fe34 	bl	80031f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001596:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800159a:	6413      	str	r3, [r2, #64]	@ 0x40
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 800159e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015a8:	bf00      	nop
 80015aa:	3728      	adds	r7, #40	@ 0x28
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40005400 	.word	0x40005400
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020400 	.word	0x40020400

080015bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015cc:	d116      	bne.n	80015fc <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	4a19      	ldr	r2, [pc, #100]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015de:	4b17      	ldr	r3, [pc, #92]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	201c      	movs	r0, #28
 80015f0:	f001 fdc9 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f4:	201c      	movs	r0, #28
 80015f6:	f001 fde2 	bl	80031be <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80015fa:	e01a      	b.n	8001632 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM14)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a0f      	ldr	r2, [pc, #60]	@ (8001640 <HAL_TIM_Base_MspInit+0x84>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d115      	bne.n	8001632 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160e:	4a0b      	ldr	r2, [pc, #44]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 8001610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001614:	6413      	str	r3, [r2, #64]	@ 0x40
 8001616:	4b09      	ldr	r3, [pc, #36]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	202d      	movs	r0, #45	@ 0x2d
 8001628:	f001 fdad 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800162c:	202d      	movs	r0, #45	@ 0x2d
 800162e:	f001 fdc6 	bl	80031be <HAL_NVIC_EnableIRQ>
}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40002000 	.word	0x40002000

08001644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <NMI_Handler+0x4>

0800164c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <HardFault_Handler+0x4>

08001654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <MemManage_Handler+0x4>

0800165c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <BusFault_Handler+0x4>

08001664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <UsageFault_Handler+0x4>

0800166c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800167a:	b480      	push	{r7}
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169a:	f001 fb59 	bl	8002d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016a8:	4802      	ldr	r0, [pc, #8]	@ (80016b4 <TIM2_IRQHandler+0x10>)
 80016aa:	f005 fe08 	bl	80072be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000740 	.word	0x20000740

080016b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TRIAC_EXTI_Pin);
 80016bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016c0:	f001 ff66 	bl	8003590 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016cc:	4802      	ldr	r0, [pc, #8]	@ (80016d8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016ce:	f005 fdf6 	bl	80072be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000788 	.word	0x20000788

080016dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016e0:	4802      	ldr	r0, [pc, #8]	@ (80016ec <OTG_FS_IRQHandler+0x10>)
 80016e2:	f002 fa2b 	bl	8003b3c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000bfc 	.word	0x20000bfc

080016f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f8:	4a14      	ldr	r2, [pc, #80]	@ (800174c <_sbrk+0x5c>)
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <_sbrk+0x60>)
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <_sbrk+0x64>)
 800170e:	4a12      	ldr	r2, [pc, #72]	@ (8001758 <_sbrk+0x68>)
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	429a      	cmp	r2, r3
 800171e:	d207      	bcs.n	8001730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001720:	f009 ff44 	bl	800b5ac <__errno>
 8001724:	4603      	mov	r3, r0
 8001726:	220c      	movs	r2, #12
 8001728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800172e:	e009      	b.n	8001744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001736:	4b07      	ldr	r3, [pc, #28]	@ (8001754 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	4a05      	ldr	r2, [pc, #20]	@ (8001754 <_sbrk+0x64>)
 8001740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20020000 	.word	0x20020000
 8001750:	00000400 	.word	0x00000400
 8001754:	200007d0 	.word	0x200007d0
 8001758:	20001128 	.word	0x20001128

0800175c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <SystemInit+0x20>)
 8001762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001766:	4a05      	ldr	r2, [pc, #20]	@ (800177c <SystemInit+0x20>)
 8001768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800176c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <lectureADC>:

//Declaration fonctions privees
void lectureADC(void);

void lectureADC(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	interfaceADC.valeurADC = lectureI2C_10bits(ADDR_ANALOGUE1);
 8001784:	209a      	movs	r0, #154	@ 0x9a
 8001786:	f000 f9d7 	bl	8001b38 <lectureI2C_10bits>
 800178a:	4603      	mov	r3, r0
 800178c:	461a      	mov	r2, r3
 800178e:	4b02      	ldr	r3, [pc, #8]	@ (8001798 <lectureADC+0x18>)
 8001790:	805a      	strh	r2, [r3, #2]
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200007d4 	.word	0x200007d4

0800179c <interfaceADC_Init>:
//variables publiques
INTERFACE_ADC interfaceADC;

//fonctions publiques
void interfaceADC_Init(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREE_ANALOGUE_PHASE] = lectureADC;
 80017a0:	4b03      	ldr	r3, [pc, #12]	@ (80017b0 <interfaceADC_Init+0x14>)
 80017a2:	4a04      	ldr	r2, [pc, #16]	@ (80017b4 <interfaceADC_Init+0x18>)
 80017a4:	609a      	str	r2, [r3, #8]
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	20000800 	.word	0x20000800
 80017b4:	08001781 	.word	0x08001781

080017b8 <interfaceBtnBleu_gere>:
uint16_t compteurAntiRebond;



void interfaceBtnBleu_gere(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
	compteurAvantLecture++;
 80017bc:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	3301      	adds	r3, #1
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	4b20      	ldr	r3, [pc, #128]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017c6:	801a      	strh	r2, [r3, #0]
	if(compteurAvantLecture < COMPTE_MAX_AVANT_LECTURE)
 80017c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	2b09      	cmp	r3, #9
 80017ce:	d931      	bls.n	8001834 <interfaceBtnBleu_gere+0x7c>
	{
		return;
	}
	compteurAvantLecture = 0;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	801a      	strh	r2, [r3, #0]
	if(pilote_BoutonBleu_Lire() == BOUTON_APPUYE)
 80017d6:	f000 f983 	bl	8001ae0 <pilote_BoutonBleu_Lire>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d114      	bne.n	800180a <interfaceBtnBleu_gere+0x52>
	{
		if(compteurAntiRebond == NOMBRE_MIN_LECTURE_PAR_DECISION)
 80017e0:	4b1a      	ldr	r3, [pc, #104]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d027      	beq.n	8001838 <interfaceBtnBleu_gere+0x80>
		{
			return;
		}
		compteurAntiRebond++;
 80017e8:	4b18      	ldr	r3, [pc, #96]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017f2:	801a      	strh	r2, [r3, #0]
		if(compteurAntiRebond < NOMBRE_MIN_LECTURE_PAR_DECISION)
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d91f      	bls.n	800183c <interfaceBtnBleu_gere+0x84>
		{
			return;
		}
		interfaceBtnBleu.etatBouton = BOUTON_APPUYE;
 80017fc:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 80017fe:	2201      	movs	r2, #1
 8001800:	701a      	strb	r2, [r3, #0]
		interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 8001802:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 8001804:	2201      	movs	r2, #1
 8001806:	705a      	strb	r2, [r3, #1]
		return;
 8001808:	e01d      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
	}
	if(compteurAntiRebond == 0)
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d016      	beq.n	8001840 <interfaceBtnBleu_gere+0x88>
	{
		return;
	}
	compteurAntiRebond--;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	3b01      	subs	r3, #1
 8001818:	b29a      	uxth	r2, r3
 800181a:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 800181c:	801a      	strh	r2, [r3, #0]
	if(compteurAntiRebond > 0)
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10e      	bne.n	8001844 <interfaceBtnBleu_gere+0x8c>
	{
		return;
	}
	interfaceBtnBleu.etatBouton = BOUTON_RELACHE;
 8001826:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
	interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 800182c:	4b08      	ldr	r3, [pc, #32]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 800182e:	2201      	movs	r2, #1
 8001830:	705a      	strb	r2, [r3, #1]
 8001832:	e008      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
		return;
 8001834:	bf00      	nop
 8001836:	e006      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
			return;
 8001838:	bf00      	nop
 800183a:	e004      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
			return;
 800183c:	bf00      	nop
 800183e:	e002      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
		return;
 8001840:	bf00      	nop
 8001842:	e000      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
		return;
 8001844:	bf00      	nop
}
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200007d8 	.word	0x200007d8
 800184c:	200007da 	.word	0x200007da
 8001850:	200007dc 	.word	0x200007dc

08001854 <interface_BoutonBleuInit>:
//Variables publiques
INTERFACE_BTN_BLEU interfaceBtnBleu;

//Fonctions publiques
void interface_BoutonBleuInit()
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
	interfaceBtnBleu.information = INFORMATION_TRAITEE;
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <interface_BoutonBleuInit+0x2c>)
 800185a:	2200      	movs	r2, #0
 800185c:	705a      	strb	r2, [r3, #1]
	interfaceBtnBleu.etatBouton = BOUTON_INCONNU;
 800185e:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <interface_BoutonBleuInit+0x2c>)
 8001860:	2202      	movs	r2, #2
 8001862:	701a      	strb	r2, [r3, #0]
	compteurAvantLecture = 0;
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <interface_BoutonBleuInit+0x30>)
 8001866:	2200      	movs	r2, #0
 8001868:	801a      	strh	r2, [r3, #0]
	compteurAntiRebond = 1;
 800186a:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <interface_BoutonBleuInit+0x34>)
 800186c:	2201      	movs	r2, #1
 800186e:	801a      	strh	r2, [r3, #0]

	serviceBaseDeTemps_execute[INTERFACE_BTN_BLEU_PHASE] =
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <interface_BoutonBleuInit+0x38>)
 8001872:	4a07      	ldr	r2, [pc, #28]	@ (8001890 <interface_BoutonBleuInit+0x3c>)
 8001874:	611a      	str	r2, [r3, #16]
			interfaceBtnBleu_gere;
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	200007dc 	.word	0x200007dc
 8001884:	200007d8 	.word	0x200007d8
 8001888:	200007da 	.word	0x200007da
 800188c:	20000800 	.word	0x20000800
 8001890:	080017b9 	.word	0x080017b9

08001894 <controleMoteur>:
		{0,0,0,1},
		{1,0,0,1}
};

void controleMoteur(uint8_t ph1, uint8_t ph2, uint8_t ph3, uint8_t ph4)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4604      	mov	r4, r0
 800189c:	4608      	mov	r0, r1
 800189e:	4611      	mov	r1, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	4623      	mov	r3, r4
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	4603      	mov	r3, r0
 80018a8:	71bb      	strb	r3, [r7, #6]
 80018aa:	460b      	mov	r3, r1
 80018ac:	717b      	strb	r3, [r7, #5]
 80018ae:	4613      	mov	r3, r2
 80018b0:	713b      	strb	r3, [r7, #4]
	ph1 == 1 ? moteurPH1_set() : moteurPH1_reset();
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d102      	bne.n	80018be <controleMoteur+0x2a>
 80018b8:	f000 f980 	bl	8001bbc <moteurPH1_set>
 80018bc:	e001      	b.n	80018c2 <controleMoteur+0x2e>
 80018be:	f000 f989 	bl	8001bd4 <moteurPH1_reset>
	ph2 == 1 ? moteurPH2_set() : moteurPH2_reset();
 80018c2:	79bb      	ldrb	r3, [r7, #6]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d102      	bne.n	80018ce <controleMoteur+0x3a>
 80018c8:	f000 f990 	bl	8001bec <moteurPH2_set>
 80018cc:	e001      	b.n	80018d2 <controleMoteur+0x3e>
 80018ce:	f000 f999 	bl	8001c04 <moteurPH2_reset>
	ph3 == 1 ? moteurPH3_set() : moteurPH3_reset();
 80018d2:	797b      	ldrb	r3, [r7, #5]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d102      	bne.n	80018de <controleMoteur+0x4a>
 80018d8:	f000 f9a0 	bl	8001c1c <moteurPH3_set>
 80018dc:	e001      	b.n	80018e2 <controleMoteur+0x4e>
 80018de:	f000 f9a9 	bl	8001c34 <moteurPH3_reset>
	ph4 == 1 ? moteurPH4_set() : moteurPH4_reset();
 80018e2:	793b      	ldrb	r3, [r7, #4]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d102      	bne.n	80018ee <controleMoteur+0x5a>
 80018e8:	f000 f9b0 	bl	8001c4c <moteurPH4_set>
}
 80018ec:	e001      	b.n	80018f2 <controleMoteur+0x5e>
	ph4 == 1 ? moteurPH4_set() : moteurPH4_reset();
 80018ee:	f000 f9b9 	bl	8001c64 <moteurPH4_reset>
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd90      	pop	{r4, r7, pc}
	...

080018fc <simuleMoteur>:
//si requete processusCentreDeTri -> demarrer moteur
// attente.....
//Remonter jusqua limit switch et arreter

void simuleMoteur(void)
{
 80018fc:	b598      	push	{r3, r4, r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	static int8_t step_index = 0;

	compteurMoteur++;
 8001900:	4b26      	ldr	r3, [pc, #152]	@ (800199c <simuleMoteur+0xa0>)
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	b29a      	uxth	r2, r3
 8001908:	4b24      	ldr	r3, [pc, #144]	@ (800199c <simuleMoteur+0xa0>)
 800190a:	801a      	strh	r2, [r3, #0]

	if (compteurMoteur == interfaceMoteur.vitesseMoteur)
 800190c:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <simuleMoteur+0xa4>)
 800190e:	785b      	ldrb	r3, [r3, #1]
 8001910:	461a      	mov	r2, r3
 8001912:	4b22      	ldr	r3, [pc, #136]	@ (800199c <simuleMoteur+0xa0>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d13d      	bne.n	8001996 <simuleMoteur+0x9a>
	{
		compteurMoteur = 0;
 800191a:	4b20      	ldr	r3, [pc, #128]	@ (800199c <simuleMoteur+0xa0>)
 800191c:	2200      	movs	r2, #0
 800191e:	801a      	strh	r2, [r3, #0]

		step_index += interfaceMoteur.directionMoteur;
 8001920:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <simuleMoteur+0xa4>)
 8001922:	f993 3000 	ldrsb.w	r3, [r3]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	4b1e      	ldr	r3, [pc, #120]	@ (80019a4 <simuleMoteur+0xa8>)
 800192a:	f993 3000 	ldrsb.w	r3, [r3]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	4413      	add	r3, r2
 8001932:	b2db      	uxtb	r3, r3
 8001934:	b25a      	sxtb	r2, r3
 8001936:	4b1b      	ldr	r3, [pc, #108]	@ (80019a4 <simuleMoteur+0xa8>)
 8001938:	701a      	strb	r2, [r3, #0]

		if(step_index > 7) { step_index = 0; }
 800193a:	4b1a      	ldr	r3, [pc, #104]	@ (80019a4 <simuleMoteur+0xa8>)
 800193c:	f993 3000 	ldrsb.w	r3, [r3]
 8001940:	2b07      	cmp	r3, #7
 8001942:	dd02      	ble.n	800194a <simuleMoteur+0x4e>
 8001944:	4b17      	ldr	r3, [pc, #92]	@ (80019a4 <simuleMoteur+0xa8>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
		if(step_index < 0) { step_index = 7; }
 800194a:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <simuleMoteur+0xa8>)
 800194c:	f993 3000 	ldrsb.w	r3, [r3]
 8001950:	2b00      	cmp	r3, #0
 8001952:	da02      	bge.n	800195a <simuleMoteur+0x5e>
 8001954:	4b13      	ldr	r3, [pc, #76]	@ (80019a4 <simuleMoteur+0xa8>)
 8001956:	2207      	movs	r2, #7
 8001958:	701a      	strb	r2, [r3, #0]

		controleMoteur(
 800195a:	4b12      	ldr	r3, [pc, #72]	@ (80019a4 <simuleMoteur+0xa8>)
 800195c:	f993 3000 	ldrsb.w	r3, [r3]
 8001960:	461a      	mov	r2, r3
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <simuleMoteur+0xac>)
 8001964:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
 8001968:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <simuleMoteur+0xa8>)
 800196a:	f993 3000 	ldrsb.w	r3, [r3]
 800196e:	4a0e      	ldr	r2, [pc, #56]	@ (80019a8 <simuleMoteur+0xac>)
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	4413      	add	r3, r2
 8001974:	7859      	ldrb	r1, [r3, #1]
 8001976:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <simuleMoteur+0xa8>)
 8001978:	f993 3000 	ldrsb.w	r3, [r3]
 800197c:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <simuleMoteur+0xac>)
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	789a      	ldrb	r2, [r3, #2]
 8001984:	4b07      	ldr	r3, [pc, #28]	@ (80019a4 <simuleMoteur+0xa8>)
 8001986:	f993 3000 	ldrsb.w	r3, [r3]
 800198a:	4c07      	ldr	r4, [pc, #28]	@ (80019a8 <simuleMoteur+0xac>)
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4423      	add	r3, r4
 8001990:	78db      	ldrb	r3, [r3, #3]
 8001992:	f7ff ff7f 	bl	8001894 <controleMoteur>
				sequence_halfstep[step_index][0],
				sequence_halfstep[step_index][1],
				sequence_halfstep[step_index][2],
				sequence_halfstep[step_index][3]);
	}
}
 8001996:	bf00      	nop
 8001998:	bd98      	pop	{r3, r4, r7, pc}
 800199a:	bf00      	nop
 800199c:	200007de 	.word	0x200007de
 80019a0:	200007e0 	.word	0x200007e0
 80019a4:	200007e3 	.word	0x200007e3
 80019a8:	20000558 	.word	0x20000558

080019ac <interfaceMoteur_Init>:

INTERFACE_MOTEUR interfaceMoteur;

void interfaceMoteur_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	moteurPH1_reset();
 80019b0:	f000 f910 	bl	8001bd4 <moteurPH1_reset>
	moteurPH2_reset();
 80019b4:	f000 f926 	bl	8001c04 <moteurPH2_reset>
	moteurPH3_reset();
 80019b8:	f000 f93c 	bl	8001c34 <moteurPH3_reset>
	moteurPH4_reset();
 80019bc:	f000 f952 	bl	8001c64 <moteurPH4_reset>

	interfaceMoteur.directionMoteur = MONTER;
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <interfaceMoteur_Init+0x30>)
 80019c2:	22ff      	movs	r2, #255	@ 0xff
 80019c4:	701a      	strb	r2, [r3, #0]
	interfaceMoteur.vitesseMoteur = VITESSE_LENT;
 80019c6:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <interfaceMoteur_Init+0x30>)
 80019c8:	2232      	movs	r2, #50	@ 0x32
 80019ca:	705a      	strb	r2, [r3, #1]
	compteurMoteur = 0;
 80019cc:	4b04      	ldr	r3, [pc, #16]	@ (80019e0 <interfaceMoteur_Init+0x34>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	801a      	strh	r2, [r3, #0]
	serviceBaseDeTemps_execute[MOTEUR_PHASE] = simuleMoteur;
 80019d2:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <interfaceMoteur_Init+0x38>)
 80019d4:	4a04      	ldr	r2, [pc, #16]	@ (80019e8 <interfaceMoteur_Init+0x3c>)
 80019d6:	615a      	str	r2, [r3, #20]
}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200007e0 	.word	0x200007e0
 80019e0:	200007de 	.word	0x200007de
 80019e4:	20000800 	.word	0x20000800
 80019e8:	080018fd 	.word	0x080018fd

080019ec <reverseByte>:
#include "interface_PCF8574.h"

uint8_t reverseByte(uint8_t x);

uint8_t reverseByte(uint8_t x)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]
    uint8_t r = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++)
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	e012      	b.n	8001a26 <reverseByte+0x3a>
    {
        r <<= 1;
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	73fb      	strb	r3, [r7, #15]
        r |= (x & 1);
 8001a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	b25a      	sxtb	r2, r3
 8001a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	73fb      	strb	r3, [r7, #15]
        x >>= 1;
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	085b      	lsrs	r3, r3, #1
 8001a1e:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	3301      	adds	r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	2b07      	cmp	r3, #7
 8001a2a:	dde9      	ble.n	8001a00 <reverseByte+0x14>
    }
    return r;
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
	...

08001a3c <lectureEntrees>:

void lectureEntrees(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	uint8_t tempCarte2;

	interfacePCF8574.entreesCarte1 = lectureI2C(ADDR_ENTREE_CARTE1);
 8001a40:	2070      	movs	r0, #112	@ 0x70
 8001a42:	f000 f85d 	bl	8001b00 <lectureI2C>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <lectureEntrees+0x40>)
 8001a4c:	709a      	strb	r2, [r3, #2]
//	tempCarte2 = ~lectureI2C(ADDR_ENTREE_CARTE2);
	interfacePCF8574.entreesCarte2 = reverseByte(~lectureI2C(ADDR_ENTREE_CARTE2));
 8001a4e:	2074      	movs	r0, #116	@ 0x74
 8001a50:	f000 f856 	bl	8001b00 <lectureI2C>
 8001a54:	4603      	mov	r3, r0
 8001a56:	43db      	mvns	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ffc6 	bl	80019ec <reverseByte>
 8001a60:	4603      	mov	r3, r0
 8001a62:	461a      	mov	r2, r3
 8001a64:	4b05      	ldr	r3, [pc, #20]	@ (8001a7c <lectureEntrees+0x40>)
 8001a66:	70da      	strb	r2, [r3, #3]
	interfacePCF8574.entreesCarte3 = ~lectureI2C(ADDR_ENTREE_CARTE3);
 8001a68:	2076      	movs	r0, #118	@ 0x76
 8001a6a:	f000 f849 	bl	8001b00 <lectureI2C>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	43db      	mvns	r3, r3
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	4b01      	ldr	r3, [pc, #4]	@ (8001a7c <lectureEntrees+0x40>)
 8001a76:	711a      	strb	r2, [r3, #4]
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	200007e4 	.word	0x200007e4

08001a80 <ecritureSorties>:

void ecritureSorties(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	ecritureI2C(ADDR_SORTIE_CARTE1, interfacePCF8574.sortiesCarte1);
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <ecritureSorties+0x20>)
 8001a86:	795b      	ldrb	r3, [r3, #5]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	2078      	movs	r0, #120	@ 0x78
 8001a8c:	f000 f87e 	bl	8001b8c <ecritureI2C>
	ecritureI2C(ADDR_SORTIE_CARTE2, interfacePCF8574.sortiesCarte2);
 8001a90:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <ecritureSorties+0x20>)
 8001a92:	799b      	ldrb	r3, [r3, #6]
 8001a94:	4619      	mov	r1, r3
 8001a96:	207a      	movs	r0, #122	@ 0x7a
 8001a98:	f000 f878 	bl	8001b8c <ecritureI2C>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200007e4 	.word	0x200007e4

08001aa4 <interfacePCF8574_init>:
//variables publiques
INTERFACE_PCF8574 interfacePCF8574;

//fonctions publiques
void interfacePCF8574_init(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
	interfacePCF8574.entreesCarte1 = 0x00;
 8001aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	709a      	strb	r2, [r3, #2]
	interfacePCF8574.entreesCarte2 = 0x00;
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	70da      	strb	r2, [r3, #3]
	interfacePCF8574.entreesCarte3 = 0x00;
 8001ab4:	4b09      	ldr	r3, [pc, #36]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	711a      	strb	r2, [r3, #4]

	interfacePCF8574.sortiesCarte1 = 0x00;
 8001aba:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	715a      	strb	r2, [r3, #5]
	interfacePCF8574.sortiesCarte2 = 0x00;
 8001ac0:	4b06      	ldr	r3, [pc, #24]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	719a      	strb	r2, [r3, #6]

	interfacePCF8574.information = INFORMATION_TRAITEE;
 8001ac6:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	701a      	strb	r2, [r3, #0]
	interfacePCF8574.requete = REQUETE_ACTIVE;
 8001acc:	4b03      	ldr	r3, [pc, #12]	@ (8001adc <interfacePCF8574_init+0x38>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	705a      	strb	r2, [r3, #1]
//	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] = lectureEntrees;
//	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] = ecritureSorties;
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	200007e4 	.word	0x200007e4

08001ae0 <pilote_BoutonBleu_Lire>:
#include "main.h"
#include "pilote_BoutonBleu.h"

//Fonctions publiques
uint8_t pilote_BoutonBleu_Lire(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BTN_BLEU_GPIO_Port, BTN_BLEU_Pin) == GPIO_PIN_SET)
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	4805      	ldr	r0, [pc, #20]	@ (8001afc <pilote_BoutonBleu_Lire+0x1c>)
 8001ae8:	f001 fd20 	bl	800352c <HAL_GPIO_ReadPin>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d101      	bne.n	8001af6 <pilote_BoutonBleu_Lire+0x16>
	{
		return BOUTON_APPUYE;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <pilote_BoutonBleu_Lire+0x18>
	}
	else
	{
		return BOUTON_RELACHE;
 8001af6:	2300      	movs	r3, #0
	}
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40020000 	.word	0x40020000

08001b00 <lectureI2C>:

extern I2C_HandleTypeDef hi2c1;


uint8_t lectureI2C(uint8_t adresse)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, &temp, 1, 1) == HAL_OK)
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	b299      	uxth	r1, r3
 8001b0e:	f107 020f 	add.w	r2, r7, #15
 8001b12:	2301      	movs	r3, #1
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	4806      	ldr	r0, [pc, #24]	@ (8001b34 <lectureI2C+0x34>)
 8001b1a:	f004 f8a5 	bl	8005c68 <HAL_I2C_Master_Receive>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d101      	bne.n	8001b28 <lectureI2C+0x28>
	{
		return temp;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	e000      	b.n	8001b2a <lectureI2C+0x2a>
	}
	return 0;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200006ec 	.word	0x200006ec

08001b38 <lectureI2C_10bits>:

uint16_t lectureI2C_10bits(uint8_t adresse)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af02      	add	r7, sp, #8
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[2];
	uint16_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, buffer, 2, 1) == HAL_OK)
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	b299      	uxth	r1, r3
 8001b46:	f107 020c 	add.w	r2, r7, #12
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	9300      	str	r3, [sp, #0]
 8001b4e:	2302      	movs	r3, #2
 8001b50:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <lectureI2C_10bits+0x50>)
 8001b52:	f004 f889 	bl	8005c68 <HAL_I2C_Master_Receive>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10f      	bne.n	8001b7c <lectureI2C_10bits+0x44>
	{
		// Byte 1: [0 0 0 0 D9 D8 D7 D6]
		// Byte 2: [D5 D4 D3 D2 D1 D0 X X]
		temp = ((buffer[0] & 0x0F) << 6) | (buffer[1] >> 2);
 8001b5c:	7b3b      	ldrb	r3, [r7, #12]
 8001b5e:	b21b      	sxth	r3, r3
 8001b60:	019b      	lsls	r3, r3, #6
 8001b62:	b21b      	sxth	r3, r3
 8001b64:	f403 7370 	and.w	r3, r3, #960	@ 0x3c0
 8001b68:	b21a      	sxth	r2, r3
 8001b6a:	7b7b      	ldrb	r3, [r7, #13]
 8001b6c:	089b      	lsrs	r3, r3, #2
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	b21b      	sxth	r3, r3
 8001b72:	4313      	orrs	r3, r2
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	81fb      	strh	r3, [r7, #14]
		return temp;
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	e000      	b.n	8001b7e <lectureI2C_10bits+0x46>
	}
	return 0;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200006ec 	.word	0x200006ec

08001b8c <ecritureI2C>:

void ecritureI2C(uint8_t adresse, uint8_t data)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af02      	add	r7, sp, #8
 8001b92:	4603      	mov	r3, r0
 8001b94:	460a      	mov	r2, r1
 8001b96:	71fb      	strb	r3, [r7, #7]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adresse, &data, 1, 1);
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	b299      	uxth	r1, r3
 8001ba0:	1dba      	adds	r2, r7, #6
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	4803      	ldr	r0, [pc, #12]	@ (8001bb8 <ecritureI2C+0x2c>)
 8001baa:	f003 ff5f 	bl	8005a6c <HAL_I2C_Master_Transmit>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200006ec 	.word	0x200006ec

08001bbc <moteurPH1_set>:
 */
#include "main.h"
#include "pilote_MoteurPH1.h"

void moteurPH1_set(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <moteurPH1_set+0x14>)
 8001bc6:	f001 fcc9 	bl	800355c <HAL_GPIO_WritePin>
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <moteurPH1_reset>:

void moteurPH1_reset(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2101      	movs	r1, #1
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <moteurPH1_reset+0x14>)
 8001bde:	f001 fcbd 	bl	800355c <HAL_GPIO_WritePin>
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <moteurPH2_set>:
 */
#include "main.h"
#include "pilote_MoteurPH2.h"

void moteurPH2_set(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_SET);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	2140      	movs	r1, #64	@ 0x40
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <moteurPH2_set+0x14>)
 8001bf6:	f001 fcb1 	bl	800355c <HAL_GPIO_WritePin>
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40020000 	.word	0x40020000

08001c04 <moteurPH2_reset>:

void moteurPH2_reset(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_RESET);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2140      	movs	r1, #64	@ 0x40
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <moteurPH2_reset+0x14>)
 8001c0e:	f001 fca5 	bl	800355c <HAL_GPIO_WritePin>
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40020000 	.word	0x40020000

08001c1c <moteurPH3_set>:
 */
#include "main.h"
#include "pilote_MoteurPH3.h"

void moteurPH3_set(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_SET);
 8001c20:	2201      	movs	r2, #1
 8001c22:	2180      	movs	r1, #128	@ 0x80
 8001c24:	4802      	ldr	r0, [pc, #8]	@ (8001c30 <moteurPH3_set+0x14>)
 8001c26:	f001 fc99 	bl	800355c <HAL_GPIO_WritePin>
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40020000 	.word	0x40020000

08001c34 <moteurPH3_reset>:

void moteurPH3_reset(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_RESET);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2180      	movs	r1, #128	@ 0x80
 8001c3c:	4802      	ldr	r0, [pc, #8]	@ (8001c48 <moteurPH3_reset+0x14>)
 8001c3e:	f001 fc8d 	bl	800355c <HAL_GPIO_WritePin>
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40020000 	.word	0x40020000

08001c4c <moteurPH4_set>:
 */
#include "main.h"
#include "pilote_MoteurPH4.h"

void moteurPH4_set(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_SET);
 8001c50:	2201      	movs	r2, #1
 8001c52:	2120      	movs	r1, #32
 8001c54:	4802      	ldr	r0, [pc, #8]	@ (8001c60 <moteurPH4_set+0x14>)
 8001c56:	f001 fc81 	bl	800355c <HAL_GPIO_WritePin>
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40020000 	.word	0x40020000

08001c64 <moteurPH4_reset>:

void moteurPH4_reset(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_RESET);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2120      	movs	r1, #32
 8001c6c:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <moteurPH4_reset+0x14>)
 8001c6e:	f001 fc75 	bl	800355c <HAL_GPIO_WritePin>
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40020000 	.word	0x40020000

08001c7c <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a05      	ldr	r2, [pc, #20]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d102      	bne.n	8001c92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4798      	blx	r3
  if(htim == &htim2)
  {
	  //Timer pour detection passage par zero
	  //mettre compteur a 0 lors de passage a zero pour compter 100us
  }
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000788 	.word	0x20000788
 8001ca0:	200007ec 	.word	0x200007ec

08001ca4 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 8001ca8:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <piloteTimer14_permetLesInterruptions+0x10>)
 8001caa:	f005 fa69 	bl	8007180 <HAL_TIM_Base_Start_IT>
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000788 	.word	0x20000788

08001cb8 <piloteTimer14_arreteLesInterruptions>:

void piloteTimer14_arreteLesInterruptions(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim14);
 8001cbc:	4802      	ldr	r0, [pc, #8]	@ (8001cc8 <piloteTimer14_arreteLesInterruptions+0x10>)
 8001cbe:	f005 facf 	bl	8007260 <HAL_TIM_Base_Stop_IT>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000788 	.word	0x20000788

08001ccc <piloteTimer2_permetLesInterruptions>:

void piloteTimer2_permetLesInterruptions(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim2);
 8001cd0:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <piloteTimer2_permetLesInterruptions+0x10>)
 8001cd2:	f005 fa55 	bl	8007180 <HAL_TIM_Base_Start_IT>
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000740 	.word	0x20000740

08001ce0 <piloteTimers_initialise>:

void piloteTimers_initialise(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 8001ce4:	4b03      	ldr	r3, [pc, #12]	@ (8001cf4 <piloteTimers_initialise+0x14>)
 8001ce6:	4a04      	ldr	r2, [pc, #16]	@ (8001cf8 <piloteTimers_initialise+0x18>)
 8001ce8:	601a      	str	r2, [r3, #0]
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	200007ec 	.word	0x200007ec
 8001cf8:	08000f69 	.word	0x08000f69

08001cfc <HAL_GPIO_EXTI_Callback>:
#include "pilote_Timers.h"



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TRIAC_EXTI_Pin)
	{

	}
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
	...

08001d14 <processusCentreModeAttente>:
void processusCentreModeOperation(void);
void processusCentreModeArret(void);
void processusCentreModeErreur(void);

void processusCentreModeAttente(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
	modeCentreTri = ATTENTE;
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <processusCentreModeAttente+0xb0>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
	//faire lecture des entrees pour assurer aucune erreur
	// si erreur -> mode erreur bloquant
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8001d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d112      	bne.n	8001d4c <processusCentreModeAttente+0x38>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55= init
 8001d26:	4b28      	ldr	r3, [pc, #160]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d28:	789b      	ldrb	r3, [r3, #2]
 8001d2a:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d105      	bne.n	8001d3e <processusCentreModeAttente+0x2a>
				|| (interfacePCF8574.entreesCarte2 & ~0x34) != 0) 	//0x30 = init, sauf boutons rouge/vert
 8001d32:	4b25      	ldr	r3, [pc, #148]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d34:	78db      	ldrb	r3, [r3, #3]
 8001d36:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <processusCentreModeAttente+0x38>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8001d3e:	4b22      	ldr	r3, [pc, #136]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001d44:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <processusCentreModeAttente+0xb8>)
 8001d46:	4a22      	ldr	r2, [pc, #136]	@ (8001dd0 <processusCentreModeAttente+0xbc>)
 8001d48:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8001d4a:	e037      	b.n	8001dbc <processusCentreModeAttente+0xa8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8001d4c:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d10e      	bne.n	8001d72 <processusCentreModeAttente+0x5e>
 8001d54:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d56:	78db      	ldrb	r3, [r3, #3]
 8001d58:	095b      	lsrs	r3, r3, #5
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <processusCentreModeAttente+0x5e>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001d64:	4b18      	ldr	r3, [pc, #96]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001d6a:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <processusCentreModeAttente+0xb8>)
 8001d6c:	4a19      	ldr	r2, [pc, #100]	@ (8001dd4 <processusCentreModeAttente+0xc0>)
 8001d6e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8001d70:	e024      	b.n	8001dbc <processusCentreModeAttente+0xa8>
	}

	if (INFO_BTN_BLEU == INFORMATION_DISPONIBLE && BOUTON_BLEU == BOUTON_APPUYE)
 8001d72:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <processusCentreModeAttente+0xc4>)
 8001d74:	785b      	ldrb	r3, [r3, #1]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d10a      	bne.n	8001d90 <processusCentreModeAttente+0x7c>
 8001d7a:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <processusCentreModeAttente+0xc4>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d106      	bne.n	8001d90 <processusCentreModeAttente+0x7c>
	{
		INFO_BTN_BLEU = INFORMATION_TRAITEE;
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <processusCentreModeAttente+0xc4>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	705a      	strb	r2, [r3, #1]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001d88:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <processusCentreModeAttente+0xb8>)
 8001d8a:	4a14      	ldr	r2, [pc, #80]	@ (8001ddc <processusCentreModeAttente+0xc8>)
 8001d8c:	601a      	str	r2, [r3, #0]
				processusCentreModeTest;
		return;
 8001d8e:	e015      	b.n	8001dbc <processusCentreModeAttente+0xa8>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d10e      	bne.n	8001db6 <processusCentreModeAttente+0xa2>
 8001d98:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001d9a:	78db      	ldrb	r3, [r3, #3]
 8001d9c:	091b      	lsrs	r3, r3, #4
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d006      	beq.n	8001db6 <processusCentreModeAttente+0xa2>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001da8:	4b07      	ldr	r3, [pc, #28]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001dae:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <processusCentreModeAttente+0xb8>)
 8001db0:	4a0b      	ldr	r2, [pc, #44]	@ (8001de0 <processusCentreModeAttente+0xcc>)
 8001db2:	601a      	str	r2, [r3, #0]
				processusCentreModeOperation;
		return;
 8001db4:	e002      	b.n	8001dbc <processusCentreModeAttente+0xa8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8001db6:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <processusCentreModeAttente+0xb4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
}
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	200007f0 	.word	0x200007f0
 8001dc8:	200007e4 	.word	0x200007e4
 8001dcc:	20000800 	.word	0x20000800
 8001dd0:	080025b1 	.word	0x080025b1
 8001dd4:	08001de5 	.word	0x08001de5
 8001dd8:	200007dc 	.word	0x200007dc
 8001ddc:	08001ee5 	.word	0x08001ee5
 8001de0:	08002599 	.word	0x08002599

08001de4 <processusCentreModeArret>:

void processusCentreModeArret(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
    static uint16_t timerDoublePress = 0;

    static uint8_t etatStable = BOUTON_RELACHE;      // debounced state
    static uint8_t compteurStabilite = 0;            // debounce counter

    uint8_t etatBrut = BOUTON_VERT;                  // 0 or 1
 8001dea:	4b35      	ldr	r3, [pc, #212]	@ (8001ec0 <processusCentreModeArret+0xdc>)
 8001dec:	78db      	ldrb	r3, [r3, #3]
 8001dee:	091b      	lsrs	r3, r3, #4
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	71fb      	strb	r3, [r7, #7]

    modeCentreTri = ARRET;
 8001df8:	4b32      	ldr	r3, [pc, #200]	@ (8001ec4 <processusCentreModeArret+0xe0>)
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	701a      	strb	r2, [r3, #0]
    interfacePCF8574.information = INFORMATION_TRAITEE;
 8001dfe:	4b30      	ldr	r3, [pc, #192]	@ (8001ec0 <processusCentreModeArret+0xdc>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	701a      	strb	r2, [r3, #0]

    // ---- Debounce ----
    if (etatBrut != etatStable)
 8001e04:	4b30      	ldr	r3, [pc, #192]	@ (8001ec8 <processusCentreModeArret+0xe4>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	79fa      	ldrb	r2, [r7, #7]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d010      	beq.n	8001e30 <processusCentreModeArret+0x4c>
    {
        compteurStabilite++;
 8001e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ecc <processusCentreModeArret+0xe8>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	3301      	adds	r3, #1
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	4b2d      	ldr	r3, [pc, #180]	@ (8001ecc <processusCentreModeArret+0xe8>)
 8001e18:	701a      	strb	r2, [r3, #0]
        if (compteurStabilite >= 3)   // 3 Ã 10ms = 30ms
 8001e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001ecc <processusCentreModeArret+0xe8>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d909      	bls.n	8001e36 <processusCentreModeArret+0x52>
        {
            etatStable = etatBrut;    // accept new stable state
 8001e22:	4a29      	ldr	r2, [pc, #164]	@ (8001ec8 <processusCentreModeArret+0xe4>)
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	7013      	strb	r3, [r2, #0]
            compteurStabilite = 0;
 8001e28:	4b28      	ldr	r3, [pc, #160]	@ (8001ecc <processusCentreModeArret+0xe8>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
 8001e2e:	e002      	b.n	8001e36 <processusCentreModeArret+0x52>
        }
    }
    else
    {
        compteurStabilite = 0;        // stable again
 8001e30:	4b26      	ldr	r3, [pc, #152]	@ (8001ecc <processusCentreModeArret+0xe8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
    }

    // ---- Rising edge detection ----
    static uint8_t ancienEtat = BOUTON_RELACHE;

    if (ancienEtat == BOUTON_RELACHE &&
 8001e36:	4b26      	ldr	r3, [pc, #152]	@ (8001ed0 <processusCentreModeArret+0xec>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d125      	bne.n	8001e8a <processusCentreModeArret+0xa6>
        etatStable == BOUTON_APPUYE)
 8001e3e:	4b22      	ldr	r3, [pc, #136]	@ (8001ec8 <processusCentreModeArret+0xe4>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
    if (ancienEtat == BOUTON_RELACHE &&
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d121      	bne.n	8001e8a <processusCentreModeArret+0xa6>
    {
        // RISING EDGE
        compteurAppuye++;
 8001e46:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001e50:	701a      	strb	r2, [r3, #0]

        if (compteurAppuye == 1)
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d103      	bne.n	8001e62 <processusCentreModeArret+0x7e>
        {
            timerDoublePress = 0;
 8001e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed8 <processusCentreModeArret+0xf4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	801a      	strh	r2, [r3, #0]
 8001e60:	e013      	b.n	8001e8a <processusCentreModeArret+0xa6>
        }
        else if (compteurAppuye == 2 && timerDoublePress < 1000)
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d10f      	bne.n	8001e8a <processusCentreModeArret+0xa6>
 8001e6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed8 <processusCentreModeArret+0xf4>)
 8001e6c:	881b      	ldrh	r3, [r3, #0]
 8001e6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e72:	d20a      	bcs.n	8001e8a <processusCentreModeArret+0xa6>
        {
            serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001e74:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <processusCentreModeArret+0xf8>)
 8001e76:	4a1a      	ldr	r2, [pc, #104]	@ (8001ee0 <processusCentreModeArret+0xfc>)
 8001e78:	601a      	str	r2, [r3, #0]
                    processusCentreModeOperation;

            compteurAppuye = 0;
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
            ancienEtat = etatStable;
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <processusCentreModeArret+0xe4>)
 8001e82:	781a      	ldrb	r2, [r3, #0]
 8001e84:	4b12      	ldr	r3, [pc, #72]	@ (8001ed0 <processusCentreModeArret+0xec>)
 8001e86:	701a      	strb	r2, [r3, #0]
            return;
 8001e88:	e015      	b.n	8001eb6 <processusCentreModeArret+0xd2>
        }
    }

    ancienEtat = etatStable;
 8001e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec8 <processusCentreModeArret+0xe4>)
 8001e8c:	781a      	ldrb	r2, [r3, #0]
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <processusCentreModeArret+0xec>)
 8001e90:	701a      	strb	r2, [r3, #0]

    // ---- Double-press timeout ----
    if (compteurAppuye > 0)
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00d      	beq.n	8001eb6 <processusCentreModeArret+0xd2>
    {
        timerDoublePress += 10;
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed8 <processusCentreModeArret+0xf4>)
 8001e9c:	881b      	ldrh	r3, [r3, #0]
 8001e9e:	330a      	adds	r3, #10
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed8 <processusCentreModeArret+0xf4>)
 8001ea4:	801a      	strh	r2, [r3, #0]
        if (timerDoublePress >= 1000)
 8001ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <processusCentreModeArret+0xf4>)
 8001ea8:	881b      	ldrh	r3, [r3, #0]
 8001eaa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001eae:	d302      	bcc.n	8001eb6 <processusCentreModeArret+0xd2>
            compteurAppuye = 0;
 8001eb0:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <processusCentreModeArret+0xf0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
    }
}
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	200007e4 	.word	0x200007e4
 8001ec4:	200007f0 	.word	0x200007f0
 8001ec8:	200007f1 	.word	0x200007f1
 8001ecc:	200007f2 	.word	0x200007f2
 8001ed0:	200007f3 	.word	0x200007f3
 8001ed4:	200007f4 	.word	0x200007f4
 8001ed8:	200007f6 	.word	0x200007f6
 8001edc:	20000800 	.word	0x20000800
 8001ee0:	08002599 	.word	0x08002599

08001ee4 <processusCentreModeTest>:


void processusCentreModeTest(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
	modeCentreTri = TEST;
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <processusCentreModeTest+0x1c>)
 8001eea:	2204      	movs	r2, #4
 8001eec:	701a      	strb	r2, [r3, #0]
	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001eee:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <processusCentreModeTest+0x20>)
 8001ef0:	4a05      	ldr	r2, [pc, #20]	@ (8001f08 <processusCentreModeTest+0x24>)
 8001ef2:	601a      	str	r2, [r3, #0]
			processusCentreTestEntrees;
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	200007f0 	.word	0x200007f0
 8001f04:	20000800 	.word	0x20000800
 8001f08:	08001f0d 	.word	0x08001f0d

08001f0c <processusCentreTestEntrees>:

void processusCentreTestEntrees(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8001f10:	4b2a      	ldr	r3, [pc, #168]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d112      	bne.n	8001f3e <processusCentreTestEntrees+0x32>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 8001f18:	4b28      	ldr	r3, [pc, #160]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f1a:	789b      	ldrb	r3, [r3, #2]
 8001f1c:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d105      	bne.n	8001f30 <processusCentreTestEntrees+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init, sauf boutons rouge/vert
 8001f24:	4b25      	ldr	r3, [pc, #148]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f26:	78db      	ldrb	r3, [r3, #3]
 8001f28:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <processusCentreTestEntrees+0x32>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8001f30:	4b22      	ldr	r3, [pc, #136]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001f36:	4b22      	ldr	r3, [pc, #136]	@ (8001fc0 <processusCentreTestEntrees+0xb4>)
 8001f38:	4a22      	ldr	r2, [pc, #136]	@ (8001fc4 <processusCentreTestEntrees+0xb8>)
 8001f3a:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8001f3c:	e039      	b.n	8001fb2 <processusCentreTestEntrees+0xa6>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8001f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d10e      	bne.n	8001f64 <processusCentreTestEntrees+0x58>
 8001f46:	4b1d      	ldr	r3, [pc, #116]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f48:	78db      	ldrb	r3, [r3, #3]
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d006      	beq.n	8001f64 <processusCentreTestEntrees+0x58>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001f56:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001f5c:	4b18      	ldr	r3, [pc, #96]	@ (8001fc0 <processusCentreTestEntrees+0xb4>)
 8001f5e:	4a1a      	ldr	r2, [pc, #104]	@ (8001fc8 <processusCentreTestEntrees+0xbc>)
 8001f60:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8001f62:	e026      	b.n	8001fb2 <processusCentreTestEntrees+0xa6>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8001f64:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d11f      	bne.n	8001fac <processusCentreTestEntrees+0xa0>
 8001f6c:	4b13      	ldr	r3, [pc, #76]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f6e:	78db      	ldrb	r3, [r3, #3]
 8001f70:	091b      	lsrs	r3, r3, #4
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d017      	beq.n	8001fac <processusCentreTestEntrees+0xa0>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_ENTREE_SOLE719();
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f8a:	795b      	ldrb	r3, [r3, #5]
 8001f8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4b0a      	ldr	r3, [pc, #40]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f94:	715a      	strb	r2, [r3, #5]
		SET_POUSSOIR_POS_SORTIE_SOLE722();
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001f98:	795b      	ldrb	r3, [r3, #5]
 8001f9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001fa2:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <processusCentreTestEntrees+0xb4>)
 8001fa6:	4a09      	ldr	r2, [pc, #36]	@ (8001fcc <processusCentreTestEntrees+0xc0>)
 8001fa8:	601a      	str	r2, [r3, #0]
				processusCentreTestVerinMagasin;
		return;
 8001faa:	e002      	b.n	8001fb2 <processusCentreTestEntrees+0xa6>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8001fac:	4b03      	ldr	r3, [pc, #12]	@ (8001fbc <processusCentreTestEntrees+0xb0>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
}
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	200007e4 	.word	0x200007e4
 8001fc0:	20000800 	.word	0x20000800
 8001fc4:	080025b1 	.word	0x080025b1
 8001fc8:	08001de5 	.word	0x08001de5
 8001fcc:	08001fd1 	.word	0x08001fd1

08001fd0 <processusCentreTestVerinMagasin>:

void processusCentreTestVerinMagasin(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
	static uint16_t compteurVerin = 0;

	compteurVerin++;
 8001fd4:	4b43      	ldr	r3, [pc, #268]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	4b41      	ldr	r3, [pc, #260]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 8001fde:	801a      	strh	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8001fe0:	4b41      	ldr	r3, [pc, #260]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d115      	bne.n	8002014 <processusCentreTestVerinMagasin+0x44>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x95 = init, sauf poussoir = sortie
 8001fe8:	4b3f      	ldr	r3, [pc, #252]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8001fea:	789b      	ldrb	r3, [r3, #2]
 8001fec:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d105      	bne.n	8002000 <processusCentreTestVerinMagasin+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert
 8001ff4:	4b3c      	ldr	r3, [pc, #240]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8001ff6:	78db      	ldrb	r3, [r3, #3]
 8001ff8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d009      	beq.n	8002014 <processusCentreTestVerinMagasin+0x44>
		{
			compteurVerin = 0; // reset pour prochain test
 8002000:	4b38      	ldr	r3, [pc, #224]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 8002002:	2200      	movs	r2, #0
 8002004:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002006:	4b38      	ldr	r3, [pc, #224]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800200c:	4b37      	ldr	r3, [pc, #220]	@ (80020ec <processusCentreTestVerinMagasin+0x11c>)
 800200e:	4a38      	ldr	r2, [pc, #224]	@ (80020f0 <processusCentreTestVerinMagasin+0x120>)
 8002010:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002012:	e063      	b.n	80020dc <processusCentreTestVerinMagasin+0x10c>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002014:	4b34      	ldr	r3, [pc, #208]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d122      	bne.n	8002062 <processusCentreTestVerinMagasin+0x92>
 800201c:	4b32      	ldr	r3, [pc, #200]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800201e:	78db      	ldrb	r3, [r3, #3]
 8002020:	095b      	lsrs	r3, r3, #5
 8002022:	b2db      	uxtb	r3, r3
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01a      	beq.n	8002062 <processusCentreTestVerinMagasin+0x92>
	{
		compteurVerin = 0; // reset pour prochain test
 800202c:	4b2d      	ldr	r3, [pc, #180]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 800202e:	2200      	movs	r2, #0
 8002030:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002032:	4b2d      	ldr	r3, [pc, #180]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002034:	2200      	movs	r2, #0
 8002036:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002038:	4b2b      	ldr	r3, [pc, #172]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800203a:	2201      	movs	r2, #1
 800203c:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE722();
 800203e:	4b2a      	ldr	r3, [pc, #168]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002040:	795b      	ldrb	r3, [r3, #5]
 8002042:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002046:	b2da      	uxtb	r2, r3
 8002048:	4b27      	ldr	r3, [pc, #156]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800204a:	715a      	strb	r2, [r3, #5]
		SET_POUSSOIR_POS_ENTREE_SOLE719();
 800204c:	4b26      	ldr	r3, [pc, #152]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800204e:	795b      	ldrb	r3, [r3, #5]
 8002050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002054:	b2da      	uxtb	r2, r3
 8002056:	4b24      	ldr	r3, [pc, #144]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002058:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800205a:	4b24      	ldr	r3, [pc, #144]	@ (80020ec <processusCentreTestVerinMagasin+0x11c>)
 800205c:	4a25      	ldr	r2, [pc, #148]	@ (80020f4 <processusCentreTestVerinMagasin+0x124>)
 800205e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002060:	e03c      	b.n	80020dc <processusCentreTestVerinMagasin+0x10c>
	}

	if (compteurVerin == TEMPS_MAXIMUM)
 8002062:	4b20      	ldr	r3, [pc, #128]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 8002064:	881b      	ldrh	r3, [r3, #0]
 8002066:	2bfa      	cmp	r3, #250	@ 0xfa
 8002068:	d10e      	bne.n	8002088 <processusCentreTestVerinMagasin+0xb8>
	{
		CLEAR_POUSSOIR_POS_SORTIE_SOLE722();
 800206a:	4b1f      	ldr	r3, [pc, #124]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800206c:	795b      	ldrb	r3, [r3, #5]
 800206e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002072:	b2da      	uxtb	r2, r3
 8002074:	4b1c      	ldr	r3, [pc, #112]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002076:	715a      	strb	r2, [r3, #5]
		SET_POUSSOIR_POS_ENTREE_SOLE719();
 8002078:	4b1b      	ldr	r3, [pc, #108]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800207a:	795b      	ldrb	r3, [r3, #5]
 800207c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b19      	ldr	r3, [pc, #100]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002084:	715a      	strb	r2, [r3, #5]
		return;
 8002086:	e029      	b.n	80020dc <processusCentreTestVerinMagasin+0x10c>
	}

	if (compteurVerin > TEMPS_MAXIMUM)
 8002088:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	2bfa      	cmp	r3, #250	@ 0xfa
 800208e:	d922      	bls.n	80020d6 <processusCentreTestVerinMagasin+0x106>
	{
		if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002090:	4b15      	ldr	r3, [pc, #84]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d11e      	bne.n	80020d6 <processusCentreTestVerinMagasin+0x106>
 8002098:	4b13      	ldr	r3, [pc, #76]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 800209a:	78db      	ldrb	r3, [r3, #3]
 800209c:	091b      	lsrs	r3, r3, #4
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d016      	beq.n	80020d6 <processusCentreTestVerinMagasin+0x106>
		{
			compteurVerin = 0; // reset pour prochain test
 80020a8:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <processusCentreTestVerinMagasin+0x114>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.requete = REQUETE_ACTIVE;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	705a      	strb	r2, [r3, #1]
			SET_ELEV_HAUT_SOLE716();
 80020b4:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 80020b6:	795b      	ldrb	r3, [r3, #5]
 80020b8:	f023 0320 	bic.w	r3, r3, #32
 80020bc:	b2da      	uxtb	r2, r3
 80020be:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 80020c0:	715a      	strb	r2, [r3, #5]
			CLEAR_ELEV_BAS_SOLE713();
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 80020c4:	795b      	ldrb	r3, [r3, #5]
 80020c6:	f043 0310 	orr.w	r3, r3, #16
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 80020ce:	715a      	strb	r2, [r3, #5]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80020d0:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <processusCentreTestVerinMagasin+0x11c>)
 80020d2:	4a09      	ldr	r2, [pc, #36]	@ (80020f8 <processusCentreTestVerinMagasin+0x128>)
 80020d4:	601a      	str	r2, [r3, #0]
					processusCentreTestElevateur;
		}
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80020d6:	4b04      	ldr	r3, [pc, #16]	@ (80020e8 <processusCentreTestVerinMagasin+0x118>)
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]
}
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	200007f8 	.word	0x200007f8
 80020e8:	200007e4 	.word	0x200007e4
 80020ec:	20000800 	.word	0x20000800
 80020f0:	080025b1 	.word	0x080025b1
 80020f4:	08001de5 	.word	0x08001de5
 80020f8:	080020fd 	.word	0x080020fd

080020fc <processusCentreTestElevateur>:

void processusCentreTestElevateur(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
	static uint16_t compteurElevateur = 0;

	compteurElevateur++;
 8002100:	4b33      	ldr	r3, [pc, #204]	@ (80021d0 <processusCentreTestElevateur+0xd4>)
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	3301      	adds	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	4b31      	ldr	r3, [pc, #196]	@ (80021d0 <processusCentreTestElevateur+0xd4>)
 800210a:	801a      	strh	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 800210c:	4b31      	ldr	r3, [pc, #196]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d115      	bne.n	8002140 <processusCentreTestElevateur+0x44>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x75 = init, sauf elevateur = haut
 8002114:	4b2f      	ldr	r3, [pc, #188]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002116:	789b      	ldrb	r3, [r3, #2]
 8002118:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 800211c:	2b00      	cmp	r3, #0
 800211e:	d105      	bne.n	800212c <processusCentreTestElevateur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert
 8002120:	4b2c      	ldr	r3, [pc, #176]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002122:	78db      	ldrb	r3, [r3, #3]
 8002124:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002128:	2b00      	cmp	r3, #0
 800212a:	d009      	beq.n	8002140 <processusCentreTestElevateur+0x44>
		{
			compteurElevateur = 0; // reset prochain test
 800212c:	4b28      	ldr	r3, [pc, #160]	@ (80021d0 <processusCentreTestElevateur+0xd4>)
 800212e:	2200      	movs	r2, #0
 8002130:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002132:	4b28      	ldr	r3, [pc, #160]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002134:	2200      	movs	r2, #0
 8002136:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002138:	4b27      	ldr	r3, [pc, #156]	@ (80021d8 <processusCentreTestElevateur+0xdc>)
 800213a:	4a28      	ldr	r2, [pc, #160]	@ (80021dc <processusCentreTestElevateur+0xe0>)
 800213c:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 800213e:	e043      	b.n	80021c8 <processusCentreTestElevateur+0xcc>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002140:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d111      	bne.n	800216c <processusCentreTestElevateur+0x70>
 8002148:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 800214a:	78db      	ldrb	r3, [r3, #3]
 800214c:	095b      	lsrs	r3, r3, #5
 800214e:	b2db      	uxtb	r3, r3
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b00      	cmp	r3, #0
 8002156:	d009      	beq.n	800216c <processusCentreTestElevateur+0x70>
	{
		compteurElevateur = 0; // reset prochain test
 8002158:	4b1d      	ldr	r3, [pc, #116]	@ (80021d0 <processusCentreTestElevateur+0xd4>)
 800215a:	2200      	movs	r2, #0
 800215c:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800215e:	4b1d      	ldr	r3, [pc, #116]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002160:	2200      	movs	r2, #0
 8002162:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002164:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <processusCentreTestElevateur+0xdc>)
 8002166:	4a1e      	ldr	r2, [pc, #120]	@ (80021e0 <processusCentreTestElevateur+0xe4>)
 8002168:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800216a:	e02d      	b.n	80021c8 <processusCentreTestElevateur+0xcc>
	}

	if (compteurElevateur >= TEMPS_MAXIMUM && ELEVATEUR_HAUT != 0)
 800216c:	4b18      	ldr	r3, [pc, #96]	@ (80021d0 <processusCentreTestElevateur+0xd4>)
 800216e:	881b      	ldrh	r3, [r3, #0]
 8002170:	2bf9      	cmp	r3, #249	@ 0xf9
 8002172:	d926      	bls.n	80021c2 <processusCentreTestElevateur+0xc6>
 8002174:	4b17      	ldr	r3, [pc, #92]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002176:	789b      	ldrb	r3, [r3, #2]
 8002178:	095b      	lsrs	r3, r3, #5
 800217a:	b2db      	uxtb	r3, r3
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b00      	cmp	r3, #0
 8002182:	d01e      	beq.n	80021c2 <processusCentreTestElevateur+0xc6>
	{
		compteurElevateur = 0; // reset prochain test
 8002184:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <processusCentreTestElevateur+0xd4>)
 8002186:	2200      	movs	r2, #0
 8002188:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800218a:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 800218c:	2201      	movs	r2, #1
 800218e:	705a      	strb	r2, [r3, #1]
		CLEAR_ELEV_HAUT_SOLE716();
 8002190:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 8002192:	795b      	ldrb	r3, [r3, #5]
 8002194:	f043 0320 	orr.w	r3, r3, #32
 8002198:	b2da      	uxtb	r2, r3
 800219a:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 800219c:	715a      	strb	r2, [r3, #5]
		SET_ELEV_BAS_SOLE713();
 800219e:	4b0d      	ldr	r3, [pc, #52]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 80021a0:	795b      	ldrb	r3, [r3, #5]
 80021a2:	f023 0310 	bic.w	r3, r3, #16
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	4b0a      	ldr	r3, [pc, #40]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 80021aa:	715a      	strb	r2, [r3, #5]
		SET_RELAIS_MOTEUR_CONVOYEUR();
 80021ac:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 80021ae:	799b      	ldrb	r3, [r3, #6]
 80021b0:	f023 0302 	bic.w	r3, r3, #2
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4b07      	ldr	r3, [pc, #28]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 80021b8:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80021ba:	4b07      	ldr	r3, [pc, #28]	@ (80021d8 <processusCentreTestElevateur+0xdc>)
 80021bc:	4a09      	ldr	r2, [pc, #36]	@ (80021e4 <processusCentreTestElevateur+0xe8>)
 80021be:	601a      	str	r2, [r3, #0]
				processusCentreTestConvoyeur;
		return;
 80021c0:	e002      	b.n	80021c8 <processusCentreTestElevateur+0xcc>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80021c2:	4b04      	ldr	r3, [pc, #16]	@ (80021d4 <processusCentreTestElevateur+0xd8>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
}
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	200007fa 	.word	0x200007fa
 80021d4:	200007e4 	.word	0x200007e4
 80021d8:	20000800 	.word	0x20000800
 80021dc:	080025b1 	.word	0x080025b1
 80021e0:	08001de5 	.word	0x08001de5
 80021e4:	080021e9 	.word	0x080021e9

080021e8 <processusCentreTestConvoyeur>:

void processusCentreTestConvoyeur(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80021ec:	4b2f      	ldr	r3, [pc, #188]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d112      	bne.n	800221a <processusCentreTestConvoyeur+0x32>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x75 = init, convoyeur pas de sortie; suppose que temps elevateur = haut trop grand pour
 80021f4:	4b2d      	ldr	r3, [pc, #180]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 80021f6:	789b      	ldrb	r3, [r3, #2]
 80021f8:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d105      	bne.n	800220c <processusCentreTestConvoyeur+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert|  detecter avant prochaine phase
 8002200:	4b2a      	ldr	r3, [pc, #168]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002202:	78db      	ldrb	r3, [r3, #3]
 8002204:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002208:	2b00      	cmp	r3, #0
 800220a:	d006      	beq.n	800221a <processusCentreTestConvoyeur+0x32>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800220c:	4b27      	ldr	r3, [pc, #156]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002212:	4b27      	ldr	r3, [pc, #156]	@ (80022b0 <processusCentreTestConvoyeur+0xc8>)
 8002214:	4a27      	ldr	r2, [pc, #156]	@ (80022b4 <processusCentreTestConvoyeur+0xcc>)
 8002216:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002218:	e043      	b.n	80022a2 <processusCentreTestConvoyeur+0xba>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 800221a:	4b24      	ldr	r3, [pc, #144]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d118      	bne.n	8002254 <processusCentreTestConvoyeur+0x6c>
 8002222:	4b22      	ldr	r3, [pc, #136]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002224:	78db      	ldrb	r3, [r3, #3]
 8002226:	095b      	lsrs	r3, r3, #5
 8002228:	b2db      	uxtb	r3, r3
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d010      	beq.n	8002254 <processusCentreTestConvoyeur+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002232:	4b1e      	ldr	r3, [pc, #120]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002234:	2200      	movs	r2, #0
 8002236:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002238:	4b1c      	ldr	r3, [pc, #112]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800223a:	2201      	movs	r2, #1
 800223c:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 800223e:	4b1b      	ldr	r3, [pc, #108]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002240:	799b      	ldrb	r3, [r3, #6]
 8002242:	f043 0302 	orr.w	r3, r3, #2
 8002246:	b2da      	uxtb	r2, r3
 8002248:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800224a:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800224c:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <processusCentreTestConvoyeur+0xc8>)
 800224e:	4a1a      	ldr	r2, [pc, #104]	@ (80022b8 <processusCentreTestConvoyeur+0xd0>)
 8002250:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002252:	e026      	b.n	80022a2 <processusCentreTestConvoyeur+0xba>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002254:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d11f      	bne.n	800229c <processusCentreTestConvoyeur+0xb4>
 800225c:	4b13      	ldr	r3, [pc, #76]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800225e:	78db      	ldrb	r3, [r3, #3]
 8002260:	091b      	lsrs	r3, r3, #4
 8002262:	b2db      	uxtb	r3, r3
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	d017      	beq.n	800229c <processusCentreTestConvoyeur+0xb4>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800226c:	4b0f      	ldr	r3, [pc, #60]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002274:	2201      	movs	r2, #1
 8002276:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8002278:	4b0c      	ldr	r3, [pc, #48]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800227a:	799b      	ldrb	r3, [r3, #6]
 800227c:	f043 0302 	orr.w	r3, r3, #2
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4b0a      	ldr	r3, [pc, #40]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002284:	719a      	strb	r2, [r3, #6]
		SET_EJECT_POS_SORTIE_SOLE725();
 8002286:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002288:	799b      	ldrb	r3, [r3, #6]
 800228a:	f023 0301 	bic.w	r3, r3, #1
 800228e:	b2da      	uxtb	r2, r3
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 8002292:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <processusCentreTestConvoyeur+0xc8>)
 8002296:	4a09      	ldr	r2, [pc, #36]	@ (80022bc <processusCentreTestConvoyeur+0xd4>)
 8002298:	601a      	str	r2, [r3, #0]
				processusCentreTestEjecteur;
		return;
 800229a:	e002      	b.n	80022a2 <processusCentreTestConvoyeur+0xba>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 800229c:	4b03      	ldr	r3, [pc, #12]	@ (80022ac <processusCentreTestConvoyeur+0xc4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	701a      	strb	r2, [r3, #0]
}
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	200007e4 	.word	0x200007e4
 80022b0:	20000800 	.word	0x20000800
 80022b4:	080025b1 	.word	0x080025b1
 80022b8:	08001de5 	.word	0x08001de5
 80022bc:	080022c1 	.word	0x080022c1

080022c0 <processusCentreTestEjecteur>:

void processusCentreTestEjecteur(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
	static uint16_t compteurEjecteur = 0;

	compteurEjecteur++;
 80022c4:	4b36      	ldr	r3, [pc, #216]	@ (80023a0 <processusCentreTestEjecteur+0xe0>)
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	3301      	adds	r3, #1
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	4b34      	ldr	r3, [pc, #208]	@ (80023a0 <processusCentreTestEjecteur+0xe0>)
 80022ce:	801a      	strh	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80022d0:	4b34      	ldr	r3, [pc, #208]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d115      	bne.n	8002304 <processusCentreTestEjecteur+0x44>
	{		//CHANGER POUR VRAI TEST -> 0x59??
		if ((interfacePCF8574.entreesCarte1 & ~0x5D) != 0			//0x59 = init, sauf ejecteur = sortie
 80022d8:	4b32      	ldr	r3, [pc, #200]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 80022da:	789b      	ldrb	r3, [r3, #2]
 80022dc:	f023 035d 	bic.w	r3, r3, #93	@ 0x5d
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d105      	bne.n	80022f0 <processusCentreTestEjecteur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert
 80022e4:	4b2f      	ldr	r3, [pc, #188]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 80022e6:	78db      	ldrb	r3, [r3, #3]
 80022e8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d009      	beq.n	8002304 <processusCentreTestEjecteur+0x44>
		{
			compteurEjecteur = 0; // reset prochain test
 80022f0:	4b2b      	ldr	r3, [pc, #172]	@ (80023a0 <processusCentreTestEjecteur+0xe0>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80022f6:	4b2b      	ldr	r3, [pc, #172]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80022fc:	4b2a      	ldr	r3, [pc, #168]	@ (80023a8 <processusCentreTestEjecteur+0xe8>)
 80022fe:	4a2b      	ldr	r2, [pc, #172]	@ (80023ac <processusCentreTestEjecteur+0xec>)
 8002300:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002302:	e049      	b.n	8002398 <processusCentreTestEjecteur+0xd8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002304:	4b27      	ldr	r3, [pc, #156]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d11b      	bne.n	8002344 <processusCentreTestEjecteur+0x84>
 800230c:	4b25      	ldr	r3, [pc, #148]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800230e:	78db      	ldrb	r3, [r3, #3]
 8002310:	095b      	lsrs	r3, r3, #5
 8002312:	b2db      	uxtb	r3, r3
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	2b00      	cmp	r3, #0
 800231a:	d013      	beq.n	8002344 <processusCentreTestEjecteur+0x84>
	{
		compteurEjecteur = 0; // reset prochain test
 800231c:	4b20      	ldr	r3, [pc, #128]	@ (80023a0 <processusCentreTestEjecteur+0xe0>)
 800231e:	2200      	movs	r2, #0
 8002320:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002322:	4b20      	ldr	r3, [pc, #128]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002328:	4b1e      	ldr	r3, [pc, #120]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800232a:	2201      	movs	r2, #1
 800232c:	705a      	strb	r2, [r3, #1]
		CLEAR_EJECT_POS_SORTIE_SOLE725();
 800232e:	4b1d      	ldr	r3, [pc, #116]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002330:	799b      	ldrb	r3, [r3, #6]
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	b2da      	uxtb	r2, r3
 8002338:	4b1a      	ldr	r3, [pc, #104]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800233a:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800233c:	4b1a      	ldr	r3, [pc, #104]	@ (80023a8 <processusCentreTestEjecteur+0xe8>)
 800233e:	4a1c      	ldr	r2, [pc, #112]	@ (80023b0 <processusCentreTestEjecteur+0xf0>)
 8002340:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002342:	e029      	b.n	8002398 <processusCentreTestEjecteur+0xd8>
	}

	if (compteurEjecteur >= TEMPS_MAXIMUM && EJECT_POS_SORTIE != 0)
 8002344:	4b16      	ldr	r3, [pc, #88]	@ (80023a0 <processusCentreTestEjecteur+0xe0>)
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	2bf9      	cmp	r3, #249	@ 0xf9
 800234a:	d922      	bls.n	8002392 <processusCentreTestEjecteur+0xd2>
 800234c:	4b15      	ldr	r3, [pc, #84]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800234e:	789b      	ldrb	r3, [r3, #2]
 8002350:	08db      	lsrs	r3, r3, #3
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b00      	cmp	r3, #0
 800235a:	d01a      	beq.n	8002392 <processusCentreTestEjecteur+0xd2>
	{
		compteurEjecteur = 0; // reset prochain test
 800235c:	4b10      	ldr	r3, [pc, #64]	@ (80023a0 <processusCentreTestEjecteur+0xe0>)
 800235e:	2200      	movs	r2, #0
 8002360:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002362:	4b10      	ldr	r3, [pc, #64]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002368:	4b0e      	ldr	r3, [pc, #56]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800236a:	2201      	movs	r2, #1
 800236c:	705a      	strb	r2, [r3, #1]
		CLEAR_EJECT_POS_SORTIE_SOLE725();
 800236e:	4b0d      	ldr	r3, [pc, #52]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002370:	799b      	ldrb	r3, [r3, #6]
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	b2da      	uxtb	r2, r3
 8002378:	4b0a      	ldr	r3, [pc, #40]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800237a:	719a      	strb	r2, [r3, #6]
		SET_VACCUM_SOLE710();
 800237c:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 800237e:	795b      	ldrb	r3, [r3, #5]
 8002380:	f023 0308 	bic.w	r3, r3, #8
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b07      	ldr	r3, [pc, #28]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002388:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800238a:	4b07      	ldr	r3, [pc, #28]	@ (80023a8 <processusCentreTestEjecteur+0xe8>)
 800238c:	4a09      	ldr	r2, [pc, #36]	@ (80023b4 <processusCentreTestEjecteur+0xf4>)
 800238e:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseVaccum;
		return;
 8002390:	e002      	b.n	8002398 <processusCentreTestEjecteur+0xd8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002392:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <processusCentreTestEjecteur+0xe4>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
}
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	200007fc 	.word	0x200007fc
 80023a4:	200007e4 	.word	0x200007e4
 80023a8:	20000800 	.word	0x20000800
 80023ac:	080025b1 	.word	0x080025b1
 80023b0:	08001de5 	.word	0x08001de5
 80023b4:	080023b9 	.word	0x080023b9

080023b8 <processusCentreTestVentouseVaccum>:

void processusCentreTestVentouseVaccum(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80023bc:	4b32      	ldr	r3, [pc, #200]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d112      	bne.n	80023ea <processusCentreTestVentouseVaccum+0x32>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 80023c4:	4b30      	ldr	r3, [pc, #192]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 80023c6:	789b      	ldrb	r3, [r3, #2]
 80023c8:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d105      	bne.n	80023dc <processusCentreTestVentouseVaccum+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x70) != 0)	//0x70 = init, sauf boutons rouge/vert et vaccum ventouse
 80023d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 80023d2:	78db      	ldrb	r3, [r3, #3]
 80023d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d006      	beq.n	80023ea <processusCentreTestVentouseVaccum+0x32>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80023dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80023e2:	4b2a      	ldr	r3, [pc, #168]	@ (800248c <processusCentreTestVentouseVaccum+0xd4>)
 80023e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002490 <processusCentreTestVentouseVaccum+0xd8>)
 80023e6:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80023e8:	e04a      	b.n	8002480 <processusCentreTestVentouseVaccum+0xc8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 80023ea:	4b27      	ldr	r3, [pc, #156]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d118      	bne.n	8002424 <processusCentreTestVentouseVaccum+0x6c>
 80023f2:	4b25      	ldr	r3, [pc, #148]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 80023f4:	78db      	ldrb	r3, [r3, #3]
 80023f6:	095b      	lsrs	r3, r3, #5
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d010      	beq.n	8002424 <processusCentreTestVentouseVaccum+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002402:	4b21      	ldr	r3, [pc, #132]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002404:	2200      	movs	r2, #0
 8002406:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002408:	4b1f      	ldr	r3, [pc, #124]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 800240a:	2201      	movs	r2, #1
 800240c:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 800240e:	4b1e      	ldr	r3, [pc, #120]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002410:	795b      	ldrb	r3, [r3, #5]
 8002412:	f043 0308 	orr.w	r3, r3, #8
 8002416:	b2da      	uxtb	r2, r3
 8002418:	4b1b      	ldr	r3, [pc, #108]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 800241a:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800241c:	4b1b      	ldr	r3, [pc, #108]	@ (800248c <processusCentreTestVentouseVaccum+0xd4>)
 800241e:	4a1d      	ldr	r2, [pc, #116]	@ (8002494 <processusCentreTestVentouseVaccum+0xdc>)
 8002420:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002422:	e02d      	b.n	8002480 <processusCentreTestVentouseVaccum+0xc8>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002424:	4b18      	ldr	r3, [pc, #96]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d126      	bne.n	800247a <processusCentreTestVentouseVaccum+0xc2>
 800242c:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 800242e:	78db      	ldrb	r3, [r3, #3]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	b2db      	uxtb	r3, r3
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b00      	cmp	r3, #0
 800243a:	d01e      	beq.n	800247a <processusCentreTestVentouseVaccum+0xc2>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800243c:	4b12      	ldr	r3, [pc, #72]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 800243e:	2200      	movs	r2, #0
 8002440:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002442:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002444:	2201      	movs	r2, #1
 8002446:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002448:	4b0f      	ldr	r3, [pc, #60]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 800244a:	795b      	ldrb	r3, [r3, #5]
 800244c:	f043 0308 	orr.w	r3, r3, #8
 8002450:	b2da      	uxtb	r2, r3
 8002452:	4b0d      	ldr	r3, [pc, #52]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002454:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_BAS_SOLE704();
 8002456:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002458:	795b      	ldrb	r3, [r3, #5]
 800245a:	f023 0302 	bic.w	r3, r3, #2
 800245e:	b2da      	uxtb	r2, r3
 8002460:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002462:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_HAUT_SOLE707();
 8002464:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002466:	795b      	ldrb	r3, [r3, #5]
 8002468:	f043 0304 	orr.w	r3, r3, #4
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 8002470:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002472:	4b06      	ldr	r3, [pc, #24]	@ (800248c <processusCentreTestVentouseVaccum+0xd4>)
 8002474:	4a08      	ldr	r2, [pc, #32]	@ (8002498 <processusCentreTestVentouseVaccum+0xe0>)
 8002476:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseHauteur;
		return;
 8002478:	e002      	b.n	8002480 <processusCentreTestVentouseVaccum+0xc8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 800247a:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <processusCentreTestVentouseVaccum+0xd0>)
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
}
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	200007e4 	.word	0x200007e4
 800248c:	20000800 	.word	0x20000800
 8002490:	080025b1 	.word	0x080025b1
 8002494:	08001de5 	.word	0x08001de5
 8002498:	0800249d 	.word	0x0800249d

0800249c <processusCentreTestVentouseHauteur>:

void processusCentreTestVentouseHauteur(void)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
	uint16_t compteurVentouseHauteur = 0;
 80024a2:	2300      	movs	r3, #0
 80024a4:	80fb      	strh	r3, [r7, #6]

	compteurVentouseHauteur++;
 80024a6:	88fb      	ldrh	r3, [r7, #6]
 80024a8:	3301      	adds	r3, #1
 80024aa:	80fb      	strh	r3, [r7, #6]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80024ac:	4b35      	ldr	r3, [pc, #212]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d114      	bne.n	80024de <processusCentreTestVentouseHauteur+0x42>
	{	//CHANGER POUR VRAI TEST -> 0X56??
		if ((interfacePCF8574.entreesCarte1 & ~0x57) != 0			//0x56 = init, sauf ventouse = bas
 80024b4:	4b33      	ldr	r3, [pc, #204]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024b6:	789b      	ldrb	r3, [r3, #2]
 80024b8:	f023 0357 	bic.w	r3, r3, #87	@ 0x57
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d105      	bne.n	80024cc <processusCentreTestVentouseHauteur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0)	//0x70 = init, sauf boutons rouge/vert
 80024c0:	4b30      	ldr	r3, [pc, #192]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024c2:	78db      	ldrb	r3, [r3, #3]
 80024c4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d008      	beq.n	80024de <processusCentreTestVentouseHauteur+0x42>
		{
			compteurVentouseHauteur = 0; //reset prochain test
 80024cc:	2300      	movs	r3, #0
 80024ce:	80fb      	strh	r3, [r7, #6]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80024d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80024d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002588 <processusCentreTestVentouseHauteur+0xec>)
 80024d8:	4a2c      	ldr	r2, [pc, #176]	@ (800258c <processusCentreTestVentouseHauteur+0xf0>)
 80024da:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80024dc:	e04d      	b.n	800257a <processusCentreTestVentouseHauteur+0xde>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 80024de:	4b29      	ldr	r3, [pc, #164]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d121      	bne.n	800252a <processusCentreTestVentouseHauteur+0x8e>
 80024e6:	4b27      	ldr	r3, [pc, #156]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024e8:	78db      	ldrb	r3, [r3, #3]
 80024ea:	095b      	lsrs	r3, r3, #5
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d019      	beq.n	800252a <processusCentreTestVentouseHauteur+0x8e>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 80024f6:	2300      	movs	r3, #0
 80024f8:	80fb      	strh	r3, [r7, #6]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80024fa:	4b22      	ldr	r3, [pc, #136]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002500:	4b20      	ldr	r3, [pc, #128]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002502:	2201      	movs	r2, #1
 8002504:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002506:	4b1f      	ldr	r3, [pc, #124]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002508:	795b      	ldrb	r3, [r3, #5]
 800250a:	f043 0302 	orr.w	r3, r3, #2
 800250e:	b2da      	uxtb	r2, r3
 8002510:	4b1c      	ldr	r3, [pc, #112]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002512:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 8002514:	4b1b      	ldr	r3, [pc, #108]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002516:	795b      	ldrb	r3, [r3, #5]
 8002518:	f023 0304 	bic.w	r3, r3, #4
 800251c:	b2da      	uxtb	r2, r3
 800251e:	4b19      	ldr	r3, [pc, #100]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002520:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002522:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <processusCentreTestVentouseHauteur+0xec>)
 8002524:	4a1a      	ldr	r2, [pc, #104]	@ (8002590 <processusCentreTestVentouseHauteur+0xf4>)
 8002526:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002528:	e027      	b.n	800257a <processusCentreTestVentouseHauteur+0xde>
	}

	if (compteurVentouseHauteur >= TEMPS_MAXIMUM && VENTOUSE_BAS != 0)
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	2bf9      	cmp	r3, #249	@ 0xf9
 800252e:	d921      	bls.n	8002574 <processusCentreTestVentouseHauteur+0xd8>
 8002530:	4b14      	ldr	r3, [pc, #80]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002532:	789b      	ldrb	r3, [r3, #2]
 8002534:	085b      	lsrs	r3, r3, #1
 8002536:	b2db      	uxtb	r3, r3
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d019      	beq.n	8002574 <processusCentreTestVentouseHauteur+0xd8>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 8002540:	2300      	movs	r3, #0
 8002542:	80fb      	strh	r3, [r7, #6]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002544:	4b0f      	ldr	r3, [pc, #60]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002546:	2200      	movs	r2, #0
 8002548:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800254a:	4b0e      	ldr	r3, [pc, #56]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 800254c:	2201      	movs	r2, #1
 800254e:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002550:	4b0c      	ldr	r3, [pc, #48]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002552:	795b      	ldrb	r3, [r3, #5]
 8002554:	f043 0302 	orr.w	r3, r3, #2
 8002558:	b2da      	uxtb	r2, r3
 800255a:	4b0a      	ldr	r3, [pc, #40]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 800255c:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 800255e:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002560:	795b      	ldrb	r3, [r3, #5]
 8002562:	f023 0304 	bic.w	r3, r3, #4
 8002566:	b2da      	uxtb	r2, r3
 8002568:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 800256a:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <processusCentreTestVentouseHauteur+0xec>)
 800256e:	4a09      	ldr	r2, [pc, #36]	@ (8002594 <processusCentreTestVentouseHauteur+0xf8>)
 8002570:	601a      	str	r2, [r3, #0]
				processusCentreModeAttente;
		return;
 8002572:	e002      	b.n	800257a <processusCentreTestVentouseHauteur+0xde>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002574:	4b03      	ldr	r3, [pc, #12]	@ (8002584 <processusCentreTestVentouseHauteur+0xe8>)
 8002576:	2200      	movs	r2, #0
 8002578:	701a      	strb	r2, [r3, #0]
}
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	200007e4 	.word	0x200007e4
 8002588:	20000800 	.word	0x20000800
 800258c:	080025b1 	.word	0x080025b1
 8002590:	08001de5 	.word	0x08001de5
 8002594:	08001d15 	.word	0x08001d15

08002598 <processusCentreModeOperation>:

void processusCentreModeOperation(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
	modeCentreTri = OPERATION;
 800259c:	4b03      	ldr	r3, [pc, #12]	@ (80025ac <processusCentreModeOperation+0x14>)
 800259e:	2203      	movs	r2, #3
 80025a0:	701a      	strb	r2, [r3, #0]
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	200007f0 	.word	0x200007f0

080025b0 <processusCentreModeErreur>:

void processusCentreModeErreur(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	piloteTimer14_arreteLesInterruptions();
 80025b4:	f7ff fb80 	bl	8001cb8 <piloteTimer14_arreteLesInterruptions>
}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}

080025bc <processusCentreDeTri_Init>:

void processusCentreDeTri_Init(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
	//initialiser sorties
	CLEAR_LUMIERE_VERTE();
 80025c0:	4b26      	ldr	r3, [pc, #152]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025c2:	795b      	ldrb	r3, [r3, #5]
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	4b24      	ldr	r3, [pc, #144]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025cc:	715a      	strb	r2, [r3, #5]
	CLEAR_VENTOUSE_BAS_SOLE704();
 80025ce:	4b23      	ldr	r3, [pc, #140]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025d0:	795b      	ldrb	r3, [r3, #5]
 80025d2:	f043 0302 	orr.w	r3, r3, #2
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	4b20      	ldr	r3, [pc, #128]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025da:	715a      	strb	r2, [r3, #5]
	SET_VENTOUSE_HAUT_SOLE707();
 80025dc:	4b1f      	ldr	r3, [pc, #124]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025de:	795b      	ldrb	r3, [r3, #5]
 80025e0:	f023 0304 	bic.w	r3, r3, #4
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	4b1d      	ldr	r3, [pc, #116]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025e8:	715a      	strb	r2, [r3, #5]
	CLEAR_VACCUM_SOLE710();
 80025ea:	4b1c      	ldr	r3, [pc, #112]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025ec:	795b      	ldrb	r3, [r3, #5]
 80025ee:	f043 0308 	orr.w	r3, r3, #8
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	4b19      	ldr	r3, [pc, #100]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025f6:	715a      	strb	r2, [r3, #5]
	SET_ELEV_BAS_SOLE713();
 80025f8:	4b18      	ldr	r3, [pc, #96]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 80025fa:	795b      	ldrb	r3, [r3, #5]
 80025fc:	f023 0310 	bic.w	r3, r3, #16
 8002600:	b2da      	uxtb	r2, r3
 8002602:	4b16      	ldr	r3, [pc, #88]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002604:	715a      	strb	r2, [r3, #5]
	CLEAR_ELEV_HAUT_SOLE716();
 8002606:	4b15      	ldr	r3, [pc, #84]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002608:	795b      	ldrb	r3, [r3, #5]
 800260a:	f043 0320 	orr.w	r3, r3, #32
 800260e:	b2da      	uxtb	r2, r3
 8002610:	4b12      	ldr	r3, [pc, #72]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002612:	715a      	strb	r2, [r3, #5]
	SET_POUSSOIR_POS_ENTREE_SOLE719();
 8002614:	4b11      	ldr	r3, [pc, #68]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002616:	795b      	ldrb	r3, [r3, #5]
 8002618:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800261c:	b2da      	uxtb	r2, r3
 800261e:	4b0f      	ldr	r3, [pc, #60]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002620:	715a      	strb	r2, [r3, #5]
	CLEAR_POUSSOIR_POS_SORTIE_SOLE722();
 8002622:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002624:	795b      	ldrb	r3, [r3, #5]
 8002626:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800262a:	b2da      	uxtb	r2, r3
 800262c:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 800262e:	715a      	strb	r2, [r3, #5]
	CLEAR_EJECT_POS_SORTIE_SOLE725();
 8002630:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002632:	799b      	ldrb	r3, [r3, #6]
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	4b08      	ldr	r3, [pc, #32]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 800263c:	719a      	strb	r2, [r3, #6]
	CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 800263e:	4b07      	ldr	r3, [pc, #28]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 8002640:	799b      	ldrb	r3, [r3, #6]
 8002642:	f043 0302 	orr.w	r3, r3, #2
 8002646:	b2da      	uxtb	r2, r3
 8002648:	4b04      	ldr	r3, [pc, #16]	@ (800265c <processusCentreDeTri_Init+0xa0>)
 800264a:	719a      	strb	r2, [r3, #6]


	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800264c:	4b04      	ldr	r3, [pc, #16]	@ (8002660 <processusCentreDeTri_Init+0xa4>)
 800264e:	4a05      	ldr	r2, [pc, #20]	@ (8002664 <processusCentreDeTri_Init+0xa8>)
 8002650:	601a      	str	r2, [r3, #0]
				processusCentreModeAttente;
}
 8002652:	bf00      	nop
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	200007e4 	.word	0x200007e4
 8002660:	20000800 	.word	0x20000800
 8002664:	08001d15 	.word	0x08001d15

08002668 <processusEntreesNum_Lire>:

//fonctions privees
void processusEntreesNum_Lire(void);

void processusEntreesNum_Lire(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
	uint8_t carteEntrees1 = interfacePCF8574.entreesCarte1;
 800266e:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 8002670:	789b      	ldrb	r3, [r3, #2]
 8002672:	71fb      	strb	r3, [r7, #7]
	uint8_t carteEntrees2 = interfacePCF8574.entreesCarte2;
 8002674:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 8002676:	78db      	ldrb	r3, [r3, #3]
 8002678:	71bb      	strb	r3, [r7, #6]
	uint8_t carteEntrees3 = interfacePCF8574.entreesCarte3;
 800267a:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 800267c:	791b      	ldrb	r3, [r3, #4]
 800267e:	717b      	strb	r3, [r7, #5]

	if (interfacePCF8574.information != INFORMATION_DISPONIBLE)
 8002680:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d001      	beq.n	800268c <processusEntreesNum_Lire+0x24>
	{
		lectureEntrees();
 8002688:	f7ff f9d8 	bl	8001a3c <lectureEntrees>
	}

	if (carteEntrees1 != interfacePCF8574.entreesCarte1
 800268c:	4b0a      	ldr	r3, [pc, #40]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 800268e:	789b      	ldrb	r3, [r3, #2]
 8002690:	79fa      	ldrb	r2, [r7, #7]
 8002692:	429a      	cmp	r2, r3
 8002694:	d109      	bne.n	80026aa <processusEntreesNum_Lire+0x42>
			|| carteEntrees2 != interfacePCF8574.entreesCarte2
 8002696:	4b08      	ldr	r3, [pc, #32]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 8002698:	78db      	ldrb	r3, [r3, #3]
 800269a:	79ba      	ldrb	r2, [r7, #6]
 800269c:	429a      	cmp	r2, r3
 800269e:	d104      	bne.n	80026aa <processusEntreesNum_Lire+0x42>
			|| carteEntrees3 != interfacePCF8574.entreesCarte3)
 80026a0:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 80026a2:	791b      	ldrb	r3, [r3, #4]
 80026a4:	797a      	ldrb	r2, [r7, #5]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d002      	beq.n	80026b0 <processusEntreesNum_Lire+0x48>
	{
		interfacePCF8574.information = INFORMATION_DISPONIBLE;
 80026aa:	4b03      	ldr	r3, [pc, #12]	@ (80026b8 <processusEntreesNum_Lire+0x50>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	701a      	strb	r2, [r3, #0]
	}
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200007e4 	.word	0x200007e4

080026bc <processusEntreesNum_Init>:

void processusEntreesNum_Init(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] =
 80026c0:	4b03      	ldr	r3, [pc, #12]	@ (80026d0 <processusEntreesNum_Init+0x14>)
 80026c2:	4a04      	ldr	r2, [pc, #16]	@ (80026d4 <processusEntreesNum_Init+0x18>)
 80026c4:	605a      	str	r2, [r3, #4]
			processusEntreesNum_Lire;
}
 80026c6:	bf00      	nop
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	20000800 	.word	0x20000800
 80026d4:	08002669 	.word	0x08002669

080026d8 <processusSortiesNum_Ecrire>:
#include "interface_PCF8574.h"

void processusSortiesNum_Ecrire(void);

void processusSortiesNum_Ecrire(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
	if (interfacePCF8574.requete == REQUETE_ACTIVE)
 80026dc:	4b05      	ldr	r3, [pc, #20]	@ (80026f4 <processusSortiesNum_Ecrire+0x1c>)
 80026de:	785b      	ldrb	r3, [r3, #1]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d104      	bne.n	80026ee <processusSortiesNum_Ecrire+0x16>
	{
		ecritureSorties();
 80026e4:	f7ff f9cc 	bl	8001a80 <ecritureSorties>
		interfacePCF8574.requete = REQUETE_TRAITEE;
 80026e8:	4b02      	ldr	r3, [pc, #8]	@ (80026f4 <processusSortiesNum_Ecrire+0x1c>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	705a      	strb	r2, [r3, #1]
	}
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	200007e4 	.word	0x200007e4

080026f8 <processusSortiesNum_Init>:

void processusSortiesNum_Init(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] =
 80026fc:	4b03      	ldr	r3, [pc, #12]	@ (800270c <processusSortiesNum_Init+0x14>)
 80026fe:	4a04      	ldr	r2, [pc, #16]	@ (8002710 <processusSortiesNum_Init+0x18>)
 8002700:	60da      	str	r2, [r3, #12]
				processusSortiesNum_Ecrire;
}
 8002702:	bf00      	nop
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	20000800 	.word	0x20000800
 8002710:	080026d9 	.word	0x080026d9

08002714 <uint16ToHex>:
void processusAffichage_Afficher(void);
void uint16ToHex(uint16_t value, uint8_t *dest);


void uint16ToHex(uint16_t value, uint8_t *dest)
{
 8002714:	b4b0      	push	{r4, r5, r7}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	80fb      	strh	r3, [r7, #6]
    const char hex[] = "0123456789ABCDEF";
 8002720:	4b1c      	ldr	r3, [pc, #112]	@ (8002794 <uint16ToHex+0x80>)
 8002722:	f107 040c 	add.w	r4, r7, #12
 8002726:	461d      	mov	r5, r3
 8002728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800272a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800272c:	682b      	ldr	r3, [r5, #0]
 800272e:	7023      	strb	r3, [r4, #0]
    dest[0] = hex[(value >> 12) & 0x0F];
 8002730:	88fb      	ldrh	r3, [r7, #6]
 8002732:	0b1b      	lsrs	r3, r3, #12
 8002734:	b29b      	uxth	r3, r3
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	3320      	adds	r3, #32
 800273c:	443b      	add	r3, r7
 800273e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	701a      	strb	r2, [r3, #0]
    dest[1] = hex[(value >> 8)  & 0x0F];
 8002746:	88fb      	ldrh	r3, [r7, #6]
 8002748:	0a1b      	lsrs	r3, r3, #8
 800274a:	b29b      	uxth	r3, r3
 800274c:	f003 020f 	and.w	r2, r3, #15
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	3301      	adds	r3, #1
 8002754:	3220      	adds	r2, #32
 8002756:	443a      	add	r2, r7
 8002758:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800275c:	701a      	strb	r2, [r3, #0]
    dest[2] = hex[(value >> 4)  & 0x0F];
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	091b      	lsrs	r3, r3, #4
 8002762:	b29b      	uxth	r3, r3
 8002764:	f003 020f 	and.w	r2, r3, #15
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	3302      	adds	r3, #2
 800276c:	3220      	adds	r2, #32
 800276e:	443a      	add	r2, r7
 8002770:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8002774:	701a      	strb	r2, [r3, #0]
    dest[3] = hex[value & 0x0F];
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	f003 020f 	and.w	r2, r3, #15
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	3303      	adds	r3, #3
 8002780:	3220      	adds	r2, #32
 8002782:	443a      	add	r2, r7
 8002784:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8002788:	701a      	strb	r2, [r3, #0]
}
 800278a:	bf00      	nop
 800278c:	3724      	adds	r7, #36	@ 0x24
 800278e:	46bd      	mov	sp, r7
 8002790:	bcb0      	pop	{r4, r5, r7}
 8002792:	4770      	bx	lr
 8002794:	0800b6b0 	.word	0x0800b6b0

08002798 <byteToBinary>:

void byteToBinary(uint8_t value, uint8_t *dest)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80027a4:	2300      	movs	r3, #0
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	e014      	b.n	80027d4 <byteToBinary+0x3c>
    {
        dest[i] = (value & (1 << (7 - i))) ? '1' : '0';
 80027aa:	79fa      	ldrb	r2, [r7, #7]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f1c3 0307 	rsb	r3, r3, #7
 80027b2:	fa42 f303 	asr.w	r3, r2, r3
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <byteToBinary+0x2a>
 80027be:	2131      	movs	r1, #49	@ 0x31
 80027c0:	e000      	b.n	80027c4 <byteToBinary+0x2c>
 80027c2:	2130      	movs	r1, #48	@ 0x30
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	4413      	add	r3, r2
 80027ca:	460a      	mov	r2, r1
 80027cc:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	3301      	adds	r3, #1
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2b07      	cmp	r3, #7
 80027d8:	dde7      	ble.n	80027aa <byteToBinary+0x12>
    }
}
 80027da:	bf00      	nop
 80027dc:	bf00      	nop
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <processusAffichage_Afficher>:


void processusAffichage_Afficher(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08c      	sub	sp, #48	@ 0x30
 80027ec:	af00      	add	r7, sp, #0

	uint8_t sorties_Num1[8];
	uint8_t sorties_Num2[8];

	uint8_t entree_ADC[4];
	uint8_t boutonBleu = 'X';
 80027ee:	2358      	movs	r3, #88	@ 0x58
 80027f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if(interfaceBtnBleu.information == INFORMATION_DISPONIBLE)
 80027f4:	4bc3      	ldr	r3, [pc, #780]	@ (8002b04 <processusAffichage_Afficher+0x31c>)
 80027f6:	785b      	ldrb	r3, [r3, #1]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d111      	bne.n	8002820 <processusAffichage_Afficher+0x38>
	{
//		interfaceBtnBleu.information = INFORMATION_TRAITEE;

		if(interfaceBtnBleu.etatBouton == BOUTON_APPUYE)
 80027fc:	4bc1      	ldr	r3, [pc, #772]	@ (8002b04 <processusAffichage_Afficher+0x31c>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d103      	bne.n	800280c <processusAffichage_Afficher+0x24>
//				break;
//			case DESCENDRE:
//				interfaceMoteur.directionMoteur = MONTER;
//				break;
//			}
			boutonBleu = '1';
 8002804:	2331      	movs	r3, #49	@ 0x31
 8002806:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800280a:	e002      	b.n	8002812 <processusAffichage_Afficher+0x2a>
//				}
//			}
		}
		else
		{
			boutonBleu = '0';
 800280c:	2330      	movs	r3, #48	@ 0x30
 800280e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		vPutCharGLcd(boutonBleu, 6, 12, 5);
 8002812:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8002816:	2305      	movs	r3, #5
 8002818:	220c      	movs	r2, #12
 800281a:	2106      	movs	r1, #6
 800281c:	f7fd fefe 	bl	800061c <vPutCharGLcd>
	}

	byteToBinary(interfacePCF8574.entreesCarte1, entrees_Num1);
 8002820:	4bb9      	ldr	r3, [pc, #740]	@ (8002b08 <processusAffichage_Afficher+0x320>)
 8002822:	789b      	ldrb	r3, [r3, #2]
 8002824:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002828:	4611      	mov	r1, r2
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff ffb4 	bl	8002798 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte2, entrees_Num2);
 8002830:	4bb5      	ldr	r3, [pc, #724]	@ (8002b08 <processusAffichage_Afficher+0x320>)
 8002832:	78db      	ldrb	r3, [r3, #3]
 8002834:	f107 021c 	add.w	r2, r7, #28
 8002838:	4611      	mov	r1, r2
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ffac 	bl	8002798 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte3, entrees_Num3);
 8002840:	4bb1      	ldr	r3, [pc, #708]	@ (8002b08 <processusAffichage_Afficher+0x320>)
 8002842:	791b      	ldrb	r3, [r3, #4]
 8002844:	f107 0214 	add.w	r2, r7, #20
 8002848:	4611      	mov	r1, r2
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ffa4 	bl	8002798 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte1, sorties_Num1);
 8002850:	4bad      	ldr	r3, [pc, #692]	@ (8002b08 <processusAffichage_Afficher+0x320>)
 8002852:	795b      	ldrb	r3, [r3, #5]
 8002854:	f107 020c 	add.w	r2, r7, #12
 8002858:	4611      	mov	r1, r2
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff ff9c 	bl	8002798 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte2, sorties_Num2);
 8002860:	4ba9      	ldr	r3, [pc, #676]	@ (8002b08 <processusAffichage_Afficher+0x320>)
 8002862:	799b      	ldrb	r3, [r3, #6]
 8002864:	1d3a      	adds	r2, r7, #4
 8002866:	4611      	mov	r1, r2
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff ff95 	bl	8002798 <byteToBinary>

	uint16ToHex(interfaceADC.valeurADC, entree_ADC);
 800286e:	4ba7      	ldr	r3, [pc, #668]	@ (8002b0c <processusAffichage_Afficher+0x324>)
 8002870:	885b      	ldrh	r3, [r3, #2]
 8002872:	463a      	mov	r2, r7
 8002874:	4611      	mov	r1, r2
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff ff4c 	bl	8002714 <uint16ToHex>

	vPutCharGLcd(sorties_Num1[0], 1, 5, 5);
 800287c:	7b38      	ldrb	r0, [r7, #12]
 800287e:	2305      	movs	r3, #5
 8002880:	2205      	movs	r2, #5
 8002882:	2101      	movs	r1, #1
 8002884:	f7fd feca 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[1], 1, 6, 5);
 8002888:	7b78      	ldrb	r0, [r7, #13]
 800288a:	2305      	movs	r3, #5
 800288c:	2206      	movs	r2, #6
 800288e:	2101      	movs	r1, #1
 8002890:	f7fd fec4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[2], 1, 7, 5);
 8002894:	7bb8      	ldrb	r0, [r7, #14]
 8002896:	2305      	movs	r3, #5
 8002898:	2207      	movs	r2, #7
 800289a:	2101      	movs	r1, #1
 800289c:	f7fd febe 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[3], 1, 8, 5);
 80028a0:	7bf8      	ldrb	r0, [r7, #15]
 80028a2:	2305      	movs	r3, #5
 80028a4:	2208      	movs	r2, #8
 80028a6:	2101      	movs	r1, #1
 80028a8:	f7fd feb8 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[4], 1, 12, 5);
 80028ac:	7c38      	ldrb	r0, [r7, #16]
 80028ae:	2305      	movs	r3, #5
 80028b0:	220c      	movs	r2, #12
 80028b2:	2101      	movs	r1, #1
 80028b4:	f7fd feb2 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[5], 1, 13, 5);
 80028b8:	7c78      	ldrb	r0, [r7, #17]
 80028ba:	2305      	movs	r3, #5
 80028bc:	220d      	movs	r2, #13
 80028be:	2101      	movs	r1, #1
 80028c0:	f7fd feac 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[6], 1, 14, 5);
 80028c4:	7cb8      	ldrb	r0, [r7, #18]
 80028c6:	2305      	movs	r3, #5
 80028c8:	220e      	movs	r2, #14
 80028ca:	2101      	movs	r1, #1
 80028cc:	f7fd fea6 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[7], 1, 15, 5);
 80028d0:	7cf8      	ldrb	r0, [r7, #19]
 80028d2:	2305      	movs	r3, #5
 80028d4:	220f      	movs	r2, #15
 80028d6:	2101      	movs	r1, #1
 80028d8:	f7fd fea0 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(sorties_Num2[0], 2, 5, 5);
 80028dc:	7938      	ldrb	r0, [r7, #4]
 80028de:	2305      	movs	r3, #5
 80028e0:	2205      	movs	r2, #5
 80028e2:	2102      	movs	r1, #2
 80028e4:	f7fd fe9a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[1], 2, 6, 5);
 80028e8:	7978      	ldrb	r0, [r7, #5]
 80028ea:	2305      	movs	r3, #5
 80028ec:	2206      	movs	r2, #6
 80028ee:	2102      	movs	r1, #2
 80028f0:	f7fd fe94 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[2], 2, 7, 5);
 80028f4:	79b8      	ldrb	r0, [r7, #6]
 80028f6:	2305      	movs	r3, #5
 80028f8:	2207      	movs	r2, #7
 80028fa:	2102      	movs	r1, #2
 80028fc:	f7fd fe8e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[3], 2, 8, 5);
 8002900:	79f8      	ldrb	r0, [r7, #7]
 8002902:	2305      	movs	r3, #5
 8002904:	2208      	movs	r2, #8
 8002906:	2102      	movs	r1, #2
 8002908:	f7fd fe88 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[4], 2, 12, 5);
 800290c:	7a38      	ldrb	r0, [r7, #8]
 800290e:	2305      	movs	r3, #5
 8002910:	220c      	movs	r2, #12
 8002912:	2102      	movs	r1, #2
 8002914:	f7fd fe82 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[5], 2, 13, 5);
 8002918:	7a78      	ldrb	r0, [r7, #9]
 800291a:	2305      	movs	r3, #5
 800291c:	220d      	movs	r2, #13
 800291e:	2102      	movs	r1, #2
 8002920:	f7fd fe7c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[6], 2, 14, 5);
 8002924:	7ab8      	ldrb	r0, [r7, #10]
 8002926:	2305      	movs	r3, #5
 8002928:	220e      	movs	r2, #14
 800292a:	2102      	movs	r1, #2
 800292c:	f7fd fe76 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[7], 2, 15, 5);
 8002930:	7af8      	ldrb	r0, [r7, #11]
 8002932:	2305      	movs	r3, #5
 8002934:	220f      	movs	r2, #15
 8002936:	2102      	movs	r1, #2
 8002938:	f7fd fe70 	bl	800061c <vPutCharGLcd>

//	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
//	{
//		interfacePCF8574.information = INFORMATION_TRAITEE;

		vPutCharGLcd(entrees_Num1[0], 3, 5, 5);
 800293c:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8002940:	2305      	movs	r3, #5
 8002942:	2205      	movs	r2, #5
 8002944:	2103      	movs	r1, #3
 8002946:	f7fd fe69 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[1], 3, 6, 5);
 800294a:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 800294e:	2305      	movs	r3, #5
 8002950:	2206      	movs	r2, #6
 8002952:	2103      	movs	r1, #3
 8002954:	f7fd fe62 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[2], 3, 7, 5);
 8002958:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 800295c:	2305      	movs	r3, #5
 800295e:	2207      	movs	r2, #7
 8002960:	2103      	movs	r1, #3
 8002962:	f7fd fe5b 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[3], 3, 8, 5);
 8002966:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800296a:	2305      	movs	r3, #5
 800296c:	2208      	movs	r2, #8
 800296e:	2103      	movs	r1, #3
 8002970:	f7fd fe54 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[4], 3, 12, 5);
 8002974:	f897 0028 	ldrb.w	r0, [r7, #40]	@ 0x28
 8002978:	2305      	movs	r3, #5
 800297a:	220c      	movs	r2, #12
 800297c:	2103      	movs	r1, #3
 800297e:	f7fd fe4d 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[5], 3, 13, 5);
 8002982:	f897 0029 	ldrb.w	r0, [r7, #41]	@ 0x29
 8002986:	2305      	movs	r3, #5
 8002988:	220d      	movs	r2, #13
 800298a:	2103      	movs	r1, #3
 800298c:	f7fd fe46 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[6], 3, 14, 5);
 8002990:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8002994:	2305      	movs	r3, #5
 8002996:	220e      	movs	r2, #14
 8002998:	2103      	movs	r1, #3
 800299a:	f7fd fe3f 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[7], 3, 15, 5);
 800299e:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 80029a2:	2305      	movs	r3, #5
 80029a4:	220f      	movs	r2, #15
 80029a6:	2103      	movs	r1, #3
 80029a8:	f7fd fe38 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num2[0], 4, 5, 5);
 80029ac:	7f38      	ldrb	r0, [r7, #28]
 80029ae:	2305      	movs	r3, #5
 80029b0:	2205      	movs	r2, #5
 80029b2:	2104      	movs	r1, #4
 80029b4:	f7fd fe32 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[1], 4, 6, 5);
 80029b8:	7f78      	ldrb	r0, [r7, #29]
 80029ba:	2305      	movs	r3, #5
 80029bc:	2206      	movs	r2, #6
 80029be:	2104      	movs	r1, #4
 80029c0:	f7fd fe2c 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[2], 4, 7, 5);
 80029c4:	7fb8      	ldrb	r0, [r7, #30]
 80029c6:	2305      	movs	r3, #5
 80029c8:	2207      	movs	r2, #7
 80029ca:	2104      	movs	r1, #4
 80029cc:	f7fd fe26 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[3], 4, 8, 5);
 80029d0:	7ff8      	ldrb	r0, [r7, #31]
 80029d2:	2305      	movs	r3, #5
 80029d4:	2208      	movs	r2, #8
 80029d6:	2104      	movs	r1, #4
 80029d8:	f7fd fe20 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[4], 4, 12, 5);
 80029dc:	f897 0020 	ldrb.w	r0, [r7, #32]
 80029e0:	2305      	movs	r3, #5
 80029e2:	220c      	movs	r2, #12
 80029e4:	2104      	movs	r1, #4
 80029e6:	f7fd fe19 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[5], 4, 13, 5);
 80029ea:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 80029ee:	2305      	movs	r3, #5
 80029f0:	220d      	movs	r2, #13
 80029f2:	2104      	movs	r1, #4
 80029f4:	f7fd fe12 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[6], 4, 14, 5);
 80029f8:	f897 0022 	ldrb.w	r0, [r7, #34]	@ 0x22
 80029fc:	2305      	movs	r3, #5
 80029fe:	220e      	movs	r2, #14
 8002a00:	2104      	movs	r1, #4
 8002a02:	f7fd fe0b 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[7], 4, 15, 5);
 8002a06:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8002a0a:	2305      	movs	r3, #5
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	2104      	movs	r1, #4
 8002a10:	f7fd fe04 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num3[0], 5, 5, 5);
 8002a14:	7d38      	ldrb	r0, [r7, #20]
 8002a16:	2305      	movs	r3, #5
 8002a18:	2205      	movs	r2, #5
 8002a1a:	2105      	movs	r1, #5
 8002a1c:	f7fd fdfe 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[1], 5, 6, 5);
 8002a20:	7d78      	ldrb	r0, [r7, #21]
 8002a22:	2305      	movs	r3, #5
 8002a24:	2206      	movs	r2, #6
 8002a26:	2105      	movs	r1, #5
 8002a28:	f7fd fdf8 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[2], 5, 7, 5);
 8002a2c:	7db8      	ldrb	r0, [r7, #22]
 8002a2e:	2305      	movs	r3, #5
 8002a30:	2207      	movs	r2, #7
 8002a32:	2105      	movs	r1, #5
 8002a34:	f7fd fdf2 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[3], 5, 8, 5);
 8002a38:	7df8      	ldrb	r0, [r7, #23]
 8002a3a:	2305      	movs	r3, #5
 8002a3c:	2208      	movs	r2, #8
 8002a3e:	2105      	movs	r1, #5
 8002a40:	f7fd fdec 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[4], 5, 12, 5);
 8002a44:	7e38      	ldrb	r0, [r7, #24]
 8002a46:	2305      	movs	r3, #5
 8002a48:	220c      	movs	r2, #12
 8002a4a:	2105      	movs	r1, #5
 8002a4c:	f7fd fde6 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[5], 5, 13, 5);
 8002a50:	7e78      	ldrb	r0, [r7, #25]
 8002a52:	2305      	movs	r3, #5
 8002a54:	220d      	movs	r2, #13
 8002a56:	2105      	movs	r1, #5
 8002a58:	f7fd fde0 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[6], 5, 14, 5);
 8002a5c:	7eb8      	ldrb	r0, [r7, #26]
 8002a5e:	2305      	movs	r3, #5
 8002a60:	220e      	movs	r2, #14
 8002a62:	2105      	movs	r1, #5
 8002a64:	f7fd fdda 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[7], 5, 15, 5);
 8002a68:	7ef8      	ldrb	r0, [r7, #27]
 8002a6a:	2305      	movs	r3, #5
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	2105      	movs	r1, #5
 8002a70:	f7fd fdd4 	bl	800061c <vPutCharGLcd>
//	}

	vPutCharGLcd(entree_ADC[0], 7, 7, 5);
 8002a74:	7838      	ldrb	r0, [r7, #0]
 8002a76:	2305      	movs	r3, #5
 8002a78:	2207      	movs	r2, #7
 8002a7a:	2107      	movs	r1, #7
 8002a7c:	f7fd fdce 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[1], 7, 8, 5);
 8002a80:	7878      	ldrb	r0, [r7, #1]
 8002a82:	2305      	movs	r3, #5
 8002a84:	2208      	movs	r2, #8
 8002a86:	2107      	movs	r1, #7
 8002a88:	f7fd fdc8 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[2], 7, 9, 5);
 8002a8c:	78b8      	ldrb	r0, [r7, #2]
 8002a8e:	2305      	movs	r3, #5
 8002a90:	2209      	movs	r2, #9
 8002a92:	2107      	movs	r1, #7
 8002a94:	f7fd fdc2 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[3], 7, 10, 5);
 8002a98:	78f8      	ldrb	r0, [r7, #3]
 8002a9a:	2305      	movs	r3, #5
 8002a9c:	220a      	movs	r2, #10
 8002a9e:	2107      	movs	r1, #7
 8002aa0:	f7fd fdbc 	bl	800061c <vPutCharGLcd>

	switch (modeCentreTri)
 8002aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <processusAffichage_Afficher+0x328>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d826      	bhi.n	8002afc <processusAffichage_Afficher+0x314>
 8002aae:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab4 <processusAffichage_Afficher+0x2cc>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002ac5 	.word	0x08002ac5
 8002ab8:	08002ad3 	.word	0x08002ad3
 8002abc:	08002ae1 	.word	0x08002ae1
 8002ac0:	08002aef 	.word	0x08002aef
	{
	case ATTENTE:
		vPutCharGLcd('W', 7, 18, 5);
 8002ac4:	2305      	movs	r3, #5
 8002ac6:	2212      	movs	r2, #18
 8002ac8:	2107      	movs	r1, #7
 8002aca:	2057      	movs	r0, #87	@ 0x57
 8002acc:	f7fd fda6 	bl	800061c <vPutCharGLcd>
		break;
 8002ad0:	e014      	b.n	8002afc <processusAffichage_Afficher+0x314>
	case ARRET:
		vPutCharGLcd('A', 7, 18, 5);
 8002ad2:	2305      	movs	r3, #5
 8002ad4:	2212      	movs	r2, #18
 8002ad6:	2107      	movs	r1, #7
 8002ad8:	2041      	movs	r0, #65	@ 0x41
 8002ada:	f7fd fd9f 	bl	800061c <vPutCharGLcd>
		break;
 8002ade:	e00d      	b.n	8002afc <processusAffichage_Afficher+0x314>
	case OPERATION:
		vPutCharGLcd('O', 7, 18, 5);
 8002ae0:	2305      	movs	r3, #5
 8002ae2:	2212      	movs	r2, #18
 8002ae4:	2107      	movs	r1, #7
 8002ae6:	204f      	movs	r0, #79	@ 0x4f
 8002ae8:	f7fd fd98 	bl	800061c <vPutCharGLcd>
		break;
 8002aec:	e006      	b.n	8002afc <processusAffichage_Afficher+0x314>
	case TEST:
		vPutCharGLcd('T', 7, 18, 5);
 8002aee:	2305      	movs	r3, #5
 8002af0:	2212      	movs	r2, #18
 8002af2:	2107      	movs	r1, #7
 8002af4:	2054      	movs	r0, #84	@ 0x54
 8002af6:	f7fd fd91 	bl	800061c <vPutCharGLcd>
		break;
 8002afa:	bf00      	nop
	}
}
 8002afc:	bf00      	nop
 8002afe:	3730      	adds	r7, #48	@ 0x30
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	200007dc 	.word	0x200007dc
 8002b08:	200007e4 	.word	0x200007e4
 8002b0c:	200007d4 	.word	0x200007d4
 8002b10:	200007f0 	.word	0x200007f0

08002b14 <processusAffichageInit>:


AFFICHAGE affichageLCD;

void processusAffichageInit(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b1e:	4826      	ldr	r0, [pc, #152]	@ (8002bb8 <processusAffichageInit+0xa4>)
 8002b20:	f000 fd1c 	bl	800355c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8002b24:	2201      	movs	r2, #1
 8002b26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b2a:	4823      	ldr	r0, [pc, #140]	@ (8002bb8 <processusAffichageInit+0xa4>)
 8002b2c:	f000 fd16 	bl	800355c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8002b30:	2201      	movs	r2, #1
 8002b32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b36:	4820      	ldr	r0, [pc, #128]	@ (8002bb8 <processusAffichageInit+0xa4>)
 8002b38:	f000 fd10 	bl	800355c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b42:	481d      	ldr	r0, [pc, #116]	@ (8002bb8 <processusAffichageInit+0xa4>)
 8002b44:	f000 fd0a 	bl	800355c <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8002b48:	2064      	movs	r0, #100	@ 0x64
 8002b4a:	f000 f921 	bl	8002d90 <HAL_Delay>
  vInitGLcd();
 8002b4e:	f7fd fcf9 	bl	8000544 <vInitGLcd>
  HAL_Delay(100);
 8002b52:	2064      	movs	r0, #100	@ 0x64
 8002b54:	f000 f91c 	bl	8002d90 <HAL_Delay>
  vClearGLcd(0x00);
 8002b58:	2000      	movs	r0, #0
 8002b5a:	f7fd fd1f 	bl	800059c <vClearGLcd>

  vPutStringGLcd(base_affichage[0], 0, 5);
 8002b5e:	2205      	movs	r2, #5
 8002b60:	2100      	movs	r1, #0
 8002b62:	4816      	ldr	r0, [pc, #88]	@ (8002bbc <processusAffichageInit+0xa8>)
 8002b64:	f7fd fe22 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[1], 1, 5);
 8002b68:	2205      	movs	r2, #5
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	4814      	ldr	r0, [pc, #80]	@ (8002bc0 <processusAffichageInit+0xac>)
 8002b6e:	f7fd fe1d 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[2], 2, 5);
 8002b72:	2205      	movs	r2, #5
 8002b74:	2102      	movs	r1, #2
 8002b76:	4813      	ldr	r0, [pc, #76]	@ (8002bc4 <processusAffichageInit+0xb0>)
 8002b78:	f7fd fe18 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[3], 3, 5);
 8002b7c:	2205      	movs	r2, #5
 8002b7e:	2103      	movs	r1, #3
 8002b80:	4811      	ldr	r0, [pc, #68]	@ (8002bc8 <processusAffichageInit+0xb4>)
 8002b82:	f7fd fe13 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[4], 4, 5);
 8002b86:	2205      	movs	r2, #5
 8002b88:	2104      	movs	r1, #4
 8002b8a:	4810      	ldr	r0, [pc, #64]	@ (8002bcc <processusAffichageInit+0xb8>)
 8002b8c:	f7fd fe0e 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[5], 5, 5);
 8002b90:	2205      	movs	r2, #5
 8002b92:	2105      	movs	r1, #5
 8002b94:	480e      	ldr	r0, [pc, #56]	@ (8002bd0 <processusAffichageInit+0xbc>)
 8002b96:	f7fd fe09 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[6], 6, 5);
 8002b9a:	2205      	movs	r2, #5
 8002b9c:	2106      	movs	r1, #6
 8002b9e:	480d      	ldr	r0, [pc, #52]	@ (8002bd4 <processusAffichageInit+0xc0>)
 8002ba0:	f7fd fe04 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[7], 7, 5);
 8002ba4:	2205      	movs	r2, #5
 8002ba6:	2107      	movs	r1, #7
 8002ba8:	480b      	ldr	r0, [pc, #44]	@ (8002bd8 <processusAffichageInit+0xc4>)
 8002baa:	f7fd fdff 	bl	80007ac <vPutStringGLcd>

  serviceBaseDeTemps_execute[PROCESSUS_AFFICHAGE_PHASE] =
 8002bae:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <processusAffichageInit+0xc8>)
 8002bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8002be0 <processusAffichageInit+0xcc>)
 8002bb2:	619a      	str	r2, [r3, #24]
      processusAffichage_Afficher;
}
 8002bb4:	bf00      	nop
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40020400 	.word	0x40020400
 8002bbc:	20000578 	.word	0x20000578
 8002bc0:	2000058f 	.word	0x2000058f
 8002bc4:	200005a6 	.word	0x200005a6
 8002bc8:	200005bd 	.word	0x200005bd
 8002bcc:	200005d4 	.word	0x200005d4
 8002bd0:	200005eb 	.word	0x200005eb
 8002bd4:	20000602 	.word	0x20000602
 8002bd8:	20000619 	.word	0x20000619
 8002bdc:	20000800 	.word	0x20000800
 8002be0:	080027e9 	.word	0x080027e9

08002be4 <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	71fb      	strb	r3, [r7, #7]
 8002bee:	e007      	b.n	8002c00 <serviceBaseDeTemps_gere+0x1c>
  {
    serviceBaseDeTemps_execute[i]();
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	4a07      	ldr	r2, [pc, #28]	@ (8002c10 <serviceBaseDeTemps_gere+0x2c>)
 8002bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf8:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	71fb      	strb	r3, [r7, #7]
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	2b06      	cmp	r3, #6
 8002c04:	d9f4      	bls.n	8002bf0 <serviceBaseDeTemps_gere+0xc>
  }
}
 8002c06:	bf00      	nop
 8002c08:	bf00      	nop
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000800 	.word	0x20000800

08002c14 <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	71fb      	strb	r3, [r7, #7]
 8002c1e:	e007      	b.n	8002c30 <serviceBaseDeTemps_initialise+0x1c>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	4a09      	ldr	r2, [pc, #36]	@ (8002c48 <serviceBaseDeTemps_initialise+0x34>)
 8002c24:	4909      	ldr	r1, [pc, #36]	@ (8002c4c <serviceBaseDeTemps_initialise+0x38>)
 8002c26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	71fb      	strb	r3, [r7, #7]
 8002c30:	79fb      	ldrb	r3, [r7, #7]
 8002c32:	2b06      	cmp	r3, #6
 8002c34:	d9f4      	bls.n	8002c20 <serviceBaseDeTemps_initialise+0xc>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 8002c36:	4b06      	ldr	r3, [pc, #24]	@ (8002c50 <serviceBaseDeTemps_initialise+0x3c>)
 8002c38:	4a06      	ldr	r2, [pc, #24]	@ (8002c54 <serviceBaseDeTemps_initialise+0x40>)
 8002c3a:	601a      	str	r2, [r3, #0]
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	20000800 	.word	0x20000800
 8002c4c:	08000f69 	.word	0x08000f69
 8002c50:	200007ec 	.word	0x200007ec
 8002c54:	08002be5 	.word	0x08002be5

08002c58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002c5c:	f7fe fd7e 	bl	800175c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c60:	480c      	ldr	r0, [pc, #48]	@ (8002c94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c62:	490d      	ldr	r1, [pc, #52]	@ (8002c98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c64:	4a0d      	ldr	r2, [pc, #52]	@ (8002c9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c68:	e002      	b.n	8002c70 <LoopCopyDataInit>

08002c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c6e:	3304      	adds	r3, #4

08002c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c74:	d3f9      	bcc.n	8002c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c76:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c78:	4c0a      	ldr	r4, [pc, #40]	@ (8002ca4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c7c:	e001      	b.n	8002c82 <LoopFillZerobss>

08002c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c80:	3204      	adds	r2, #4

08002c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c84:	d3fb      	bcc.n	8002c7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c86:	f008 fc97 	bl	800b5b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c8a:	f7fe f974 	bl	8000f76 <main>
  bx  lr    
 8002c8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c98:	200006a8 	.word	0x200006a8
  ldr r2, =_sidata
 8002c9c:	0800b6f0 	.word	0x0800b6f0
  ldr r2, =_sbss
 8002ca0:	200006a8 	.word	0x200006a8
  ldr r4, =_ebss
 8002ca4:	20001124 	.word	0x20001124

08002ca8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ca8:	e7fe      	b.n	8002ca8 <ADC_IRQHandler>
	...

08002cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cec <HAL_Init+0x40>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cec <HAL_Init+0x40>)
 8002cb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <HAL_Init+0x40>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8002cec <HAL_Init+0x40>)
 8002cc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc8:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <HAL_Init+0x40>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a07      	ldr	r2, [pc, #28]	@ (8002cec <HAL_Init+0x40>)
 8002cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd4:	2003      	movs	r0, #3
 8002cd6:	f000 fa4b 	bl	8003170 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cda:	2000      	movs	r0, #0
 8002cdc:	f000 f808 	bl	8002cf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ce0:	f7fe fbb4 	bl	800144c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40023c00 	.word	0x40023c00

08002cf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <HAL_InitTick+0x54>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4b12      	ldr	r3, [pc, #72]	@ (8002d48 <HAL_InitTick+0x58>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 fa63 	bl	80031da <HAL_SYSTICK_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e00e      	b.n	8002d3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d80a      	bhi.n	8002d3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d24:	2200      	movs	r2, #0
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d2c:	f000 fa2b 	bl	8003186 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d30:	4a06      	ldr	r2, [pc, #24]	@ (8002d4c <HAL_InitTick+0x5c>)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e000      	b.n	8002d3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000554 	.word	0x20000554
 8002d48:	20000634 	.word	0x20000634
 8002d4c:	20000630 	.word	0x20000630

08002d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d54:	4b06      	ldr	r3, [pc, #24]	@ (8002d70 <HAL_IncTick+0x20>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4b06      	ldr	r3, [pc, #24]	@ (8002d74 <HAL_IncTick+0x24>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4413      	add	r3, r2
 8002d60:	4a04      	ldr	r2, [pc, #16]	@ (8002d74 <HAL_IncTick+0x24>)
 8002d62:	6013      	str	r3, [r2, #0]
}
 8002d64:	bf00      	nop
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	20000634 	.word	0x20000634
 8002d74:	2000081c 	.word	0x2000081c

08002d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d7c:	4b03      	ldr	r3, [pc, #12]	@ (8002d8c <HAL_GetTick+0x14>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	2000081c 	.word	0x2000081c

08002d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d98:	f7ff ffee 	bl	8002d78 <HAL_GetTick>
 8002d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002da8:	d005      	beq.n	8002db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002daa:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd4 <HAL_Delay+0x44>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	4413      	add	r3, r2
 8002db4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002db6:	bf00      	nop
 8002db8:	f7ff ffde 	bl	8002d78 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d8f7      	bhi.n	8002db8 <HAL_Delay+0x28>
  {
  }
}
 8002dc8:	bf00      	nop
 8002dca:	bf00      	nop
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000634 	.word	0x20000634

08002dd8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e0ed      	b.n	8002fc6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d102      	bne.n	8002dfc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7fe fb50 	bl	800149c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e0c:	f7ff ffb4 	bl	8002d78 <HAL_GetTick>
 8002e10:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e12:	e012      	b.n	8002e3a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e14:	f7ff ffb0 	bl	8002d78 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b0a      	cmp	r3, #10
 8002e20:	d90b      	bls.n	8002e3a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2205      	movs	r2, #5
 8002e32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e0c5      	b.n	8002fc6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0e5      	beq.n	8002e14 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0202 	bic.w	r2, r2, #2
 8002e56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e58:	f7ff ff8e 	bl	8002d78 <HAL_GetTick>
 8002e5c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e5e:	e012      	b.n	8002e86 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e60:	f7ff ff8a 	bl	8002d78 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b0a      	cmp	r3, #10
 8002e6c:	d90b      	bls.n	8002e86 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2205      	movs	r2, #5
 8002e7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e09f      	b.n	8002fc6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e5      	bne.n	8002e60 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	7e1b      	ldrb	r3, [r3, #24]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d108      	bne.n	8002eae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	e007      	b.n	8002ebe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ebc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	7e5b      	ldrb	r3, [r3, #25]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d108      	bne.n	8002ed8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	e007      	b.n	8002ee8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ee6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	7e9b      	ldrb	r3, [r3, #26]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d108      	bne.n	8002f02 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0220 	orr.w	r2, r2, #32
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	e007      	b.n	8002f12 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0220 	bic.w	r2, r2, #32
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	7edb      	ldrb	r3, [r3, #27]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d108      	bne.n	8002f2c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0210 	bic.w	r2, r2, #16
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	e007      	b.n	8002f3c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 0210 	orr.w	r2, r2, #16
 8002f3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	7f1b      	ldrb	r3, [r3, #28]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d108      	bne.n	8002f56 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f042 0208 	orr.w	r2, r2, #8
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	e007      	b.n	8002f66 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0208 	bic.w	r2, r2, #8
 8002f64:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	7f5b      	ldrb	r3, [r3, #29]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d108      	bne.n	8002f80 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f042 0204 	orr.w	r2, r2, #4
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	e007      	b.n	8002f90 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0204 	bic.w	r2, r2, #4
 8002f8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	ea42 0103 	orr.w	r1, r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	1e5a      	subs	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <__NVIC_SetPriorityGrouping+0x44>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fec:	4013      	ands	r3, r2
 8002fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003002:	4a04      	ldr	r2, [pc, #16]	@ (8003014 <__NVIC_SetPriorityGrouping+0x44>)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	60d3      	str	r3, [r2, #12]
}
 8003008:	bf00      	nop
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800301c:	4b04      	ldr	r3, [pc, #16]	@ (8003030 <__NVIC_GetPriorityGrouping+0x18>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	0a1b      	lsrs	r3, r3, #8
 8003022:	f003 0307 	and.w	r3, r3, #7
}
 8003026:	4618      	mov	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	2b00      	cmp	r3, #0
 8003044:	db0b      	blt.n	800305e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	f003 021f 	and.w	r2, r3, #31
 800304c:	4907      	ldr	r1, [pc, #28]	@ (800306c <__NVIC_EnableIRQ+0x38>)
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	095b      	lsrs	r3, r3, #5
 8003054:	2001      	movs	r0, #1
 8003056:	fa00 f202 	lsl.w	r2, r0, r2
 800305a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000e100 	.word	0xe000e100

08003070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	6039      	str	r1, [r7, #0]
 800307a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800307c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003080:	2b00      	cmp	r3, #0
 8003082:	db0a      	blt.n	800309a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	b2da      	uxtb	r2, r3
 8003088:	490c      	ldr	r1, [pc, #48]	@ (80030bc <__NVIC_SetPriority+0x4c>)
 800308a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308e:	0112      	lsls	r2, r2, #4
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	440b      	add	r3, r1
 8003094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003098:	e00a      	b.n	80030b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	b2da      	uxtb	r2, r3
 800309e:	4908      	ldr	r1, [pc, #32]	@ (80030c0 <__NVIC_SetPriority+0x50>)
 80030a0:	79fb      	ldrb	r3, [r7, #7]
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	3b04      	subs	r3, #4
 80030a8:	0112      	lsls	r2, r2, #4
 80030aa:	b2d2      	uxtb	r2, r2
 80030ac:	440b      	add	r3, r1
 80030ae:	761a      	strb	r2, [r3, #24]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	e000e100 	.word	0xe000e100
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b089      	sub	sp, #36	@ 0x24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	f1c3 0307 	rsb	r3, r3, #7
 80030de:	2b04      	cmp	r3, #4
 80030e0:	bf28      	it	cs
 80030e2:	2304      	movcs	r3, #4
 80030e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	3304      	adds	r3, #4
 80030ea:	2b06      	cmp	r3, #6
 80030ec:	d902      	bls.n	80030f4 <NVIC_EncodePriority+0x30>
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3b03      	subs	r3, #3
 80030f2:	e000      	b.n	80030f6 <NVIC_EncodePriority+0x32>
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43da      	mvns	r2, r3
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	401a      	ands	r2, r3
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800310c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	fa01 f303 	lsl.w	r3, r1, r3
 8003116:	43d9      	mvns	r1, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800311c:	4313      	orrs	r3, r2
         );
}
 800311e:	4618      	mov	r0, r3
 8003120:	3724      	adds	r7, #36	@ 0x24
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3b01      	subs	r3, #1
 8003138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800313c:	d301      	bcc.n	8003142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800313e:	2301      	movs	r3, #1
 8003140:	e00f      	b.n	8003162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003142:	4a0a      	ldr	r2, [pc, #40]	@ (800316c <SysTick_Config+0x40>)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	3b01      	subs	r3, #1
 8003148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800314a:	210f      	movs	r1, #15
 800314c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003150:	f7ff ff8e 	bl	8003070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003154:	4b05      	ldr	r3, [pc, #20]	@ (800316c <SysTick_Config+0x40>)
 8003156:	2200      	movs	r2, #0
 8003158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800315a:	4b04      	ldr	r3, [pc, #16]	@ (800316c <SysTick_Config+0x40>)
 800315c:	2207      	movs	r2, #7
 800315e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	e000e010 	.word	0xe000e010

08003170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7ff ff29 	bl	8002fd0 <__NVIC_SetPriorityGrouping>
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	4603      	mov	r3, r0
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003198:	f7ff ff3e 	bl	8003018 <__NVIC_GetPriorityGrouping>
 800319c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	6978      	ldr	r0, [r7, #20]
 80031a4:	f7ff ff8e 	bl	80030c4 <NVIC_EncodePriority>
 80031a8:	4602      	mov	r2, r0
 80031aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ae:	4611      	mov	r1, r2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff ff5d 	bl	8003070 <__NVIC_SetPriority>
}
 80031b6:	bf00      	nop
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	4603      	mov	r3, r0
 80031c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff ff31 	bl	8003034 <__NVIC_EnableIRQ>
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b082      	sub	sp, #8
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7ff ffa2 	bl	800312c <SysTick_Config>
 80031e8:	4603      	mov	r3, r0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b089      	sub	sp, #36	@ 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	e16b      	b.n	80034e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003210:	2201      	movs	r2, #1
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	4013      	ands	r3, r2
 8003222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	429a      	cmp	r2, r3
 800322a:	f040 815a 	bne.w	80034e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d005      	beq.n	8003246 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003242:	2b02      	cmp	r3, #2
 8003244:	d130      	bne.n	80032a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	2203      	movs	r2, #3
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43db      	mvns	r3, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4013      	ands	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800327c:	2201      	movs	r2, #1
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 0201 	and.w	r2, r3, #1
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4313      	orrs	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0303 	and.w	r3, r3, #3
 80032b0:	2b03      	cmp	r3, #3
 80032b2:	d017      	beq.n	80032e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	2203      	movs	r2, #3
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4313      	orrs	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 0303 	and.w	r3, r3, #3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d123      	bne.n	8003338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	08da      	lsrs	r2, r3, #3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3208      	adds	r2, #8
 80032f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	220f      	movs	r2, #15
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	08da      	lsrs	r2, r3, #3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3208      	adds	r2, #8
 8003332:	69b9      	ldr	r1, [r7, #24]
 8003334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	2203      	movs	r2, #3
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	69ba      	ldr	r2, [r7, #24]
 800334c:	4013      	ands	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0203 	and.w	r2, r3, #3
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4313      	orrs	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80b4 	beq.w	80034e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	4b60      	ldr	r3, [pc, #384]	@ (8003500 <HAL_GPIO_Init+0x30c>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003382:	4a5f      	ldr	r2, [pc, #380]	@ (8003500 <HAL_GPIO_Init+0x30c>)
 8003384:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003388:	6453      	str	r3, [r2, #68]	@ 0x44
 800338a:	4b5d      	ldr	r3, [pc, #372]	@ (8003500 <HAL_GPIO_Init+0x30c>)
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003392:	60fb      	str	r3, [r7, #12]
 8003394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003396:	4a5b      	ldr	r2, [pc, #364]	@ (8003504 <HAL_GPIO_Init+0x310>)
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	3302      	adds	r3, #2
 800339e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	220f      	movs	r2, #15
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a52      	ldr	r2, [pc, #328]	@ (8003508 <HAL_GPIO_Init+0x314>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d02b      	beq.n	800341a <HAL_GPIO_Init+0x226>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a51      	ldr	r2, [pc, #324]	@ (800350c <HAL_GPIO_Init+0x318>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d025      	beq.n	8003416 <HAL_GPIO_Init+0x222>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a50      	ldr	r2, [pc, #320]	@ (8003510 <HAL_GPIO_Init+0x31c>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d01f      	beq.n	8003412 <HAL_GPIO_Init+0x21e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a4f      	ldr	r2, [pc, #316]	@ (8003514 <HAL_GPIO_Init+0x320>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d019      	beq.n	800340e <HAL_GPIO_Init+0x21a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a4e      	ldr	r2, [pc, #312]	@ (8003518 <HAL_GPIO_Init+0x324>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d013      	beq.n	800340a <HAL_GPIO_Init+0x216>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a4d      	ldr	r2, [pc, #308]	@ (800351c <HAL_GPIO_Init+0x328>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00d      	beq.n	8003406 <HAL_GPIO_Init+0x212>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a4c      	ldr	r2, [pc, #304]	@ (8003520 <HAL_GPIO_Init+0x32c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d007      	beq.n	8003402 <HAL_GPIO_Init+0x20e>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4b      	ldr	r2, [pc, #300]	@ (8003524 <HAL_GPIO_Init+0x330>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d101      	bne.n	80033fe <HAL_GPIO_Init+0x20a>
 80033fa:	2307      	movs	r3, #7
 80033fc:	e00e      	b.n	800341c <HAL_GPIO_Init+0x228>
 80033fe:	2308      	movs	r3, #8
 8003400:	e00c      	b.n	800341c <HAL_GPIO_Init+0x228>
 8003402:	2306      	movs	r3, #6
 8003404:	e00a      	b.n	800341c <HAL_GPIO_Init+0x228>
 8003406:	2305      	movs	r3, #5
 8003408:	e008      	b.n	800341c <HAL_GPIO_Init+0x228>
 800340a:	2304      	movs	r3, #4
 800340c:	e006      	b.n	800341c <HAL_GPIO_Init+0x228>
 800340e:	2303      	movs	r3, #3
 8003410:	e004      	b.n	800341c <HAL_GPIO_Init+0x228>
 8003412:	2302      	movs	r3, #2
 8003414:	e002      	b.n	800341c <HAL_GPIO_Init+0x228>
 8003416:	2301      	movs	r3, #1
 8003418:	e000      	b.n	800341c <HAL_GPIO_Init+0x228>
 800341a:	2300      	movs	r3, #0
 800341c:	69fa      	ldr	r2, [r7, #28]
 800341e:	f002 0203 	and.w	r2, r2, #3
 8003422:	0092      	lsls	r2, r2, #2
 8003424:	4093      	lsls	r3, r2
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4313      	orrs	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800342c:	4935      	ldr	r1, [pc, #212]	@ (8003504 <HAL_GPIO_Init+0x310>)
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	089b      	lsrs	r3, r3, #2
 8003432:	3302      	adds	r3, #2
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800343a:	4b3b      	ldr	r3, [pc, #236]	@ (8003528 <HAL_GPIO_Init+0x334>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	43db      	mvns	r3, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4013      	ands	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	4313      	orrs	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800345e:	4a32      	ldr	r2, [pc, #200]	@ (8003528 <HAL_GPIO_Init+0x334>)
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003464:	4b30      	ldr	r3, [pc, #192]	@ (8003528 <HAL_GPIO_Init+0x334>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	43db      	mvns	r3, r3
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4013      	ands	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003488:	4a27      	ldr	r2, [pc, #156]	@ (8003528 <HAL_GPIO_Init+0x334>)
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800348e:	4b26      	ldr	r3, [pc, #152]	@ (8003528 <HAL_GPIO_Init+0x334>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	43db      	mvns	r3, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4013      	ands	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003528 <HAL_GPIO_Init+0x334>)
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <HAL_GPIO_Init+0x334>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	43db      	mvns	r3, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034dc:	4a12      	ldr	r2, [pc, #72]	@ (8003528 <HAL_GPIO_Init+0x334>)
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	3301      	adds	r3, #1
 80034e6:	61fb      	str	r3, [r7, #28]
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	2b0f      	cmp	r3, #15
 80034ec:	f67f ae90 	bls.w	8003210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034f0:	bf00      	nop
 80034f2:	bf00      	nop
 80034f4:	3724      	adds	r7, #36	@ 0x24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40023800 	.word	0x40023800
 8003504:	40013800 	.word	0x40013800
 8003508:	40020000 	.word	0x40020000
 800350c:	40020400 	.word	0x40020400
 8003510:	40020800 	.word	0x40020800
 8003514:	40020c00 	.word	0x40020c00
 8003518:	40021000 	.word	0x40021000
 800351c:	40021400 	.word	0x40021400
 8003520:	40021800 	.word	0x40021800
 8003524:	40021c00 	.word	0x40021c00
 8003528:	40013c00 	.word	0x40013c00

0800352c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	887b      	ldrh	r3, [r7, #2]
 800353e:	4013      	ands	r3, r2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003544:	2301      	movs	r3, #1
 8003546:	73fb      	strb	r3, [r7, #15]
 8003548:	e001      	b.n	800354e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800354a:	2300      	movs	r3, #0
 800354c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800354e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	460b      	mov	r3, r1
 8003566:	807b      	strh	r3, [r7, #2]
 8003568:	4613      	mov	r3, r2
 800356a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800356c:	787b      	ldrb	r3, [r7, #1]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003572:	887a      	ldrh	r2, [r7, #2]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003578:	e003      	b.n	8003582 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800357a:	887b      	ldrh	r3, [r7, #2]
 800357c:	041a      	lsls	r2, r3, #16
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	619a      	str	r2, [r3, #24]
}
 8003582:	bf00      	nop
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800359a:	4b08      	ldr	r3, [pc, #32]	@ (80035bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800359c:	695a      	ldr	r2, [r3, #20]
 800359e:	88fb      	ldrh	r3, [r7, #6]
 80035a0:	4013      	ands	r3, r2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d006      	beq.n	80035b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035a6:	4a05      	ldr	r2, [pc, #20]	@ (80035bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035ac:	88fb      	ldrh	r3, [r7, #6]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fe fba4 	bl	8001cfc <HAL_GPIO_EXTI_Callback>
  }
}
 80035b4:	bf00      	nop
 80035b6:	3708      	adds	r7, #8
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40013c00 	.word	0x40013c00

080035c0 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e059      	b.n	8003686 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d106      	bne.n	80035f2 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f007 fc6d 	bl	800aecc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2203      	movs	r2, #3
 80035f6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003600:	d102      	bne.n	8003608 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f004 fa7a 	bl	8007b06 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6818      	ldr	r0, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	7c1a      	ldrb	r2, [r3, #16]
 800361a:	f88d 2000 	strb.w	r2, [sp]
 800361e:	3304      	adds	r3, #4
 8003620:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003622:	f004 f9fb 	bl	8007a1c <USB_CoreInit>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2202      	movs	r2, #2
 8003630:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e026      	b.n	8003686 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2101      	movs	r1, #1
 800363e:	4618      	mov	r0, r3
 8003640:	f004 fa72 	bl	8007b28 <USB_SetCurrentMode>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d005      	beq.n	8003656 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2202      	movs	r2, #2
 800364e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e017      	b.n	8003686 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6818      	ldr	r0, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	7c1a      	ldrb	r2, [r3, #16]
 800365e:	f88d 2000 	strb.w	r2, [sp]
 8003662:	3304      	adds	r3, #4
 8003664:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003666:	f004 fc1b 	bl	8007ea0 <USB_HostInit>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2202      	movs	r2, #2
 8003674:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e004      	b.n	8003686 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800368e:	b590      	push	{r4, r7, lr}
 8003690:	b08b      	sub	sp, #44	@ 0x2c
 8003692:	af04      	add	r7, sp, #16
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	4608      	mov	r0, r1
 8003698:	4611      	mov	r1, r2
 800369a:	461a      	mov	r2, r3
 800369c:	4603      	mov	r3, r0
 800369e:	70fb      	strb	r3, [r7, #3]
 80036a0:	460b      	mov	r3, r1
 80036a2:	70bb      	strb	r3, [r7, #2]
 80036a4:	4613      	mov	r3, r2
 80036a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80036a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80036aa:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d101      	bne.n	80036ba <HAL_HCD_HC_Init+0x2c>
 80036b6:	2302      	movs	r3, #2
 80036b8:	e09d      	b.n	80037f6 <HAL_HCD_HC_Init+0x168>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80036c2:	78fa      	ldrb	r2, [r7, #3]
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	4613      	mov	r3, r2
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	440b      	add	r3, r1
 80036d0:	3319      	adds	r3, #25
 80036d2:	2200      	movs	r2, #0
 80036d4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80036d6:	78fa      	ldrb	r2, [r7, #3]
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	3314      	adds	r3, #20
 80036e6:	787a      	ldrb	r2, [r7, #1]
 80036e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80036ea:	78fa      	ldrb	r2, [r7, #3]
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	4613      	mov	r3, r2
 80036f0:	011b      	lsls	r3, r3, #4
 80036f2:	1a9b      	subs	r3, r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	440b      	add	r3, r1
 80036f8:	3315      	adds	r3, #21
 80036fa:	78fa      	ldrb	r2, [r7, #3]
 80036fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80036fe:	78fa      	ldrb	r2, [r7, #3]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	011b      	lsls	r3, r3, #4
 8003706:	1a9b      	subs	r3, r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	3326      	adds	r3, #38	@ 0x26
 800370e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003712:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003714:	78fa      	ldrb	r2, [r7, #3]
 8003716:	78bb      	ldrb	r3, [r7, #2]
 8003718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800371c:	b2d8      	uxtb	r0, r3
 800371e:	6879      	ldr	r1, [r7, #4]
 8003720:	4613      	mov	r3, r2
 8003722:	011b      	lsls	r3, r3, #4
 8003724:	1a9b      	subs	r3, r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	440b      	add	r3, r1
 800372a:	3316      	adds	r3, #22
 800372c:	4602      	mov	r2, r0
 800372e:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003730:	78fb      	ldrb	r3, [r7, #3]
 8003732:	4619      	mov	r1, r3
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f000 fba5 	bl	8003e84 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800373a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800373e:	2b00      	cmp	r3, #0
 8003740:	da0a      	bge.n	8003758 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	3317      	adds	r3, #23
 8003752:	2201      	movs	r2, #1
 8003754:	701a      	strb	r2, [r3, #0]
 8003756:	e009      	b.n	800376c <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003758:	78fa      	ldrb	r2, [r7, #3]
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	1a9b      	subs	r3, r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	3317      	adds	r3, #23
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f004 fcf9 	bl	8008168 <USB_GetHostSpeed>
 8003776:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003778:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800377c:	2b01      	cmp	r3, #1
 800377e:	d10b      	bne.n	8003798 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003780:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003784:	2b01      	cmp	r3, #1
 8003786:	d107      	bne.n	8003798 <HAL_HCD_HC_Init+0x10a>
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d104      	bne.n	8003798 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	2bbc      	cmp	r3, #188	@ 0xbc
 8003792:	d901      	bls.n	8003798 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003794:	23bc      	movs	r3, #188	@ 0xbc
 8003796:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3318      	adds	r3, #24
 80037a8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80037ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80037ae:	78fa      	ldrb	r2, [r7, #3]
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	b298      	uxth	r0, r3
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	3328      	adds	r3, #40	@ 0x28
 80037c2:	4602      	mov	r2, r0
 80037c4:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	787c      	ldrb	r4, [r7, #1]
 80037d0:	78ba      	ldrb	r2, [r7, #2]
 80037d2:	78f9      	ldrb	r1, [r7, #3]
 80037d4:	9302      	str	r3, [sp, #8]
 80037d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80037da:	9301      	str	r3, [sp, #4]
 80037dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	4623      	mov	r3, r4
 80037e4:	f004 fce8 	bl	80081b8 <USB_HC_Init>
 80037e8:	4603      	mov	r3, r0
 80037ea:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80037f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	371c      	adds	r7, #28
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd90      	pop	{r4, r7, pc}
	...

08003800 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	4608      	mov	r0, r1
 800380a:	4611      	mov	r1, r2
 800380c:	461a      	mov	r2, r3
 800380e:	4603      	mov	r3, r0
 8003810:	70fb      	strb	r3, [r7, #3]
 8003812:	460b      	mov	r3, r1
 8003814:	70bb      	strb	r3, [r7, #2]
 8003816:	4613      	mov	r3, r2
 8003818:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800381a:	78fa      	ldrb	r2, [r7, #3]
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	440b      	add	r3, r1
 8003828:	3317      	adds	r3, #23
 800382a:	78ba      	ldrb	r2, [r7, #2]
 800382c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800382e:	78fa      	ldrb	r2, [r7, #3]
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	4613      	mov	r3, r2
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	1a9b      	subs	r3, r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	440b      	add	r3, r1
 800383c:	3326      	adds	r3, #38	@ 0x26
 800383e:	787a      	ldrb	r2, [r7, #1]
 8003840:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003842:	7c3b      	ldrb	r3, [r7, #16]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d114      	bne.n	8003872 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	4613      	mov	r3, r2
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	1a9b      	subs	r3, r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	332a      	adds	r3, #42	@ 0x2a
 8003858:	2203      	movs	r2, #3
 800385a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800385c:	78fa      	ldrb	r2, [r7, #3]
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	4613      	mov	r3, r2
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	440b      	add	r3, r1
 800386a:	3319      	adds	r3, #25
 800386c:	7f3a      	ldrb	r2, [r7, #28]
 800386e:	701a      	strb	r2, [r3, #0]
 8003870:	e009      	b.n	8003886 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003872:	78fa      	ldrb	r2, [r7, #3]
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	4613      	mov	r3, r2
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	1a9b      	subs	r3, r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	440b      	add	r3, r1
 8003880:	332a      	adds	r3, #42	@ 0x2a
 8003882:	2202      	movs	r2, #2
 8003884:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003886:	787b      	ldrb	r3, [r7, #1]
 8003888:	2b03      	cmp	r3, #3
 800388a:	f200 8102 	bhi.w	8003a92 <HAL_HCD_HC_SubmitRequest+0x292>
 800388e:	a201      	add	r2, pc, #4	@ (adr r2, 8003894 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003894:	080038a5 	.word	0x080038a5
 8003898:	08003a7d 	.word	0x08003a7d
 800389c:	08003969 	.word	0x08003969
 80038a0:	080039f3 	.word	0x080039f3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80038a4:	7c3b      	ldrb	r3, [r7, #16]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	f040 80f5 	bne.w	8003a96 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80038ac:	78bb      	ldrb	r3, [r7, #2]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d12d      	bne.n	800390e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80038b2:	8b3b      	ldrh	r3, [r7, #24]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d109      	bne.n	80038cc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80038b8:	78fa      	ldrb	r2, [r7, #3]
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	1a9b      	subs	r3, r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	333d      	adds	r3, #61	@ 0x3d
 80038c8:	2201      	movs	r2, #1
 80038ca:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80038cc:	78fa      	ldrb	r2, [r7, #3]
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4613      	mov	r3, r2
 80038d2:	011b      	lsls	r3, r3, #4
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	333d      	adds	r3, #61	@ 0x3d
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10a      	bne.n	80038f8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038e2:	78fa      	ldrb	r2, [r7, #3]
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	332a      	adds	r3, #42	@ 0x2a
 80038f2:	2200      	movs	r2, #0
 80038f4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80038f6:	e0ce      	b.n	8003a96 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038f8:	78fa      	ldrb	r2, [r7, #3]
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4613      	mov	r3, r2
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	1a9b      	subs	r3, r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	332a      	adds	r3, #42	@ 0x2a
 8003908:	2202      	movs	r2, #2
 800390a:	701a      	strb	r2, [r3, #0]
      break;
 800390c:	e0c3      	b.n	8003a96 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	331a      	adds	r3, #26
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	2b01      	cmp	r3, #1
 8003922:	f040 80b8 	bne.w	8003a96 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003926:	78fa      	ldrb	r2, [r7, #3]
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	4613      	mov	r3, r2
 800392c:	011b      	lsls	r3, r3, #4
 800392e:	1a9b      	subs	r3, r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	440b      	add	r3, r1
 8003934:	333c      	adds	r3, #60	@ 0x3c
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10a      	bne.n	8003952 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800393c:	78fa      	ldrb	r2, [r7, #3]
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4613      	mov	r3, r2
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	1a9b      	subs	r3, r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	332a      	adds	r3, #42	@ 0x2a
 800394c:	2200      	movs	r2, #0
 800394e:	701a      	strb	r2, [r3, #0]
      break;
 8003950:	e0a1      	b.n	8003a96 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003952:	78fa      	ldrb	r2, [r7, #3]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	4613      	mov	r3, r2
 8003958:	011b      	lsls	r3, r3, #4
 800395a:	1a9b      	subs	r3, r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	440b      	add	r3, r1
 8003960:	332a      	adds	r3, #42	@ 0x2a
 8003962:	2202      	movs	r2, #2
 8003964:	701a      	strb	r2, [r3, #0]
      break;
 8003966:	e096      	b.n	8003a96 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003968:	78bb      	ldrb	r3, [r7, #2]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d120      	bne.n	80039b0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	333d      	adds	r3, #61	@ 0x3d
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	332a      	adds	r3, #42	@ 0x2a
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003998:	e07e      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	332a      	adds	r3, #42	@ 0x2a
 80039aa:	2202      	movs	r2, #2
 80039ac:	701a      	strb	r2, [r3, #0]
      break;
 80039ae:	e073      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	333c      	adds	r3, #60	@ 0x3c
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10a      	bne.n	80039dc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	332a      	adds	r3, #42	@ 0x2a
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
      break;
 80039da:	e05d      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	332a      	adds	r3, #42	@ 0x2a
 80039ec:	2202      	movs	r2, #2
 80039ee:	701a      	strb	r2, [r3, #0]
      break;
 80039f0:	e052      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80039f2:	78bb      	ldrb	r3, [r7, #2]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d120      	bne.n	8003a3a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80039f8:	78fa      	ldrb	r2, [r7, #3]
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	4613      	mov	r3, r2
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	1a9b      	subs	r3, r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	440b      	add	r3, r1
 8003a06:	333d      	adds	r3, #61	@ 0x3d
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10a      	bne.n	8003a24 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	1a9b      	subs	r3, r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	332a      	adds	r3, #42	@ 0x2a
 8003a1e:	2200      	movs	r2, #0
 8003a20:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003a22:	e039      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a24:	78fa      	ldrb	r2, [r7, #3]
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	011b      	lsls	r3, r3, #4
 8003a2c:	1a9b      	subs	r3, r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	332a      	adds	r3, #42	@ 0x2a
 8003a34:	2202      	movs	r2, #2
 8003a36:	701a      	strb	r2, [r3, #0]
      break;
 8003a38:	e02e      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003a3a:	78fa      	ldrb	r2, [r7, #3]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	011b      	lsls	r3, r3, #4
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	333c      	adds	r3, #60	@ 0x3c
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10a      	bne.n	8003a66 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	1a9b      	subs	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	332a      	adds	r3, #42	@ 0x2a
 8003a60:	2200      	movs	r2, #0
 8003a62:	701a      	strb	r2, [r3, #0]
      break;
 8003a64:	e018      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	332a      	adds	r3, #42	@ 0x2a
 8003a76:	2202      	movs	r2, #2
 8003a78:	701a      	strb	r2, [r3, #0]
      break;
 8003a7a:	e00d      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a7c:	78fa      	ldrb	r2, [r7, #3]
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	1a9b      	subs	r3, r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	332a      	adds	r3, #42	@ 0x2a
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]
      break;
 8003a90:	e002      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003a92:	bf00      	nop
 8003a94:	e000      	b.n	8003a98 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003a96:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	332c      	adds	r3, #44	@ 0x2c
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	8b39      	ldrh	r1, [r7, #24]
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4403      	add	r3, r0
 8003abc:	3334      	adds	r3, #52	@ 0x34
 8003abe:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003ac0:	78fa      	ldrb	r2, [r7, #3]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	1a9b      	subs	r3, r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	334c      	adds	r3, #76	@ 0x4c
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	3338      	adds	r3, #56	@ 0x38
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	3315      	adds	r3, #21
 8003af8:	78fa      	ldrb	r2, [r7, #3]
 8003afa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	334d      	adds	r3, #77	@ 0x4d
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6818      	ldr	r0, [r3, #0]
 8003b14:	78fa      	ldrb	r2, [r7, #3]
 8003b16:	4613      	mov	r3, r2
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	3310      	adds	r3, #16
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	4413      	add	r3, r2
 8003b24:	1d19      	adds	r1, r3, #4
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	799b      	ldrb	r3, [r3, #6]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f004 fc70 	bl	8008410 <USB_HC_StartXfer>
 8003b30:	4603      	mov	r3, r0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3708      	adds	r7, #8
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop

08003b3c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f004 f95e 	bl	8007e14 <USB_GetMode>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	f040 80fb 	bne.w	8003d56 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f004 f921 	bl	8007dac <USB_ReadInterrupts>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f000 80f1 	beq.w	8003d54 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f004 f918 	bl	8007dac <USB_ReadInterrupts>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b86:	d104      	bne.n	8003b92 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003b90:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f004 f908 	bl	8007dac <USB_ReadInterrupts>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ba6:	d104      	bne.n	8003bb2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003bb0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f004 f8f8 	bl	8007dac <USB_ReadInterrupts>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bc6:	d104      	bne.n	8003bd2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003bd0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f004 f8e8 	bl	8007dac <USB_ReadInterrupts>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d103      	bne.n	8003bee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2202      	movs	r2, #2
 8003bec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f004 f8da 	bl	8007dac <USB_ReadInterrupts>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c02:	d120      	bne.n	8003c46 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003c0c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d113      	bne.n	8003c46 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003c1e:	2110      	movs	r1, #16
 8003c20:	6938      	ldr	r0, [r7, #16]
 8003c22:	f003 ffcd 	bl	8007bc0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003c26:	6938      	ldr	r0, [r7, #16]
 8003c28:	f003 fffc 	bl	8007c24 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	7a5b      	ldrb	r3, [r3, #9]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d105      	bne.n	8003c40 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2101      	movs	r1, #1
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f004 f9f4 	bl	8008028 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f007 f9c1 	bl	800afc8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f004 f8ae 	bl	8007dac <USB_ReadInterrupts>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c5a:	d102      	bne.n	8003c62 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f001 fd4d 	bl	80056fc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f004 f8a0 	bl	8007dac <USB_ReadInterrupts>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d106      	bne.n	8003c84 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f007 f98a 	bl	800af90 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2208      	movs	r2, #8
 8003c82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f004 f88f 	bl	8007dac <USB_ReadInterrupts>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c98:	d139      	bne.n	8003d0e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f004 fe30 	bl	8008904 <USB_HC_ReadInterrupt>
 8003ca4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	e025      	b.n	8003cf8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f003 030f 	and.w	r3, r3, #15
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d018      	beq.n	8003cf2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cd6:	d106      	bne.n	8003ce6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	4619      	mov	r1, r3
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f905 	bl	8003eee <HCD_HC_IN_IRQHandler>
 8003ce4:	e005      	b.n	8003cf2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	4619      	mov	r1, r3
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 ff67 	bl	8004bc0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	795b      	ldrb	r3, [r3, #5]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d3d3      	bcc.n	8003cac <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f004 f84a 	bl	8007dac <USB_ReadInterrupts>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f003 0310 	and.w	r3, r3, #16
 8003d1e:	2b10      	cmp	r3, #16
 8003d20:	d101      	bne.n	8003d26 <HAL_HCD_IRQHandler+0x1ea>
 8003d22:	2301      	movs	r3, #1
 8003d24:	e000      	b.n	8003d28 <HAL_HCD_IRQHandler+0x1ec>
 8003d26:	2300      	movs	r3, #0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d014      	beq.n	8003d56 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	699a      	ldr	r2, [r3, #24]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 0210 	bic.w	r2, r2, #16
 8003d3a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f001 fbfe 	bl	800553e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	699a      	ldr	r2, [r3, #24]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0210 	orr.w	r2, r2, #16
 8003d50:	619a      	str	r2, [r3, #24]
 8003d52:	e000      	b.n	8003d56 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003d54:	bf00      	nop
    }
  }
}
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d101      	bne.n	8003d72 <HAL_HCD_Start+0x16>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	e013      	b.n	8003d9a <HAL_HCD_Start+0x3e>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2101      	movs	r1, #1
 8003d80:	4618      	mov	r0, r3
 8003d82:	f004 f9b8 	bl	80080f6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f003 feaa 	bl	8007ae4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b082      	sub	sp, #8
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d101      	bne.n	8003db8 <HAL_HCD_Stop+0x16>
 8003db4:	2302      	movs	r3, #2
 8003db6:	e00d      	b.n	8003dd4 <HAL_HCD_Stop+0x32>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f004 ff0b 	bl	8008be0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f004 f95a 	bl	80080a2 <USB_ResetPort>
 8003dee:	4603      	mov	r3, r0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	334c      	adds	r3, #76	@ 0x4c
 8003e14:	781b      	ldrb	r3, [r3, #0]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	3338      	adds	r3, #56	@ 0x38
 8003e3e:	681b      	ldr	r3, [r3, #0]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f004 f99c 	bl	8008196 <USB_GetCurrentFrame>
 8003e5e:	4603      	mov	r3, r0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f004 f977 	bl	8008168 <USB_GetHostSpeed>
 8003e7a:	4603      	mov	r3, r0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	1a9b      	subs	r3, r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	331a      	adds	r3, #26
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003ea4:	78fa      	ldrb	r2, [r7, #3]
 8003ea6:	6879      	ldr	r1, [r7, #4]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	011b      	lsls	r3, r3, #4
 8003eac:	1a9b      	subs	r3, r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	440b      	add	r3, r1
 8003eb2:	331b      	adds	r3, #27
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003eb8:	78fa      	ldrb	r2, [r7, #3]
 8003eba:	6879      	ldr	r1, [r7, #4]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	011b      	lsls	r3, r3, #4
 8003ec0:	1a9b      	subs	r3, r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	3325      	adds	r3, #37	@ 0x25
 8003ec8:	2200      	movs	r2, #0
 8003eca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	1a9b      	subs	r3, r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	3324      	adds	r3, #36	@ 0x24
 8003edc:	2200      	movs	r2, #0
 8003ede:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b086      	sub	sp, #24
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	78fa      	ldrb	r2, [r7, #3]
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f003 ff60 	bl	8007dd2 <USB_ReadChInterrupts>
 8003f12:	4603      	mov	r3, r0
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d11a      	bne.n	8003f52 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003f1c:	78fb      	ldrb	r3, [r7, #3]
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2304      	movs	r3, #4
 8003f2c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003f2e:	78fa      	ldrb	r2, [r7, #3]
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	4613      	mov	r3, r2
 8003f34:	011b      	lsls	r3, r3, #4
 8003f36:	1a9b      	subs	r3, r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	334d      	adds	r3, #77	@ 0x4d
 8003f3e:	2207      	movs	r2, #7
 8003f40:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	78fa      	ldrb	r2, [r7, #3]
 8003f48:	4611      	mov	r1, r2
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f004 fceb 	bl	8008926 <USB_HC_Halt>
 8003f50:	e09e      	b.n	8004090 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	78fa      	ldrb	r2, [r7, #3]
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f003 ff39 	bl	8007dd2 <USB_ReadChInterrupts>
 8003f60:	4603      	mov	r3, r0
 8003f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f6a:	d11b      	bne.n	8003fa4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003f6c:	78fb      	ldrb	r3, [r7, #3]
 8003f6e:	015a      	lsls	r2, r3, #5
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4413      	add	r3, r2
 8003f74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f78:	461a      	mov	r2, r3
 8003f7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003f80:	78fa      	ldrb	r2, [r7, #3]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	334d      	adds	r3, #77	@ 0x4d
 8003f90:	2208      	movs	r2, #8
 8003f92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	78fa      	ldrb	r2, [r7, #3]
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f004 fcc2 	bl	8008926 <USB_HC_Halt>
 8003fa2:	e075      	b.n	8004090 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	78fa      	ldrb	r2, [r7, #3]
 8003faa:	4611      	mov	r1, r2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f003 ff10 	bl	8007dd2 <USB_ReadChInterrupts>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f003 0308 	and.w	r3, r3, #8
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d11a      	bne.n	8003ff2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003fbc:	78fb      	ldrb	r3, [r7, #3]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fc8:	461a      	mov	r2, r3
 8003fca:	2308      	movs	r3, #8
 8003fcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003fce:	78fa      	ldrb	r2, [r7, #3]
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	011b      	lsls	r3, r3, #4
 8003fd6:	1a9b      	subs	r3, r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	334d      	adds	r3, #77	@ 0x4d
 8003fde:	2206      	movs	r2, #6
 8003fe0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	78fa      	ldrb	r2, [r7, #3]
 8003fe8:	4611      	mov	r1, r2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f004 fc9b 	bl	8008926 <USB_HC_Halt>
 8003ff0:	e04e      	b.n	8004090 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f003 fee9 	bl	8007dd2 <USB_ReadChInterrupts>
 8004000:	4603      	mov	r3, r0
 8004002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800400a:	d11b      	bne.n	8004044 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	015a      	lsls	r2, r3, #5
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	4413      	add	r3, r2
 8004014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004018:	461a      	mov	r2, r3
 800401a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800401e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	4613      	mov	r3, r2
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	334d      	adds	r3, #77	@ 0x4d
 8004030:	2209      	movs	r2, #9
 8004032:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f004 fc72 	bl	8008926 <USB_HC_Halt>
 8004042:	e025      	b.n	8004090 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	78fa      	ldrb	r2, [r7, #3]
 800404a:	4611      	mov	r1, r2
 800404c:	4618      	mov	r0, r3
 800404e:	f003 fec0 	bl	8007dd2 <USB_ReadChInterrupts>
 8004052:	4603      	mov	r3, r0
 8004054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004058:	2b80      	cmp	r3, #128	@ 0x80
 800405a:	d119      	bne.n	8004090 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4413      	add	r3, r2
 8004064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004068:	461a      	mov	r2, r3
 800406a:	2380      	movs	r3, #128	@ 0x80
 800406c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800406e:	78fa      	ldrb	r2, [r7, #3]
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	334d      	adds	r3, #77	@ 0x4d
 800407e:	2207      	movs	r2, #7
 8004080:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f004 fc4b 	bl	8008926 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	4611      	mov	r1, r2
 8004098:	4618      	mov	r0, r3
 800409a:	f003 fe9a 	bl	8007dd2 <USB_ReadChInterrupts>
 800409e:	4603      	mov	r3, r0
 80040a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040a8:	d112      	bne.n	80040d0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	4611      	mov	r1, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f004 fc37 	bl	8008926 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80040b8:	78fb      	ldrb	r3, [r7, #3]
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040c4:	461a      	mov	r2, r3
 80040c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040ca:	6093      	str	r3, [r2, #8]
 80040cc:	f000 bd75 	b.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	78fa      	ldrb	r2, [r7, #3]
 80040d6:	4611      	mov	r1, r2
 80040d8:	4618      	mov	r0, r3
 80040da:	f003 fe7a 	bl	8007dd2 <USB_ReadChInterrupts>
 80040de:	4603      	mov	r3, r0
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	f040 8128 	bne.w	800433a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040f6:	461a      	mov	r2, r3
 80040f8:	2320      	movs	r3, #32
 80040fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80040fc:	78fa      	ldrb	r2, [r7, #3]
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	011b      	lsls	r3, r3, #4
 8004104:	1a9b      	subs	r3, r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	331b      	adds	r3, #27
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d119      	bne.n	8004146 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004112:	78fa      	ldrb	r2, [r7, #3]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	331b      	adds	r3, #27
 8004122:	2200      	movs	r2, #0
 8004124:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004126:	78fb      	ldrb	r3, [r7, #3]
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	4413      	add	r3, r2
 800412e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	0151      	lsls	r1, r2, #5
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	440a      	add	r2, r1
 800413c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004144:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	799b      	ldrb	r3, [r3, #6]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d01b      	beq.n	8004186 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800414e:	78fa      	ldrb	r2, [r7, #3]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	1a9b      	subs	r3, r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	3330      	adds	r3, #48	@ 0x30
 800415e:	6819      	ldr	r1, [r3, #0]
 8004160:	78fb      	ldrb	r3, [r7, #3]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4413      	add	r3, r2
 8004168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004172:	78fa      	ldrb	r2, [r7, #3]
 8004174:	1ac9      	subs	r1, r1, r3
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4613      	mov	r3, r2
 800417a:	011b      	lsls	r3, r3, #4
 800417c:	1a9b      	subs	r3, r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4403      	add	r3, r0
 8004182:	3338      	adds	r3, #56	@ 0x38
 8004184:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004186:	78fa      	ldrb	r2, [r7, #3]
 8004188:	6879      	ldr	r1, [r7, #4]
 800418a:	4613      	mov	r3, r2
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	1a9b      	subs	r3, r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	334d      	adds	r3, #77	@ 0x4d
 8004196:	2201      	movs	r2, #1
 8004198:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800419a:	78fa      	ldrb	r2, [r7, #3]
 800419c:	6879      	ldr	r1, [r7, #4]
 800419e:	4613      	mov	r3, r2
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	1a9b      	subs	r3, r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	440b      	add	r3, r1
 80041a8:	3344      	adds	r3, #68	@ 0x44
 80041aa:	2200      	movs	r2, #0
 80041ac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80041ae:	78fb      	ldrb	r3, [r7, #3]
 80041b0:	015a      	lsls	r2, r3, #5
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4413      	add	r3, r2
 80041b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041ba:	461a      	mov	r2, r3
 80041bc:	2301      	movs	r3, #1
 80041be:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041c0:	78fa      	ldrb	r2, [r7, #3]
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	4613      	mov	r3, r2
 80041c6:	011b      	lsls	r3, r3, #4
 80041c8:	1a9b      	subs	r3, r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	3326      	adds	r3, #38	@ 0x26
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00a      	beq.n	80041ec <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041d6:	78fa      	ldrb	r2, [r7, #3]
 80041d8:	6879      	ldr	r1, [r7, #4]
 80041da:	4613      	mov	r3, r2
 80041dc:	011b      	lsls	r3, r3, #4
 80041de:	1a9b      	subs	r3, r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	3326      	adds	r3, #38	@ 0x26
 80041e6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d110      	bne.n	800420e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	4611      	mov	r1, r2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f004 fb96 	bl	8008926 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80041fa:	78fb      	ldrb	r3, [r7, #3]
 80041fc:	015a      	lsls	r2, r3, #5
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	4413      	add	r3, r2
 8004202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004206:	461a      	mov	r2, r3
 8004208:	2310      	movs	r3, #16
 800420a:	6093      	str	r3, [r2, #8]
 800420c:	e03d      	b.n	800428a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800420e:	78fa      	ldrb	r2, [r7, #3]
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	4613      	mov	r3, r2
 8004214:	011b      	lsls	r3, r3, #4
 8004216:	1a9b      	subs	r3, r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	440b      	add	r3, r1
 800421c:	3326      	adds	r3, #38	@ 0x26
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	2b03      	cmp	r3, #3
 8004222:	d00a      	beq.n	800423a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004224:	78fa      	ldrb	r2, [r7, #3]
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	4613      	mov	r3, r2
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	1a9b      	subs	r3, r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	3326      	adds	r3, #38	@ 0x26
 8004234:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004236:	2b01      	cmp	r3, #1
 8004238:	d127      	bne.n	800428a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800423a:	78fb      	ldrb	r3, [r7, #3]
 800423c:	015a      	lsls	r2, r3, #5
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	4413      	add	r3, r2
 8004242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	78fa      	ldrb	r2, [r7, #3]
 800424a:	0151      	lsls	r1, r2, #5
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	440a      	add	r2, r1
 8004250:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004254:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004258:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800425a:	78fa      	ldrb	r2, [r7, #3]
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	4613      	mov	r3, r2
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	1a9b      	subs	r3, r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	334c      	adds	r3, #76	@ 0x4c
 800426a:	2201      	movs	r2, #1
 800426c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	4613      	mov	r3, r2
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	1a9b      	subs	r3, r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	334c      	adds	r3, #76	@ 0x4c
 800427e:	781a      	ldrb	r2, [r3, #0]
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	4619      	mov	r1, r3
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f006 fead 	bl	800afe4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	799b      	ldrb	r3, [r3, #6]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d13b      	bne.n	800430a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	3338      	adds	r3, #56	@ 0x38
 80042a2:	6819      	ldr	r1, [r3, #0]
 80042a4:	78fa      	ldrb	r2, [r7, #3]
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	4613      	mov	r3, r2
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	1a9b      	subs	r3, r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	4403      	add	r3, r0
 80042b2:	3328      	adds	r3, #40	@ 0x28
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	440b      	add	r3, r1
 80042b8:	1e59      	subs	r1, r3, #1
 80042ba:	78fa      	ldrb	r2, [r7, #3]
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	4613      	mov	r3, r2
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	1a9b      	subs	r3, r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4403      	add	r3, r0
 80042c8:	3328      	adds	r3, #40	@ 0x28
 80042ca:	881b      	ldrh	r3, [r3, #0]
 80042cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 8470 	beq.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80042da:	78fa      	ldrb	r2, [r7, #3]
 80042dc:	6879      	ldr	r1, [r7, #4]
 80042de:	4613      	mov	r3, r2
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	1a9b      	subs	r3, r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	440b      	add	r3, r1
 80042e8:	333c      	adds	r3, #60	@ 0x3c
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	78fa      	ldrb	r2, [r7, #3]
 80042ee:	f083 0301 	eor.w	r3, r3, #1
 80042f2:	b2d8      	uxtb	r0, r3
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4613      	mov	r3, r2
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	333c      	adds	r3, #60	@ 0x3c
 8004302:	4602      	mov	r2, r0
 8004304:	701a      	strb	r2, [r3, #0]
 8004306:	f000 bc58 	b.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800430a:	78fa      	ldrb	r2, [r7, #3]
 800430c:	6879      	ldr	r1, [r7, #4]
 800430e:	4613      	mov	r3, r2
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	440b      	add	r3, r1
 8004318:	333c      	adds	r3, #60	@ 0x3c
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	78fa      	ldrb	r2, [r7, #3]
 800431e:	f083 0301 	eor.w	r3, r3, #1
 8004322:	b2d8      	uxtb	r0, r3
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	333c      	adds	r3, #60	@ 0x3c
 8004332:	4602      	mov	r2, r0
 8004334:	701a      	strb	r2, [r3, #0]
 8004336:	f000 bc40 	b.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	78fa      	ldrb	r2, [r7, #3]
 8004340:	4611      	mov	r1, r2
 8004342:	4618      	mov	r0, r3
 8004344:	f003 fd45 	bl	8007dd2 <USB_ReadChInterrupts>
 8004348:	4603      	mov	r3, r0
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b20      	cmp	r3, #32
 8004350:	d131      	bne.n	80043b6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004352:	78fb      	ldrb	r3, [r7, #3]
 8004354:	015a      	lsls	r2, r3, #5
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4413      	add	r3, r2
 800435a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800435e:	461a      	mov	r2, r3
 8004360:	2320      	movs	r3, #32
 8004362:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004364:	78fa      	ldrb	r2, [r7, #3]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	4613      	mov	r3, r2
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	1a9b      	subs	r3, r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	331a      	adds	r3, #26
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	2b01      	cmp	r3, #1
 8004378:	f040 841f 	bne.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	331b      	adds	r3, #27
 800438c:	2201      	movs	r2, #1
 800438e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004390:	78fa      	ldrb	r2, [r7, #3]
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	4613      	mov	r3, r2
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	1a9b      	subs	r3, r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	440b      	add	r3, r1
 800439e:	334d      	adds	r3, #77	@ 0x4d
 80043a0:	2203      	movs	r2, #3
 80043a2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	78fa      	ldrb	r2, [r7, #3]
 80043aa:	4611      	mov	r1, r2
 80043ac:	4618      	mov	r0, r3
 80043ae:	f004 faba 	bl	8008926 <USB_HC_Halt>
 80043b2:	f000 bc02 	b.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	4611      	mov	r1, r2
 80043be:	4618      	mov	r0, r3
 80043c0:	f003 fd07 	bl	8007dd2 <USB_ReadChInterrupts>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	f040 8305 	bne.w	80049da <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043dc:	461a      	mov	r2, r3
 80043de:	2302      	movs	r3, #2
 80043e0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80043e2:	78fa      	ldrb	r2, [r7, #3]
 80043e4:	6879      	ldr	r1, [r7, #4]
 80043e6:	4613      	mov	r3, r2
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	1a9b      	subs	r3, r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	440b      	add	r3, r1
 80043f0:	334d      	adds	r3, #77	@ 0x4d
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d114      	bne.n	8004422 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043f8:	78fa      	ldrb	r2, [r7, #3]
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	4613      	mov	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	334d      	adds	r3, #77	@ 0x4d
 8004408:	2202      	movs	r2, #2
 800440a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800440c:	78fa      	ldrb	r2, [r7, #3]
 800440e:	6879      	ldr	r1, [r7, #4]
 8004410:	4613      	mov	r3, r2
 8004412:	011b      	lsls	r3, r3, #4
 8004414:	1a9b      	subs	r3, r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	334c      	adds	r3, #76	@ 0x4c
 800441c:	2201      	movs	r2, #1
 800441e:	701a      	strb	r2, [r3, #0]
 8004420:	e2cc      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004422:	78fa      	ldrb	r2, [r7, #3]
 8004424:	6879      	ldr	r1, [r7, #4]
 8004426:	4613      	mov	r3, r2
 8004428:	011b      	lsls	r3, r3, #4
 800442a:	1a9b      	subs	r3, r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	440b      	add	r3, r1
 8004430:	334d      	adds	r3, #77	@ 0x4d
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	2b06      	cmp	r3, #6
 8004436:	d114      	bne.n	8004462 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004438:	78fa      	ldrb	r2, [r7, #3]
 800443a:	6879      	ldr	r1, [r7, #4]
 800443c:	4613      	mov	r3, r2
 800443e:	011b      	lsls	r3, r3, #4
 8004440:	1a9b      	subs	r3, r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	334d      	adds	r3, #77	@ 0x4d
 8004448:	2202      	movs	r2, #2
 800444a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800444c:	78fa      	ldrb	r2, [r7, #3]
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	4613      	mov	r3, r2
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	1a9b      	subs	r3, r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	334c      	adds	r3, #76	@ 0x4c
 800445c:	2205      	movs	r2, #5
 800445e:	701a      	strb	r2, [r3, #0]
 8004460:	e2ac      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004462:	78fa      	ldrb	r2, [r7, #3]
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	1a9b      	subs	r3, r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	334d      	adds	r3, #77	@ 0x4d
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	2b07      	cmp	r3, #7
 8004476:	d00b      	beq.n	8004490 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004478:	78fa      	ldrb	r2, [r7, #3]
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	4613      	mov	r3, r2
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	1a9b      	subs	r3, r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	334d      	adds	r3, #77	@ 0x4d
 8004488:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800448a:	2b09      	cmp	r3, #9
 800448c:	f040 80a6 	bne.w	80045dc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004490:	78fa      	ldrb	r2, [r7, #3]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	334d      	adds	r3, #77	@ 0x4d
 80044a0:	2202      	movs	r2, #2
 80044a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	3344      	adds	r3, #68	@ 0x44
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	1c59      	adds	r1, r3, #1
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	1a9b      	subs	r3, r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	4403      	add	r3, r0
 80044c4:	3344      	adds	r3, #68	@ 0x44
 80044c6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80044c8:	78fa      	ldrb	r2, [r7, #3]
 80044ca:	6879      	ldr	r1, [r7, #4]
 80044cc:	4613      	mov	r3, r2
 80044ce:	011b      	lsls	r3, r3, #4
 80044d0:	1a9b      	subs	r3, r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	3344      	adds	r3, #68	@ 0x44
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d943      	bls.n	8004566 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80044de:	78fa      	ldrb	r2, [r7, #3]
 80044e0:	6879      	ldr	r1, [r7, #4]
 80044e2:	4613      	mov	r3, r2
 80044e4:	011b      	lsls	r3, r3, #4
 80044e6:	1a9b      	subs	r3, r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	440b      	add	r3, r1
 80044ec:	3344      	adds	r3, #68	@ 0x44
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	6879      	ldr	r1, [r7, #4]
 80044f6:	4613      	mov	r3, r2
 80044f8:	011b      	lsls	r3, r3, #4
 80044fa:	1a9b      	subs	r3, r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	440b      	add	r3, r1
 8004500:	331a      	adds	r3, #26
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d123      	bne.n	8004550 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004508:	78fa      	ldrb	r2, [r7, #3]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	1a9b      	subs	r3, r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	331b      	adds	r3, #27
 8004518:	2200      	movs	r2, #0
 800451a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800451c:	78fa      	ldrb	r2, [r7, #3]
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	1a9b      	subs	r3, r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	331c      	adds	r3, #28
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004530:	78fb      	ldrb	r3, [r7, #3]
 8004532:	015a      	lsls	r2, r3, #5
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	4413      	add	r3, r2
 8004538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	78fa      	ldrb	r2, [r7, #3]
 8004540:	0151      	lsls	r1, r2, #5
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	440a      	add	r2, r1
 8004546:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800454a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800454e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004550:	78fa      	ldrb	r2, [r7, #3]
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	1a9b      	subs	r3, r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	440b      	add	r3, r1
 800455e:	334c      	adds	r3, #76	@ 0x4c
 8004560:	2204      	movs	r2, #4
 8004562:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004564:	e229      	b.n	80049ba <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	334c      	adds	r3, #76	@ 0x4c
 8004576:	2202      	movs	r2, #2
 8004578:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800457a:	78fa      	ldrb	r2, [r7, #3]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	3326      	adds	r3, #38	@ 0x26
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00b      	beq.n	80045a8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004590:	78fa      	ldrb	r2, [r7, #3]
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	4613      	mov	r3, r2
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	3326      	adds	r3, #38	@ 0x26
 80045a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	f040 8209 	bne.w	80049ba <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80045a8:	78fb      	ldrb	r3, [r7, #3]
 80045aa:	015a      	lsls	r2, r3, #5
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	4413      	add	r3, r2
 80045b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d4:	461a      	mov	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045da:	e1ee      	b.n	80049ba <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80045dc:	78fa      	ldrb	r2, [r7, #3]
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	4613      	mov	r3, r2
 80045e2:	011b      	lsls	r3, r3, #4
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	334d      	adds	r3, #77	@ 0x4d
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	2b05      	cmp	r3, #5
 80045f0:	f040 80c8 	bne.w	8004784 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045f4:	78fa      	ldrb	r2, [r7, #3]
 80045f6:	6879      	ldr	r1, [r7, #4]
 80045f8:	4613      	mov	r3, r2
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	1a9b      	subs	r3, r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	440b      	add	r3, r1
 8004602:	334d      	adds	r3, #77	@ 0x4d
 8004604:	2202      	movs	r2, #2
 8004606:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004608:	78fa      	ldrb	r2, [r7, #3]
 800460a:	6879      	ldr	r1, [r7, #4]
 800460c:	4613      	mov	r3, r2
 800460e:	011b      	lsls	r3, r3, #4
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	440b      	add	r3, r1
 8004616:	331b      	adds	r3, #27
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	2b01      	cmp	r3, #1
 800461c:	f040 81ce 	bne.w	80049bc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	3326      	adds	r3, #38	@ 0x26
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2b03      	cmp	r3, #3
 8004634:	d16b      	bne.n	800470e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004636:	78fa      	ldrb	r2, [r7, #3]
 8004638:	6879      	ldr	r1, [r7, #4]
 800463a:	4613      	mov	r3, r2
 800463c:	011b      	lsls	r3, r3, #4
 800463e:	1a9b      	subs	r3, r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	440b      	add	r3, r1
 8004644:	3348      	adds	r3, #72	@ 0x48
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	1c59      	adds	r1, r3, #1
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	4613      	mov	r3, r2
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	1a9b      	subs	r3, r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4403      	add	r3, r0
 8004656:	3348      	adds	r3, #72	@ 0x48
 8004658:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800465a:	78fa      	ldrb	r2, [r7, #3]
 800465c:	6879      	ldr	r1, [r7, #4]
 800465e:	4613      	mov	r3, r2
 8004660:	011b      	lsls	r3, r3, #4
 8004662:	1a9b      	subs	r3, r3, r2
 8004664:	009b      	lsls	r3, r3, #2
 8004666:	440b      	add	r3, r1
 8004668:	3348      	adds	r3, #72	@ 0x48
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b02      	cmp	r3, #2
 800466e:	d943      	bls.n	80046f8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004670:	78fa      	ldrb	r2, [r7, #3]
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	4613      	mov	r3, r2
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	3348      	adds	r3, #72	@ 0x48
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004684:	78fa      	ldrb	r2, [r7, #3]
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	331b      	adds	r3, #27
 8004694:	2200      	movs	r2, #0
 8004696:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004698:	78fa      	ldrb	r2, [r7, #3]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	3344      	adds	r3, #68	@ 0x44
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d809      	bhi.n	80046c2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80046ae:	78fa      	ldrb	r2, [r7, #3]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	331c      	adds	r3, #28
 80046be:	2201      	movs	r2, #1
 80046c0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80046c2:	78fb      	ldrb	r3, [r7, #3]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	78fa      	ldrb	r2, [r7, #3]
 80046d2:	0151      	lsls	r1, r2, #5
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	440a      	add	r2, r1
 80046d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046e0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80046e2:	78fa      	ldrb	r2, [r7, #3]
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	011b      	lsls	r3, r3, #4
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	334c      	adds	r3, #76	@ 0x4c
 80046f2:	2204      	movs	r2, #4
 80046f4:	701a      	strb	r2, [r3, #0]
 80046f6:	e014      	b.n	8004722 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046f8:	78fa      	ldrb	r2, [r7, #3]
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	4613      	mov	r3, r2
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	334c      	adds	r3, #76	@ 0x4c
 8004708:	2202      	movs	r2, #2
 800470a:	701a      	strb	r2, [r3, #0]
 800470c:	e009      	b.n	8004722 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800470e:	78fa      	ldrb	r2, [r7, #3]
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	4613      	mov	r3, r2
 8004714:	011b      	lsls	r3, r3, #4
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	334c      	adds	r3, #76	@ 0x4c
 800471e:	2202      	movs	r2, #2
 8004720:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004722:	78fa      	ldrb	r2, [r7, #3]
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	4613      	mov	r3, r2
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	1a9b      	subs	r3, r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	440b      	add	r3, r1
 8004730:	3326      	adds	r3, #38	@ 0x26
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00b      	beq.n	8004750 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004738:	78fa      	ldrb	r2, [r7, #3]
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4613      	mov	r3, r2
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	1a9b      	subs	r3, r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	3326      	adds	r3, #38	@ 0x26
 8004748:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800474a:	2b02      	cmp	r3, #2
 800474c:	f040 8136 	bne.w	80049bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004750:	78fb      	ldrb	r3, [r7, #3]
 8004752:	015a      	lsls	r2, r3, #5
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4413      	add	r3, r2
 8004758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004766:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800476e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004770:	78fb      	ldrb	r3, [r7, #3]
 8004772:	015a      	lsls	r2, r3, #5
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	4413      	add	r3, r2
 8004778:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800477c:	461a      	mov	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	e11b      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	1a9b      	subs	r3, r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	334d      	adds	r3, #77	@ 0x4d
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	2b03      	cmp	r3, #3
 8004798:	f040 8081 	bne.w	800489e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800479c:	78fa      	ldrb	r2, [r7, #3]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	011b      	lsls	r3, r3, #4
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	334d      	adds	r3, #77	@ 0x4d
 80047ac:	2202      	movs	r2, #2
 80047ae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80047b0:	78fa      	ldrb	r2, [r7, #3]
 80047b2:	6879      	ldr	r1, [r7, #4]
 80047b4:	4613      	mov	r3, r2
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	1a9b      	subs	r3, r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	331b      	adds	r3, #27
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	f040 80fa 	bne.w	80049bc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	334c      	adds	r3, #76	@ 0x4c
 80047d8:	2202      	movs	r2, #2
 80047da:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80047dc:	78fb      	ldrb	r3, [r7, #3]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	0151      	lsls	r1, r2, #5
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	440a      	add	r2, r1
 80047f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80047f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047fa:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80047fc:	78fb      	ldrb	r3, [r7, #3]
 80047fe:	015a      	lsls	r2, r3, #5
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	4413      	add	r3, r2
 8004804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	78fa      	ldrb	r2, [r7, #3]
 800480c:	0151      	lsls	r1, r2, #5
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	440a      	add	r2, r1
 8004812:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800481a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800481c:	78fb      	ldrb	r3, [r7, #3]
 800481e:	015a      	lsls	r2, r3, #5
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4413      	add	r3, r2
 8004824:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	0151      	lsls	r1, r2, #5
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	440a      	add	r2, r1
 8004832:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004836:	f023 0320 	bic.w	r3, r3, #32
 800483a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800483c:	78fa      	ldrb	r2, [r7, #3]
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	4613      	mov	r3, r2
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	1a9b      	subs	r3, r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	3326      	adds	r3, #38	@ 0x26
 800484c:	781b      	ldrb	r3, [r3, #0]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00b      	beq.n	800486a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004852:	78fa      	ldrb	r2, [r7, #3]
 8004854:	6879      	ldr	r1, [r7, #4]
 8004856:	4613      	mov	r3, r2
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	1a9b      	subs	r3, r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	440b      	add	r3, r1
 8004860:	3326      	adds	r3, #38	@ 0x26
 8004862:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004864:	2b02      	cmp	r3, #2
 8004866:	f040 80a9 	bne.w	80049bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800486a:	78fb      	ldrb	r3, [r7, #3]
 800486c:	015a      	lsls	r2, r3, #5
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	4413      	add	r3, r2
 8004872:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004880:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004888:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800488a:	78fb      	ldrb	r3, [r7, #3]
 800488c:	015a      	lsls	r2, r3, #5
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	4413      	add	r3, r2
 8004892:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004896:	461a      	mov	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	e08e      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	334d      	adds	r3, #77	@ 0x4d
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d143      	bne.n	800493c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048b4:	78fa      	ldrb	r2, [r7, #3]
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	334d      	adds	r3, #77	@ 0x4d
 80048c4:	2202      	movs	r2, #2
 80048c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048c8:	78fa      	ldrb	r2, [r7, #3]
 80048ca:	6879      	ldr	r1, [r7, #4]
 80048cc:	4613      	mov	r3, r2
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	1a9b      	subs	r3, r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	334c      	adds	r3, #76	@ 0x4c
 80048d8:	2202      	movs	r2, #2
 80048da:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048dc:	78fa      	ldrb	r2, [r7, #3]
 80048de:	6879      	ldr	r1, [r7, #4]
 80048e0:	4613      	mov	r3, r2
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	1a9b      	subs	r3, r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	440b      	add	r3, r1
 80048ea:	3326      	adds	r3, #38	@ 0x26
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00a      	beq.n	8004908 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80048f2:	78fa      	ldrb	r2, [r7, #3]
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	4613      	mov	r3, r2
 80048f8:	011b      	lsls	r3, r3, #4
 80048fa:	1a9b      	subs	r3, r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	440b      	add	r3, r1
 8004900:	3326      	adds	r3, #38	@ 0x26
 8004902:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004904:	2b02      	cmp	r3, #2
 8004906:	d159      	bne.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	4413      	add	r3, r2
 8004910:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800491e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004926:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004928:	78fb      	ldrb	r3, [r7, #3]
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	4413      	add	r3, r2
 8004930:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004934:	461a      	mov	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	e03f      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800493c:	78fa      	ldrb	r2, [r7, #3]
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	4613      	mov	r3, r2
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	1a9b      	subs	r3, r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	334d      	adds	r3, #77	@ 0x4d
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	2b08      	cmp	r3, #8
 8004950:	d126      	bne.n	80049a0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004952:	78fa      	ldrb	r2, [r7, #3]
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	4613      	mov	r3, r2
 8004958:	011b      	lsls	r3, r3, #4
 800495a:	1a9b      	subs	r3, r3, r2
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	440b      	add	r3, r1
 8004960:	334d      	adds	r3, #77	@ 0x4d
 8004962:	2202      	movs	r2, #2
 8004964:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004966:	78fa      	ldrb	r2, [r7, #3]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	3344      	adds	r3, #68	@ 0x44
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	1c59      	adds	r1, r3, #1
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	4613      	mov	r3, r2
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	1a9b      	subs	r3, r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4403      	add	r3, r0
 8004986:	3344      	adds	r3, #68	@ 0x44
 8004988:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800498a:	78fa      	ldrb	r2, [r7, #3]
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	334c      	adds	r3, #76	@ 0x4c
 800499a:	2204      	movs	r2, #4
 800499c:	701a      	strb	r2, [r3, #0]
 800499e:	e00d      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80049a0:	78fa      	ldrb	r2, [r7, #3]
 80049a2:	6879      	ldr	r1, [r7, #4]
 80049a4:	4613      	mov	r3, r2
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	1a9b      	subs	r3, r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	334d      	adds	r3, #77	@ 0x4d
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	f000 8100 	beq.w	8004bb8 <HCD_HC_IN_IRQHandler+0xcca>
 80049b8:	e000      	b.n	80049bc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80049ba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80049bc:	78fa      	ldrb	r2, [r7, #3]
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	4613      	mov	r3, r2
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	1a9b      	subs	r3, r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	334c      	adds	r3, #76	@ 0x4c
 80049cc:	781a      	ldrb	r2, [r3, #0]
 80049ce:	78fb      	ldrb	r3, [r7, #3]
 80049d0:	4619      	mov	r1, r3
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f006 fb06 	bl	800afe4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80049d8:	e0ef      	b.n	8004bba <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	78fa      	ldrb	r2, [r7, #3]
 80049e0:	4611      	mov	r1, r2
 80049e2:	4618      	mov	r0, r3
 80049e4:	f003 f9f5 	bl	8007dd2 <USB_ReadChInterrupts>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ee:	2b40      	cmp	r3, #64	@ 0x40
 80049f0:	d12f      	bne.n	8004a52 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80049f2:	78fb      	ldrb	r3, [r7, #3]
 80049f4:	015a      	lsls	r2, r3, #5
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	4413      	add	r3, r2
 80049fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049fe:	461a      	mov	r2, r3
 8004a00:	2340      	movs	r3, #64	@ 0x40
 8004a02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004a04:	78fa      	ldrb	r2, [r7, #3]
 8004a06:	6879      	ldr	r1, [r7, #4]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	011b      	lsls	r3, r3, #4
 8004a0c:	1a9b      	subs	r3, r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	440b      	add	r3, r1
 8004a12:	334d      	adds	r3, #77	@ 0x4d
 8004a14:	2205      	movs	r2, #5
 8004a16:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004a18:	78fa      	ldrb	r2, [r7, #3]
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	011b      	lsls	r3, r3, #4
 8004a20:	1a9b      	subs	r3, r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	440b      	add	r3, r1
 8004a26:	331a      	adds	r3, #26
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d109      	bne.n	8004a42 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004a2e:	78fa      	ldrb	r2, [r7, #3]
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	1a9b      	subs	r3, r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	440b      	add	r3, r1
 8004a3c:	3344      	adds	r3, #68	@ 0x44
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	4611      	mov	r1, r2
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f003 ff6b 	bl	8008926 <USB_HC_Halt>
 8004a50:	e0b3      	b.n	8004bba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	78fa      	ldrb	r2, [r7, #3]
 8004a58:	4611      	mov	r1, r2
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f003 f9b9 	bl	8007dd2 <USB_ReadChInterrupts>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b10      	cmp	r3, #16
 8004a68:	f040 80a7 	bne.w	8004bba <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004a6c:	78fa      	ldrb	r2, [r7, #3]
 8004a6e:	6879      	ldr	r1, [r7, #4]
 8004a70:	4613      	mov	r3, r2
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	1a9b      	subs	r3, r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	3326      	adds	r3, #38	@ 0x26
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	2b03      	cmp	r3, #3
 8004a80:	d11b      	bne.n	8004aba <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004a82:	78fa      	ldrb	r2, [r7, #3]
 8004a84:	6879      	ldr	r1, [r7, #4]
 8004a86:	4613      	mov	r3, r2
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	1a9b      	subs	r3, r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	440b      	add	r3, r1
 8004a90:	3344      	adds	r3, #68	@ 0x44
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004a96:	78fa      	ldrb	r2, [r7, #3]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	334d      	adds	r3, #77	@ 0x4d
 8004aa6:	2204      	movs	r2, #4
 8004aa8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	78fa      	ldrb	r2, [r7, #3]
 8004ab0:	4611      	mov	r1, r2
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f003 ff37 	bl	8008926 <USB_HC_Halt>
 8004ab8:	e03f      	b.n	8004b3a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004aba:	78fa      	ldrb	r2, [r7, #3]
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	1a9b      	subs	r3, r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	440b      	add	r3, r1
 8004ac8:	3326      	adds	r3, #38	@ 0x26
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ad0:	78fa      	ldrb	r2, [r7, #3]
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	1a9b      	subs	r3, r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	3326      	adds	r3, #38	@ 0x26
 8004ae0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d129      	bne.n	8004b3a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004ae6:	78fa      	ldrb	r2, [r7, #3]
 8004ae8:	6879      	ldr	r1, [r7, #4]
 8004aea:	4613      	mov	r3, r2
 8004aec:	011b      	lsls	r3, r3, #4
 8004aee:	1a9b      	subs	r3, r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	440b      	add	r3, r1
 8004af4:	3344      	adds	r3, #68	@ 0x44
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	799b      	ldrb	r3, [r3, #6]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00a      	beq.n	8004b18 <HCD_HC_IN_IRQHandler+0xc2a>
 8004b02:	78fa      	ldrb	r2, [r7, #3]
 8004b04:	6879      	ldr	r1, [r7, #4]
 8004b06:	4613      	mov	r3, r2
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	1a9b      	subs	r3, r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	440b      	add	r3, r1
 8004b10:	331b      	adds	r3, #27
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d110      	bne.n	8004b3a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004b18:	78fa      	ldrb	r2, [r7, #3]
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	334d      	adds	r3, #77	@ 0x4d
 8004b28:	2204      	movs	r2, #4
 8004b2a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	78fa      	ldrb	r2, [r7, #3]
 8004b32:	4611      	mov	r1, r2
 8004b34:	4618      	mov	r0, r3
 8004b36:	f003 fef6 	bl	8008926 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004b3a:	78fa      	ldrb	r2, [r7, #3]
 8004b3c:	6879      	ldr	r1, [r7, #4]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	011b      	lsls	r3, r3, #4
 8004b42:	1a9b      	subs	r3, r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	440b      	add	r3, r1
 8004b48:	331b      	adds	r3, #27
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d129      	bne.n	8004ba4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004b50:	78fa      	ldrb	r2, [r7, #3]
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	4613      	mov	r3, r2
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	1a9b      	subs	r3, r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	331b      	adds	r3, #27
 8004b60:	2200      	movs	r2, #0
 8004b62:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004b64:	78fb      	ldrb	r3, [r7, #3]
 8004b66:	015a      	lsls	r2, r3, #5
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	78fa      	ldrb	r2, [r7, #3]
 8004b74:	0151      	lsls	r1, r2, #5
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	440a      	add	r2, r1
 8004b7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b82:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004b84:	78fb      	ldrb	r3, [r7, #3]
 8004b86:	015a      	lsls	r2, r3, #5
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	78fa      	ldrb	r2, [r7, #3]
 8004b94:	0151      	lsls	r1, r2, #5
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	440a      	add	r2, r1
 8004b9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b9e:	f043 0320 	orr.w	r3, r3, #32
 8004ba2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004ba4:	78fb      	ldrb	r3, [r7, #3]
 8004ba6:	015a      	lsls	r2, r3, #5
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	4413      	add	r3, r2
 8004bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	2310      	movs	r3, #16
 8004bb4:	6093      	str	r3, [r2, #8]
 8004bb6:	e000      	b.n	8004bba <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004bb8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	78fa      	ldrb	r2, [r7, #3]
 8004bdc:	4611      	mov	r1, r2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f003 f8f7 	bl	8007dd2 <USB_ReadChInterrupts>
 8004be4:	4603      	mov	r3, r0
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	2b04      	cmp	r3, #4
 8004bec:	d11b      	bne.n	8004c26 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004bee:	78fb      	ldrb	r3, [r7, #3]
 8004bf0:	015a      	lsls	r2, r3, #5
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	2304      	movs	r3, #4
 8004bfe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004c00:	78fa      	ldrb	r2, [r7, #3]
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	4613      	mov	r3, r2
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	1a9b      	subs	r3, r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	440b      	add	r3, r1
 8004c0e:	334d      	adds	r3, #77	@ 0x4d
 8004c10:	2207      	movs	r2, #7
 8004c12:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	78fa      	ldrb	r2, [r7, #3]
 8004c1a:	4611      	mov	r1, r2
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f003 fe82 	bl	8008926 <USB_HC_Halt>
 8004c22:	f000 bc89 	b.w	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	78fa      	ldrb	r2, [r7, #3]
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f003 f8cf 	bl	8007dd2 <USB_ReadChInterrupts>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	f040 8082 	bne.w	8004d44 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	2320      	movs	r3, #32
 8004c50:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004c52:	78fa      	ldrb	r2, [r7, #3]
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	4613      	mov	r3, r2
 8004c58:	011b      	lsls	r3, r3, #4
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	3319      	adds	r3, #25
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d124      	bne.n	8004cb2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004c68:	78fa      	ldrb	r2, [r7, #3]
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	011b      	lsls	r3, r3, #4
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	3319      	adds	r3, #25
 8004c78:	2200      	movs	r2, #0
 8004c7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c7c:	78fa      	ldrb	r2, [r7, #3]
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	334c      	adds	r3, #76	@ 0x4c
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	334d      	adds	r3, #77	@ 0x4d
 8004ca0:	2203      	movs	r2, #3
 8004ca2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	4611      	mov	r1, r2
 8004cac:	4618      	mov	r0, r3
 8004cae:	f003 fe3a 	bl	8008926 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004cb2:	78fa      	ldrb	r2, [r7, #3]
 8004cb4:	6879      	ldr	r1, [r7, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	1a9b      	subs	r3, r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	440b      	add	r3, r1
 8004cc0:	331a      	adds	r3, #26
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	f040 8437 	bne.w	8005538 <HCD_HC_OUT_IRQHandler+0x978>
 8004cca:	78fa      	ldrb	r2, [r7, #3]
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	011b      	lsls	r3, r3, #4
 8004cd2:	1a9b      	subs	r3, r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	440b      	add	r3, r1
 8004cd8:	331b      	adds	r3, #27
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f040 842b 	bne.w	8005538 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004ce2:	78fa      	ldrb	r2, [r7, #3]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	1a9b      	subs	r3, r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	3326      	adds	r3, #38	@ 0x26
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d009      	beq.n	8004d0c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004cf8:	78fa      	ldrb	r2, [r7, #3]
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	1a9b      	subs	r3, r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	440b      	add	r3, r1
 8004d06:	331b      	adds	r3, #27
 8004d08:	2201      	movs	r2, #1
 8004d0a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	1a9b      	subs	r3, r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	334d      	adds	r3, #77	@ 0x4d
 8004d1c:	2203      	movs	r2, #3
 8004d1e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	78fa      	ldrb	r2, [r7, #3]
 8004d26:	4611      	mov	r1, r2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f003 fdfc 	bl	8008926 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004d2e:	78fa      	ldrb	r2, [r7, #3]
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	1a9b      	subs	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	440b      	add	r3, r1
 8004d3c:	3344      	adds	r3, #68	@ 0x44
 8004d3e:	2200      	movs	r2, #0
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	e3f9      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	78fa      	ldrb	r2, [r7, #3]
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f003 f840 	bl	8007dd2 <USB_ReadChInterrupts>
 8004d52:	4603      	mov	r3, r0
 8004d54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d5c:	d111      	bne.n	8004d82 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004d5e:	78fb      	ldrb	r3, [r7, #3]
 8004d60:	015a      	lsls	r2, r3, #5
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	4413      	add	r3, r2
 8004d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d70:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	78fa      	ldrb	r2, [r7, #3]
 8004d78:	4611      	mov	r1, r2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f003 fdd3 	bl	8008926 <USB_HC_Halt>
 8004d80:	e3da      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	78fa      	ldrb	r2, [r7, #3]
 8004d88:	4611      	mov	r1, r2
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f003 f821 	bl	8007dd2 <USB_ReadChInterrupts>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d168      	bne.n	8004e6c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004d9a:	78fa      	ldrb	r2, [r7, #3]
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	1a9b      	subs	r3, r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	3344      	adds	r3, #68	@ 0x44
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	78fa      	ldrb	r2, [r7, #3]
 8004db4:	4611      	mov	r1, r2
 8004db6:	4618      	mov	r0, r3
 8004db8:	f003 f80b 	bl	8007dd2 <USB_ReadChInterrupts>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc2:	2b40      	cmp	r3, #64	@ 0x40
 8004dc4:	d112      	bne.n	8004dec <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	3319      	adds	r3, #25
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004dda:	78fb      	ldrb	r3, [r7, #3]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004de6:	461a      	mov	r2, r3
 8004de8:	2340      	movs	r3, #64	@ 0x40
 8004dea:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004dec:	78fa      	ldrb	r2, [r7, #3]
 8004dee:	6879      	ldr	r1, [r7, #4]
 8004df0:	4613      	mov	r3, r2
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	1a9b      	subs	r3, r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	440b      	add	r3, r1
 8004dfa:	331b      	adds	r3, #27
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d019      	beq.n	8004e36 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004e02:	78fa      	ldrb	r2, [r7, #3]
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	4613      	mov	r3, r2
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	1a9b      	subs	r3, r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	440b      	add	r3, r1
 8004e10:	331b      	adds	r3, #27
 8004e12:	2200      	movs	r2, #0
 8004e14:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004e16:	78fb      	ldrb	r3, [r7, #3]
 8004e18:	015a      	lsls	r2, r3, #5
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	78fa      	ldrb	r2, [r7, #3]
 8004e26:	0151      	lsls	r1, r2, #5
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	440a      	add	r2, r1
 8004e2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e34:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004e36:	78fb      	ldrb	r3, [r7, #3]
 8004e38:	015a      	lsls	r2, r3, #5
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e42:	461a      	mov	r2, r3
 8004e44:	2301      	movs	r3, #1
 8004e46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	011b      	lsls	r3, r3, #4
 8004e50:	1a9b      	subs	r3, r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	334d      	adds	r3, #77	@ 0x4d
 8004e58:	2201      	movs	r2, #1
 8004e5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	78fa      	ldrb	r2, [r7, #3]
 8004e62:	4611      	mov	r1, r2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f003 fd5e 	bl	8008926 <USB_HC_Halt>
 8004e6a:	e365      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	78fa      	ldrb	r2, [r7, #3]
 8004e72:	4611      	mov	r1, r2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f002 ffac 	bl	8007dd2 <USB_ReadChInterrupts>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e80:	2b40      	cmp	r3, #64	@ 0x40
 8004e82:	d139      	bne.n	8004ef8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	334d      	adds	r3, #77	@ 0x4d
 8004e94:	2205      	movs	r2, #5
 8004e96:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004e98:	78fa      	ldrb	r2, [r7, #3]
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	1a9b      	subs	r3, r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	331a      	adds	r3, #26
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d109      	bne.n	8004ec2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004eae:	78fa      	ldrb	r2, [r7, #3]
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	440b      	add	r3, r1
 8004ebc:	3319      	adds	r3, #25
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004ec2:	78fa      	ldrb	r2, [r7, #3]
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	440b      	add	r3, r1
 8004ed0:	3344      	adds	r3, #68	@ 0x44
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	78fa      	ldrb	r2, [r7, #3]
 8004edc:	4611      	mov	r1, r2
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f003 fd21 	bl	8008926 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	2340      	movs	r3, #64	@ 0x40
 8004ef4:	6093      	str	r3, [r2, #8]
 8004ef6:	e31f      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	78fa      	ldrb	r2, [r7, #3]
 8004efe:	4611      	mov	r1, r2
 8004f00:	4618      	mov	r0, r3
 8004f02:	f002 ff66 	bl	8007dd2 <USB_ReadChInterrupts>
 8004f06:	4603      	mov	r3, r0
 8004f08:	f003 0308 	and.w	r3, r3, #8
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d11a      	bne.n	8004f46 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004f10:	78fb      	ldrb	r3, [r7, #3]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	2308      	movs	r3, #8
 8004f20:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004f22:	78fa      	ldrb	r2, [r7, #3]
 8004f24:	6879      	ldr	r1, [r7, #4]
 8004f26:	4613      	mov	r3, r2
 8004f28:	011b      	lsls	r3, r3, #4
 8004f2a:	1a9b      	subs	r3, r3, r2
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	440b      	add	r3, r1
 8004f30:	334d      	adds	r3, #77	@ 0x4d
 8004f32:	2206      	movs	r2, #6
 8004f34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	78fa      	ldrb	r2, [r7, #3]
 8004f3c:	4611      	mov	r1, r2
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f003 fcf1 	bl	8008926 <USB_HC_Halt>
 8004f44:	e2f8      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	78fa      	ldrb	r2, [r7, #3]
 8004f4c:	4611      	mov	r1, r2
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f002 ff3f 	bl	8007dd2 <USB_ReadChInterrupts>
 8004f54:	4603      	mov	r3, r0
 8004f56:	f003 0310 	and.w	r3, r3, #16
 8004f5a:	2b10      	cmp	r3, #16
 8004f5c:	d144      	bne.n	8004fe8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004f5e:	78fa      	ldrb	r2, [r7, #3]
 8004f60:	6879      	ldr	r1, [r7, #4]
 8004f62:	4613      	mov	r3, r2
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	1a9b      	subs	r3, r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	440b      	add	r3, r1
 8004f6c:	3344      	adds	r3, #68	@ 0x44
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004f72:	78fa      	ldrb	r2, [r7, #3]
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	1a9b      	subs	r3, r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	440b      	add	r3, r1
 8004f80:	334d      	adds	r3, #77	@ 0x4d
 8004f82:	2204      	movs	r2, #4
 8004f84:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004f86:	78fa      	ldrb	r2, [r7, #3]
 8004f88:	6879      	ldr	r1, [r7, #4]
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	011b      	lsls	r3, r3, #4
 8004f8e:	1a9b      	subs	r3, r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	440b      	add	r3, r1
 8004f94:	3319      	adds	r3, #25
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d114      	bne.n	8004fc6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004f9c:	78fa      	ldrb	r2, [r7, #3]
 8004f9e:	6879      	ldr	r1, [r7, #4]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	011b      	lsls	r3, r3, #4
 8004fa4:	1a9b      	subs	r3, r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	440b      	add	r3, r1
 8004faa:	3318      	adds	r3, #24
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d109      	bne.n	8004fc6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	1a9b      	subs	r3, r3, r2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	440b      	add	r3, r1
 8004fc0:	3319      	adds	r3, #25
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	78fa      	ldrb	r2, [r7, #3]
 8004fcc:	4611      	mov	r1, r2
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f003 fca9 	bl	8008926 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	015a      	lsls	r2, r3, #5
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	4413      	add	r3, r2
 8004fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	2310      	movs	r3, #16
 8004fe4:	6093      	str	r3, [r2, #8]
 8004fe6:	e2a7      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	78fa      	ldrb	r2, [r7, #3]
 8004fee:	4611      	mov	r1, r2
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f002 feee 	bl	8007dd2 <USB_ReadChInterrupts>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffc:	2b80      	cmp	r3, #128	@ 0x80
 8004ffe:	f040 8083 	bne.w	8005108 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	799b      	ldrb	r3, [r3, #6]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d111      	bne.n	800502e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800500a:	78fa      	ldrb	r2, [r7, #3]
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4613      	mov	r3, r2
 8005010:	011b      	lsls	r3, r3, #4
 8005012:	1a9b      	subs	r3, r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	440b      	add	r3, r1
 8005018:	334d      	adds	r3, #77	@ 0x4d
 800501a:	2207      	movs	r2, #7
 800501c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	78fa      	ldrb	r2, [r7, #3]
 8005024:	4611      	mov	r1, r2
 8005026:	4618      	mov	r0, r3
 8005028:	f003 fc7d 	bl	8008926 <USB_HC_Halt>
 800502c:	e062      	b.n	80050f4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	4613      	mov	r3, r2
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	1a9b      	subs	r3, r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	440b      	add	r3, r1
 800503c:	3344      	adds	r3, #68	@ 0x44
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	1c59      	adds	r1, r3, #1
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	4613      	mov	r3, r2
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4403      	add	r3, r0
 800504e:	3344      	adds	r3, #68	@ 0x44
 8005050:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005052:	78fa      	ldrb	r2, [r7, #3]
 8005054:	6879      	ldr	r1, [r7, #4]
 8005056:	4613      	mov	r3, r2
 8005058:	011b      	lsls	r3, r3, #4
 800505a:	1a9b      	subs	r3, r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	440b      	add	r3, r1
 8005060:	3344      	adds	r3, #68	@ 0x44
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b02      	cmp	r3, #2
 8005066:	d922      	bls.n	80050ae <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005068:	78fa      	ldrb	r2, [r7, #3]
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	4613      	mov	r3, r2
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	1a9b      	subs	r3, r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	440b      	add	r3, r1
 8005076:	3344      	adds	r3, #68	@ 0x44
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800507c:	78fa      	ldrb	r2, [r7, #3]
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	4613      	mov	r3, r2
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	1a9b      	subs	r3, r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	440b      	add	r3, r1
 800508a:	334c      	adds	r3, #76	@ 0x4c
 800508c:	2204      	movs	r2, #4
 800508e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005090:	78fa      	ldrb	r2, [r7, #3]
 8005092:	6879      	ldr	r1, [r7, #4]
 8005094:	4613      	mov	r3, r2
 8005096:	011b      	lsls	r3, r3, #4
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	440b      	add	r3, r1
 800509e:	334c      	adds	r3, #76	@ 0x4c
 80050a0:	781a      	ldrb	r2, [r3, #0]
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	4619      	mov	r1, r3
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f005 ff9c 	bl	800afe4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80050ac:	e022      	b.n	80050f4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80050ae:	78fa      	ldrb	r2, [r7, #3]
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	011b      	lsls	r3, r3, #4
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	440b      	add	r3, r1
 80050bc:	334c      	adds	r3, #76	@ 0x4c
 80050be:	2202      	movs	r2, #2
 80050c0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80050c2:	78fb      	ldrb	r3, [r7, #3]
 80050c4:	015a      	lsls	r2, r3, #5
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4413      	add	r3, r2
 80050ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050d8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80050e0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80050e2:	78fb      	ldrb	r3, [r7, #3]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ee:	461a      	mov	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80050f4:	78fb      	ldrb	r3, [r7, #3]
 80050f6:	015a      	lsls	r2, r3, #5
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	4413      	add	r3, r2
 80050fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005100:	461a      	mov	r2, r3
 8005102:	2380      	movs	r3, #128	@ 0x80
 8005104:	6093      	str	r3, [r2, #8]
 8005106:	e217      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	4611      	mov	r1, r2
 8005110:	4618      	mov	r0, r3
 8005112:	f002 fe5e 	bl	8007dd2 <USB_ReadChInterrupts>
 8005116:	4603      	mov	r3, r0
 8005118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800511c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005120:	d11b      	bne.n	800515a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005122:	78fa      	ldrb	r2, [r7, #3]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	334d      	adds	r3, #77	@ 0x4d
 8005132:	2209      	movs	r2, #9
 8005134:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	78fa      	ldrb	r2, [r7, #3]
 800513c:	4611      	mov	r1, r2
 800513e:	4618      	mov	r0, r3
 8005140:	f003 fbf1 	bl	8008926 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005144:	78fb      	ldrb	r3, [r7, #3]
 8005146:	015a      	lsls	r2, r3, #5
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	4413      	add	r3, r2
 800514c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005150:	461a      	mov	r2, r3
 8005152:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005156:	6093      	str	r3, [r2, #8]
 8005158:	e1ee      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	78fa      	ldrb	r2, [r7, #3]
 8005160:	4611      	mov	r1, r2
 8005162:	4618      	mov	r0, r3
 8005164:	f002 fe35 	bl	8007dd2 <USB_ReadChInterrupts>
 8005168:	4603      	mov	r3, r0
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b02      	cmp	r3, #2
 8005170:	f040 81df 	bne.w	8005532 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005174:	78fb      	ldrb	r3, [r7, #3]
 8005176:	015a      	lsls	r2, r3, #5
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	4413      	add	r3, r2
 800517c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005180:	461a      	mov	r2, r3
 8005182:	2302      	movs	r3, #2
 8005184:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005186:	78fa      	ldrb	r2, [r7, #3]
 8005188:	6879      	ldr	r1, [r7, #4]
 800518a:	4613      	mov	r3, r2
 800518c:	011b      	lsls	r3, r3, #4
 800518e:	1a9b      	subs	r3, r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	440b      	add	r3, r1
 8005194:	334d      	adds	r3, #77	@ 0x4d
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	2b01      	cmp	r3, #1
 800519a:	f040 8093 	bne.w	80052c4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800519e:	78fa      	ldrb	r2, [r7, #3]
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	1a9b      	subs	r3, r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	334d      	adds	r3, #77	@ 0x4d
 80051ae:	2202      	movs	r2, #2
 80051b0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80051b2:	78fa      	ldrb	r2, [r7, #3]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	1a9b      	subs	r3, r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	440b      	add	r3, r1
 80051c0:	334c      	adds	r3, #76	@ 0x4c
 80051c2:	2201      	movs	r2, #1
 80051c4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80051c6:	78fa      	ldrb	r2, [r7, #3]
 80051c8:	6879      	ldr	r1, [r7, #4]
 80051ca:	4613      	mov	r3, r2
 80051cc:	011b      	lsls	r3, r3, #4
 80051ce:	1a9b      	subs	r3, r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	440b      	add	r3, r1
 80051d4:	3326      	adds	r3, #38	@ 0x26
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d00b      	beq.n	80051f4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80051dc:	78fa      	ldrb	r2, [r7, #3]
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	4613      	mov	r3, r2
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	1a9b      	subs	r3, r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	3326      	adds	r3, #38	@ 0x26
 80051ec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	f040 8190 	bne.w	8005514 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	799b      	ldrb	r3, [r3, #6]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d115      	bne.n	8005228 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80051fc:	78fa      	ldrb	r2, [r7, #3]
 80051fe:	6879      	ldr	r1, [r7, #4]
 8005200:	4613      	mov	r3, r2
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	1a9b      	subs	r3, r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	440b      	add	r3, r1
 800520a:	333d      	adds	r3, #61	@ 0x3d
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	78fa      	ldrb	r2, [r7, #3]
 8005210:	f083 0301 	eor.w	r3, r3, #1
 8005214:	b2d8      	uxtb	r0, r3
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	4613      	mov	r3, r2
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	1a9b      	subs	r3, r3, r2
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	440b      	add	r3, r1
 8005222:	333d      	adds	r3, #61	@ 0x3d
 8005224:	4602      	mov	r2, r0
 8005226:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	799b      	ldrb	r3, [r3, #6]
 800522c:	2b01      	cmp	r3, #1
 800522e:	f040 8171 	bne.w	8005514 <HCD_HC_OUT_IRQHandler+0x954>
 8005232:	78fa      	ldrb	r2, [r7, #3]
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4613      	mov	r3, r2
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	1a9b      	subs	r3, r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	440b      	add	r3, r1
 8005240:	3334      	adds	r3, #52	@ 0x34
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	f000 8165 	beq.w	8005514 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800524a:	78fa      	ldrb	r2, [r7, #3]
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	011b      	lsls	r3, r3, #4
 8005252:	1a9b      	subs	r3, r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	3334      	adds	r3, #52	@ 0x34
 800525a:	6819      	ldr	r1, [r3, #0]
 800525c:	78fa      	ldrb	r2, [r7, #3]
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	4613      	mov	r3, r2
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	1a9b      	subs	r3, r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4403      	add	r3, r0
 800526a:	3328      	adds	r3, #40	@ 0x28
 800526c:	881b      	ldrh	r3, [r3, #0]
 800526e:	440b      	add	r3, r1
 8005270:	1e59      	subs	r1, r3, #1
 8005272:	78fa      	ldrb	r2, [r7, #3]
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	4613      	mov	r3, r2
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4403      	add	r3, r0
 8005280:	3328      	adds	r3, #40	@ 0x28
 8005282:	881b      	ldrh	r3, [r3, #0]
 8005284:	fbb1 f3f3 	udiv	r3, r1, r3
 8005288:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 813f 	beq.w	8005514 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005296:	78fa      	ldrb	r2, [r7, #3]
 8005298:	6879      	ldr	r1, [r7, #4]
 800529a:	4613      	mov	r3, r2
 800529c:	011b      	lsls	r3, r3, #4
 800529e:	1a9b      	subs	r3, r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	440b      	add	r3, r1
 80052a4:	333d      	adds	r3, #61	@ 0x3d
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	78fa      	ldrb	r2, [r7, #3]
 80052aa:	f083 0301 	eor.w	r3, r3, #1
 80052ae:	b2d8      	uxtb	r0, r3
 80052b0:	6879      	ldr	r1, [r7, #4]
 80052b2:	4613      	mov	r3, r2
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	1a9b      	subs	r3, r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	440b      	add	r3, r1
 80052bc:	333d      	adds	r3, #61	@ 0x3d
 80052be:	4602      	mov	r2, r0
 80052c0:	701a      	strb	r2, [r3, #0]
 80052c2:	e127      	b.n	8005514 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80052c4:	78fa      	ldrb	r2, [r7, #3]
 80052c6:	6879      	ldr	r1, [r7, #4]
 80052c8:	4613      	mov	r3, r2
 80052ca:	011b      	lsls	r3, r3, #4
 80052cc:	1a9b      	subs	r3, r3, r2
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	440b      	add	r3, r1
 80052d2:	334d      	adds	r3, #77	@ 0x4d
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d120      	bne.n	800531c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80052da:	78fa      	ldrb	r2, [r7, #3]
 80052dc:	6879      	ldr	r1, [r7, #4]
 80052de:	4613      	mov	r3, r2
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	440b      	add	r3, r1
 80052e8:	334d      	adds	r3, #77	@ 0x4d
 80052ea:	2202      	movs	r2, #2
 80052ec:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80052ee:	78fa      	ldrb	r2, [r7, #3]
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	1a9b      	subs	r3, r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	331b      	adds	r3, #27
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	f040 8107 	bne.w	8005514 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005306:	78fa      	ldrb	r2, [r7, #3]
 8005308:	6879      	ldr	r1, [r7, #4]
 800530a:	4613      	mov	r3, r2
 800530c:	011b      	lsls	r3, r3, #4
 800530e:	1a9b      	subs	r3, r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	440b      	add	r3, r1
 8005314:	334c      	adds	r3, #76	@ 0x4c
 8005316:	2202      	movs	r2, #2
 8005318:	701a      	strb	r2, [r3, #0]
 800531a:	e0fb      	b.n	8005514 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800531c:	78fa      	ldrb	r2, [r7, #3]
 800531e:	6879      	ldr	r1, [r7, #4]
 8005320:	4613      	mov	r3, r2
 8005322:	011b      	lsls	r3, r3, #4
 8005324:	1a9b      	subs	r3, r3, r2
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	440b      	add	r3, r1
 800532a:	334d      	adds	r3, #77	@ 0x4d
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	2b04      	cmp	r3, #4
 8005330:	d13a      	bne.n	80053a8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005332:	78fa      	ldrb	r2, [r7, #3]
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	4613      	mov	r3, r2
 8005338:	011b      	lsls	r3, r3, #4
 800533a:	1a9b      	subs	r3, r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	334d      	adds	r3, #77	@ 0x4d
 8005342:	2202      	movs	r2, #2
 8005344:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005346:	78fa      	ldrb	r2, [r7, #3]
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	4613      	mov	r3, r2
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	1a9b      	subs	r3, r3, r2
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	440b      	add	r3, r1
 8005354:	334c      	adds	r3, #76	@ 0x4c
 8005356:	2202      	movs	r2, #2
 8005358:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800535a:	78fa      	ldrb	r2, [r7, #3]
 800535c:	6879      	ldr	r1, [r7, #4]
 800535e:	4613      	mov	r3, r2
 8005360:	011b      	lsls	r3, r3, #4
 8005362:	1a9b      	subs	r3, r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	440b      	add	r3, r1
 8005368:	331b      	adds	r3, #27
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	2b01      	cmp	r3, #1
 800536e:	f040 80d1 	bne.w	8005514 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005372:	78fa      	ldrb	r2, [r7, #3]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	440b      	add	r3, r1
 8005380:	331b      	adds	r3, #27
 8005382:	2200      	movs	r2, #0
 8005384:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005386:	78fb      	ldrb	r3, [r7, #3]
 8005388:	015a      	lsls	r2, r3, #5
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	4413      	add	r3, r2
 800538e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	78fa      	ldrb	r2, [r7, #3]
 8005396:	0151      	lsls	r1, r2, #5
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	440a      	add	r2, r1
 800539c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a4:	6053      	str	r3, [r2, #4]
 80053a6:	e0b5      	b.n	8005514 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80053a8:	78fa      	ldrb	r2, [r7, #3]
 80053aa:	6879      	ldr	r1, [r7, #4]
 80053ac:	4613      	mov	r3, r2
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	1a9b      	subs	r3, r3, r2
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	440b      	add	r3, r1
 80053b6:	334d      	adds	r3, #77	@ 0x4d
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	2b05      	cmp	r3, #5
 80053bc:	d114      	bne.n	80053e8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053be:	78fa      	ldrb	r2, [r7, #3]
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	4613      	mov	r3, r2
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	1a9b      	subs	r3, r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	440b      	add	r3, r1
 80053cc:	334d      	adds	r3, #77	@ 0x4d
 80053ce:	2202      	movs	r2, #2
 80053d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80053d2:	78fa      	ldrb	r2, [r7, #3]
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	4613      	mov	r3, r2
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	1a9b      	subs	r3, r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	440b      	add	r3, r1
 80053e0:	334c      	adds	r3, #76	@ 0x4c
 80053e2:	2202      	movs	r2, #2
 80053e4:	701a      	strb	r2, [r3, #0]
 80053e6:	e095      	b.n	8005514 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80053e8:	78fa      	ldrb	r2, [r7, #3]
 80053ea:	6879      	ldr	r1, [r7, #4]
 80053ec:	4613      	mov	r3, r2
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	440b      	add	r3, r1
 80053f6:	334d      	adds	r3, #77	@ 0x4d
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	2b06      	cmp	r3, #6
 80053fc:	d114      	bne.n	8005428 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053fe:	78fa      	ldrb	r2, [r7, #3]
 8005400:	6879      	ldr	r1, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	1a9b      	subs	r3, r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	440b      	add	r3, r1
 800540c:	334d      	adds	r3, #77	@ 0x4d
 800540e:	2202      	movs	r2, #2
 8005410:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	4613      	mov	r3, r2
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	1a9b      	subs	r3, r3, r2
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	440b      	add	r3, r1
 8005420:	334c      	adds	r3, #76	@ 0x4c
 8005422:	2205      	movs	r2, #5
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	e075      	b.n	8005514 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005428:	78fa      	ldrb	r2, [r7, #3]
 800542a:	6879      	ldr	r1, [r7, #4]
 800542c:	4613      	mov	r3, r2
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	1a9b      	subs	r3, r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	334d      	adds	r3, #77	@ 0x4d
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	2b07      	cmp	r3, #7
 800543c:	d00a      	beq.n	8005454 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800543e:	78fa      	ldrb	r2, [r7, #3]
 8005440:	6879      	ldr	r1, [r7, #4]
 8005442:	4613      	mov	r3, r2
 8005444:	011b      	lsls	r3, r3, #4
 8005446:	1a9b      	subs	r3, r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	440b      	add	r3, r1
 800544c:	334d      	adds	r3, #77	@ 0x4d
 800544e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005450:	2b09      	cmp	r3, #9
 8005452:	d170      	bne.n	8005536 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005454:	78fa      	ldrb	r2, [r7, #3]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	334d      	adds	r3, #77	@ 0x4d
 8005464:	2202      	movs	r2, #2
 8005466:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005468:	78fa      	ldrb	r2, [r7, #3]
 800546a:	6879      	ldr	r1, [r7, #4]
 800546c:	4613      	mov	r3, r2
 800546e:	011b      	lsls	r3, r3, #4
 8005470:	1a9b      	subs	r3, r3, r2
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	440b      	add	r3, r1
 8005476:	3344      	adds	r3, #68	@ 0x44
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	1c59      	adds	r1, r3, #1
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	4613      	mov	r3, r2
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4403      	add	r3, r0
 8005488:	3344      	adds	r3, #68	@ 0x44
 800548a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800548c:	78fa      	ldrb	r2, [r7, #3]
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	4613      	mov	r3, r2
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	1a9b      	subs	r3, r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	3344      	adds	r3, #68	@ 0x44
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d914      	bls.n	80054cc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80054a2:	78fa      	ldrb	r2, [r7, #3]
 80054a4:	6879      	ldr	r1, [r7, #4]
 80054a6:	4613      	mov	r3, r2
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	1a9b      	subs	r3, r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	440b      	add	r3, r1
 80054b0:	3344      	adds	r3, #68	@ 0x44
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80054b6:	78fa      	ldrb	r2, [r7, #3]
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	4613      	mov	r3, r2
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	1a9b      	subs	r3, r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	440b      	add	r3, r1
 80054c4:	334c      	adds	r3, #76	@ 0x4c
 80054c6:	2204      	movs	r2, #4
 80054c8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80054ca:	e022      	b.n	8005512 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80054cc:	78fa      	ldrb	r2, [r7, #3]
 80054ce:	6879      	ldr	r1, [r7, #4]
 80054d0:	4613      	mov	r3, r2
 80054d2:	011b      	lsls	r3, r3, #4
 80054d4:	1a9b      	subs	r3, r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	440b      	add	r3, r1
 80054da:	334c      	adds	r3, #76	@ 0x4c
 80054dc:	2202      	movs	r2, #2
 80054de:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	015a      	lsls	r2, r3, #5
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80054f6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80054fe:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	015a      	lsls	r2, r3, #5
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	4413      	add	r3, r2
 8005508:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800550c:	461a      	mov	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005512:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	1a9b      	subs	r3, r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	334c      	adds	r3, #76	@ 0x4c
 8005524:	781a      	ldrb	r2, [r3, #0]
 8005526:	78fb      	ldrb	r3, [r7, #3]
 8005528:	4619      	mov	r1, r3
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f005 fd5a 	bl	800afe4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005530:	e002      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005532:	bf00      	nop
 8005534:	e000      	b.n	8005538 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005536:	bf00      	nop
  }
}
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b08a      	sub	sp, #40	@ 0x28
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	f003 030f 	and.w	r3, r3, #15
 800555e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	0c5b      	lsrs	r3, r3, #17
 8005564:	f003 030f 	and.w	r3, r3, #15
 8005568:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	091b      	lsrs	r3, r3, #4
 800556e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005572:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d004      	beq.n	8005584 <HCD_RXQLVL_IRQHandler+0x46>
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	2b05      	cmp	r3, #5
 800557e:	f000 80b6 	beq.w	80056ee <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005582:	e0b7      	b.n	80056f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 80b3 	beq.w	80056f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	4613      	mov	r3, r2
 8005592:	011b      	lsls	r3, r3, #4
 8005594:	1a9b      	subs	r3, r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	440b      	add	r3, r1
 800559a:	332c      	adds	r3, #44	@ 0x2c
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 80a7 	beq.w	80056f2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	69ba      	ldr	r2, [r7, #24]
 80055a8:	4613      	mov	r3, r2
 80055aa:	011b      	lsls	r3, r3, #4
 80055ac:	1a9b      	subs	r3, r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	440b      	add	r3, r1
 80055b2:	3338      	adds	r3, #56	@ 0x38
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	18d1      	adds	r1, r2, r3
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	4613      	mov	r3, r2
 80055c0:	011b      	lsls	r3, r3, #4
 80055c2:	1a9b      	subs	r3, r3, r2
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	4403      	add	r3, r0
 80055c8:	3334      	adds	r3, #52	@ 0x34
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4299      	cmp	r1, r3
 80055ce:	f200 8083 	bhi.w	80056d8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6818      	ldr	r0, [r3, #0]
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	4613      	mov	r3, r2
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	1a9b      	subs	r3, r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	440b      	add	r3, r1
 80055e4:	332c      	adds	r3, #44	@ 0x2c
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	b292      	uxth	r2, r2
 80055ec:	4619      	mov	r1, r3
 80055ee:	f002 fb85 	bl	8007cfc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	4613      	mov	r3, r2
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	1a9b      	subs	r3, r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	440b      	add	r3, r1
 8005600:	332c      	adds	r3, #44	@ 0x2c
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	18d1      	adds	r1, r2, r3
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	4613      	mov	r3, r2
 800560e:	011b      	lsls	r3, r3, #4
 8005610:	1a9b      	subs	r3, r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4403      	add	r3, r0
 8005616:	332c      	adds	r3, #44	@ 0x2c
 8005618:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800561a:	6879      	ldr	r1, [r7, #4]
 800561c:	69ba      	ldr	r2, [r7, #24]
 800561e:	4613      	mov	r3, r2
 8005620:	011b      	lsls	r3, r3, #4
 8005622:	1a9b      	subs	r3, r3, r2
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	440b      	add	r3, r1
 8005628:	3338      	adds	r3, #56	@ 0x38
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	18d1      	adds	r1, r2, r3
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	69ba      	ldr	r2, [r7, #24]
 8005634:	4613      	mov	r3, r2
 8005636:	011b      	lsls	r3, r3, #4
 8005638:	1a9b      	subs	r3, r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4403      	add	r3, r0
 800563e:	3338      	adds	r3, #56	@ 0x38
 8005640:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	0cdb      	lsrs	r3, r3, #19
 8005652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005656:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005658:	6879      	ldr	r1, [r7, #4]
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	4613      	mov	r3, r2
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	1a9b      	subs	r3, r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	440b      	add	r3, r1
 8005666:	3328      	adds	r3, #40	@ 0x28
 8005668:	881b      	ldrh	r3, [r3, #0]
 800566a:	461a      	mov	r2, r3
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	4293      	cmp	r3, r2
 8005670:	d13f      	bne.n	80056f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d03c      	beq.n	80056f2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	015a      	lsls	r2, r3, #5
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	4413      	add	r3, r2
 8005680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800568e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005696:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056a4:	461a      	mov	r2, r3
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	4613      	mov	r3, r2
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	1a9b      	subs	r3, r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	440b      	add	r3, r1
 80056b8:	333c      	adds	r3, #60	@ 0x3c
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	f083 0301 	eor.w	r3, r3, #1
 80056c0:	b2d8      	uxtb	r0, r3
 80056c2:	6879      	ldr	r1, [r7, #4]
 80056c4:	69ba      	ldr	r2, [r7, #24]
 80056c6:	4613      	mov	r3, r2
 80056c8:	011b      	lsls	r3, r3, #4
 80056ca:	1a9b      	subs	r3, r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	440b      	add	r3, r1
 80056d0:	333c      	adds	r3, #60	@ 0x3c
 80056d2:	4602      	mov	r2, r0
 80056d4:	701a      	strb	r2, [r3, #0]
      break;
 80056d6:	e00c      	b.n	80056f2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80056d8:	6879      	ldr	r1, [r7, #4]
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	4613      	mov	r3, r2
 80056de:	011b      	lsls	r3, r3, #4
 80056e0:	1a9b      	subs	r3, r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	334c      	adds	r3, #76	@ 0x4c
 80056e8:	2204      	movs	r2, #4
 80056ea:	701a      	strb	r2, [r3, #0]
      break;
 80056ec:	e001      	b.n	80056f2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80056ee:	bf00      	nop
 80056f0:	e000      	b.n	80056f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80056f2:	bf00      	nop
  }
}
 80056f4:	bf00      	nop
 80056f6:	3728      	adds	r7, #40	@ 0x28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b086      	sub	sp, #24
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005728:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b02      	cmp	r3, #2
 8005732:	d10b      	bne.n	800574c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b01      	cmp	r3, #1
 800573c:	d102      	bne.n	8005744 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f005 fc34 	bl	800afac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f043 0302 	orr.w	r3, r3, #2
 800574a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	2b08      	cmp	r3, #8
 8005754:	d132      	bne.n	80057bc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	f043 0308 	orr.w	r3, r3, #8
 800575c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f003 0304 	and.w	r3, r3, #4
 8005764:	2b04      	cmp	r3, #4
 8005766:	d126      	bne.n	80057b6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	7a5b      	ldrb	r3, [r3, #9]
 800576c:	2b02      	cmp	r3, #2
 800576e:	d113      	bne.n	8005798 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005776:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800577a:	d106      	bne.n	800578a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2102      	movs	r1, #2
 8005782:	4618      	mov	r0, r3
 8005784:	f002 fc50 	bl	8008028 <USB_InitFSLSPClkSel>
 8005788:	e011      	b.n	80057ae <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2101      	movs	r1, #1
 8005790:	4618      	mov	r0, r3
 8005792:	f002 fc49 	bl	8008028 <USB_InitFSLSPClkSel>
 8005796:	e00a      	b.n	80057ae <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	79db      	ldrb	r3, [r3, #7]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d106      	bne.n	80057ae <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057a6:	461a      	mov	r2, r3
 80057a8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80057ac:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f005 fc26 	bl	800b000 <HAL_HCD_PortEnabled_Callback>
 80057b4:	e002      	b.n	80057bc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f005 fc30 	bl	800b01c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f003 0320 	and.w	r3, r3, #32
 80057c2:	2b20      	cmp	r3, #32
 80057c4:	d103      	bne.n	80057ce <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	f043 0320 	orr.w	r3, r3, #32
 80057cc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057d4:	461a      	mov	r2, r3
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	6013      	str	r3, [r2, #0]
}
 80057da:	bf00      	nop
 80057dc:	3718      	adds	r7, #24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e12b      	b.n	8005a4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7fb fe8e 	bl	800152c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2224      	movs	r2, #36	@ 0x24
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0201 	bic.w	r2, r2, #1
 8005826:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005836:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005846:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005848:	f001 fc36 	bl	80070b8 <HAL_RCC_GetPCLK1Freq>
 800584c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	4a81      	ldr	r2, [pc, #516]	@ (8005a58 <HAL_I2C_Init+0x274>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d807      	bhi.n	8005868 <HAL_I2C_Init+0x84>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4a80      	ldr	r2, [pc, #512]	@ (8005a5c <HAL_I2C_Init+0x278>)
 800585c:	4293      	cmp	r3, r2
 800585e:	bf94      	ite	ls
 8005860:	2301      	movls	r3, #1
 8005862:	2300      	movhi	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	e006      	b.n	8005876 <HAL_I2C_Init+0x92>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4a7d      	ldr	r2, [pc, #500]	@ (8005a60 <HAL_I2C_Init+0x27c>)
 800586c:	4293      	cmp	r3, r2
 800586e:	bf94      	ite	ls
 8005870:	2301      	movls	r3, #1
 8005872:	2300      	movhi	r3, #0
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e0e7      	b.n	8005a4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	4a78      	ldr	r2, [pc, #480]	@ (8005a64 <HAL_I2C_Init+0x280>)
 8005882:	fba2 2303 	umull	r2, r3, r2, r3
 8005886:	0c9b      	lsrs	r3, r3, #18
 8005888:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	430a      	orrs	r2, r1
 800589c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	4a6a      	ldr	r2, [pc, #424]	@ (8005a58 <HAL_I2C_Init+0x274>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d802      	bhi.n	80058b8 <HAL_I2C_Init+0xd4>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	3301      	adds	r3, #1
 80058b6:	e009      	b.n	80058cc <HAL_I2C_Init+0xe8>
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	4a69      	ldr	r2, [pc, #420]	@ (8005a68 <HAL_I2C_Init+0x284>)
 80058c4:	fba2 2303 	umull	r2, r3, r2, r3
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	3301      	adds	r3, #1
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	6812      	ldr	r2, [r2, #0]
 80058d0:	430b      	orrs	r3, r1
 80058d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80058de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	495c      	ldr	r1, [pc, #368]	@ (8005a58 <HAL_I2C_Init+0x274>)
 80058e8:	428b      	cmp	r3, r1
 80058ea:	d819      	bhi.n	8005920 <HAL_I2C_Init+0x13c>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	1e59      	subs	r1, r3, #1
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80058fa:	1c59      	adds	r1, r3, #1
 80058fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005900:	400b      	ands	r3, r1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00a      	beq.n	800591c <HAL_I2C_Init+0x138>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	1e59      	subs	r1, r3, #1
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	fbb1 f3f3 	udiv	r3, r1, r3
 8005914:	3301      	adds	r3, #1
 8005916:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800591a:	e051      	b.n	80059c0 <HAL_I2C_Init+0x1dc>
 800591c:	2304      	movs	r3, #4
 800591e:	e04f      	b.n	80059c0 <HAL_I2C_Init+0x1dc>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d111      	bne.n	800594c <HAL_I2C_Init+0x168>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	1e58      	subs	r0, r3, #1
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6859      	ldr	r1, [r3, #4]
 8005930:	460b      	mov	r3, r1
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	440b      	add	r3, r1
 8005936:	fbb0 f3f3 	udiv	r3, r0, r3
 800593a:	3301      	adds	r3, #1
 800593c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005940:	2b00      	cmp	r3, #0
 8005942:	bf0c      	ite	eq
 8005944:	2301      	moveq	r3, #1
 8005946:	2300      	movne	r3, #0
 8005948:	b2db      	uxtb	r3, r3
 800594a:	e012      	b.n	8005972 <HAL_I2C_Init+0x18e>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	1e58      	subs	r0, r3, #1
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6859      	ldr	r1, [r3, #4]
 8005954:	460b      	mov	r3, r1
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	440b      	add	r3, r1
 800595a:	0099      	lsls	r1, r3, #2
 800595c:	440b      	add	r3, r1
 800595e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005962:	3301      	adds	r3, #1
 8005964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005968:	2b00      	cmp	r3, #0
 800596a:	bf0c      	ite	eq
 800596c:	2301      	moveq	r3, #1
 800596e:	2300      	movne	r3, #0
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <HAL_I2C_Init+0x196>
 8005976:	2301      	movs	r3, #1
 8005978:	e022      	b.n	80059c0 <HAL_I2C_Init+0x1dc>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10e      	bne.n	80059a0 <HAL_I2C_Init+0x1bc>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	1e58      	subs	r0, r3, #1
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6859      	ldr	r1, [r3, #4]
 800598a:	460b      	mov	r3, r1
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	440b      	add	r3, r1
 8005990:	fbb0 f3f3 	udiv	r3, r0, r3
 8005994:	3301      	adds	r3, #1
 8005996:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800599e:	e00f      	b.n	80059c0 <HAL_I2C_Init+0x1dc>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	1e58      	subs	r0, r3, #1
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6859      	ldr	r1, [r3, #4]
 80059a8:	460b      	mov	r3, r1
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	440b      	add	r3, r1
 80059ae:	0099      	lsls	r1, r3, #2
 80059b0:	440b      	add	r3, r1
 80059b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80059b6:	3301      	adds	r3, #1
 80059b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059c0:	6879      	ldr	r1, [r7, #4]
 80059c2:	6809      	ldr	r1, [r1, #0]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	69da      	ldr	r2, [r3, #28]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	431a      	orrs	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	430a      	orrs	r2, r1
 80059e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80059ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	6911      	ldr	r1, [r2, #16]
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	68d2      	ldr	r2, [r2, #12]
 80059fa:	4311      	orrs	r1, r2
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	6812      	ldr	r2, [r2, #0]
 8005a00:	430b      	orrs	r3, r1
 8005a02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	695a      	ldr	r2, [r3, #20]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	431a      	orrs	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f042 0201 	orr.w	r2, r2, #1
 8005a2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	000186a0 	.word	0x000186a0
 8005a5c:	001e847f 	.word	0x001e847f
 8005a60:	003d08ff 	.word	0x003d08ff
 8005a64:	431bde83 	.word	0x431bde83
 8005a68:	10624dd3 	.word	0x10624dd3

08005a6c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b088      	sub	sp, #32
 8005a70:	af02      	add	r7, sp, #8
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	607a      	str	r2, [r7, #4]
 8005a76:	461a      	mov	r2, r3
 8005a78:	460b      	mov	r3, r1
 8005a7a:	817b      	strh	r3, [r7, #10]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a80:	f7fd f97a 	bl	8002d78 <HAL_GetTick>
 8005a84:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b20      	cmp	r3, #32
 8005a90:	f040 80e0 	bne.w	8005c54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	2319      	movs	r3, #25
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	4970      	ldr	r1, [pc, #448]	@ (8005c60 <HAL_I2C_Master_Transmit+0x1f4>)
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 fc64 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005aaa:	2302      	movs	r3, #2
 8005aac:	e0d3      	b.n	8005c56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d101      	bne.n	8005abc <HAL_I2C_Master_Transmit+0x50>
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e0cc      	b.n	8005c56 <HAL_I2C_Master_Transmit+0x1ea>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d007      	beq.n	8005ae2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f042 0201 	orr.w	r2, r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005af0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2221      	movs	r2, #33	@ 0x21
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2210      	movs	r2, #16
 8005afe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	893a      	ldrh	r2, [r7, #8]
 8005b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a50      	ldr	r2, [pc, #320]	@ (8005c64 <HAL_I2C_Master_Transmit+0x1f8>)
 8005b22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005b24:	8979      	ldrh	r1, [r7, #10]
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	6a3a      	ldr	r2, [r7, #32]
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f000 face 	bl	80060cc <I2C_MasterRequestWrite>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e08d      	b.n	8005c56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	613b      	str	r3, [r7, #16]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	613b      	str	r3, [r7, #16]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	613b      	str	r3, [r7, #16]
 8005b4e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005b50:	e066      	b.n	8005c20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	6a39      	ldr	r1, [r7, #32]
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 fd22 	bl	80065a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00d      	beq.n	8005b7e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b66:	2b04      	cmp	r3, #4
 8005b68:	d107      	bne.n	8005b7a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e06b      	b.n	8005c56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b82:	781a      	ldrb	r2, [r3, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8e:	1c5a      	adds	r2, r3, #1
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	f003 0304 	and.w	r3, r3, #4
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d11b      	bne.n	8005bf4 <HAL_I2C_Master_Transmit+0x188>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d017      	beq.n	8005bf4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	781a      	ldrb	r2, [r3, #0]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bec:	3b01      	subs	r3, #1
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	6a39      	ldr	r1, [r7, #32]
 8005bf8:	68f8      	ldr	r0, [r7, #12]
 8005bfa:	f000 fd19 	bl	8006630 <I2C_WaitOnBTFFlagUntilTimeout>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00d      	beq.n	8005c20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d107      	bne.n	8005c1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e01a      	b.n	8005c56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d194      	bne.n	8005b52 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	e000      	b.n	8005c56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005c54:	2302      	movs	r3, #2
  }
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	00100002 	.word	0x00100002
 8005c64:	ffff0000 	.word	0xffff0000

08005c68 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b08c      	sub	sp, #48	@ 0x30
 8005c6c:	af02      	add	r7, sp, #8
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	607a      	str	r2, [r7, #4]
 8005c72:	461a      	mov	r2, r3
 8005c74:	460b      	mov	r3, r1
 8005c76:	817b      	strh	r3, [r7, #10]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c7c:	f7fd f87c 	bl	8002d78 <HAL_GetTick>
 8005c80:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b20      	cmp	r3, #32
 8005c8c:	f040 8217 	bne.w	80060be <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	2319      	movs	r3, #25
 8005c96:	2201      	movs	r2, #1
 8005c98:	497c      	ldr	r1, [pc, #496]	@ (8005e8c <HAL_I2C_Master_Receive+0x224>)
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f000 fb66 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	e20a      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <HAL_I2C_Master_Receive+0x50>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e203      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d007      	beq.n	8005cde <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f042 0201 	orr.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2222      	movs	r2, #34	@ 0x22
 8005cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2210      	movs	r2, #16
 8005cfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	893a      	ldrh	r2, [r7, #8]
 8005d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4a5c      	ldr	r2, [pc, #368]	@ (8005e90 <HAL_I2C_Master_Receive+0x228>)
 8005d1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d20:	8979      	ldrh	r1, [r7, #10]
 8005d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 fa52 	bl	80061d0 <I2C_MasterRequestRead>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e1c4      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d113      	bne.n	8005d66 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d3e:	2300      	movs	r3, #0
 8005d40:	623b      	str	r3, [r7, #32]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	623b      	str	r3, [r7, #32]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	623b      	str	r3, [r7, #32]
 8005d52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	e198      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d11b      	bne.n	8005da6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d7e:	2300      	movs	r3, #0
 8005d80:	61fb      	str	r3, [r7, #28]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	61fb      	str	r3, [r7, #28]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	61fb      	str	r3, [r7, #28]
 8005d92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	e178      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d11b      	bne.n	8005de6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dbc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dce:	2300      	movs	r3, #0
 8005dd0:	61bb      	str	r3, [r7, #24]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	61bb      	str	r3, [r7, #24]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	61bb      	str	r3, [r7, #24]
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	e158      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005df4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005df6:	2300      	movs	r3, #0
 8005df8:	617b      	str	r3, [r7, #20]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	617b      	str	r3, [r7, #20]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005e0c:	e144      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e12:	2b03      	cmp	r3, #3
 8005e14:	f200 80f1 	bhi.w	8005ffa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d123      	bne.n	8005e68 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 fc4b 	bl	80066c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e145      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	691a      	ldr	r2, [r3, #16]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3e:	b2d2      	uxtb	r2, r2
 8005e40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e46:	1c5a      	adds	r2, r3, #1
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	b29a      	uxth	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e66:	e117      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d14e      	bne.n	8005f0e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e76:	2200      	movs	r2, #0
 8005e78:	4906      	ldr	r1, [pc, #24]	@ (8005e94 <HAL_I2C_Master_Receive+0x22c>)
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f000 fa76 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d008      	beq.n	8005e98 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e11a      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
 8005e8a:	bf00      	nop
 8005e8c:	00100002 	.word	0x00100002
 8005e90:	ffff0000 	.word	0xffff0000
 8005e94:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ea6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	691a      	ldr	r2, [r3, #16]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb2:	b2d2      	uxtb	r2, r2
 8005eb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eba:	1c5a      	adds	r2, r3, #1
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	b29a      	uxth	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	691a      	ldr	r2, [r3, #16]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee4:	b2d2      	uxtb	r2, r2
 8005ee6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	3b01      	subs	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f0c:	e0c4      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	2200      	movs	r2, #0
 8005f16:	496c      	ldr	r1, [pc, #432]	@ (80060c8 <HAL_I2C_Master_Receive+0x460>)
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fa27 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e0cb      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	691a      	ldr	r2, [r3, #16]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4a:	1c5a      	adds	r2, r3, #1
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	3b01      	subs	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	9300      	str	r3, [sp, #0]
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f70:	2200      	movs	r2, #0
 8005f72:	4955      	ldr	r1, [pc, #340]	@ (80060c8 <HAL_I2C_Master_Receive+0x460>)
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f9f9 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e09d      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	691a      	ldr	r2, [r3, #16]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9e:	b2d2      	uxtb	r2, r2
 8005fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa6:	1c5a      	adds	r2, r3, #1
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	691a      	ldr	r2, [r3, #16]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd0:	b2d2      	uxtb	r2, r2
 8005fd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd8:	1c5a      	adds	r2, r3, #1
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	b29a      	uxth	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ff8:	e04e      	b.n	8006098 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ffc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f000 fb5e 	bl	80066c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e058      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	691a      	ldr	r2, [r3, #16]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	b2d2      	uxtb	r2, r2
 800601a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800602a:	3b01      	subs	r3, #1
 800602c:	b29a      	uxth	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006036:	b29b      	uxth	r3, r3
 8006038:	3b01      	subs	r3, #1
 800603a:	b29a      	uxth	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	f003 0304 	and.w	r3, r3, #4
 800604a:	2b04      	cmp	r3, #4
 800604c:	d124      	bne.n	8006098 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006052:	2b03      	cmp	r3, #3
 8006054:	d107      	bne.n	8006066 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006064:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006070:	b2d2      	uxtb	r2, r2
 8006072:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006078:	1c5a      	adds	r2, r3, #1
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800608e:	b29b      	uxth	r3, r3
 8006090:	3b01      	subs	r3, #1
 8006092:	b29a      	uxth	r2, r3
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800609c:	2b00      	cmp	r3, #0
 800609e:	f47f aeb6 	bne.w	8005e0e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2220      	movs	r2, #32
 80060a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e000      	b.n	80060c0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80060be:	2302      	movs	r3, #2
  }
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3728      	adds	r7, #40	@ 0x28
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	00010004 	.word	0x00010004

080060cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af02      	add	r7, sp, #8
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	607a      	str	r2, [r7, #4]
 80060d6:	603b      	str	r3, [r7, #0]
 80060d8:	460b      	mov	r3, r1
 80060da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d006      	beq.n	80060f6 <I2C_MasterRequestWrite+0x2a>
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d003      	beq.n	80060f6 <I2C_MasterRequestWrite+0x2a>
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80060f4:	d108      	bne.n	8006108 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	e00b      	b.n	8006120 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800610c:	2b12      	cmp	r3, #18
 800610e:	d107      	bne.n	8006120 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800611e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	9300      	str	r3, [sp, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 f91d 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00d      	beq.n	8006154 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006146:	d103      	bne.n	8006150 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800614e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e035      	b.n	80061c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	691b      	ldr	r3, [r3, #16]
 8006158:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800615c:	d108      	bne.n	8006170 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800615e:	897b      	ldrh	r3, [r7, #10]
 8006160:	b2db      	uxtb	r3, r3
 8006162:	461a      	mov	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800616c:	611a      	str	r2, [r3, #16]
 800616e:	e01b      	b.n	80061a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006170:	897b      	ldrh	r3, [r7, #10]
 8006172:	11db      	asrs	r3, r3, #7
 8006174:	b2db      	uxtb	r3, r3
 8006176:	f003 0306 	and.w	r3, r3, #6
 800617a:	b2db      	uxtb	r3, r3
 800617c:	f063 030f 	orn	r3, r3, #15
 8006180:	b2da      	uxtb	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	490e      	ldr	r1, [pc, #56]	@ (80061c8 <I2C_MasterRequestWrite+0xfc>)
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 f966 	bl	8006460 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e010      	b.n	80061c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800619e:	897b      	ldrh	r3, [r7, #10]
 80061a0:	b2da      	uxtb	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	4907      	ldr	r1, [pc, #28]	@ (80061cc <I2C_MasterRequestWrite+0x100>)
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 f956 	bl	8006460 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e000      	b.n	80061c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	00010008 	.word	0x00010008
 80061cc:	00010002 	.word	0x00010002

080061d0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b088      	sub	sp, #32
 80061d4:	af02      	add	r7, sp, #8
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	607a      	str	r2, [r7, #4]
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	460b      	mov	r3, r1
 80061de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061f4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d006      	beq.n	800620a <I2C_MasterRequestRead+0x3a>
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d003      	beq.n	800620a <I2C_MasterRequestRead+0x3a>
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006208:	d108      	bne.n	800621c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006218:	601a      	str	r2, [r3, #0]
 800621a:	e00b      	b.n	8006234 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006220:	2b11      	cmp	r3, #17
 8006222:	d107      	bne.n	8006234 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006232:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 f893 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d00d      	beq.n	8006268 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006256:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800625a:	d103      	bne.n	8006264 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006262:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e079      	b.n	800635c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006270:	d108      	bne.n	8006284 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006272:	897b      	ldrh	r3, [r7, #10]
 8006274:	b2db      	uxtb	r3, r3
 8006276:	f043 0301 	orr.w	r3, r3, #1
 800627a:	b2da      	uxtb	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	611a      	str	r2, [r3, #16]
 8006282:	e05f      	b.n	8006344 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006284:	897b      	ldrh	r3, [r7, #10]
 8006286:	11db      	asrs	r3, r3, #7
 8006288:	b2db      	uxtb	r3, r3
 800628a:	f003 0306 	and.w	r3, r3, #6
 800628e:	b2db      	uxtb	r3, r3
 8006290:	f063 030f 	orn	r3, r3, #15
 8006294:	b2da      	uxtb	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4930      	ldr	r1, [pc, #192]	@ (8006364 <I2C_MasterRequestRead+0x194>)
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f000 f8dc 	bl	8006460 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e054      	b.n	800635c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80062b2:	897b      	ldrh	r3, [r7, #10]
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	4929      	ldr	r1, [pc, #164]	@ (8006368 <I2C_MasterRequestRead+0x198>)
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f8cc 	bl	8006460 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e044      	b.n	800635c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062d2:	2300      	movs	r3, #0
 80062d4:	613b      	str	r3, [r7, #16]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	613b      	str	r3, [r7, #16]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062f6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f000 f831 	bl	800636c <I2C_WaitOnFlagUntilTimeout>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00d      	beq.n	800632c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800631a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800631e:	d103      	bne.n	8006328 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006326:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006328:	2303      	movs	r3, #3
 800632a:	e017      	b.n	800635c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800632c:	897b      	ldrh	r3, [r7, #10]
 800632e:	11db      	asrs	r3, r3, #7
 8006330:	b2db      	uxtb	r3, r3
 8006332:	f003 0306 	and.w	r3, r3, #6
 8006336:	b2db      	uxtb	r3, r3
 8006338:	f063 030e 	orn	r3, r3, #14
 800633c:	b2da      	uxtb	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	4907      	ldr	r1, [pc, #28]	@ (8006368 <I2C_MasterRequestRead+0x198>)
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f000 f888 	bl	8006460 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e000      	b.n	800635c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3718      	adds	r7, #24
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	00010008 	.word	0x00010008
 8006368:	00010002 	.word	0x00010002

0800636c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	603b      	str	r3, [r7, #0]
 8006378:	4613      	mov	r3, r2
 800637a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800637c:	e048      	b.n	8006410 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006384:	d044      	beq.n	8006410 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006386:	f7fc fcf7 	bl	8002d78 <HAL_GetTick>
 800638a:	4602      	mov	r2, r0
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	683a      	ldr	r2, [r7, #0]
 8006392:	429a      	cmp	r2, r3
 8006394:	d302      	bcc.n	800639c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d139      	bne.n	8006410 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	0c1b      	lsrs	r3, r3, #16
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d10d      	bne.n	80063c2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	43da      	mvns	r2, r3
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	4013      	ands	r3, r2
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	bf0c      	ite	eq
 80063b8:	2301      	moveq	r3, #1
 80063ba:	2300      	movne	r3, #0
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	461a      	mov	r2, r3
 80063c0:	e00c      	b.n	80063dc <I2C_WaitOnFlagUntilTimeout+0x70>
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	43da      	mvns	r2, r3
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	4013      	ands	r3, r2
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	bf0c      	ite	eq
 80063d4:	2301      	moveq	r3, #1
 80063d6:	2300      	movne	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	461a      	mov	r2, r3
 80063dc:	79fb      	ldrb	r3, [r7, #7]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d116      	bne.n	8006410 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fc:	f043 0220 	orr.w	r2, r3, #32
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e023      	b.n	8006458 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	0c1b      	lsrs	r3, r3, #16
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b01      	cmp	r3, #1
 8006418:	d10d      	bne.n	8006436 <I2C_WaitOnFlagUntilTimeout+0xca>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	695b      	ldr	r3, [r3, #20]
 8006420:	43da      	mvns	r2, r3
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	4013      	ands	r3, r2
 8006426:	b29b      	uxth	r3, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	bf0c      	ite	eq
 800642c:	2301      	moveq	r3, #1
 800642e:	2300      	movne	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	461a      	mov	r2, r3
 8006434:	e00c      	b.n	8006450 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	43da      	mvns	r2, r3
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	4013      	ands	r3, r2
 8006442:	b29b      	uxth	r3, r3
 8006444:	2b00      	cmp	r3, #0
 8006446:	bf0c      	ite	eq
 8006448:	2301      	moveq	r3, #1
 800644a:	2300      	movne	r3, #0
 800644c:	b2db      	uxtb	r3, r3
 800644e:	461a      	mov	r2, r3
 8006450:	79fb      	ldrb	r3, [r7, #7]
 8006452:	429a      	cmp	r2, r3
 8006454:	d093      	beq.n	800637e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
 800646c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800646e:	e071      	b.n	8006554 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800647a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800647e:	d123      	bne.n	80064c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800648e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006498:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b4:	f043 0204 	orr.w	r2, r3, #4
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e067      	b.n	8006598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064ce:	d041      	beq.n	8006554 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064d0:	f7fc fc52 	bl	8002d78 <HAL_GetTick>
 80064d4:	4602      	mov	r2, r0
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d302      	bcc.n	80064e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d136      	bne.n	8006554 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	0c1b      	lsrs	r3, r3, #16
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d10c      	bne.n	800650a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	43da      	mvns	r2, r3
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	4013      	ands	r3, r2
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	bf14      	ite	ne
 8006502:	2301      	movne	r3, #1
 8006504:	2300      	moveq	r3, #0
 8006506:	b2db      	uxtb	r3, r3
 8006508:	e00b      	b.n	8006522 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	43da      	mvns	r2, r3
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	4013      	ands	r3, r2
 8006516:	b29b      	uxth	r3, r3
 8006518:	2b00      	cmp	r3, #0
 800651a:	bf14      	ite	ne
 800651c:	2301      	movne	r3, #1
 800651e:	2300      	moveq	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d016      	beq.n	8006554 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2220      	movs	r2, #32
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006540:	f043 0220 	orr.w	r2, r3, #32
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e021      	b.n	8006598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	0c1b      	lsrs	r3, r3, #16
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b01      	cmp	r3, #1
 800655c:	d10c      	bne.n	8006578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	43da      	mvns	r2, r3
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	4013      	ands	r3, r2
 800656a:	b29b      	uxth	r3, r3
 800656c:	2b00      	cmp	r3, #0
 800656e:	bf14      	ite	ne
 8006570:	2301      	movne	r3, #1
 8006572:	2300      	moveq	r3, #0
 8006574:	b2db      	uxtb	r3, r3
 8006576:	e00b      	b.n	8006590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	43da      	mvns	r2, r3
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	4013      	ands	r3, r2
 8006584:	b29b      	uxth	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	bf14      	ite	ne
 800658a:	2301      	movne	r3, #1
 800658c:	2300      	moveq	r3, #0
 800658e:	b2db      	uxtb	r3, r3
 8006590:	2b00      	cmp	r3, #0
 8006592:	f47f af6d 	bne.w	8006470 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065ac:	e034      	b.n	8006618 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 f8e3 	bl	800677a <I2C_IsAcknowledgeFailed>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d001      	beq.n	80065be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e034      	b.n	8006628 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065c4:	d028      	beq.n	8006618 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065c6:	f7fc fbd7 	bl	8002d78 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	68ba      	ldr	r2, [r7, #8]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d302      	bcc.n	80065dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d11d      	bne.n	8006618 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	695b      	ldr	r3, [r3, #20]
 80065e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065e6:	2b80      	cmp	r3, #128	@ 0x80
 80065e8:	d016      	beq.n	8006618 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2220      	movs	r2, #32
 80065f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006604:	f043 0220 	orr.w	r2, r3, #32
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e007      	b.n	8006628 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006622:	2b80      	cmp	r3, #128	@ 0x80
 8006624:	d1c3      	bne.n	80065ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800663c:	e034      	b.n	80066a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 f89b 	bl	800677a <I2C_IsAcknowledgeFailed>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e034      	b.n	80066b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006654:	d028      	beq.n	80066a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006656:	f7fc fb8f 	bl	8002d78 <HAL_GetTick>
 800665a:	4602      	mov	r2, r0
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	1ad3      	subs	r3, r2, r3
 8006660:	68ba      	ldr	r2, [r7, #8]
 8006662:	429a      	cmp	r2, r3
 8006664:	d302      	bcc.n	800666c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d11d      	bne.n	80066a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	f003 0304 	and.w	r3, r3, #4
 8006676:	2b04      	cmp	r3, #4
 8006678:	d016      	beq.n	80066a8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006694:	f043 0220 	orr.w	r2, r3, #32
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e007      	b.n	80066b8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	f003 0304 	and.w	r3, r3, #4
 80066b2:	2b04      	cmp	r3, #4
 80066b4:	d1c3      	bne.n	800663e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3710      	adds	r7, #16
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066cc:	e049      	b.n	8006762 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	f003 0310 	and.w	r3, r3, #16
 80066d8:	2b10      	cmp	r3, #16
 80066da:	d119      	bne.n	8006710 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0210 	mvn.w	r2, #16
 80066e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2220      	movs	r2, #32
 80066f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e030      	b.n	8006772 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006710:	f7fc fb32 	bl	8002d78 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	429a      	cmp	r2, r3
 800671e:	d302      	bcc.n	8006726 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d11d      	bne.n	8006762 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006730:	2b40      	cmp	r3, #64	@ 0x40
 8006732:	d016      	beq.n	8006762 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2220      	movs	r2, #32
 800673e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674e:	f043 0220 	orr.w	r2, r3, #32
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e007      	b.n	8006772 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800676c:	2b40      	cmp	r3, #64	@ 0x40
 800676e:	d1ae      	bne.n	80066ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800677a:	b480      	push	{r7}
 800677c:	b083      	sub	sp, #12
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	695b      	ldr	r3, [r3, #20]
 8006788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800678c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006790:	d11b      	bne.n	80067ca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800679a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b6:	f043 0204 	orr.w	r2, r3, #4
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e000      	b.n	80067cc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e267      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d075      	beq.n	80068e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80067f6:	4b88      	ldr	r3, [pc, #544]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 030c 	and.w	r3, r3, #12
 80067fe:	2b04      	cmp	r3, #4
 8006800:	d00c      	beq.n	800681c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006802:	4b85      	ldr	r3, [pc, #532]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800680a:	2b08      	cmp	r3, #8
 800680c:	d112      	bne.n	8006834 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800680e:	4b82      	ldr	r3, [pc, #520]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006816:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800681a:	d10b      	bne.n	8006834 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800681c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d05b      	beq.n	80068e0 <HAL_RCC_OscConfig+0x108>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d157      	bne.n	80068e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e242      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800683c:	d106      	bne.n	800684c <HAL_RCC_OscConfig+0x74>
 800683e:	4b76      	ldr	r3, [pc, #472]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a75      	ldr	r2, [pc, #468]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006848:	6013      	str	r3, [r2, #0]
 800684a:	e01d      	b.n	8006888 <HAL_RCC_OscConfig+0xb0>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006854:	d10c      	bne.n	8006870 <HAL_RCC_OscConfig+0x98>
 8006856:	4b70      	ldr	r3, [pc, #448]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a6f      	ldr	r2, [pc, #444]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 800685c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006860:	6013      	str	r3, [r2, #0]
 8006862:	4b6d      	ldr	r3, [pc, #436]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a6c      	ldr	r2, [pc, #432]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800686c:	6013      	str	r3, [r2, #0]
 800686e:	e00b      	b.n	8006888 <HAL_RCC_OscConfig+0xb0>
 8006870:	4b69      	ldr	r3, [pc, #420]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a68      	ldr	r2, [pc, #416]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006876:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800687a:	6013      	str	r3, [r2, #0]
 800687c:	4b66      	ldr	r3, [pc, #408]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a65      	ldr	r2, [pc, #404]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006882:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006886:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d013      	beq.n	80068b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006890:	f7fc fa72 	bl	8002d78 <HAL_GetTick>
 8006894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006896:	e008      	b.n	80068aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006898:	f7fc fa6e 	bl	8002d78 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b64      	cmp	r3, #100	@ 0x64
 80068a4:	d901      	bls.n	80068aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e207      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068aa:	4b5b      	ldr	r3, [pc, #364]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d0f0      	beq.n	8006898 <HAL_RCC_OscConfig+0xc0>
 80068b6:	e014      	b.n	80068e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068b8:	f7fc fa5e 	bl	8002d78 <HAL_GetTick>
 80068bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068be:	e008      	b.n	80068d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068c0:	f7fc fa5a 	bl	8002d78 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b64      	cmp	r3, #100	@ 0x64
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e1f3      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068d2:	4b51      	ldr	r3, [pc, #324]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1f0      	bne.n	80068c0 <HAL_RCC_OscConfig+0xe8>
 80068de:	e000      	b.n	80068e2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0302 	and.w	r3, r3, #2
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d063      	beq.n	80069b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80068ee:	4b4a      	ldr	r3, [pc, #296]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f003 030c 	and.w	r3, r3, #12
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00b      	beq.n	8006912 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068fa:	4b47      	ldr	r3, [pc, #284]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006902:	2b08      	cmp	r3, #8
 8006904:	d11c      	bne.n	8006940 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006906:	4b44      	ldr	r3, [pc, #272]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d116      	bne.n	8006940 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006912:	4b41      	ldr	r3, [pc, #260]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b00      	cmp	r3, #0
 800691c:	d005      	beq.n	800692a <HAL_RCC_OscConfig+0x152>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	2b01      	cmp	r3, #1
 8006924:	d001      	beq.n	800692a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e1c7      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800692a:	4b3b      	ldr	r3, [pc, #236]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	00db      	lsls	r3, r3, #3
 8006938:	4937      	ldr	r1, [pc, #220]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 800693a:	4313      	orrs	r3, r2
 800693c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800693e:	e03a      	b.n	80069b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d020      	beq.n	800698a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006948:	4b34      	ldr	r3, [pc, #208]	@ (8006a1c <HAL_RCC_OscConfig+0x244>)
 800694a:	2201      	movs	r2, #1
 800694c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694e:	f7fc fa13 	bl	8002d78 <HAL_GetTick>
 8006952:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006954:	e008      	b.n	8006968 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006956:	f7fc fa0f 	bl	8002d78 <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b02      	cmp	r3, #2
 8006962:	d901      	bls.n	8006968 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	e1a8      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006968:	4b2b      	ldr	r3, [pc, #172]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0f0      	beq.n	8006956 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006974:	4b28      	ldr	r3, [pc, #160]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	691b      	ldr	r3, [r3, #16]
 8006980:	00db      	lsls	r3, r3, #3
 8006982:	4925      	ldr	r1, [pc, #148]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 8006984:	4313      	orrs	r3, r2
 8006986:	600b      	str	r3, [r1, #0]
 8006988:	e015      	b.n	80069b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800698a:	4b24      	ldr	r3, [pc, #144]	@ (8006a1c <HAL_RCC_OscConfig+0x244>)
 800698c:	2200      	movs	r2, #0
 800698e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006990:	f7fc f9f2 	bl	8002d78 <HAL_GetTick>
 8006994:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006998:	f7fc f9ee 	bl	8002d78 <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e187      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1f0      	bne.n	8006998 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d036      	beq.n	8006a30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d016      	beq.n	80069f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069ca:	4b15      	ldr	r3, [pc, #84]	@ (8006a20 <HAL_RCC_OscConfig+0x248>)
 80069cc:	2201      	movs	r2, #1
 80069ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069d0:	f7fc f9d2 	bl	8002d78 <HAL_GetTick>
 80069d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069d6:	e008      	b.n	80069ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069d8:	f7fc f9ce 	bl	8002d78 <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	d901      	bls.n	80069ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e167      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006a18 <HAL_RCC_OscConfig+0x240>)
 80069ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d0f0      	beq.n	80069d8 <HAL_RCC_OscConfig+0x200>
 80069f6:	e01b      	b.n	8006a30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069f8:	4b09      	ldr	r3, [pc, #36]	@ (8006a20 <HAL_RCC_OscConfig+0x248>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069fe:	f7fc f9bb 	bl	8002d78 <HAL_GetTick>
 8006a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a04:	e00e      	b.n	8006a24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a06:	f7fc f9b7 	bl	8002d78 <HAL_GetTick>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d907      	bls.n	8006a24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a14:	2303      	movs	r3, #3
 8006a16:	e150      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
 8006a18:	40023800 	.word	0x40023800
 8006a1c:	42470000 	.word	0x42470000
 8006a20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a24:	4b88      	ldr	r3, [pc, #544]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006a26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1ea      	bne.n	8006a06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0304 	and.w	r3, r3, #4
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 8097 	beq.w	8006b6c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a42:	4b81      	ldr	r3, [pc, #516]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10f      	bne.n	8006a6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	4b7d      	ldr	r3, [pc, #500]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a56:	4a7c      	ldr	r2, [pc, #496]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a5e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a66:	60bb      	str	r3, [r7, #8]
 8006a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a6e:	4b77      	ldr	r3, [pc, #476]	@ (8006c4c <HAL_RCC_OscConfig+0x474>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d118      	bne.n	8006aac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a7a:	4b74      	ldr	r3, [pc, #464]	@ (8006c4c <HAL_RCC_OscConfig+0x474>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a73      	ldr	r2, [pc, #460]	@ (8006c4c <HAL_RCC_OscConfig+0x474>)
 8006a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a86:	f7fc f977 	bl	8002d78 <HAL_GetTick>
 8006a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a8c:	e008      	b.n	8006aa0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a8e:	f7fc f973 	bl	8002d78 <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d901      	bls.n	8006aa0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e10c      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aa0:	4b6a      	ldr	r3, [pc, #424]	@ (8006c4c <HAL_RCC_OscConfig+0x474>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d0f0      	beq.n	8006a8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d106      	bne.n	8006ac2 <HAL_RCC_OscConfig+0x2ea>
 8006ab4:	4b64      	ldr	r3, [pc, #400]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ab8:	4a63      	ldr	r2, [pc, #396]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006aba:	f043 0301 	orr.w	r3, r3, #1
 8006abe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ac0:	e01c      	b.n	8006afc <HAL_RCC_OscConfig+0x324>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	2b05      	cmp	r3, #5
 8006ac8:	d10c      	bne.n	8006ae4 <HAL_RCC_OscConfig+0x30c>
 8006aca:	4b5f      	ldr	r3, [pc, #380]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ace:	4a5e      	ldr	r2, [pc, #376]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006ad0:	f043 0304 	orr.w	r3, r3, #4
 8006ad4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ad6:	4b5c      	ldr	r3, [pc, #368]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ada:	4a5b      	ldr	r2, [pc, #364]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006adc:	f043 0301 	orr.w	r3, r3, #1
 8006ae0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ae2:	e00b      	b.n	8006afc <HAL_RCC_OscConfig+0x324>
 8006ae4:	4b58      	ldr	r3, [pc, #352]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ae8:	4a57      	ldr	r2, [pc, #348]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006aea:	f023 0301 	bic.w	r3, r3, #1
 8006aee:	6713      	str	r3, [r2, #112]	@ 0x70
 8006af0:	4b55      	ldr	r3, [pc, #340]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006af4:	4a54      	ldr	r2, [pc, #336]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006af6:	f023 0304 	bic.w	r3, r3, #4
 8006afa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d015      	beq.n	8006b30 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b04:	f7fc f938 	bl	8002d78 <HAL_GetTick>
 8006b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b0a:	e00a      	b.n	8006b22 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b0c:	f7fc f934 	bl	8002d78 <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d901      	bls.n	8006b22 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e0cb      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b22:	4b49      	ldr	r3, [pc, #292]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b26:	f003 0302 	and.w	r3, r3, #2
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0ee      	beq.n	8006b0c <HAL_RCC_OscConfig+0x334>
 8006b2e:	e014      	b.n	8006b5a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b30:	f7fc f922 	bl	8002d78 <HAL_GetTick>
 8006b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b36:	e00a      	b.n	8006b4e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b38:	f7fc f91e 	bl	8002d78 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d901      	bls.n	8006b4e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e0b5      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b4e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1ee      	bne.n	8006b38 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b5a:	7dfb      	ldrb	r3, [r7, #23]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d105      	bne.n	8006b6c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b60:	4b39      	ldr	r3, [pc, #228]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b64:	4a38      	ldr	r2, [pc, #224]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006b66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b6a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 80a1 	beq.w	8006cb8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b76:	4b34      	ldr	r3, [pc, #208]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f003 030c 	and.w	r3, r3, #12
 8006b7e:	2b08      	cmp	r3, #8
 8006b80:	d05c      	beq.n	8006c3c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d141      	bne.n	8006c0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b8a:	4b31      	ldr	r3, [pc, #196]	@ (8006c50 <HAL_RCC_OscConfig+0x478>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b90:	f7fc f8f2 	bl	8002d78 <HAL_GetTick>
 8006b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b96:	e008      	b.n	8006baa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b98:	f7fc f8ee 	bl	8002d78 <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d901      	bls.n	8006baa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e087      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006baa:	4b27      	ldr	r3, [pc, #156]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1f0      	bne.n	8006b98 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	69da      	ldr	r2, [r3, #28]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc4:	019b      	lsls	r3, r3, #6
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bcc:	085b      	lsrs	r3, r3, #1
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	041b      	lsls	r3, r3, #16
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd8:	061b      	lsls	r3, r3, #24
 8006bda:	491b      	ldr	r1, [pc, #108]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006be0:	4b1b      	ldr	r3, [pc, #108]	@ (8006c50 <HAL_RCC_OscConfig+0x478>)
 8006be2:	2201      	movs	r2, #1
 8006be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006be6:	f7fc f8c7 	bl	8002d78 <HAL_GetTick>
 8006bea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bec:	e008      	b.n	8006c00 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bee:	f7fc f8c3 	bl	8002d78 <HAL_GetTick>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	1ad3      	subs	r3, r2, r3
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d901      	bls.n	8006c00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e05c      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c00:	4b11      	ldr	r3, [pc, #68]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0f0      	beq.n	8006bee <HAL_RCC_OscConfig+0x416>
 8006c0c:	e054      	b.n	8006cb8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c0e:	4b10      	ldr	r3, [pc, #64]	@ (8006c50 <HAL_RCC_OscConfig+0x478>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c14:	f7fc f8b0 	bl	8002d78 <HAL_GetTick>
 8006c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c1a:	e008      	b.n	8006c2e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c1c:	f7fc f8ac 	bl	8002d78 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e045      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c2e:	4b06      	ldr	r3, [pc, #24]	@ (8006c48 <HAL_RCC_OscConfig+0x470>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1f0      	bne.n	8006c1c <HAL_RCC_OscConfig+0x444>
 8006c3a:	e03d      	b.n	8006cb8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d107      	bne.n	8006c54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e038      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
 8006c48:	40023800 	.word	0x40023800
 8006c4c:	40007000 	.word	0x40007000
 8006c50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c54:	4b1b      	ldr	r3, [pc, #108]	@ (8006cc4 <HAL_RCC_OscConfig+0x4ec>)
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d028      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d121      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d11a      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c84:	4013      	ands	r3, r2
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d111      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9a:	085b      	lsrs	r3, r3, #1
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d107      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d001      	beq.n	8006cb8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	40023800 	.word	0x40023800

08006cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d101      	bne.n	8006cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e0cc      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006cdc:	4b68      	ldr	r3, [pc, #416]	@ (8006e80 <HAL_RCC_ClockConfig+0x1b8>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	683a      	ldr	r2, [r7, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d90c      	bls.n	8006d04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cea:	4b65      	ldr	r3, [pc, #404]	@ (8006e80 <HAL_RCC_ClockConfig+0x1b8>)
 8006cec:	683a      	ldr	r2, [r7, #0]
 8006cee:	b2d2      	uxtb	r2, r2
 8006cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cf2:	4b63      	ldr	r3, [pc, #396]	@ (8006e80 <HAL_RCC_ClockConfig+0x1b8>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d001      	beq.n	8006d04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e0b8      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d020      	beq.n	8006d52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d005      	beq.n	8006d28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d1c:	4b59      	ldr	r3, [pc, #356]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	4a58      	ldr	r2, [pc, #352]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0308 	and.w	r3, r3, #8
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d005      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d34:	4b53      	ldr	r3, [pc, #332]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	4a52      	ldr	r2, [pc, #328]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d40:	4b50      	ldr	r3, [pc, #320]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	494d      	ldr	r1, [pc, #308]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d044      	beq.n	8006de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d107      	bne.n	8006d76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d66:	4b47      	ldr	r3, [pc, #284]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d119      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e07f      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d003      	beq.n	8006d86 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d82:	2b03      	cmp	r3, #3
 8006d84:	d107      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d86:	4b3f      	ldr	r3, [pc, #252]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d109      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e06f      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d96:	4b3b      	ldr	r3, [pc, #236]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d101      	bne.n	8006da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e067      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006da6:	4b37      	ldr	r3, [pc, #220]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f023 0203 	bic.w	r2, r3, #3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	4934      	ldr	r1, [pc, #208]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006db8:	f7fb ffde 	bl	8002d78 <HAL_GetTick>
 8006dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dbe:	e00a      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dc0:	f7fb ffda 	bl	8002d78 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e04f      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f003 020c 	and.w	r2, r3, #12
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d1eb      	bne.n	8006dc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006de8:	4b25      	ldr	r3, [pc, #148]	@ (8006e80 <HAL_RCC_ClockConfig+0x1b8>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0307 	and.w	r3, r3, #7
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d20c      	bcs.n	8006e10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006df6:	4b22      	ldr	r3, [pc, #136]	@ (8006e80 <HAL_RCC_ClockConfig+0x1b8>)
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dfe:	4b20      	ldr	r3, [pc, #128]	@ (8006e80 <HAL_RCC_ClockConfig+0x1b8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0307 	and.w	r3, r3, #7
 8006e06:	683a      	ldr	r2, [r7, #0]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d001      	beq.n	8006e10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e032      	b.n	8006e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d008      	beq.n	8006e2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e1c:	4b19      	ldr	r3, [pc, #100]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	4916      	ldr	r1, [pc, #88]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0308 	and.w	r3, r3, #8
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d009      	beq.n	8006e4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e3a:	4b12      	ldr	r3, [pc, #72]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	00db      	lsls	r3, r3, #3
 8006e48:	490e      	ldr	r1, [pc, #56]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e4e:	f000 f821 	bl	8006e94 <HAL_RCC_GetSysClockFreq>
 8006e52:	4602      	mov	r2, r0
 8006e54:	4b0b      	ldr	r3, [pc, #44]	@ (8006e84 <HAL_RCC_ClockConfig+0x1bc>)
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	091b      	lsrs	r3, r3, #4
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	490a      	ldr	r1, [pc, #40]	@ (8006e88 <HAL_RCC_ClockConfig+0x1c0>)
 8006e60:	5ccb      	ldrb	r3, [r1, r3]
 8006e62:	fa22 f303 	lsr.w	r3, r2, r3
 8006e66:	4a09      	ldr	r2, [pc, #36]	@ (8006e8c <HAL_RCC_ClockConfig+0x1c4>)
 8006e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006e6a:	4b09      	ldr	r3, [pc, #36]	@ (8006e90 <HAL_RCC_ClockConfig+0x1c8>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7fb ff3e 	bl	8002cf0 <HAL_InitTick>

  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3710      	adds	r7, #16
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	40023c00 	.word	0x40023c00
 8006e84:	40023800 	.word	0x40023800
 8006e88:	0800b6c8 	.word	0x0800b6c8
 8006e8c:	20000554 	.word	0x20000554
 8006e90:	20000630 	.word	0x20000630

08006e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e98:	b094      	sub	sp, #80	@ 0x50
 8006e9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006eac:	4b79      	ldr	r3, [pc, #484]	@ (8007094 <HAL_RCC_GetSysClockFreq+0x200>)
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f003 030c 	and.w	r3, r3, #12
 8006eb4:	2b08      	cmp	r3, #8
 8006eb6:	d00d      	beq.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x40>
 8006eb8:	2b08      	cmp	r3, #8
 8006eba:	f200 80e1 	bhi.w	8007080 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d002      	beq.n	8006ec8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ec2:	2b04      	cmp	r3, #4
 8006ec4:	d003      	beq.n	8006ece <HAL_RCC_GetSysClockFreq+0x3a>
 8006ec6:	e0db      	b.n	8007080 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ec8:	4b73      	ldr	r3, [pc, #460]	@ (8007098 <HAL_RCC_GetSysClockFreq+0x204>)
 8006eca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ecc:	e0db      	b.n	8007086 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ece:	4b73      	ldr	r3, [pc, #460]	@ (800709c <HAL_RCC_GetSysClockFreq+0x208>)
 8006ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ed2:	e0d8      	b.n	8007086 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ed4:	4b6f      	ldr	r3, [pc, #444]	@ (8007094 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006edc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ede:	4b6d      	ldr	r3, [pc, #436]	@ (8007094 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d063      	beq.n	8006fb2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eea:	4b6a      	ldr	r3, [pc, #424]	@ (8007094 <HAL_RCC_GetSysClockFreq+0x200>)
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	099b      	lsrs	r3, r3, #6
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ef4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efc:	633b      	str	r3, [r7, #48]	@ 0x30
 8006efe:	2300      	movs	r3, #0
 8006f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f02:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006f06:	4622      	mov	r2, r4
 8006f08:	462b      	mov	r3, r5
 8006f0a:	f04f 0000 	mov.w	r0, #0
 8006f0e:	f04f 0100 	mov.w	r1, #0
 8006f12:	0159      	lsls	r1, r3, #5
 8006f14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f18:	0150      	lsls	r0, r2, #5
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	4621      	mov	r1, r4
 8006f20:	1a51      	subs	r1, r2, r1
 8006f22:	6139      	str	r1, [r7, #16]
 8006f24:	4629      	mov	r1, r5
 8006f26:	eb63 0301 	sbc.w	r3, r3, r1
 8006f2a:	617b      	str	r3, [r7, #20]
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	f04f 0300 	mov.w	r3, #0
 8006f34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f38:	4659      	mov	r1, fp
 8006f3a:	018b      	lsls	r3, r1, #6
 8006f3c:	4651      	mov	r1, sl
 8006f3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f42:	4651      	mov	r1, sl
 8006f44:	018a      	lsls	r2, r1, #6
 8006f46:	4651      	mov	r1, sl
 8006f48:	ebb2 0801 	subs.w	r8, r2, r1
 8006f4c:	4659      	mov	r1, fp
 8006f4e:	eb63 0901 	sbc.w	r9, r3, r1
 8006f52:	f04f 0200 	mov.w	r2, #0
 8006f56:	f04f 0300 	mov.w	r3, #0
 8006f5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f66:	4690      	mov	r8, r2
 8006f68:	4699      	mov	r9, r3
 8006f6a:	4623      	mov	r3, r4
 8006f6c:	eb18 0303 	adds.w	r3, r8, r3
 8006f70:	60bb      	str	r3, [r7, #8]
 8006f72:	462b      	mov	r3, r5
 8006f74:	eb49 0303 	adc.w	r3, r9, r3
 8006f78:	60fb      	str	r3, [r7, #12]
 8006f7a:	f04f 0200 	mov.w	r2, #0
 8006f7e:	f04f 0300 	mov.w	r3, #0
 8006f82:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f86:	4629      	mov	r1, r5
 8006f88:	024b      	lsls	r3, r1, #9
 8006f8a:	4621      	mov	r1, r4
 8006f8c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f90:	4621      	mov	r1, r4
 8006f92:	024a      	lsls	r2, r1, #9
 8006f94:	4610      	mov	r0, r2
 8006f96:	4619      	mov	r1, r3
 8006f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fa0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006fa4:	f7f9 f910 	bl	80001c8 <__aeabi_uldivmod>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	4613      	mov	r3, r2
 8006fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fb0:	e058      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fb2:	4b38      	ldr	r3, [pc, #224]	@ (8007094 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	099b      	lsrs	r3, r3, #6
 8006fb8:	2200      	movs	r2, #0
 8006fba:	4618      	mov	r0, r3
 8006fbc:	4611      	mov	r1, r2
 8006fbe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fc2:	623b      	str	r3, [r7, #32]
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006fcc:	4642      	mov	r2, r8
 8006fce:	464b      	mov	r3, r9
 8006fd0:	f04f 0000 	mov.w	r0, #0
 8006fd4:	f04f 0100 	mov.w	r1, #0
 8006fd8:	0159      	lsls	r1, r3, #5
 8006fda:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fde:	0150      	lsls	r0, r2, #5
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	4641      	mov	r1, r8
 8006fe6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006fea:	4649      	mov	r1, r9
 8006fec:	eb63 0b01 	sbc.w	fp, r3, r1
 8006ff0:	f04f 0200 	mov.w	r2, #0
 8006ff4:	f04f 0300 	mov.w	r3, #0
 8006ff8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006ffc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007000:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007004:	ebb2 040a 	subs.w	r4, r2, sl
 8007008:	eb63 050b 	sbc.w	r5, r3, fp
 800700c:	f04f 0200 	mov.w	r2, #0
 8007010:	f04f 0300 	mov.w	r3, #0
 8007014:	00eb      	lsls	r3, r5, #3
 8007016:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800701a:	00e2      	lsls	r2, r4, #3
 800701c:	4614      	mov	r4, r2
 800701e:	461d      	mov	r5, r3
 8007020:	4643      	mov	r3, r8
 8007022:	18e3      	adds	r3, r4, r3
 8007024:	603b      	str	r3, [r7, #0]
 8007026:	464b      	mov	r3, r9
 8007028:	eb45 0303 	adc.w	r3, r5, r3
 800702c:	607b      	str	r3, [r7, #4]
 800702e:	f04f 0200 	mov.w	r2, #0
 8007032:	f04f 0300 	mov.w	r3, #0
 8007036:	e9d7 4500 	ldrd	r4, r5, [r7]
 800703a:	4629      	mov	r1, r5
 800703c:	028b      	lsls	r3, r1, #10
 800703e:	4621      	mov	r1, r4
 8007040:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007044:	4621      	mov	r1, r4
 8007046:	028a      	lsls	r2, r1, #10
 8007048:	4610      	mov	r0, r2
 800704a:	4619      	mov	r1, r3
 800704c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800704e:	2200      	movs	r2, #0
 8007050:	61bb      	str	r3, [r7, #24]
 8007052:	61fa      	str	r2, [r7, #28]
 8007054:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007058:	f7f9 f8b6 	bl	80001c8 <__aeabi_uldivmod>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	4613      	mov	r3, r2
 8007062:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007064:	4b0b      	ldr	r3, [pc, #44]	@ (8007094 <HAL_RCC_GetSysClockFreq+0x200>)
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	0c1b      	lsrs	r3, r3, #16
 800706a:	f003 0303 	and.w	r3, r3, #3
 800706e:	3301      	adds	r3, #1
 8007070:	005b      	lsls	r3, r3, #1
 8007072:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007074:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007078:	fbb2 f3f3 	udiv	r3, r2, r3
 800707c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800707e:	e002      	b.n	8007086 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007080:	4b05      	ldr	r3, [pc, #20]	@ (8007098 <HAL_RCC_GetSysClockFreq+0x204>)
 8007082:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007084:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007088:	4618      	mov	r0, r3
 800708a:	3750      	adds	r7, #80	@ 0x50
 800708c:	46bd      	mov	sp, r7
 800708e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007092:	bf00      	nop
 8007094:	40023800 	.word	0x40023800
 8007098:	00f42400 	.word	0x00f42400
 800709c:	007a1200 	.word	0x007a1200

080070a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070a0:	b480      	push	{r7}
 80070a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070a4:	4b03      	ldr	r3, [pc, #12]	@ (80070b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80070a6:	681b      	ldr	r3, [r3, #0]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	20000554 	.word	0x20000554

080070b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80070bc:	f7ff fff0 	bl	80070a0 <HAL_RCC_GetHCLKFreq>
 80070c0:	4602      	mov	r2, r0
 80070c2:	4b05      	ldr	r3, [pc, #20]	@ (80070d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	0a9b      	lsrs	r3, r3, #10
 80070c8:	f003 0307 	and.w	r3, r3, #7
 80070cc:	4903      	ldr	r1, [pc, #12]	@ (80070dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80070ce:	5ccb      	ldrb	r3, [r1, r3]
 80070d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	40023800 	.word	0x40023800
 80070dc:	0800b6d8 	.word	0x0800b6d8

080070e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e041      	b.n	8007176 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d106      	bne.n	800710c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f7fa fa58 	bl	80015bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2202      	movs	r2, #2
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	3304      	adds	r3, #4
 800711c:	4619      	mov	r1, r3
 800711e:	4610      	mov	r0, r2
 8007120:	f000 faac 	bl	800767c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3708      	adds	r7, #8
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
	...

08007180 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b01      	cmp	r3, #1
 8007192:	d001      	beq.n	8007198 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e04e      	b.n	8007236 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2202      	movs	r2, #2
 800719c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68da      	ldr	r2, [r3, #12]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f042 0201 	orr.w	r2, r2, #1
 80071ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a23      	ldr	r2, [pc, #140]	@ (8007244 <HAL_TIM_Base_Start_IT+0xc4>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d022      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c2:	d01d      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a1f      	ldr	r2, [pc, #124]	@ (8007248 <HAL_TIM_Base_Start_IT+0xc8>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d018      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a1e      	ldr	r2, [pc, #120]	@ (800724c <HAL_TIM_Base_Start_IT+0xcc>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d013      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007250 <HAL_TIM_Base_Start_IT+0xd0>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d00e      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007254 <HAL_TIM_Base_Start_IT+0xd4>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d009      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a19      	ldr	r2, [pc, #100]	@ (8007258 <HAL_TIM_Base_Start_IT+0xd8>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d004      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a18      	ldr	r2, [pc, #96]	@ (800725c <HAL_TIM_Base_Start_IT+0xdc>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d111      	bne.n	8007224 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f003 0307 	and.w	r3, r3, #7
 800720a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2b06      	cmp	r3, #6
 8007210:	d010      	beq.n	8007234 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f042 0201 	orr.w	r2, r2, #1
 8007220:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007222:	e007      	b.n	8007234 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f042 0201 	orr.w	r2, r2, #1
 8007232:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	40010000 	.word	0x40010000
 8007248:	40000400 	.word	0x40000400
 800724c:	40000800 	.word	0x40000800
 8007250:	40000c00 	.word	0x40000c00
 8007254:	40010400 	.word	0x40010400
 8007258:	40014000 	.word	0x40014000
 800725c:	40001800 	.word	0x40001800

08007260 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68da      	ldr	r2, [r3, #12]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0201 	bic.w	r2, r2, #1
 8007276:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6a1a      	ldr	r2, [r3, #32]
 800727e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007282:	4013      	ands	r3, r2
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10f      	bne.n	80072a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6a1a      	ldr	r2, [r3, #32]
 800728e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007292:	4013      	ands	r3, r2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d107      	bne.n	80072a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 0201 	bic.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b084      	sub	sp, #16
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d020      	beq.n	8007322 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d01b      	beq.n	8007322 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f06f 0202 	mvn.w	r2, #2
 80072f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	f003 0303 	and.w	r3, r3, #3
 8007304:	2b00      	cmp	r3, #0
 8007306:	d003      	beq.n	8007310 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f999 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 800730e:	e005      	b.n	800731c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f98b 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f99c 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f003 0304 	and.w	r3, r3, #4
 8007328:	2b00      	cmp	r3, #0
 800732a:	d020      	beq.n	800736e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b00      	cmp	r3, #0
 8007334:	d01b      	beq.n	800736e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f06f 0204 	mvn.w	r2, #4
 800733e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 f973 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 800735a:	e005      	b.n	8007368 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f965 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f976 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f003 0308 	and.w	r3, r3, #8
 8007374:	2b00      	cmp	r3, #0
 8007376:	d020      	beq.n	80073ba <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f003 0308 	and.w	r3, r3, #8
 800737e:	2b00      	cmp	r3, #0
 8007380:	d01b      	beq.n	80073ba <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f06f 0208 	mvn.w	r2, #8
 800738a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2204      	movs	r2, #4
 8007390:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	69db      	ldr	r3, [r3, #28]
 8007398:	f003 0303 	and.w	r3, r3, #3
 800739c:	2b00      	cmp	r3, #0
 800739e:	d003      	beq.n	80073a8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f94d 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 80073a6:	e005      	b.n	80073b4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f93f 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f950 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f003 0310 	and.w	r3, r3, #16
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d020      	beq.n	8007406 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f003 0310 	and.w	r3, r3, #16
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d01b      	beq.n	8007406 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f06f 0210 	mvn.w	r2, #16
 80073d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2208      	movs	r2, #8
 80073dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f927 	bl	8007640 <HAL_TIM_IC_CaptureCallback>
 80073f2:	e005      	b.n	8007400 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f919 	bl	800762c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f92a 	bl	8007654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00c      	beq.n	800742a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b00      	cmp	r3, #0
 8007418:	d007      	beq.n	800742a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f06f 0201 	mvn.w	r2, #1
 8007422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f7fa fc29 	bl	8001c7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00c      	beq.n	800744e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800743a:	2b00      	cmp	r3, #0
 800743c:	d007      	beq.n	800744e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 fadd 	bl	8007a08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00c      	beq.n	8007472 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	d007      	beq.n	8007472 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800746a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f8fb 	bl	8007668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	f003 0320 	and.w	r3, r3, #32
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00c      	beq.n	8007496 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f003 0320 	and.w	r3, r3, #32
 8007482:	2b00      	cmp	r3, #0
 8007484:	d007      	beq.n	8007496 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f06f 0220 	mvn.w	r2, #32
 800748e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 faaf 	bl	80079f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b084      	sub	sp, #16
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074a8:	2300      	movs	r3, #0
 80074aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d101      	bne.n	80074ba <HAL_TIM_ConfigClockSource+0x1c>
 80074b6:	2302      	movs	r3, #2
 80074b8:	e0b4      	b.n	8007624 <HAL_TIM_ConfigClockSource+0x186>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2202      	movs	r2, #2
 80074c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074e0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f2:	d03e      	beq.n	8007572 <HAL_TIM_ConfigClockSource+0xd4>
 80074f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f8:	f200 8087 	bhi.w	800760a <HAL_TIM_ConfigClockSource+0x16c>
 80074fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007500:	f000 8086 	beq.w	8007610 <HAL_TIM_ConfigClockSource+0x172>
 8007504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007508:	d87f      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 800750a:	2b70      	cmp	r3, #112	@ 0x70
 800750c:	d01a      	beq.n	8007544 <HAL_TIM_ConfigClockSource+0xa6>
 800750e:	2b70      	cmp	r3, #112	@ 0x70
 8007510:	d87b      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 8007512:	2b60      	cmp	r3, #96	@ 0x60
 8007514:	d050      	beq.n	80075b8 <HAL_TIM_ConfigClockSource+0x11a>
 8007516:	2b60      	cmp	r3, #96	@ 0x60
 8007518:	d877      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 800751a:	2b50      	cmp	r3, #80	@ 0x50
 800751c:	d03c      	beq.n	8007598 <HAL_TIM_ConfigClockSource+0xfa>
 800751e:	2b50      	cmp	r3, #80	@ 0x50
 8007520:	d873      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 8007522:	2b40      	cmp	r3, #64	@ 0x40
 8007524:	d058      	beq.n	80075d8 <HAL_TIM_ConfigClockSource+0x13a>
 8007526:	2b40      	cmp	r3, #64	@ 0x40
 8007528:	d86f      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 800752a:	2b30      	cmp	r3, #48	@ 0x30
 800752c:	d064      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15a>
 800752e:	2b30      	cmp	r3, #48	@ 0x30
 8007530:	d86b      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 8007532:	2b20      	cmp	r3, #32
 8007534:	d060      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15a>
 8007536:	2b20      	cmp	r3, #32
 8007538:	d867      	bhi.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d05c      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15a>
 800753e:	2b10      	cmp	r3, #16
 8007540:	d05a      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x15a>
 8007542:	e062      	b.n	800760a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007554:	f000 f9b2 	bl	80078bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007566:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	609a      	str	r2, [r3, #8]
      break;
 8007570:	e04f      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007582:	f000 f99b 	bl	80078bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689a      	ldr	r2, [r3, #8]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007594:	609a      	str	r2, [r3, #8]
      break;
 8007596:	e03c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075a4:	461a      	mov	r2, r3
 80075a6:	f000 f90f 	bl	80077c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2150      	movs	r1, #80	@ 0x50
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 f968 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 80075b6:	e02c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075c4:	461a      	mov	r2, r3
 80075c6:	f000 f92e 	bl	8007826 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2160      	movs	r1, #96	@ 0x60
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 f958 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 80075d6:	e01c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075e4:	461a      	mov	r2, r3
 80075e6:	f000 f8ef 	bl	80077c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2140      	movs	r1, #64	@ 0x40
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 f948 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 80075f6:	e00c      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4619      	mov	r1, r3
 8007602:	4610      	mov	r0, r2
 8007604:	f000 f93f 	bl	8007886 <TIM_ITRx_SetConfig>
      break;
 8007608:	e003      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	73fb      	strb	r3, [r7, #15]
      break;
 800760e:	e000      	b.n	8007612 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007610:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007622:	7bfb      	ldrb	r3, [r7, #15]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007648:	bf00      	nop
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a43      	ldr	r2, [pc, #268]	@ (800779c <TIM_Base_SetConfig+0x120>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d013      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769a:	d00f      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a40      	ldr	r2, [pc, #256]	@ (80077a0 <TIM_Base_SetConfig+0x124>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d00b      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a3f      	ldr	r2, [pc, #252]	@ (80077a4 <TIM_Base_SetConfig+0x128>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d007      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a3e      	ldr	r2, [pc, #248]	@ (80077a8 <TIM_Base_SetConfig+0x12c>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d003      	beq.n	80076bc <TIM_Base_SetConfig+0x40>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a3d      	ldr	r2, [pc, #244]	@ (80077ac <TIM_Base_SetConfig+0x130>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d108      	bne.n	80076ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a32      	ldr	r2, [pc, #200]	@ (800779c <TIM_Base_SetConfig+0x120>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d02b      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076dc:	d027      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a2f      	ldr	r2, [pc, #188]	@ (80077a0 <TIM_Base_SetConfig+0x124>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d023      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a2e      	ldr	r2, [pc, #184]	@ (80077a4 <TIM_Base_SetConfig+0x128>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d01f      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a2d      	ldr	r2, [pc, #180]	@ (80077a8 <TIM_Base_SetConfig+0x12c>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d01b      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a2c      	ldr	r2, [pc, #176]	@ (80077ac <TIM_Base_SetConfig+0x130>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d017      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a2b      	ldr	r2, [pc, #172]	@ (80077b0 <TIM_Base_SetConfig+0x134>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d013      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a2a      	ldr	r2, [pc, #168]	@ (80077b4 <TIM_Base_SetConfig+0x138>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d00f      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a29      	ldr	r2, [pc, #164]	@ (80077b8 <TIM_Base_SetConfig+0x13c>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d00b      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a28      	ldr	r2, [pc, #160]	@ (80077bc <TIM_Base_SetConfig+0x140>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d007      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a27      	ldr	r2, [pc, #156]	@ (80077c0 <TIM_Base_SetConfig+0x144>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d003      	beq.n	800772e <TIM_Base_SetConfig+0xb2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a26      	ldr	r2, [pc, #152]	@ (80077c4 <TIM_Base_SetConfig+0x148>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d108      	bne.n	8007740 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	4313      	orrs	r3, r2
 800773e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	4313      	orrs	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	689a      	ldr	r2, [r3, #8]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a0e      	ldr	r2, [pc, #56]	@ (800779c <TIM_Base_SetConfig+0x120>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d003      	beq.n	800776e <TIM_Base_SetConfig+0xf2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a10      	ldr	r2, [pc, #64]	@ (80077ac <TIM_Base_SetConfig+0x130>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d103      	bne.n	8007776 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	691a      	ldr	r2, [r3, #16]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f043 0204 	orr.w	r2, r3, #4
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2201      	movs	r2, #1
 8007786:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	601a      	str	r2, [r3, #0]
}
 800778e:	bf00      	nop
 8007790:	3714      	adds	r7, #20
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	40010000 	.word	0x40010000
 80077a0:	40000400 	.word	0x40000400
 80077a4:	40000800 	.word	0x40000800
 80077a8:	40000c00 	.word	0x40000c00
 80077ac:	40010400 	.word	0x40010400
 80077b0:	40014000 	.word	0x40014000
 80077b4:	40014400 	.word	0x40014400
 80077b8:	40014800 	.word	0x40014800
 80077bc:	40001800 	.word	0x40001800
 80077c0:	40001c00 	.word	0x40001c00
 80077c4:	40002000 	.word	0x40002000

080077c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	f023 0201 	bic.w	r2, r3, #1
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	011b      	lsls	r3, r3, #4
 80077f8:	693a      	ldr	r2, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f023 030a 	bic.w	r3, r3, #10
 8007804:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	4313      	orrs	r3, r2
 800780c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	621a      	str	r2, [r3, #32]
}
 800781a:	bf00      	nop
 800781c:	371c      	adds	r7, #28
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr

08007826 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007826:	b480      	push	{r7}
 8007828:	b087      	sub	sp, #28
 800782a:	af00      	add	r7, sp, #0
 800782c:	60f8      	str	r0, [r7, #12]
 800782e:	60b9      	str	r1, [r7, #8]
 8007830:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	f023 0210 	bic.w	r2, r3, #16
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	699b      	ldr	r3, [r3, #24]
 8007848:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007850:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	031b      	lsls	r3, r3, #12
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	4313      	orrs	r3, r2
 800785a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007862:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	011b      	lsls	r3, r3, #4
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	4313      	orrs	r3, r2
 800786c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	621a      	str	r2, [r3, #32]
}
 800787a:	bf00      	nop
 800787c:	371c      	adds	r7, #28
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr

08007886 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007886:	b480      	push	{r7}
 8007888:	b085      	sub	sp, #20
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
 800788e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800789c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800789e:	683a      	ldr	r2, [r7, #0]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	f043 0307 	orr.w	r3, r3, #7
 80078a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	68fa      	ldr	r2, [r7, #12]
 80078ae:	609a      	str	r2, [r3, #8]
}
 80078b0:	bf00      	nop
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr

080078bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078bc:	b480      	push	{r7}
 80078be:	b087      	sub	sp, #28
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
 80078c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	021a      	lsls	r2, r3, #8
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	431a      	orrs	r2, r3
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	697a      	ldr	r2, [r7, #20]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	609a      	str	r2, [r3, #8]
}
 80078f0:	bf00      	nop
 80078f2:	371c      	adds	r7, #28
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800790c:	2b01      	cmp	r3, #1
 800790e:	d101      	bne.n	8007914 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007910:	2302      	movs	r3, #2
 8007912:	e05a      	b.n	80079ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2202      	movs	r2, #2
 8007920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800793a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	4313      	orrs	r3, r2
 8007944:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a21      	ldr	r2, [pc, #132]	@ (80079d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d022      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007960:	d01d      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a1d      	ldr	r2, [pc, #116]	@ (80079dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d018      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a1b      	ldr	r2, [pc, #108]	@ (80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d013      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a1a      	ldr	r2, [pc, #104]	@ (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d00e      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a18      	ldr	r2, [pc, #96]	@ (80079e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d009      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a17      	ldr	r2, [pc, #92]	@ (80079ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d004      	beq.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a15      	ldr	r2, [pc, #84]	@ (80079f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d10c      	bne.n	80079b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079c8:	2300      	movs	r3, #0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	40010000 	.word	0x40010000
 80079dc:	40000400 	.word	0x40000400
 80079e0:	40000800 	.word	0x40000800
 80079e4:	40000c00 	.word	0x40000c00
 80079e8:	40010400 	.word	0x40010400
 80079ec:	40014000 	.word	0x40014000
 80079f0:	40001800 	.word	0x40001800

080079f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a1c:	b084      	sub	sp, #16
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b084      	sub	sp, #16
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	f107 001c 	add.w	r0, r7, #28
 8007a2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d123      	bne.n	8007a7e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007a4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d105      	bne.n	8007a72 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f9dc 	bl	8007e30 <USB_CoreReset>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	73fb      	strb	r3, [r7, #15]
 8007a7c:	e01b      	b.n	8007ab6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 f9d0 	bl	8007e30 <USB_CoreReset>
 8007a90:	4603      	mov	r3, r0
 8007a92:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007a94:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d106      	bne.n	8007aaa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	639a      	str	r2, [r3, #56]	@ 0x38
 8007aa8:	e005      	b.n	8007ab6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007ab6:	7fbb      	ldrb	r3, [r7, #30]
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d10b      	bne.n	8007ad4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f043 0206 	orr.w	r2, r3, #6
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	f043 0220 	orr.w	r2, r3, #32
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ae0:	b004      	add	sp, #16
 8007ae2:	4770      	bx	lr

08007ae4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	f043 0201 	orr.w	r2, r3, #1
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	370c      	adds	r7, #12
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr

08007b06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b06:	b480      	push	{r7}
 8007b08:	b083      	sub	sp, #12
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f023 0201 	bic.w	r2, r3, #1
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	460b      	mov	r3, r1
 8007b32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007b34:	2300      	movs	r3, #0
 8007b36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d115      	bne.n	8007b76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b56:	200a      	movs	r0, #10
 8007b58:	f7fb f91a 	bl	8002d90 <HAL_Delay>
      ms += 10U;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	330a      	adds	r3, #10
 8007b60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 f956 	bl	8007e14 <USB_GetMode>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d01e      	beq.n	8007bac <USB_SetCurrentMode+0x84>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b72:	d9f0      	bls.n	8007b56 <USB_SetCurrentMode+0x2e>
 8007b74:	e01a      	b.n	8007bac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007b76:	78fb      	ldrb	r3, [r7, #3]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d115      	bne.n	8007ba8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b88:	200a      	movs	r0, #10
 8007b8a:	f7fb f901 	bl	8002d90 <HAL_Delay>
      ms += 10U;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	330a      	adds	r3, #10
 8007b92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 f93d 	bl	8007e14 <USB_GetMode>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d005      	beq.n	8007bac <USB_SetCurrentMode+0x84>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ba4:	d9f0      	bls.n	8007b88 <USB_SetCurrentMode+0x60>
 8007ba6:	e001      	b.n	8007bac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e005      	b.n	8007bb8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2bc8      	cmp	r3, #200	@ 0xc8
 8007bb0:	d101      	bne.n	8007bb6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e000      	b.n	8007bb8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bda:	d901      	bls.n	8007be0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bdc:	2303      	movs	r3, #3
 8007bde:	e01b      	b.n	8007c18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	daf2      	bge.n	8007bce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007be8:	2300      	movs	r3, #0
 8007bea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	019b      	lsls	r3, r3, #6
 8007bf0:	f043 0220 	orr.w	r2, r3, #32
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c04:	d901      	bls.n	8007c0a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c06:	2303      	movs	r3, #3
 8007c08:	e006      	b.n	8007c18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d0f0      	beq.n	8007bf8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	3301      	adds	r3, #1
 8007c34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c3c:	d901      	bls.n	8007c42 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e018      	b.n	8007c74 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	daf2      	bge.n	8007c30 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2210      	movs	r2, #16
 8007c52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	3301      	adds	r3, #1
 8007c58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c60:	d901      	bls.n	8007c66 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e006      	b.n	8007c74 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	f003 0310 	and.w	r3, r3, #16
 8007c6e:	2b10      	cmp	r3, #16
 8007c70:	d0f0      	beq.n	8007c54 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3714      	adds	r7, #20
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b089      	sub	sp, #36	@ 0x24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	4611      	mov	r1, r2
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	460b      	mov	r3, r1
 8007c90:	71fb      	strb	r3, [r7, #7]
 8007c92:	4613      	mov	r3, r2
 8007c94:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d123      	bne.n	8007cee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ca6:	88bb      	ldrh	r3, [r7, #4]
 8007ca8:	3303      	adds	r3, #3
 8007caa:	089b      	lsrs	r3, r3, #2
 8007cac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007cae:	2300      	movs	r3, #0
 8007cb0:	61bb      	str	r3, [r7, #24]
 8007cb2:	e018      	b.n	8007ce6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007cb4:	79fb      	ldrb	r3, [r7, #7]
 8007cb6:	031a      	lsls	r2, r3, #12
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	4413      	add	r3, r2
 8007cbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	61bb      	str	r3, [r7, #24]
 8007ce6:	69ba      	ldr	r2, [r7, #24]
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d3e2      	bcc.n	8007cb4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3724      	adds	r7, #36	@ 0x24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b08b      	sub	sp, #44	@ 0x2c
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	60f8      	str	r0, [r7, #12]
 8007d04:	60b9      	str	r1, [r7, #8]
 8007d06:	4613      	mov	r3, r2
 8007d08:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d12:	88fb      	ldrh	r3, [r7, #6]
 8007d14:	089b      	lsrs	r3, r3, #2
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d1a:	88fb      	ldrh	r3, [r7, #6]
 8007d1c:	f003 0303 	and.w	r3, r3, #3
 8007d20:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007d22:	2300      	movs	r3, #0
 8007d24:	623b      	str	r3, [r7, #32]
 8007d26:	e014      	b.n	8007d52 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d28:	69bb      	ldr	r3, [r7, #24]
 8007d2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d32:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d36:	3301      	adds	r3, #1
 8007d38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3c:	3301      	adds	r3, #1
 8007d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d42:	3301      	adds	r3, #1
 8007d44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d48:	3301      	adds	r3, #1
 8007d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007d4c:	6a3b      	ldr	r3, [r7, #32]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	623b      	str	r3, [r7, #32]
 8007d52:	6a3a      	ldr	r2, [r7, #32]
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d3e6      	bcc.n	8007d28 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d5a:	8bfb      	ldrh	r3, [r7, #30]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01e      	beq.n	8007d9e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007d60:	2300      	movs	r3, #0
 8007d62:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	f107 0310 	add.w	r3, r7, #16
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	6a3b      	ldr	r3, [r7, #32]
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	00db      	lsls	r3, r3, #3
 8007d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d84:	701a      	strb	r2, [r3, #0]
      i++;
 8007d86:	6a3b      	ldr	r3, [r7, #32]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8e:	3301      	adds	r3, #1
 8007d90:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007d92:	8bfb      	ldrh	r3, [r7, #30]
 8007d94:	3b01      	subs	r3, #1
 8007d96:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d98:	8bfb      	ldrh	r3, [r7, #30]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1ea      	bne.n	8007d74 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	372c      	adds	r7, #44	@ 0x2c
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b085      	sub	sp, #20
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3714      	adds	r7, #20
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr

08007dd2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007dd2:	b480      	push	{r7}
 8007dd4:	b085      	sub	sp, #20
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
 8007dda:	460b      	mov	r3, r1
 8007ddc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007de2:	78fb      	ldrb	r3, [r7, #3]
 8007de4:	015a      	lsls	r2, r3, #5
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4413      	add	r3, r2
 8007dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007df2:	78fb      	ldrb	r3, [r7, #3]
 8007df4:	015a      	lsls	r2, r3, #5
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4413      	add	r3, r2
 8007dfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	68ba      	ldr	r2, [r7, #8]
 8007e02:	4013      	ands	r3, r2
 8007e04:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e06:	68bb      	ldr	r3, [r7, #8]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3714      	adds	r7, #20
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	f003 0301 	and.w	r3, r3, #1
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	370c      	adds	r7, #12
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e48:	d901      	bls.n	8007e4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	e022      	b.n	8007e94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	daf2      	bge.n	8007e3c <USB_CoreReset+0xc>

  count = 10U;
 8007e56:	230a      	movs	r3, #10
 8007e58:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007e5a:	e002      	b.n	8007e62 <USB_CoreReset+0x32>
  {
    count--;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1f9      	bne.n	8007e5c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	691b      	ldr	r3, [r3, #16]
 8007e6c:	f043 0201 	orr.w	r2, r3, #1
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	3301      	adds	r3, #1
 8007e78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e80:	d901      	bls.n	8007e86 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e006      	b.n	8007e94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d0f0      	beq.n	8007e74 <USB_CoreReset+0x44>

  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3714      	adds	r7, #20
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ea0:	b084      	sub	sp, #16
 8007ea2:	b580      	push	{r7, lr}
 8007ea4:	b086      	sub	sp, #24
 8007ea6:	af00      	add	r7, sp, #0
 8007ea8:	6078      	str	r0, [r7, #4]
 8007eaa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007eae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d119      	bne.n	8007f2a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d10a      	bne.n	8007f14 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68fa      	ldr	r2, [r7, #12]
 8007f08:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f0c:	f043 0304 	orr.w	r3, r3, #4
 8007f10:	6013      	str	r3, [r2, #0]
 8007f12:	e014      	b.n	8007f3e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68fa      	ldr	r2, [r7, #12]
 8007f1e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f22:	f023 0304 	bic.w	r3, r3, #4
 8007f26:	6013      	str	r3, [r2, #0]
 8007f28:	e009      	b.n	8007f3e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f38:	f023 0304 	bic.w	r3, r3, #4
 8007f3c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f3e:	2110      	movs	r1, #16
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f7ff fe3d 	bl	8007bc0 <USB_FlushTxFifo>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d001      	beq.n	8007f50 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f7ff fe67 	bl	8007c24 <USB_FlushRxFifo>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d001      	beq.n	8007f60 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007f60:	2300      	movs	r3, #0
 8007f62:	613b      	str	r3, [r7, #16]
 8007f64:	e015      	b.n	8007f92 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f72:	461a      	mov	r2, r3
 8007f74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f78:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	015a      	lsls	r2, r3, #5
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	4413      	add	r3, r2
 8007f82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f86:	461a      	mov	r2, r3
 8007f88:	2300      	movs	r3, #0
 8007f8a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	613b      	str	r3, [r7, #16]
 8007f92:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007f96:	461a      	mov	r2, r3
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d3e3      	bcc.n	8007f66 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007faa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a18      	ldr	r2, [pc, #96]	@ (8008010 <USB_HostInit+0x170>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d10b      	bne.n	8007fcc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fba:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a15      	ldr	r2, [pc, #84]	@ (8008014 <USB_HostInit+0x174>)
 8007fc0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a14      	ldr	r2, [pc, #80]	@ (8008018 <USB_HostInit+0x178>)
 8007fc6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007fca:	e009      	b.n	8007fe0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2280      	movs	r2, #128	@ 0x80
 8007fd0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a11      	ldr	r2, [pc, #68]	@ (800801c <USB_HostInit+0x17c>)
 8007fd6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a11      	ldr	r2, [pc, #68]	@ (8008020 <USB_HostInit+0x180>)
 8007fdc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007fe0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d105      	bne.n	8007ff4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	699b      	ldr	r3, [r3, #24]
 8007fec:	f043 0210 	orr.w	r2, r3, #16
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	699a      	ldr	r2, [r3, #24]
 8007ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8008024 <USB_HostInit+0x184>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008000:	7dfb      	ldrb	r3, [r7, #23]
}
 8008002:	4618      	mov	r0, r3
 8008004:	3718      	adds	r7, #24
 8008006:	46bd      	mov	sp, r7
 8008008:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800800c:	b004      	add	sp, #16
 800800e:	4770      	bx	lr
 8008010:	40040000 	.word	0x40040000
 8008014:	01000200 	.word	0x01000200
 8008018:	00e00300 	.word	0x00e00300
 800801c:	00600080 	.word	0x00600080
 8008020:	004000e0 	.word	0x004000e0
 8008024:	a3200008 	.word	0xa3200008

08008028 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	460b      	mov	r3, r1
 8008032:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008046:	f023 0303 	bic.w	r3, r3, #3
 800804a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	78fb      	ldrb	r3, [r7, #3]
 8008056:	f003 0303 	and.w	r3, r3, #3
 800805a:	68f9      	ldr	r1, [r7, #12]
 800805c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008060:	4313      	orrs	r3, r2
 8008062:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008064:	78fb      	ldrb	r3, [r7, #3]
 8008066:	2b01      	cmp	r3, #1
 8008068:	d107      	bne.n	800807a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008070:	461a      	mov	r2, r3
 8008072:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008076:	6053      	str	r3, [r2, #4]
 8008078:	e00c      	b.n	8008094 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800807a:	78fb      	ldrb	r3, [r7, #3]
 800807c:	2b02      	cmp	r3, #2
 800807e:	d107      	bne.n	8008090 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008086:	461a      	mov	r2, r3
 8008088:	f241 7370 	movw	r3, #6000	@ 0x1770
 800808c:	6053      	str	r3, [r2, #4]
 800808e:	e001      	b.n	8008094 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b084      	sub	sp, #16
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80080ae:	2300      	movs	r3, #0
 80080b0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80080c2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80080cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080d0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80080d2:	2064      	movs	r0, #100	@ 0x64
 80080d4:	f7fa fe5c 	bl	8002d90 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	68fa      	ldr	r2, [r7, #12]
 80080dc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80080e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080e4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80080e6:	200a      	movs	r0, #10
 80080e8:	f7fa fe52 	bl	8002d90 <HAL_Delay>

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80080f6:	b480      	push	{r7}
 80080f8:	b085      	sub	sp, #20
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
 80080fe:	460b      	mov	r3, r1
 8008100:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008106:	2300      	movs	r3, #0
 8008108:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800811a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d109      	bne.n	800813a <USB_DriveVbus+0x44>
 8008126:	78fb      	ldrb	r3, [r7, #3]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d106      	bne.n	800813a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	68fa      	ldr	r2, [r7, #12]
 8008130:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008134:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008138:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008140:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008144:	d109      	bne.n	800815a <USB_DriveVbus+0x64>
 8008146:	78fb      	ldrb	r3, [r7, #3]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d106      	bne.n	800815a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	68fa      	ldr	r2, [r7, #12]
 8008150:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008158:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800815a:	2300      	movs	r3, #0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3714      	adds	r7, #20
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008174:	2300      	movs	r3, #0
 8008176:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	0c5b      	lsrs	r3, r3, #17
 8008186:	f003 0303 	and.w	r3, r3, #3
}
 800818a:	4618      	mov	r0, r3
 800818c:	3714      	adds	r7, #20
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr

08008196 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008196:	b480      	push	{r7}
 8008198:	b085      	sub	sp, #20
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	b29b      	uxth	r3, r3
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3714      	adds	r7, #20
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b088      	sub	sp, #32
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	4608      	mov	r0, r1
 80081c2:	4611      	mov	r1, r2
 80081c4:	461a      	mov	r2, r3
 80081c6:	4603      	mov	r3, r0
 80081c8:	70fb      	strb	r3, [r7, #3]
 80081ca:	460b      	mov	r3, r1
 80081cc:	70bb      	strb	r3, [r7, #2]
 80081ce:	4613      	mov	r3, r2
 80081d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80081d2:	2300      	movs	r3, #0
 80081d4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80081da:	78fb      	ldrb	r3, [r7, #3]
 80081dc:	015a      	lsls	r2, r3, #5
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	4413      	add	r3, r2
 80081e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081e6:	461a      	mov	r2, r3
 80081e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80081ec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80081ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80081f2:	2b03      	cmp	r3, #3
 80081f4:	d87c      	bhi.n	80082f0 <USB_HC_Init+0x138>
 80081f6:	a201      	add	r2, pc, #4	@ (adr r2, 80081fc <USB_HC_Init+0x44>)
 80081f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fc:	0800820d 	.word	0x0800820d
 8008200:	080082b3 	.word	0x080082b3
 8008204:	0800820d 	.word	0x0800820d
 8008208:	08008275 	.word	0x08008275
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800820c:	78fb      	ldrb	r3, [r7, #3]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	4413      	add	r3, r2
 8008214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008218:	461a      	mov	r2, r3
 800821a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800821e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008220:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008224:	2b00      	cmp	r3, #0
 8008226:	da10      	bge.n	800824a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008228:	78fb      	ldrb	r3, [r7, #3]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	4413      	add	r3, r2
 8008230:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	78fa      	ldrb	r2, [r7, #3]
 8008238:	0151      	lsls	r1, r2, #5
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	440a      	add	r2, r1
 800823e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008246:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008248:	e055      	b.n	80082f6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a6f      	ldr	r2, [pc, #444]	@ (800840c <USB_HC_Init+0x254>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d151      	bne.n	80082f6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008252:	78fb      	ldrb	r3, [r7, #3]
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	4413      	add	r3, r2
 800825a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	78fa      	ldrb	r2, [r7, #3]
 8008262:	0151      	lsls	r1, r2, #5
 8008264:	693a      	ldr	r2, [r7, #16]
 8008266:	440a      	add	r2, r1
 8008268:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800826c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008270:	60d3      	str	r3, [r2, #12]
      break;
 8008272:	e040      	b.n	80082f6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008274:	78fb      	ldrb	r3, [r7, #3]
 8008276:	015a      	lsls	r2, r3, #5
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	4413      	add	r3, r2
 800827c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008280:	461a      	mov	r2, r3
 8008282:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008286:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008288:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800828c:	2b00      	cmp	r3, #0
 800828e:	da34      	bge.n	80082fa <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	4413      	add	r3, r2
 8008298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	78fa      	ldrb	r2, [r7, #3]
 80082a0:	0151      	lsls	r1, r2, #5
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	440a      	add	r2, r1
 80082a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ae:	60d3      	str	r3, [r2, #12]
      }

      break;
 80082b0:	e023      	b.n	80082fa <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80082b2:	78fb      	ldrb	r3, [r7, #3]
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082be:	461a      	mov	r2, r3
 80082c0:	f240 2325 	movw	r3, #549	@ 0x225
 80082c4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80082c6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	da17      	bge.n	80082fe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80082ce:	78fb      	ldrb	r3, [r7, #3]
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	78fa      	ldrb	r2, [r7, #3]
 80082de:	0151      	lsls	r1, r2, #5
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	440a      	add	r2, r1
 80082e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082e8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80082ec:	60d3      	str	r3, [r2, #12]
      }
      break;
 80082ee:	e006      	b.n	80082fe <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	77fb      	strb	r3, [r7, #31]
      break;
 80082f4:	e004      	b.n	8008300 <USB_HC_Init+0x148>
      break;
 80082f6:	bf00      	nop
 80082f8:	e002      	b.n	8008300 <USB_HC_Init+0x148>
      break;
 80082fa:	bf00      	nop
 80082fc:	e000      	b.n	8008300 <USB_HC_Init+0x148>
      break;
 80082fe:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008300:	78fb      	ldrb	r3, [r7, #3]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	4413      	add	r3, r2
 8008308:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800830c:	461a      	mov	r2, r3
 800830e:	2300      	movs	r3, #0
 8008310:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008312:	78fb      	ldrb	r3, [r7, #3]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	4413      	add	r3, r2
 800831a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	78fa      	ldrb	r2, [r7, #3]
 8008322:	0151      	lsls	r1, r2, #5
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	440a      	add	r2, r1
 8008328:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800832c:	f043 0302 	orr.w	r3, r3, #2
 8008330:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008338:	699a      	ldr	r2, [r3, #24]
 800833a:	78fb      	ldrb	r3, [r7, #3]
 800833c:	f003 030f 	and.w	r3, r3, #15
 8008340:	2101      	movs	r1, #1
 8008342:	fa01 f303 	lsl.w	r3, r1, r3
 8008346:	6939      	ldr	r1, [r7, #16]
 8008348:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800834c:	4313      	orrs	r3, r2
 800834e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	699b      	ldr	r3, [r3, #24]
 8008354:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800835c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008360:	2b00      	cmp	r3, #0
 8008362:	da03      	bge.n	800836c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008364:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008368:	61bb      	str	r3, [r7, #24]
 800836a:	e001      	b.n	8008370 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800836c:	2300      	movs	r3, #0
 800836e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7ff fef9 	bl	8008168 <USB_GetHostSpeed>
 8008376:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008378:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800837c:	2b02      	cmp	r3, #2
 800837e:	d106      	bne.n	800838e <USB_HC_Init+0x1d6>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2b02      	cmp	r3, #2
 8008384:	d003      	beq.n	800838e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008386:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800838a:	617b      	str	r3, [r7, #20]
 800838c:	e001      	b.n	8008392 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800838e:	2300      	movs	r3, #0
 8008390:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008392:	787b      	ldrb	r3, [r7, #1]
 8008394:	059b      	lsls	r3, r3, #22
 8008396:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800839a:	78bb      	ldrb	r3, [r7, #2]
 800839c:	02db      	lsls	r3, r3, #11
 800839e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083a2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80083a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083a8:	049b      	lsls	r3, r3, #18
 80083aa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80083ae:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80083b0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80083b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80083b6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	431a      	orrs	r2, r3
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083c0:	78fa      	ldrb	r2, [r7, #3]
 80083c2:	0151      	lsls	r1, r2, #5
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	440a      	add	r2, r1
 80083c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80083cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80083d0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80083d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083d6:	2b03      	cmp	r3, #3
 80083d8:	d003      	beq.n	80083e2 <USB_HC_Init+0x22a>
 80083da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d10f      	bne.n	8008402 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80083e2:	78fb      	ldrb	r3, [r7, #3]
 80083e4:	015a      	lsls	r2, r3, #5
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	4413      	add	r3, r2
 80083ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	78fa      	ldrb	r2, [r7, #3]
 80083f2:	0151      	lsls	r1, r2, #5
 80083f4:	693a      	ldr	r2, [r7, #16]
 80083f6:	440a      	add	r2, r1
 80083f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008400:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008402:	7ffb      	ldrb	r3, [r7, #31]
}
 8008404:	4618      	mov	r0, r3
 8008406:	3720      	adds	r7, #32
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}
 800840c:	40040000 	.word	0x40040000

08008410 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b08c      	sub	sp, #48	@ 0x30
 8008414:	af02      	add	r7, sp, #8
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	4613      	mov	r3, r2
 800841c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	785b      	ldrb	r3, [r3, #1]
 8008426:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008428:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800842c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	4a5d      	ldr	r2, [pc, #372]	@ (80085a8 <USB_HC_StartXfer+0x198>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d12f      	bne.n	8008496 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008436:	79fb      	ldrb	r3, [r7, #7]
 8008438:	2b01      	cmp	r3, #1
 800843a:	d11c      	bne.n	8008476 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	7c9b      	ldrb	r3, [r3, #18]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d003      	beq.n	800844c <USB_HC_StartXfer+0x3c>
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	7c9b      	ldrb	r3, [r3, #18]
 8008448:	2b02      	cmp	r3, #2
 800844a:	d124      	bne.n	8008496 <USB_HC_StartXfer+0x86>
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	799b      	ldrb	r3, [r3, #6]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d120      	bne.n	8008496 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	6a3b      	ldr	r3, [r7, #32]
 800845a:	4413      	add	r3, r2
 800845c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	69fa      	ldr	r2, [r7, #28]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	6a3a      	ldr	r2, [r7, #32]
 8008468:	440a      	add	r2, r1
 800846a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800846e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008472:	60d3      	str	r3, [r2, #12]
 8008474:	e00f      	b.n	8008496 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	791b      	ldrb	r3, [r3, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d10b      	bne.n	8008496 <USB_HC_StartXfer+0x86>
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	795b      	ldrb	r3, [r3, #5]
 8008482:	2b01      	cmp	r3, #1
 8008484:	d107      	bne.n	8008496 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	785b      	ldrb	r3, [r3, #1]
 800848a:	4619      	mov	r1, r3
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f000 fb6b 	bl	8008b68 <USB_DoPing>
        return HAL_OK;
 8008492:	2300      	movs	r3, #0
 8008494:	e232      	b.n	80088fc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	799b      	ldrb	r3, [r3, #6]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d158      	bne.n	8008550 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800849e:	2301      	movs	r3, #1
 80084a0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	78db      	ldrb	r3, [r3, #3]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d007      	beq.n	80084ba <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80084aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	8a92      	ldrh	r2, [r2, #20]
 80084b0:	fb03 f202 	mul.w	r2, r3, r2
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	61da      	str	r2, [r3, #28]
 80084b8:	e07c      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	7c9b      	ldrb	r3, [r3, #18]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d130      	bne.n	8008524 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	2bbc      	cmp	r3, #188	@ 0xbc
 80084c8:	d918      	bls.n	80084fc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	8a9b      	ldrh	r3, [r3, #20]
 80084ce:	461a      	mov	r2, r3
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	69da      	ldr	r2, [r3, #28]
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	68db      	ldr	r3, [r3, #12]
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d003      	beq.n	80084ec <USB_HC_StartXfer+0xdc>
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	2b02      	cmp	r3, #2
 80084ea:	d103      	bne.n	80084f4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2202      	movs	r2, #2
 80084f0:	60da      	str	r2, [r3, #12]
 80084f2:	e05f      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2201      	movs	r2, #1
 80084f8:	60da      	str	r2, [r3, #12]
 80084fa:	e05b      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	6a1a      	ldr	r2, [r3, #32]
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d007      	beq.n	800851c <USB_HC_StartXfer+0x10c>
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	2b02      	cmp	r3, #2
 8008512:	d003      	beq.n	800851c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	2204      	movs	r2, #4
 8008518:	60da      	str	r2, [r3, #12]
 800851a:	e04b      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	2203      	movs	r2, #3
 8008520:	60da      	str	r2, [r3, #12]
 8008522:	e047      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008524:	79fb      	ldrb	r3, [r7, #7]
 8008526:	2b01      	cmp	r3, #1
 8008528:	d10d      	bne.n	8008546 <USB_HC_StartXfer+0x136>
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	8a92      	ldrh	r2, [r2, #20]
 8008532:	4293      	cmp	r3, r2
 8008534:	d907      	bls.n	8008546 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008536:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008538:	68ba      	ldr	r2, [r7, #8]
 800853a:	8a92      	ldrh	r2, [r2, #20]
 800853c:	fb03 f202 	mul.w	r2, r3, r2
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	61da      	str	r2, [r3, #28]
 8008544:	e036      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	6a1a      	ldr	r2, [r3, #32]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	61da      	str	r2, [r3, #28]
 800854e:	e031      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	6a1b      	ldr	r3, [r3, #32]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d018      	beq.n	800858a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	6a1b      	ldr	r3, [r3, #32]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	8a92      	ldrh	r2, [r2, #20]
 8008560:	4413      	add	r3, r2
 8008562:	3b01      	subs	r3, #1
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	8a92      	ldrh	r2, [r2, #20]
 8008568:	fbb3 f3f2 	udiv	r3, r3, r2
 800856c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800856e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008570:	8b7b      	ldrh	r3, [r7, #26]
 8008572:	429a      	cmp	r2, r3
 8008574:	d90b      	bls.n	800858e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008576:	8b7b      	ldrh	r3, [r7, #26]
 8008578:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800857a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800857c:	68ba      	ldr	r2, [r7, #8]
 800857e:	8a92      	ldrh	r2, [r2, #20]
 8008580:	fb03 f202 	mul.w	r2, r3, r2
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	61da      	str	r2, [r3, #28]
 8008588:	e001      	b.n	800858e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800858a:	2301      	movs	r3, #1
 800858c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	78db      	ldrb	r3, [r3, #3]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00a      	beq.n	80085ac <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008596:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008598:	68ba      	ldr	r2, [r7, #8]
 800859a:	8a92      	ldrh	r2, [r2, #20]
 800859c:	fb03 f202 	mul.w	r2, r3, r2
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	61da      	str	r2, [r3, #28]
 80085a4:	e006      	b.n	80085b4 <USB_HC_StartXfer+0x1a4>
 80085a6:	bf00      	nop
 80085a8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	6a1a      	ldr	r2, [r3, #32]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	69db      	ldr	r3, [r3, #28]
 80085b8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80085bc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80085be:	04d9      	lsls	r1, r3, #19
 80085c0:	4ba3      	ldr	r3, [pc, #652]	@ (8008850 <USB_HC_StartXfer+0x440>)
 80085c2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085c4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	7d9b      	ldrb	r3, [r3, #22]
 80085ca:	075b      	lsls	r3, r3, #29
 80085cc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085d0:	69f9      	ldr	r1, [r7, #28]
 80085d2:	0148      	lsls	r0, r1, #5
 80085d4:	6a39      	ldr	r1, [r7, #32]
 80085d6:	4401      	add	r1, r0
 80085d8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80085dc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80085de:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80085e0:	79fb      	ldrb	r3, [r7, #7]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d009      	beq.n	80085fa <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	6999      	ldr	r1, [r3, #24]
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	015a      	lsls	r2, r3, #5
 80085ee:	6a3b      	ldr	r3, [r7, #32]
 80085f0:	4413      	add	r3, r2
 80085f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085f6:	460a      	mov	r2, r1
 80085f8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80085fa:	6a3b      	ldr	r3, [r7, #32]
 80085fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	f003 0301 	and.w	r3, r3, #1
 8008606:	2b00      	cmp	r3, #0
 8008608:	bf0c      	ite	eq
 800860a:	2301      	moveq	r3, #1
 800860c:	2300      	movne	r3, #0
 800860e:	b2db      	uxtb	r3, r3
 8008610:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	015a      	lsls	r2, r3, #5
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	4413      	add	r3, r2
 800861a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69fa      	ldr	r2, [r7, #28]
 8008622:	0151      	lsls	r1, r2, #5
 8008624:	6a3a      	ldr	r2, [r7, #32]
 8008626:	440a      	add	r2, r1
 8008628:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800862c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008630:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	015a      	lsls	r2, r3, #5
 8008636:	6a3b      	ldr	r3, [r7, #32]
 8008638:	4413      	add	r3, r2
 800863a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	7e7b      	ldrb	r3, [r7, #25]
 8008642:	075b      	lsls	r3, r3, #29
 8008644:	69f9      	ldr	r1, [r7, #28]
 8008646:	0148      	lsls	r0, r1, #5
 8008648:	6a39      	ldr	r1, [r7, #32]
 800864a:	4401      	add	r1, r0
 800864c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008650:	4313      	orrs	r3, r2
 8008652:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	799b      	ldrb	r3, [r3, #6]
 8008658:	2b01      	cmp	r3, #1
 800865a:	f040 80c3 	bne.w	80087e4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	7c5b      	ldrb	r3, [r3, #17]
 8008662:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008664:	68ba      	ldr	r2, [r7, #8]
 8008666:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008668:	4313      	orrs	r3, r2
 800866a:	69fa      	ldr	r2, [r7, #28]
 800866c:	0151      	lsls	r1, r2, #5
 800866e:	6a3a      	ldr	r2, [r7, #32]
 8008670:	440a      	add	r2, r1
 8008672:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008676:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800867a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	6a3b      	ldr	r3, [r7, #32]
 8008682:	4413      	add	r3, r2
 8008684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	69fa      	ldr	r2, [r7, #28]
 800868c:	0151      	lsls	r1, r2, #5
 800868e:	6a3a      	ldr	r2, [r7, #32]
 8008690:	440a      	add	r2, r1
 8008692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008696:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800869a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	79db      	ldrb	r3, [r3, #7]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d123      	bne.n	80086ec <USB_HC_StartXfer+0x2dc>
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	78db      	ldrb	r3, [r3, #3]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d11f      	bne.n	80086ec <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	6a3b      	ldr	r3, [r7, #32]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	69fa      	ldr	r2, [r7, #28]
 80086bc:	0151      	lsls	r1, r2, #5
 80086be:	6a3a      	ldr	r2, [r7, #32]
 80086c0:	440a      	add	r2, r1
 80086c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086ca:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	6a3b      	ldr	r3, [r7, #32]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	0151      	lsls	r1, r2, #5
 80086de:	6a3a      	ldr	r2, [r7, #32]
 80086e0:	440a      	add	r2, r1
 80086e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086ea:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	7c9b      	ldrb	r3, [r3, #18]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d003      	beq.n	80086fc <USB_HC_StartXfer+0x2ec>
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	7c9b      	ldrb	r3, [r3, #18]
 80086f8:	2b03      	cmp	r3, #3
 80086fa:	d117      	bne.n	800872c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008700:	2b01      	cmp	r3, #1
 8008702:	d113      	bne.n	800872c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	78db      	ldrb	r3, [r3, #3]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d10f      	bne.n	800872c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	6a3b      	ldr	r3, [r7, #32]
 8008712:	4413      	add	r3, r2
 8008714:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	69fa      	ldr	r2, [r7, #28]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	6a3a      	ldr	r2, [r7, #32]
 8008720:	440a      	add	r2, r1
 8008722:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008726:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800872a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	7c9b      	ldrb	r3, [r3, #18]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d162      	bne.n	80087fa <USB_HC_StartXfer+0x3ea>
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	78db      	ldrb	r3, [r3, #3]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d15e      	bne.n	80087fa <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	3b01      	subs	r3, #1
 8008742:	2b03      	cmp	r3, #3
 8008744:	d858      	bhi.n	80087f8 <USB_HC_StartXfer+0x3e8>
 8008746:	a201      	add	r2, pc, #4	@ (adr r2, 800874c <USB_HC_StartXfer+0x33c>)
 8008748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874c:	0800875d 	.word	0x0800875d
 8008750:	0800877f 	.word	0x0800877f
 8008754:	080087a1 	.word	0x080087a1
 8008758:	080087c3 	.word	0x080087c3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	015a      	lsls	r2, r3, #5
 8008760:	6a3b      	ldr	r3, [r7, #32]
 8008762:	4413      	add	r3, r2
 8008764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	69fa      	ldr	r2, [r7, #28]
 800876c:	0151      	lsls	r1, r2, #5
 800876e:	6a3a      	ldr	r2, [r7, #32]
 8008770:	440a      	add	r2, r1
 8008772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800877a:	6053      	str	r3, [r2, #4]
          break;
 800877c:	e03d      	b.n	80087fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	015a      	lsls	r2, r3, #5
 8008782:	6a3b      	ldr	r3, [r7, #32]
 8008784:	4413      	add	r3, r2
 8008786:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	69fa      	ldr	r2, [r7, #28]
 800878e:	0151      	lsls	r1, r2, #5
 8008790:	6a3a      	ldr	r2, [r7, #32]
 8008792:	440a      	add	r2, r1
 8008794:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008798:	f043 030e 	orr.w	r3, r3, #14
 800879c:	6053      	str	r3, [r2, #4]
          break;
 800879e:	e02c      	b.n	80087fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	015a      	lsls	r2, r3, #5
 80087a4:	6a3b      	ldr	r3, [r7, #32]
 80087a6:	4413      	add	r3, r2
 80087a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	69fa      	ldr	r2, [r7, #28]
 80087b0:	0151      	lsls	r1, r2, #5
 80087b2:	6a3a      	ldr	r2, [r7, #32]
 80087b4:	440a      	add	r2, r1
 80087b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80087be:	6053      	str	r3, [r2, #4]
          break;
 80087c0:	e01b      	b.n	80087fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80087c2:	69fb      	ldr	r3, [r7, #28]
 80087c4:	015a      	lsls	r2, r3, #5
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	4413      	add	r3, r2
 80087ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	69fa      	ldr	r2, [r7, #28]
 80087d2:	0151      	lsls	r1, r2, #5
 80087d4:	6a3a      	ldr	r2, [r7, #32]
 80087d6:	440a      	add	r2, r1
 80087d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80087e0:	6053      	str	r3, [r2, #4]
          break;
 80087e2:	e00a      	b.n	80087fa <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	015a      	lsls	r2, r3, #5
 80087e8:	6a3b      	ldr	r3, [r7, #32]
 80087ea:	4413      	add	r3, r2
 80087ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087f0:	461a      	mov	r2, r3
 80087f2:	2300      	movs	r3, #0
 80087f4:	6053      	str	r3, [r2, #4]
 80087f6:	e000      	b.n	80087fa <USB_HC_StartXfer+0x3ea>
          break;
 80087f8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	015a      	lsls	r2, r3, #5
 80087fe:	6a3b      	ldr	r3, [r7, #32]
 8008800:	4413      	add	r3, r2
 8008802:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008810:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	78db      	ldrb	r3, [r3, #3]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d004      	beq.n	8008824 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008820:	613b      	str	r3, [r7, #16]
 8008822:	e003      	b.n	800882c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800882a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008832:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	015a      	lsls	r2, r3, #5
 8008838:	6a3b      	ldr	r3, [r7, #32]
 800883a:	4413      	add	r3, r2
 800883c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008840:	461a      	mov	r2, r3
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008846:	79fb      	ldrb	r3, [r7, #7]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d003      	beq.n	8008854 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	e055      	b.n	80088fc <USB_HC_StartXfer+0x4ec>
 8008850:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	78db      	ldrb	r3, [r3, #3]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d14e      	bne.n	80088fa <USB_HC_StartXfer+0x4ea>
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	6a1b      	ldr	r3, [r3, #32]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d04a      	beq.n	80088fa <USB_HC_StartXfer+0x4ea>
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	79db      	ldrb	r3, [r3, #7]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d146      	bne.n	80088fa <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	7c9b      	ldrb	r3, [r3, #18]
 8008870:	2b03      	cmp	r3, #3
 8008872:	d831      	bhi.n	80088d8 <USB_HC_StartXfer+0x4c8>
 8008874:	a201      	add	r2, pc, #4	@ (adr r2, 800887c <USB_HC_StartXfer+0x46c>)
 8008876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887a:	bf00      	nop
 800887c:	0800888d 	.word	0x0800888d
 8008880:	080088b1 	.word	0x080088b1
 8008884:	0800888d 	.word	0x0800888d
 8008888:	080088b1 	.word	0x080088b1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	6a1b      	ldr	r3, [r3, #32]
 8008890:	3303      	adds	r3, #3
 8008892:	089b      	lsrs	r3, r3, #2
 8008894:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008896:	8afa      	ldrh	r2, [r7, #22]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800889c:	b29b      	uxth	r3, r3
 800889e:	429a      	cmp	r2, r3
 80088a0:	d91c      	bls.n	80088dc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	699b      	ldr	r3, [r3, #24]
 80088a6:	f043 0220 	orr.w	r2, r3, #32
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	619a      	str	r2, [r3, #24]
        }
        break;
 80088ae:	e015      	b.n	80088dc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	6a1b      	ldr	r3, [r3, #32]
 80088b4:	3303      	adds	r3, #3
 80088b6:	089b      	lsrs	r3, r3, #2
 80088b8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80088ba:	8afa      	ldrh	r2, [r7, #22]
 80088bc:	6a3b      	ldr	r3, [r7, #32]
 80088be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d90a      	bls.n	80088e0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	699b      	ldr	r3, [r3, #24]
 80088ce:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	619a      	str	r2, [r3, #24]
        }
        break;
 80088d6:	e003      	b.n	80088e0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80088d8:	bf00      	nop
 80088da:	e002      	b.n	80088e2 <USB_HC_StartXfer+0x4d2>
        break;
 80088dc:	bf00      	nop
 80088de:	e000      	b.n	80088e2 <USB_HC_StartXfer+0x4d2>
        break;
 80088e0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	6999      	ldr	r1, [r3, #24]
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	785a      	ldrb	r2, [r3, #1]
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	6a1b      	ldr	r3, [r3, #32]
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	2000      	movs	r0, #0
 80088f2:	9000      	str	r0, [sp, #0]
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f7ff f9c3 	bl	8007c80 <USB_WritePacket>
  }

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3728      	adds	r7, #40	@ 0x28
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008916:	695b      	ldr	r3, [r3, #20]
 8008918:	b29b      	uxth	r3, r3
}
 800891a:	4618      	mov	r0, r3
 800891c:	3714      	adds	r7, #20
 800891e:	46bd      	mov	sp, r7
 8008920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008924:	4770      	bx	lr

08008926 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008926:	b480      	push	{r7}
 8008928:	b089      	sub	sp, #36	@ 0x24
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
 800892e:	460b      	mov	r3, r1
 8008930:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008936:	78fb      	ldrb	r3, [r7, #3]
 8008938:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800893a:	2300      	movs	r3, #0
 800893c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	015a      	lsls	r2, r3, #5
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	4413      	add	r3, r2
 8008946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	0c9b      	lsrs	r3, r3, #18
 800894e:	f003 0303 	and.w	r3, r3, #3
 8008952:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	4413      	add	r3, r2
 800895c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	0fdb      	lsrs	r3, r3, #31
 8008964:	f003 0301 	and.w	r3, r3, #1
 8008968:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	015a      	lsls	r2, r3, #5
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	4413      	add	r3, r2
 8008972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	0fdb      	lsrs	r3, r3, #31
 800897a:	f003 0301 	and.w	r3, r3, #1
 800897e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	f003 0320 	and.w	r3, r3, #32
 8008988:	2b20      	cmp	r3, #32
 800898a:	d10d      	bne.n	80089a8 <USB_HC_Halt+0x82>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10a      	bne.n	80089a8 <USB_HC_Halt+0x82>
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d005      	beq.n	80089a4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d002      	beq.n	80089a4 <USB_HC_Halt+0x7e>
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2b03      	cmp	r3, #3
 80089a2:	d101      	bne.n	80089a8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80089a4:	2300      	movs	r3, #0
 80089a6:	e0d8      	b.n	8008b5a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d002      	beq.n	80089b4 <USB_HC_Halt+0x8e>
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d173      	bne.n	8008a9c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	69ba      	ldr	r2, [r7, #24]
 80089c4:	0151      	lsls	r1, r2, #5
 80089c6:	69fa      	ldr	r2, [r7, #28]
 80089c8:	440a      	add	r2, r1
 80089ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	689b      	ldr	r3, [r3, #8]
 80089d8:	f003 0320 	and.w	r3, r3, #32
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d14a      	bne.n	8008a76 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d133      	bne.n	8008a54 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	015a      	lsls	r2, r3, #5
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	4413      	add	r3, r2
 80089f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	69ba      	ldr	r2, [r7, #24]
 80089fc:	0151      	lsls	r1, r2, #5
 80089fe:	69fa      	ldr	r2, [r7, #28]
 8008a00:	440a      	add	r2, r1
 8008a02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a06:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a0a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	69ba      	ldr	r2, [r7, #24]
 8008a1c:	0151      	lsls	r1, r2, #5
 8008a1e:	69fa      	ldr	r2, [r7, #28]
 8008a20:	440a      	add	r2, r1
 8008a22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a2a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	3301      	adds	r3, #1
 8008a30:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a38:	d82e      	bhi.n	8008a98 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	015a      	lsls	r2, r3, #5
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	4413      	add	r3, r2
 8008a42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a50:	d0ec      	beq.n	8008a2c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a52:	e081      	b.n	8008b58 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	69ba      	ldr	r2, [r7, #24]
 8008a64:	0151      	lsls	r1, r2, #5
 8008a66:	69fa      	ldr	r2, [r7, #28]
 8008a68:	440a      	add	r2, r1
 8008a6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a72:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a74:	e070      	b.n	8008b58 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	015a      	lsls	r2, r3, #5
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	69ba      	ldr	r2, [r7, #24]
 8008a86:	0151      	lsls	r1, r2, #5
 8008a88:	69fa      	ldr	r2, [r7, #28]
 8008a8a:	440a      	add	r2, r1
 8008a8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a94:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a96:	e05f      	b.n	8008b58 <USB_HC_Halt+0x232>
            break;
 8008a98:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a9a:	e05d      	b.n	8008b58 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	0151      	lsls	r1, r2, #5
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	440a      	add	r2, r1
 8008ab2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ab6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008aba:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d133      	bne.n	8008b34 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	015a      	lsls	r2, r3, #5
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	4413      	add	r3, r2
 8008ad4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	69ba      	ldr	r2, [r7, #24]
 8008adc:	0151      	lsls	r1, r2, #5
 8008ade:	69fa      	ldr	r2, [r7, #28]
 8008ae0:	440a      	add	r2, r1
 8008ae2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ae6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008aea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	015a      	lsls	r2, r3, #5
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	4413      	add	r3, r2
 8008af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	69ba      	ldr	r2, [r7, #24]
 8008afc:	0151      	lsls	r1, r2, #5
 8008afe:	69fa      	ldr	r2, [r7, #28]
 8008b00:	440a      	add	r2, r1
 8008b02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b0a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b18:	d81d      	bhi.n	8008b56 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	015a      	lsls	r2, r3, #5
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	4413      	add	r3, r2
 8008b22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b30:	d0ec      	beq.n	8008b0c <USB_HC_Halt+0x1e6>
 8008b32:	e011      	b.n	8008b58 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	0151      	lsls	r1, r2, #5
 8008b46:	69fa      	ldr	r2, [r7, #28]
 8008b48:	440a      	add	r2, r1
 8008b4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b52:	6013      	str	r3, [r2, #0]
 8008b54:	e000      	b.n	8008b58 <USB_HC_Halt+0x232>
          break;
 8008b56:	bf00      	nop
    }
  }

  return HAL_OK;
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3724      	adds	r7, #36	@ 0x24
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
	...

08008b68 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b087      	sub	sp, #28
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	460b      	mov	r3, r1
 8008b72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008b78:	78fb      	ldrb	r3, [r7, #3]
 8008b7a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	04da      	lsls	r2, r3, #19
 8008b84:	4b15      	ldr	r3, [pc, #84]	@ (8008bdc <USB_DoPing+0x74>)
 8008b86:	4013      	ands	r3, r2
 8008b88:	693a      	ldr	r2, [r7, #16]
 8008b8a:	0151      	lsls	r1, r2, #5
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	440a      	add	r2, r1
 8008b90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b98:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	015a      	lsls	r2, r3, #5
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bb0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bb8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	015a      	lsls	r2, r3, #5
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	371c      	adds	r7, #28
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	1ff80000 	.word	0x1ff80000

08008be0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b088      	sub	sp, #32
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008be8:	2300      	movs	r3, #0
 8008bea:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f7fe ff86 	bl	8007b06 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008bfa:	2110      	movs	r1, #16
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f7fe ffdf 	bl	8007bc0 <USB_FlushTxFifo>
 8008c02:	4603      	mov	r3, r0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d001      	beq.n	8008c0c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f7ff f809 	bl	8007c24 <USB_FlushRxFifo>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d001      	beq.n	8008c1c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	61bb      	str	r3, [r7, #24]
 8008c20:	e01f      	b.n	8008c62 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	015a      	lsls	r2, r3, #5
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	4413      	add	r3, r2
 8008c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c40:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c48:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008c4a:	69bb      	ldr	r3, [r7, #24]
 8008c4c:	015a      	lsls	r2, r3, #5
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	4413      	add	r3, r2
 8008c52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c56:	461a      	mov	r2, r3
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	61bb      	str	r3, [r7, #24]
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	2b0f      	cmp	r3, #15
 8008c66:	d9dc      	bls.n	8008c22 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008c68:	2300      	movs	r3, #0
 8008c6a:	61bb      	str	r3, [r7, #24]
 8008c6c:	e034      	b.n	8008cd8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008c6e:	69bb      	ldr	r3, [r7, #24]
 8008c70:	015a      	lsls	r2, r3, #5
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	4413      	add	r3, r2
 8008c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c84:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c8c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c94:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008c96:	69bb      	ldr	r3, [r7, #24]
 8008c98:	015a      	lsls	r2, r3, #5
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	3301      	adds	r3, #1
 8008cac:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cb4:	d80c      	bhi.n	8008cd0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	015a      	lsls	r2, r3, #5
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ccc:	d0ec      	beq.n	8008ca8 <USB_StopHost+0xc8>
 8008cce:	e000      	b.n	8008cd2 <USB_StopHost+0xf2>
        break;
 8008cd0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	61bb      	str	r3, [r7, #24]
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	2b0f      	cmp	r3, #15
 8008cdc:	d9c7      	bls.n	8008c6e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008cea:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cf2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f7fe fef5 	bl	8007ae4 <USB_EnableGlobalInt>

  return ret;
 8008cfa:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3720      	adds	r7, #32
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008d04:	b590      	push	{r4, r7, lr}
 8008d06:	b089      	sub	sp, #36	@ 0x24
 8008d08:	af04      	add	r7, sp, #16
 8008d0a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	2202      	movs	r2, #2
 8008d10:	2102      	movs	r1, #2
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fc83 	bl	800961e <USBH_FindInterface>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008d1c:	7bfb      	ldrb	r3, [r7, #15]
 8008d1e:	2bff      	cmp	r3, #255	@ 0xff
 8008d20:	d002      	beq.n	8008d28 <USBH_CDC_InterfaceInit+0x24>
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d901      	bls.n	8008d2c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008d28:	2302      	movs	r3, #2
 8008d2a:	e13d      	b.n	8008fa8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008d2c:	7bfb      	ldrb	r3, [r7, #15]
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 fc58 	bl	80095e6 <USBH_SelectInterface>
 8008d36:	4603      	mov	r3, r0
 8008d38:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008d3a:	7bbb      	ldrb	r3, [r7, #14]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d001      	beq.n	8008d44 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008d40:	2302      	movs	r3, #2
 8008d42:	e131      	b.n	8008fa8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008d4a:	2050      	movs	r0, #80	@ 0x50
 8008d4c:	f002 fb58 	bl	800b400 <malloc>
 8008d50:	4603      	mov	r3, r0
 8008d52:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d5a:	69db      	ldr	r3, [r3, #28]
 8008d5c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d101      	bne.n	8008d68 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008d64:	2302      	movs	r3, #2
 8008d66:	e11f      	b.n	8008fa8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008d68:	2250      	movs	r2, #80	@ 0x50
 8008d6a:	2100      	movs	r1, #0
 8008d6c:	68b8      	ldr	r0, [r7, #8]
 8008d6e:	f002 fc05 	bl	800b57c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008d72:	7bfb      	ldrb	r3, [r7, #15]
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	211a      	movs	r1, #26
 8008d78:	fb01 f303 	mul.w	r3, r1, r3
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	b25b      	sxtb	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	da15      	bge.n	8008db6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	211a      	movs	r1, #26
 8008d90:	fb01 f303 	mul.w	r3, r1, r3
 8008d94:	4413      	add	r3, r2
 8008d96:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008d9a:	781a      	ldrb	r2, [r3, #0]
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	211a      	movs	r1, #26
 8008da6:	fb01 f303 	mul.w	r3, r1, r3
 8008daa:	4413      	add	r3, r2
 8008dac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008db0:	881a      	ldrh	r2, [r3, #0]
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	785b      	ldrb	r3, [r3, #1]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f001 ffc4 	bl	800ad4a <USBH_AllocPipe>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	7819      	ldrb	r1, [r3, #0]
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	7858      	ldrb	r0, [r3, #1]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	8952      	ldrh	r2, [r2, #10]
 8008de2:	9202      	str	r2, [sp, #8]
 8008de4:	2203      	movs	r2, #3
 8008de6:	9201      	str	r2, [sp, #4]
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	4623      	mov	r3, r4
 8008dec:	4602      	mov	r2, r0
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f001 ff7c 	bl	800acec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f002 fa79 	bl	800b2f4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008e02:	2300      	movs	r3, #0
 8008e04:	2200      	movs	r2, #0
 8008e06:	210a      	movs	r1, #10
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fc08 	bl	800961e <USBH_FindInterface>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008e12:	7bfb      	ldrb	r3, [r7, #15]
 8008e14:	2bff      	cmp	r3, #255	@ 0xff
 8008e16:	d002      	beq.n	8008e1e <USBH_CDC_InterfaceInit+0x11a>
 8008e18:	7bfb      	ldrb	r3, [r7, #15]
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d901      	bls.n	8008e22 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008e1e:	2302      	movs	r3, #2
 8008e20:	e0c2      	b.n	8008fa8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008e22:	7bfb      	ldrb	r3, [r7, #15]
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	211a      	movs	r1, #26
 8008e28:	fb01 f303 	mul.w	r3, r1, r3
 8008e2c:	4413      	add	r3, r2
 8008e2e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	b25b      	sxtb	r3, r3
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	da16      	bge.n	8008e68 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008e3a:	7bfb      	ldrb	r3, [r7, #15]
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	211a      	movs	r1, #26
 8008e40:	fb01 f303 	mul.w	r3, r1, r3
 8008e44:	4413      	add	r3, r2
 8008e46:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e4a:	781a      	ldrb	r2, [r3, #0]
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008e50:	7bfb      	ldrb	r3, [r7, #15]
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	211a      	movs	r1, #26
 8008e56:	fb01 f303 	mul.w	r3, r1, r3
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008e60:	881a      	ldrh	r2, [r3, #0]
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	835a      	strh	r2, [r3, #26]
 8008e66:	e015      	b.n	8008e94 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008e68:	7bfb      	ldrb	r3, [r7, #15]
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	211a      	movs	r1, #26
 8008e6e:	fb01 f303 	mul.w	r3, r1, r3
 8008e72:	4413      	add	r3, r2
 8008e74:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008e78:	781a      	ldrb	r2, [r3, #0]
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008e7e:	7bfb      	ldrb	r3, [r7, #15]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	211a      	movs	r1, #26
 8008e84:	fb01 f303 	mul.w	r3, r1, r3
 8008e88:	4413      	add	r3, r2
 8008e8a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008e8e:	881a      	ldrh	r2, [r3, #0]
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008e94:	7bfb      	ldrb	r3, [r7, #15]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	211a      	movs	r1, #26
 8008e9a:	fb01 f303 	mul.w	r3, r1, r3
 8008e9e:	4413      	add	r3, r2
 8008ea0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	b25b      	sxtb	r3, r3
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	da16      	bge.n	8008eda <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008eac:	7bfb      	ldrb	r3, [r7, #15]
 8008eae:	687a      	ldr	r2, [r7, #4]
 8008eb0:	211a      	movs	r1, #26
 8008eb2:	fb01 f303 	mul.w	r3, r1, r3
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008ebc:	781a      	ldrb	r2, [r3, #0]
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008ec2:	7bfb      	ldrb	r3, [r7, #15]
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	211a      	movs	r1, #26
 8008ec8:	fb01 f303 	mul.w	r3, r1, r3
 8008ecc:	4413      	add	r3, r2
 8008ece:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008ed2:	881a      	ldrh	r2, [r3, #0]
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	835a      	strh	r2, [r3, #26]
 8008ed8:	e015      	b.n	8008f06 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008eda:	7bfb      	ldrb	r3, [r7, #15]
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	211a      	movs	r1, #26
 8008ee0:	fb01 f303 	mul.w	r3, r1, r3
 8008ee4:	4413      	add	r3, r2
 8008ee6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008eea:	781a      	ldrb	r2, [r3, #0]
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008ef0:	7bfb      	ldrb	r3, [r7, #15]
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	211a      	movs	r1, #26
 8008ef6:	fb01 f303 	mul.w	r3, r1, r3
 8008efa:	4413      	add	r3, r2
 8008efc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008f00:	881a      	ldrh	r2, [r3, #0]
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	7b9b      	ldrb	r3, [r3, #14]
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f001 ff1c 	bl	800ad4a <USBH_AllocPipe>
 8008f12:	4603      	mov	r3, r0
 8008f14:	461a      	mov	r2, r3
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	7bdb      	ldrb	r3, [r3, #15]
 8008f1e:	4619      	mov	r1, r3
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f001 ff12 	bl	800ad4a <USBH_AllocPipe>
 8008f26:	4603      	mov	r3, r0
 8008f28:	461a      	mov	r2, r3
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	7b59      	ldrb	r1, [r3, #13]
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	7b98      	ldrb	r0, [r3, #14]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f42:	68ba      	ldr	r2, [r7, #8]
 8008f44:	8b12      	ldrh	r2, [r2, #24]
 8008f46:	9202      	str	r2, [sp, #8]
 8008f48:	2202      	movs	r2, #2
 8008f4a:	9201      	str	r2, [sp, #4]
 8008f4c:	9300      	str	r3, [sp, #0]
 8008f4e:	4623      	mov	r3, r4
 8008f50:	4602      	mov	r2, r0
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f001 feca 	bl	800acec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	7b19      	ldrb	r1, [r3, #12]
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	7bd8      	ldrb	r0, [r3, #15]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f6c:	68ba      	ldr	r2, [r7, #8]
 8008f6e:	8b52      	ldrh	r2, [r2, #26]
 8008f70:	9202      	str	r2, [sp, #8]
 8008f72:	2202      	movs	r2, #2
 8008f74:	9201      	str	r2, [sp, #4]
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	4623      	mov	r3, r4
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f001 feb5 	bl	800acec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	7b5b      	ldrb	r3, [r3, #13]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	4619      	mov	r1, r3
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f002 f9ae 	bl	800b2f4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	7b1b      	ldrb	r3, [r3, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f002 f9a7 	bl	800b2f4 <USBH_LL_SetToggle>

  return USBH_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3714      	adds	r7, #20
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd90      	pop	{r4, r7, pc}

08008fb0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fbe:	69db      	ldr	r3, [r3, #28]
 8008fc0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00e      	beq.n	8008fe8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	4619      	mov	r1, r3
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f001 feaa 	bl	800ad2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	4619      	mov	r1, r3
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f001 fed5 	bl	800ad8c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	7b1b      	ldrb	r3, [r3, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00e      	beq.n	800900e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	7b1b      	ldrb	r3, [r3, #12]
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 fe97 	bl	800ad2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	7b1b      	ldrb	r3, [r3, #12]
 8009000:	4619      	mov	r1, r3
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f001 fec2 	bl	800ad8c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	7b5b      	ldrb	r3, [r3, #13]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00e      	beq.n	8009034 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	7b5b      	ldrb	r3, [r3, #13]
 800901a:	4619      	mov	r1, r3
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f001 fe84 	bl	800ad2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	7b5b      	ldrb	r3, [r3, #13]
 8009026:	4619      	mov	r1, r3
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f001 feaf 	bl	800ad8c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800903a:	69db      	ldr	r3, [r3, #28]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009046:	69db      	ldr	r3, [r3, #28]
 8009048:	4618      	mov	r0, r3
 800904a:	f002 f9e1 	bl	800b410 <free>
    phost->pActiveClass->pData = 0U;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009054:	2200      	movs	r2, #0
 8009056:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b084      	sub	sp, #16
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009070:	69db      	ldr	r3, [r3, #28]
 8009072:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3340      	adds	r3, #64	@ 0x40
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f8b1 	bl	80091e2 <GetLineCoding>
 8009080:	4603      	mov	r3, r0
 8009082:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009084:	7afb      	ldrb	r3, [r7, #11]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d105      	bne.n	8009096 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009090:	2102      	movs	r1, #2
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009096:	7afb      	ldrb	r3, [r7, #11]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80090a8:	2301      	movs	r3, #1
 80090aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80090ac:	2300      	movs	r3, #0
 80090ae:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090b6:	69db      	ldr	r3, [r3, #28]
 80090b8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80090c0:	2b04      	cmp	r3, #4
 80090c2:	d877      	bhi.n	80091b4 <USBH_CDC_Process+0x114>
 80090c4:	a201      	add	r2, pc, #4	@ (adr r2, 80090cc <USBH_CDC_Process+0x2c>)
 80090c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ca:	bf00      	nop
 80090cc:	080090e1 	.word	0x080090e1
 80090d0:	080090e7 	.word	0x080090e7
 80090d4:	08009117 	.word	0x08009117
 80090d8:	0800918b 	.word	0x0800918b
 80090dc:	08009199 	.word	0x08009199
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80090e0:	2300      	movs	r3, #0
 80090e2:	73fb      	strb	r3, [r7, #15]
      break;
 80090e4:	e06d      	b.n	80091c2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090ea:	4619      	mov	r1, r3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f897 	bl	8009220 <SetLineCoding>
 80090f2:	4603      	mov	r3, r0
 80090f4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80090f6:	7bbb      	ldrb	r3, [r7, #14]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d104      	bne.n	8009106 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	2202      	movs	r2, #2
 8009100:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009104:	e058      	b.n	80091b8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009106:	7bbb      	ldrb	r3, [r7, #14]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d055      	beq.n	80091b8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	2204      	movs	r2, #4
 8009110:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009114:	e050      	b.n	80091b8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	3340      	adds	r3, #64	@ 0x40
 800911a:	4619      	mov	r1, r3
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 f860 	bl	80091e2 <GetLineCoding>
 8009122:	4603      	mov	r3, r0
 8009124:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009126:	7bbb      	ldrb	r3, [r7, #14]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d126      	bne.n	800917a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	2200      	movs	r2, #0
 8009130:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800913e:	791b      	ldrb	r3, [r3, #4]
 8009140:	429a      	cmp	r2, r3
 8009142:	d13b      	bne.n	80091bc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800914e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009150:	429a      	cmp	r2, r3
 8009152:	d133      	bne.n	80091bc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800915e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009160:	429a      	cmp	r2, r3
 8009162:	d12b      	bne.n	80091bc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800916c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800916e:	429a      	cmp	r2, r3
 8009170:	d124      	bne.n	80091bc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f958 	bl	8009428 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009178:	e020      	b.n	80091bc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800917a:	7bbb      	ldrb	r3, [r7, #14]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d01d      	beq.n	80091bc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	2204      	movs	r2, #4
 8009184:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009188:	e018      	b.n	80091bc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 f867 	bl	800925e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f000 f8da 	bl	800934a <CDC_ProcessReception>
      break;
 8009196:	e014      	b.n	80091c2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009198:	2100      	movs	r1, #0
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f001 f81e 	bl	800a1dc <USBH_ClrFeature>
 80091a0:	4603      	mov	r3, r0
 80091a2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80091a4:	7bbb      	ldrb	r3, [r7, #14]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d10a      	bne.n	80091c0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	2200      	movs	r2, #0
 80091ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80091b2:	e005      	b.n	80091c0 <USBH_CDC_Process+0x120>

    default:
      break;
 80091b4:	bf00      	nop
 80091b6:	e004      	b.n	80091c2 <USBH_CDC_Process+0x122>
      break;
 80091b8:	bf00      	nop
 80091ba:	e002      	b.n	80091c2 <USBH_CDC_Process+0x122>
      break;
 80091bc:	bf00      	nop
 80091be:	e000      	b.n	80091c2 <USBH_CDC_Process+0x122>
      break;
 80091c0:	bf00      	nop

  }

  return status;
 80091c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b083      	sub	sp, #12
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b082      	sub	sp, #8
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
 80091ea:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	22a1      	movs	r2, #161	@ 0xa1
 80091f0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2221      	movs	r2, #33	@ 0x21
 80091f6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2207      	movs	r2, #7
 8009208:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	2207      	movs	r2, #7
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f001 fb17 	bl	800a844 <USBH_CtlReq>
 8009216:	4603      	mov	r3, r0
}
 8009218:	4618      	mov	r0, r3
 800921a:	3708      	adds	r7, #8
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2221      	movs	r2, #33	@ 0x21
 800922e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2220      	movs	r2, #32
 8009234:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2207      	movs	r2, #7
 8009246:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	2207      	movs	r2, #7
 800924c:	4619      	mov	r1, r3
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f001 faf8 	bl	800a844 <USBH_CtlReq>
 8009254:	4603      	mov	r3, r0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3708      	adds	r7, #8
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b086      	sub	sp, #24
 8009262:	af02      	add	r7, sp, #8
 8009264:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800926c:	69db      	ldr	r3, [r3, #28]
 800926e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009270:	2300      	movs	r3, #0
 8009272:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800927a:	2b01      	cmp	r3, #1
 800927c:	d002      	beq.n	8009284 <CDC_ProcessTransmission+0x26>
 800927e:	2b02      	cmp	r3, #2
 8009280:	d023      	beq.n	80092ca <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009282:	e05e      	b.n	8009342 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	8b12      	ldrh	r2, [r2, #24]
 800928c:	4293      	cmp	r3, r2
 800928e:	d90b      	bls.n	80092a8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	69d9      	ldr	r1, [r3, #28]
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	8b1a      	ldrh	r2, [r3, #24]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	7b5b      	ldrb	r3, [r3, #13]
 800929c:	2001      	movs	r0, #1
 800929e:	9000      	str	r0, [sp, #0]
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f001 fce0 	bl	800ac66 <USBH_BulkSendData>
 80092a6:	e00b      	b.n	80092c0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80092b0:	b29a      	uxth	r2, r3
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	7b5b      	ldrb	r3, [r3, #13]
 80092b6:	2001      	movs	r0, #1
 80092b8:	9000      	str	r0, [sp, #0]
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 fcd3 	bl	800ac66 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2202      	movs	r2, #2
 80092c4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80092c8:	e03b      	b.n	8009342 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	7b5b      	ldrb	r3, [r3, #13]
 80092ce:	4619      	mov	r1, r3
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f001 ffe5 	bl	800b2a0 <USBH_LL_GetURBState>
 80092d6:	4603      	mov	r3, r0
 80092d8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80092da:	7afb      	ldrb	r3, [r7, #11]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d128      	bne.n	8009332 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	8b12      	ldrh	r2, [r2, #24]
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d90e      	bls.n	800930a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	8b12      	ldrh	r2, [r2, #24]
 80092f4:	1a9a      	subs	r2, r3, r2
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	69db      	ldr	r3, [r3, #28]
 80092fe:	68fa      	ldr	r2, [r7, #12]
 8009300:	8b12      	ldrh	r2, [r2, #24]
 8009302:	441a      	add	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	61da      	str	r2, [r3, #28]
 8009308:	e002      	b.n	8009310 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009314:	2b00      	cmp	r3, #0
 8009316:	d004      	beq.n	8009322 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009320:	e00e      	b.n	8009340 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2200      	movs	r2, #0
 8009326:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f868 	bl	8009400 <USBH_CDC_TransmitCallback>
      break;
 8009330:	e006      	b.n	8009340 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009332:	7afb      	ldrb	r3, [r7, #11]
 8009334:	2b02      	cmp	r3, #2
 8009336:	d103      	bne.n	8009340 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009340:	bf00      	nop
  }
}
 8009342:	bf00      	nop
 8009344:	3710      	adds	r7, #16
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b086      	sub	sp, #24
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009358:	69db      	ldr	r3, [r3, #28]
 800935a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800935c:	2300      	movs	r3, #0
 800935e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8009366:	2b03      	cmp	r3, #3
 8009368:	d002      	beq.n	8009370 <CDC_ProcessReception+0x26>
 800936a:	2b04      	cmp	r3, #4
 800936c:	d00e      	beq.n	800938c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800936e:	e043      	b.n	80093f8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	6a19      	ldr	r1, [r3, #32]
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	8b5a      	ldrh	r2, [r3, #26]
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	7b1b      	ldrb	r3, [r3, #12]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f001 fc97 	bl	800acb0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	2204      	movs	r2, #4
 8009386:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800938a:	e035      	b.n	80093f8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	7b1b      	ldrb	r3, [r3, #12]
 8009390:	4619      	mov	r1, r3
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f001 ff84 	bl	800b2a0 <USBH_LL_GetURBState>
 8009398:	4603      	mov	r3, r0
 800939a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800939c:	7cfb      	ldrb	r3, [r7, #19]
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d129      	bne.n	80093f6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	7b1b      	ldrb	r3, [r3, #12]
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f001 fef9 	bl	800b1a0 <USBH_LL_GetLastXferSize>
 80093ae:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b4:	68fa      	ldr	r2, [r7, #12]
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d016      	beq.n	80093e8 <CDC_ProcessReception+0x9e>
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	8b5b      	ldrh	r3, [r3, #26]
 80093be:	461a      	mov	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d110      	bne.n	80093e8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	1ad2      	subs	r2, r2, r3
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	6a1a      	ldr	r2, [r3, #32]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	441a      	add	r2, r3
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	2203      	movs	r2, #3
 80093e2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80093e6:	e006      	b.n	80093f6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f80f 	bl	8009414 <USBH_CDC_ReceiveCallback>
      break;
 80093f6:	bf00      	nop
  }
}
 80093f8:	bf00      	nop
 80093fa:	3718      	adds	r7, #24
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009400:	b480      	push	{r7}
 8009402:	b083      	sub	sp, #12
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009408:	bf00      	nop
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800941c:	bf00      	nop
 800941e:	370c      	adds	r7, #12
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009428:	b480      	push	{r7}
 800942a:	b083      	sub	sp, #12
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009430:	bf00      	nop
 8009432:	370c      	adds	r7, #12
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	4613      	mov	r3, r2
 8009448:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d101      	bne.n	8009454 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009450:	2302      	movs	r3, #2
 8009452:	e029      	b.n	80094a8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	79fa      	ldrb	r2, [r7, #7]
 8009458:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2200      	movs	r2, #0
 8009460:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2200      	movs	r2, #0
 8009468:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f000 f81f 	bl	80094b0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2200      	movs	r2, #0
 8009476:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2200      	movs	r2, #0
 800948e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d003      	beq.n	80094a0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	68ba      	ldr	r2, [r7, #8]
 800949c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80094a0:	68f8      	ldr	r0, [r7, #12]
 80094a2:	f001 fdc9 	bl	800b038 <USBH_LL_Init>

  return USBH_OK;
 80094a6:	2300      	movs	r3, #0
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3710      	adds	r7, #16
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80094b8:	2300      	movs	r3, #0
 80094ba:	60fb      	str	r3, [r7, #12]
 80094bc:	e009      	b.n	80094d2 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	33e0      	adds	r3, #224	@ 0xe0
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4413      	add	r3, r2
 80094c8:	2200      	movs	r2, #0
 80094ca:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3301      	adds	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2b0f      	cmp	r3, #15
 80094d6:	d9f2      	bls.n	80094be <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80094d8:	2300      	movs	r3, #0
 80094da:	60fb      	str	r3, [r7, #12]
 80094dc:	e009      	b.n	80094f2 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80094de:	687a      	ldr	r2, [r7, #4]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80094e8:	2200      	movs	r2, #0
 80094ea:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	3301      	adds	r3, #1
 80094f0:	60fb      	str	r3, [r7, #12]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094f8:	d3f1      	bcc.n	80094de <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2201      	movs	r2, #1
 800950a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2240      	movs	r2, #64	@ 0x40
 800951e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2201      	movs	r2, #1
 8009532:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	331c      	adds	r3, #28
 800954a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800954e:	2100      	movs	r1, #0
 8009550:	4618      	mov	r0, r3
 8009552:	f002 f813 	bl	800b57c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800955c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009560:	2100      	movs	r1, #0
 8009562:	4618      	mov	r0, r3
 8009564:	f002 f80a 	bl	800b57c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800956e:	2212      	movs	r2, #18
 8009570:	2100      	movs	r1, #0
 8009572:	4618      	mov	r0, r3
 8009574:	f002 f802 	bl	800b57c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800957e:	223e      	movs	r2, #62	@ 0x3e
 8009580:	2100      	movs	r1, #0
 8009582:	4618      	mov	r0, r3
 8009584:	f001 fffa 	bl	800b57c <memset>

  return USBH_OK;
 8009588:	2300      	movs	r3, #0
}
 800958a:	4618      	mov	r0, r3
 800958c:	3710      	adds	r7, #16
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}

08009592 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009592:	b480      	push	{r7}
 8009594:	b085      	sub	sp, #20
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
 800959a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800959c:	2300      	movs	r3, #0
 800959e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d016      	beq.n	80095d4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d10e      	bne.n	80095ce <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80095b6:	1c59      	adds	r1, r3, #1
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	33de      	adds	r3, #222	@ 0xde
 80095c2:	6839      	ldr	r1, [r7, #0]
 80095c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80095c8:	2300      	movs	r3, #0
 80095ca:	73fb      	strb	r3, [r7, #15]
 80095cc:	e004      	b.n	80095d8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80095ce:	2302      	movs	r3, #2
 80095d0:	73fb      	strb	r3, [r7, #15]
 80095d2:	e001      	b.n	80095d8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80095d4:	2302      	movs	r3, #2
 80095d6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80095d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b085      	sub	sp, #20
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
 80095ee:	460b      	mov	r3, r1
 80095f0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80095f2:	2300      	movs	r3, #0
 80095f4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80095fc:	78fa      	ldrb	r2, [r7, #3]
 80095fe:	429a      	cmp	r2, r3
 8009600:	d204      	bcs.n	800960c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	78fa      	ldrb	r2, [r7, #3]
 8009606:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800960a:	e001      	b.n	8009610 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800960c:	2302      	movs	r3, #2
 800960e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009610:	7bfb      	ldrb	r3, [r7, #15]
}
 8009612:	4618      	mov	r0, r3
 8009614:	3714      	adds	r7, #20
 8009616:	46bd      	mov	sp, r7
 8009618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961c:	4770      	bx	lr

0800961e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800961e:	b480      	push	{r7}
 8009620:	b087      	sub	sp, #28
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
 8009626:	4608      	mov	r0, r1
 8009628:	4611      	mov	r1, r2
 800962a:	461a      	mov	r2, r3
 800962c:	4603      	mov	r3, r0
 800962e:	70fb      	strb	r3, [r7, #3]
 8009630:	460b      	mov	r3, r1
 8009632:	70bb      	strb	r3, [r7, #2]
 8009634:	4613      	mov	r3, r2
 8009636:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009638:	2300      	movs	r3, #0
 800963a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800963c:	2300      	movs	r3, #0
 800963e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009646:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009648:	e025      	b.n	8009696 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800964a:	7dfb      	ldrb	r3, [r7, #23]
 800964c:	221a      	movs	r2, #26
 800964e:	fb02 f303 	mul.w	r3, r2, r3
 8009652:	3308      	adds	r3, #8
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	4413      	add	r3, r2
 8009658:	3302      	adds	r3, #2
 800965a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	795b      	ldrb	r3, [r3, #5]
 8009660:	78fa      	ldrb	r2, [r7, #3]
 8009662:	429a      	cmp	r2, r3
 8009664:	d002      	beq.n	800966c <USBH_FindInterface+0x4e>
 8009666:	78fb      	ldrb	r3, [r7, #3]
 8009668:	2bff      	cmp	r3, #255	@ 0xff
 800966a:	d111      	bne.n	8009690 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009670:	78ba      	ldrb	r2, [r7, #2]
 8009672:	429a      	cmp	r2, r3
 8009674:	d002      	beq.n	800967c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009676:	78bb      	ldrb	r3, [r7, #2]
 8009678:	2bff      	cmp	r3, #255	@ 0xff
 800967a:	d109      	bne.n	8009690 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009680:	787a      	ldrb	r2, [r7, #1]
 8009682:	429a      	cmp	r2, r3
 8009684:	d002      	beq.n	800968c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009686:	787b      	ldrb	r3, [r7, #1]
 8009688:	2bff      	cmp	r3, #255	@ 0xff
 800968a:	d101      	bne.n	8009690 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800968c:	7dfb      	ldrb	r3, [r7, #23]
 800968e:	e006      	b.n	800969e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009690:	7dfb      	ldrb	r3, [r7, #23]
 8009692:	3301      	adds	r3, #1
 8009694:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009696:	7dfb      	ldrb	r3, [r7, #23]
 8009698:	2b01      	cmp	r3, #1
 800969a:	d9d6      	bls.n	800964a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800969c:	23ff      	movs	r3, #255	@ 0xff
}
 800969e:	4618      	mov	r0, r3
 80096a0:	371c      	adds	r7, #28
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr

080096aa <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b082      	sub	sp, #8
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f001 fcfc 	bl	800b0b0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80096b8:	2101      	movs	r1, #1
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f001 fe03 	bl	800b2c6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3708      	adds	r7, #8
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af04      	add	r7, sp, #16
 80096d2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80096d4:	2302      	movs	r3, #2
 80096d6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80096d8:	2300      	movs	r3, #0
 80096da:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d102      	bne.n	80096ee <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2203      	movs	r2, #3
 80096ec:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	2b0b      	cmp	r3, #11
 80096f6:	f200 81bc 	bhi.w	8009a72 <USBH_Process+0x3a6>
 80096fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009700 <USBH_Process+0x34>)
 80096fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009700:	08009731 	.word	0x08009731
 8009704:	08009763 	.word	0x08009763
 8009708:	080097cd 	.word	0x080097cd
 800970c:	08009a0d 	.word	0x08009a0d
 8009710:	08009a73 	.word	0x08009a73
 8009714:	0800986d 	.word	0x0800986d
 8009718:	080099b3 	.word	0x080099b3
 800971c:	080098a3 	.word	0x080098a3
 8009720:	080098c3 	.word	0x080098c3
 8009724:	080098e1 	.word	0x080098e1
 8009728:	08009925 	.word	0x08009925
 800972c:	080099f5 	.word	0x080099f5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009736:	b2db      	uxtb	r3, r3
 8009738:	2b00      	cmp	r3, #0
 800973a:	f000 819c 	beq.w	8009a76 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2201      	movs	r2, #1
 8009742:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009744:	20c8      	movs	r0, #200	@ 0xc8
 8009746:	f001 fe08 	bl	800b35a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f001 fd0d 	bl	800b16a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009760:	e189      	b.n	8009a76 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009768:	b2db      	uxtb	r3, r3
 800976a:	2b01      	cmp	r3, #1
 800976c:	d107      	bne.n	800977e <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2202      	movs	r2, #2
 800977a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800977c:	e18a      	b.n	8009a94 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009784:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009788:	d914      	bls.n	80097b4 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009790:	3301      	adds	r3, #1
 8009792:	b2da      	uxtb	r2, r3
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80097a0:	2b03      	cmp	r3, #3
 80097a2:	d903      	bls.n	80097ac <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	220d      	movs	r2, #13
 80097a8:	701a      	strb	r2, [r3, #0]
      break;
 80097aa:	e173      	b.n	8009a94 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2200      	movs	r2, #0
 80097b0:	701a      	strb	r2, [r3, #0]
      break;
 80097b2:	e16f      	b.n	8009a94 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80097ba:	f103 020a 	add.w	r2, r3, #10
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80097c4:	200a      	movs	r0, #10
 80097c6:	f001 fdc8 	bl	800b35a <USBH_Delay>
      break;
 80097ca:	e163      	b.n	8009a94 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d005      	beq.n	80097e2 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097dc:	2104      	movs	r1, #4
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80097e2:	2064      	movs	r0, #100	@ 0x64
 80097e4:	f001 fdb9 	bl	800b35a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f001 fc97 	bl	800b11c <USBH_LL_GetSpeed>
 80097ee:	4603      	mov	r3, r0
 80097f0:	461a      	mov	r2, r3
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2205      	movs	r2, #5
 80097fc:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80097fe:	2100      	movs	r1, #0
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f001 faa2 	bl	800ad4a <USBH_AllocPipe>
 8009806:	4603      	mov	r3, r0
 8009808:	461a      	mov	r2, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800980e:	2180      	movs	r1, #128	@ 0x80
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f001 fa9a 	bl	800ad4a <USBH_AllocPipe>
 8009816:	4603      	mov	r3, r0
 8009818:	461a      	mov	r2, r3
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	7919      	ldrb	r1, [r3, #4]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009832:	9202      	str	r2, [sp, #8]
 8009834:	2200      	movs	r2, #0
 8009836:	9201      	str	r2, [sp, #4]
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	4603      	mov	r3, r0
 800983c:	2280      	movs	r2, #128	@ 0x80
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f001 fa54 	bl	800acec <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	7959      	ldrb	r1, [r3, #5]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009858:	9202      	str	r2, [sp, #8]
 800985a:	2200      	movs	r2, #0
 800985c:	9201      	str	r2, [sp, #4]
 800985e:	9300      	str	r3, [sp, #0]
 8009860:	4603      	mov	r3, r0
 8009862:	2200      	movs	r2, #0
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f001 fa41 	bl	800acec <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800986a:	e113      	b.n	8009a94 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f917 	bl	8009aa0 <USBH_HandleEnum>
 8009872:	4603      	mov	r3, r0
 8009874:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009876:	7bbb      	ldrb	r3, [r7, #14]
 8009878:	b2db      	uxtb	r3, r3
 800987a:	2b00      	cmp	r3, #0
 800987c:	f040 80fd 	bne.w	8009a7a <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800988e:	2b01      	cmp	r3, #1
 8009890:	d103      	bne.n	800989a <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2208      	movs	r2, #8
 8009896:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009898:	e0ef      	b.n	8009a7a <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2207      	movs	r2, #7
 800989e:	701a      	strb	r2, [r3, #0]
      break;
 80098a0:	e0eb      	b.n	8009a7a <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	f000 80e8 	beq.w	8009a7e <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80098b4:	2101      	movs	r1, #1
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2208      	movs	r2, #8
 80098be:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80098c0:	e0dd      	b.n	8009a7e <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80098c8:	4619      	mov	r1, r3
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 fc3f 	bl	800a14e <USBH_SetCfg>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f040 80d5 	bne.w	8009a82 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2209      	movs	r2, #9
 80098dc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80098de:	e0d0      	b.n	8009a82 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80098e6:	f003 0320 	and.w	r3, r3, #32
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d016      	beq.n	800991c <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80098ee:	2101      	movs	r1, #1
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 fc4f 	bl	800a194 <USBH_SetFeature>
 80098f6:	4603      	mov	r3, r0
 80098f8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80098fa:	7bbb      	ldrb	r3, [r7, #14]
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d103      	bne.n	800990a <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	220a      	movs	r2, #10
 8009906:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009908:	e0bd      	b.n	8009a86 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800990a:	7bbb      	ldrb	r3, [r7, #14]
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b03      	cmp	r3, #3
 8009910:	f040 80b9 	bne.w	8009a86 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	220a      	movs	r2, #10
 8009918:	701a      	strb	r2, [r3, #0]
      break;
 800991a:	e0b4      	b.n	8009a86 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	220a      	movs	r2, #10
 8009920:	701a      	strb	r2, [r3, #0]
      break;
 8009922:	e0b0      	b.n	8009a86 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800992a:	2b00      	cmp	r3, #0
 800992c:	f000 80ad 	beq.w	8009a8a <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009938:	2300      	movs	r3, #0
 800993a:	73fb      	strb	r3, [r7, #15]
 800993c:	e016      	b.n	800996c <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800993e:	7bfa      	ldrb	r2, [r7, #15]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	32de      	adds	r2, #222	@ 0xde
 8009944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009948:	791a      	ldrb	r2, [r3, #4]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009950:	429a      	cmp	r2, r3
 8009952:	d108      	bne.n	8009966 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009954:	7bfa      	ldrb	r2, [r7, #15]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	32de      	adds	r2, #222	@ 0xde
 800995a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009964:	e005      	b.n	8009972 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009966:	7bfb      	ldrb	r3, [r7, #15]
 8009968:	3301      	adds	r3, #1
 800996a:	73fb      	strb	r3, [r7, #15]
 800996c:	7bfb      	ldrb	r3, [r7, #15]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d0e5      	beq.n	800993e <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009978:	2b00      	cmp	r3, #0
 800997a:	d016      	beq.n	80099aa <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	4798      	blx	r3
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	d109      	bne.n	80099a2 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2206      	movs	r2, #6
 8009992:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800999a:	2103      	movs	r1, #3
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80099a0:	e073      	b.n	8009a8a <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	220d      	movs	r2, #13
 80099a6:	701a      	strb	r2, [r3, #0]
      break;
 80099a8:	e06f      	b.n	8009a8a <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	220d      	movs	r2, #13
 80099ae:	701a      	strb	r2, [r3, #0]
      break;
 80099b0:	e06b      	b.n	8009a8a <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d017      	beq.n	80099ec <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	4798      	blx	r3
 80099c8:	4603      	mov	r3, r0
 80099ca:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80099cc:	7bbb      	ldrb	r3, [r7, #14]
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d103      	bne.n	80099dc <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	220b      	movs	r2, #11
 80099d8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80099da:	e058      	b.n	8009a8e <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 80099dc:	7bbb      	ldrb	r3, [r7, #14]
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	2b02      	cmp	r3, #2
 80099e2:	d154      	bne.n	8009a8e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	220d      	movs	r2, #13
 80099e8:	701a      	strb	r2, [r3, #0]
      break;
 80099ea:	e050      	b.n	8009a8e <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	220d      	movs	r2, #13
 80099f0:	701a      	strb	r2, [r3, #0]
      break;
 80099f2:	e04c      	b.n	8009a8e <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d049      	beq.n	8009a92 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a04:	695b      	ldr	r3, [r3, #20]
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	4798      	blx	r3
      }
      break;
 8009a0a:	e042      	b.n	8009a92 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f7ff fd4b 	bl	80094b0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d009      	beq.n	8009a38 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d005      	beq.n	8009a4e <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009a48:	2105      	movs	r1, #5
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d107      	bne.n	8009a6a <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7ff fe21 	bl	80096aa <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009a68:	e014      	b.n	8009a94 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f001 fb20 	bl	800b0b0 <USBH_LL_Start>
      break;
 8009a70:	e010      	b.n	8009a94 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009a72:	bf00      	nop
 8009a74:	e00e      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a76:	bf00      	nop
 8009a78:	e00c      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a7a:	bf00      	nop
 8009a7c:	e00a      	b.n	8009a94 <USBH_Process+0x3c8>
    break;
 8009a7e:	bf00      	nop
 8009a80:	e008      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a82:	bf00      	nop
 8009a84:	e006      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a86:	bf00      	nop
 8009a88:	e004      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a8a:	bf00      	nop
 8009a8c:	e002      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a8e:	bf00      	nop
 8009a90:	e000      	b.n	8009a94 <USBH_Process+0x3c8>
      break;
 8009a92:	bf00      	nop
  }
  return USBH_OK;
 8009a94:	2300      	movs	r3, #0
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}
 8009a9e:	bf00      	nop

08009aa0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b088      	sub	sp, #32
 8009aa4:	af04      	add	r7, sp, #16
 8009aa6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009aac:	2301      	movs	r3, #1
 8009aae:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	785b      	ldrb	r3, [r3, #1]
 8009ab4:	2b07      	cmp	r3, #7
 8009ab6:	f200 81bd 	bhi.w	8009e34 <USBH_HandleEnum+0x394>
 8009aba:	a201      	add	r2, pc, #4	@ (adr r2, 8009ac0 <USBH_HandleEnum+0x20>)
 8009abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac0:	08009ae1 	.word	0x08009ae1
 8009ac4:	08009b9b 	.word	0x08009b9b
 8009ac8:	08009c05 	.word	0x08009c05
 8009acc:	08009c8f 	.word	0x08009c8f
 8009ad0:	08009cf9 	.word	0x08009cf9
 8009ad4:	08009d69 	.word	0x08009d69
 8009ad8:	08009daf 	.word	0x08009daf
 8009adc:	08009df5 	.word	0x08009df5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009ae0:	2108      	movs	r1, #8
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa50 	bl	8009f88 <USBH_Get_DevDesc>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009aec:	7bbb      	ldrb	r3, [r7, #14]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d12e      	bne.n	8009b50 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	7919      	ldrb	r1, [r3, #4]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b12:	687a      	ldr	r2, [r7, #4]
 8009b14:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009b16:	9202      	str	r2, [sp, #8]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	9201      	str	r2, [sp, #4]
 8009b1c:	9300      	str	r3, [sp, #0]
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2280      	movs	r2, #128	@ 0x80
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f001 f8e2 	bl	800acec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	7959      	ldrb	r1, [r3, #5]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b3c:	9202      	str	r2, [sp, #8]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	9201      	str	r2, [sp, #4]
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	4603      	mov	r3, r0
 8009b46:	2200      	movs	r2, #0
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f001 f8cf 	bl	800acec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009b4e:	e173      	b.n	8009e38 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b50:	7bbb      	ldrb	r3, [r7, #14]
 8009b52:	2b03      	cmp	r3, #3
 8009b54:	f040 8170 	bne.w	8009e38 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b5e:	3301      	adds	r3, #1
 8009b60:	b2da      	uxtb	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b6e:	2b03      	cmp	r3, #3
 8009b70:	d903      	bls.n	8009b7a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	220d      	movs	r2, #13
 8009b76:	701a      	strb	r2, [r3, #0]
      break;
 8009b78:	e15e      	b.n	8009e38 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	795b      	ldrb	r3, [r3, #5]
 8009b7e:	4619      	mov	r1, r3
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f001 f903 	bl	800ad8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	791b      	ldrb	r3, [r3, #4]
 8009b8a:	4619      	mov	r1, r3
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f001 f8fd 	bl	800ad8c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	701a      	strb	r2, [r3, #0]
      break;
 8009b98:	e14e      	b.n	8009e38 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009b9a:	2112      	movs	r1, #18
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f9f3 	bl	8009f88 <USBH_Get_DevDesc>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009ba6:	7bbb      	ldrb	r3, [r7, #14]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d103      	bne.n	8009bb4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2202      	movs	r2, #2
 8009bb0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009bb2:	e143      	b.n	8009e3c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009bb4:	7bbb      	ldrb	r3, [r7, #14]
 8009bb6:	2b03      	cmp	r3, #3
 8009bb8:	f040 8140 	bne.w	8009e3c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	b2da      	uxtb	r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	d903      	bls.n	8009bde <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	220d      	movs	r2, #13
 8009bda:	701a      	strb	r2, [r3, #0]
      break;
 8009bdc:	e12e      	b.n	8009e3c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	795b      	ldrb	r3, [r3, #5]
 8009be2:	4619      	mov	r1, r3
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f001 f8d1 	bl	800ad8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	791b      	ldrb	r3, [r3, #4]
 8009bee:	4619      	mov	r1, r3
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f001 f8cb 	bl	800ad8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	701a      	strb	r2, [r3, #0]
      break;
 8009c02:	e11b      	b.n	8009e3c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009c04:	2101      	movs	r1, #1
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fa7d 	bl	800a106 <USBH_SetAddress>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009c10:	7bbb      	ldrb	r3, [r7, #14]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d130      	bne.n	8009c78 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009c16:	2002      	movs	r0, #2
 8009c18:	f001 fb9f 	bl	800b35a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2203      	movs	r2, #3
 8009c28:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	7919      	ldrb	r1, [r3, #4]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009c3e:	9202      	str	r2, [sp, #8]
 8009c40:	2200      	movs	r2, #0
 8009c42:	9201      	str	r2, [sp, #4]
 8009c44:	9300      	str	r3, [sp, #0]
 8009c46:	4603      	mov	r3, r0
 8009c48:	2280      	movs	r2, #128	@ 0x80
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f001 f84e 	bl	800acec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	7959      	ldrb	r1, [r3, #5]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009c64:	9202      	str	r2, [sp, #8]
 8009c66:	2200      	movs	r2, #0
 8009c68:	9201      	str	r2, [sp, #4]
 8009c6a:	9300      	str	r3, [sp, #0]
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2200      	movs	r2, #0
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f001 f83b 	bl	800acec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009c76:	e0e3      	b.n	8009e40 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c78:	7bbb      	ldrb	r3, [r7, #14]
 8009c7a:	2b03      	cmp	r3, #3
 8009c7c:	f040 80e0 	bne.w	8009e40 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	220d      	movs	r2, #13
 8009c84:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	705a      	strb	r2, [r3, #1]
      break;
 8009c8c:	e0d8      	b.n	8009e40 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009c8e:	2109      	movs	r1, #9
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f9a5 	bl	8009fe0 <USBH_Get_CfgDesc>
 8009c96:	4603      	mov	r3, r0
 8009c98:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009c9a:	7bbb      	ldrb	r3, [r7, #14]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d103      	bne.n	8009ca8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2204      	movs	r2, #4
 8009ca4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009ca6:	e0cd      	b.n	8009e44 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009ca8:	7bbb      	ldrb	r3, [r7, #14]
 8009caa:	2b03      	cmp	r3, #3
 8009cac:	f040 80ca 	bne.w	8009e44 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009cb6:	3301      	adds	r3, #1
 8009cb8:	b2da      	uxtb	r2, r3
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009cc6:	2b03      	cmp	r3, #3
 8009cc8:	d903      	bls.n	8009cd2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	220d      	movs	r2, #13
 8009cce:	701a      	strb	r2, [r3, #0]
      break;
 8009cd0:	e0b8      	b.n	8009e44 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	795b      	ldrb	r3, [r3, #5]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f001 f857 	bl	800ad8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	791b      	ldrb	r3, [r3, #4]
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f001 f851 	bl	800ad8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	701a      	strb	r2, [r3, #0]
      break;
 8009cf6:	e0a5      	b.n	8009e44 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009cfe:	4619      	mov	r1, r3
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f96d 	bl	8009fe0 <USBH_Get_CfgDesc>
 8009d06:	4603      	mov	r3, r0
 8009d08:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009d0a:	7bbb      	ldrb	r3, [r7, #14]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d103      	bne.n	8009d18 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2205      	movs	r2, #5
 8009d14:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009d16:	e097      	b.n	8009e48 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d18:	7bbb      	ldrb	r3, [r7, #14]
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	f040 8094 	bne.w	8009e48 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009d26:	3301      	adds	r3, #1
 8009d28:	b2da      	uxtb	r2, r3
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009d36:	2b03      	cmp	r3, #3
 8009d38:	d903      	bls.n	8009d42 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	220d      	movs	r2, #13
 8009d3e:	701a      	strb	r2, [r3, #0]
      break;
 8009d40:	e082      	b.n	8009e48 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	795b      	ldrb	r3, [r3, #5]
 8009d46:	4619      	mov	r1, r3
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f001 f81f 	bl	800ad8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	791b      	ldrb	r3, [r3, #4]
 8009d52:	4619      	mov	r1, r3
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f001 f819 	bl	800ad8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	701a      	strb	r2, [r3, #0]
      break;
 8009d66:	e06f      	b.n	8009e48 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d019      	beq.n	8009da6 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009d7e:	23ff      	movs	r3, #255	@ 0xff
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f000 f957 	bl	800a034 <USBH_Get_StringDesc>
 8009d86:	4603      	mov	r3, r0
 8009d88:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009d8a:	7bbb      	ldrb	r3, [r7, #14]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d103      	bne.n	8009d98 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2206      	movs	r2, #6
 8009d94:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009d96:	e059      	b.n	8009e4c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d98:	7bbb      	ldrb	r3, [r7, #14]
 8009d9a:	2b03      	cmp	r3, #3
 8009d9c:	d156      	bne.n	8009e4c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2206      	movs	r2, #6
 8009da2:	705a      	strb	r2, [r3, #1]
      break;
 8009da4:	e052      	b.n	8009e4c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2206      	movs	r2, #6
 8009daa:	705a      	strb	r2, [r3, #1]
      break;
 8009dac:	e04e      	b.n	8009e4c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d019      	beq.n	8009dec <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009dc4:	23ff      	movs	r3, #255	@ 0xff
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 f934 	bl	800a034 <USBH_Get_StringDesc>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009dd0:	7bbb      	ldrb	r3, [r7, #14]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d103      	bne.n	8009dde <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2207      	movs	r2, #7
 8009dda:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009ddc:	e038      	b.n	8009e50 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009dde:	7bbb      	ldrb	r3, [r7, #14]
 8009de0:	2b03      	cmp	r3, #3
 8009de2:	d135      	bne.n	8009e50 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2207      	movs	r2, #7
 8009de8:	705a      	strb	r2, [r3, #1]
      break;
 8009dea:	e031      	b.n	8009e50 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2207      	movs	r2, #7
 8009df0:	705a      	strb	r2, [r3, #1]
      break;
 8009df2:	e02d      	b.n	8009e50 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d017      	beq.n	8009e2e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009e0a:	23ff      	movs	r3, #255	@ 0xff
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 f911 	bl	800a034 <USBH_Get_StringDesc>
 8009e12:	4603      	mov	r3, r0
 8009e14:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009e16:	7bbb      	ldrb	r3, [r7, #14]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d102      	bne.n	8009e22 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009e20:	e018      	b.n	8009e54 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009e22:	7bbb      	ldrb	r3, [r7, #14]
 8009e24:	2b03      	cmp	r3, #3
 8009e26:	d115      	bne.n	8009e54 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8009e2c:	e012      	b.n	8009e54 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	73fb      	strb	r3, [r7, #15]
      break;
 8009e32:	e00f      	b.n	8009e54 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009e34:	bf00      	nop
 8009e36:	e00e      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e38:	bf00      	nop
 8009e3a:	e00c      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e3c:	bf00      	nop
 8009e3e:	e00a      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e40:	bf00      	nop
 8009e42:	e008      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e44:	bf00      	nop
 8009e46:	e006      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e48:	bf00      	nop
 8009e4a:	e004      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e4c:	bf00      	nop
 8009e4e:	e002      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e50:	bf00      	nop
 8009e52:	e000      	b.n	8009e56 <USBH_HandleEnum+0x3b6>
      break;
 8009e54:	bf00      	nop
  }
  return Status;
 8009e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3710      	adds	r7, #16
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	683a      	ldr	r2, [r7, #0]
 8009e6e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009e72:	bf00      	nop
 8009e74:	370c      	adds	r7, #12
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr

08009e7e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b082      	sub	sp, #8
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009e8c:	1c5a      	adds	r2, r3, #1
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 f804 	bl	8009ea2 <USBH_HandleSof>
}
 8009e9a:	bf00      	nop
 8009e9c:	3708      	adds	r7, #8
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b082      	sub	sp, #8
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	781b      	ldrb	r3, [r3, #0]
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b0b      	cmp	r3, #11
 8009eb2:	d10a      	bne.n	8009eca <USBH_HandleSof+0x28>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d005      	beq.n	8009eca <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ec4:	699b      	ldr	r3, [r3, #24]
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	4798      	blx	r3
  }
}
 8009eca:	bf00      	nop
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009ed2:	b480      	push	{r7}
 8009ed4:	b083      	sub	sp, #12
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009ee2:	bf00      	nop
}
 8009ee4:	370c      	adds	r7, #12
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr

08009eee <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009eee:	b480      	push	{r7}
 8009ef0:	b083      	sub	sp, #12
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2201      	movs	r2, #1
 8009f02:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009f06:	bf00      	nop
}
 8009f08:	370c      	adds	r7, #12
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr

08009f12 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009f12:	b480      	push	{r7}
 8009f14:	b083      	sub	sp, #12
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b082      	sub	sp, #8
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f001 f8c0 	bl	800b0e6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	791b      	ldrb	r3, [r3, #4]
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 ff0d 	bl	800ad8c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	795b      	ldrb	r3, [r3, #5]
 8009f76:	4619      	mov	r1, r3
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 ff07 	bl	800ad8c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b086      	sub	sp, #24
 8009f8c:	af02      	add	r7, sp, #8
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	460b      	mov	r3, r1
 8009f92:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009f94:	887b      	ldrh	r3, [r7, #2]
 8009f96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f9a:	d901      	bls.n	8009fa0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009f9c:	2303      	movs	r3, #3
 8009f9e:	e01b      	b.n	8009fd8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009fa6:	887b      	ldrh	r3, [r7, #2]
 8009fa8:	9300      	str	r3, [sp, #0]
 8009faa:	4613      	mov	r3, r2
 8009fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f872 	bl	800a09c <USBH_GetDescriptor>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009fbc:	7bfb      	ldrb	r3, [r7, #15]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d109      	bne.n	8009fd6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009fc8:	887a      	ldrh	r2, [r7, #2]
 8009fca:	4619      	mov	r1, r3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 f929 	bl	800a224 <USBH_ParseDevDesc>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b086      	sub	sp, #24
 8009fe4:	af02      	add	r7, sp, #8
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	460b      	mov	r3, r1
 8009fea:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	331c      	adds	r3, #28
 8009ff0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009ff2:	887b      	ldrh	r3, [r7, #2]
 8009ff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ff8:	d901      	bls.n	8009ffe <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009ffa:	2303      	movs	r3, #3
 8009ffc:	e016      	b.n	800a02c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009ffe:	887b      	ldrh	r3, [r7, #2]
 800a000:	9300      	str	r3, [sp, #0]
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a008:	2100      	movs	r1, #0
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f000 f846 	bl	800a09c <USBH_GetDescriptor>
 800a010:	4603      	mov	r3, r0
 800a012:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a014:	7bfb      	ldrb	r3, [r7, #15]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d107      	bne.n	800a02a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a01a:	887b      	ldrh	r3, [r7, #2]
 800a01c:	461a      	mov	r2, r3
 800a01e:	68b9      	ldr	r1, [r7, #8]
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 f9af 	bl	800a384 <USBH_ParseCfgDesc>
 800a026:	4603      	mov	r3, r0
 800a028:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a02a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b088      	sub	sp, #32
 800a038:	af02      	add	r7, sp, #8
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	607a      	str	r2, [r7, #4]
 800a03e:	461a      	mov	r2, r3
 800a040:	460b      	mov	r3, r1
 800a042:	72fb      	strb	r3, [r7, #11]
 800a044:	4613      	mov	r3, r2
 800a046:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a048:	893b      	ldrh	r3, [r7, #8]
 800a04a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a04e:	d802      	bhi.n	800a056 <USBH_Get_StringDesc+0x22>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d101      	bne.n	800a05a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a056:	2303      	movs	r3, #3
 800a058:	e01c      	b.n	800a094 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a05a:	7afb      	ldrb	r3, [r7, #11]
 800a05c:	b29b      	uxth	r3, r3
 800a05e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a062:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a06a:	893b      	ldrh	r3, [r7, #8]
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	460b      	mov	r3, r1
 800a070:	2100      	movs	r1, #0
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f000 f812 	bl	800a09c <USBH_GetDescriptor>
 800a078:	4603      	mov	r3, r0
 800a07a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a07c:	7dfb      	ldrb	r3, [r7, #23]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d107      	bne.n	800a092 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a088:	893a      	ldrh	r2, [r7, #8]
 800a08a:	6879      	ldr	r1, [r7, #4]
 800a08c:	4618      	mov	r0, r3
 800a08e:	f000 fb8c 	bl	800a7aa <USBH_ParseStringDesc>
  }

  return status;
 800a092:	7dfb      	ldrb	r3, [r7, #23]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3718      	adds	r7, #24
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	607b      	str	r3, [r7, #4]
 800a0a6:	460b      	mov	r3, r1
 800a0a8:	72fb      	strb	r3, [r7, #11]
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	789b      	ldrb	r3, [r3, #2]
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d11c      	bne.n	800a0f0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a0b6:	7afb      	ldrb	r3, [r7, #11]
 800a0b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a0bc:	b2da      	uxtb	r2, r3
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2206      	movs	r2, #6
 800a0c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	893a      	ldrh	r2, [r7, #8]
 800a0cc:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a0ce:	893b      	ldrh	r3, [r7, #8]
 800a0d0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a0d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0d8:	d104      	bne.n	800a0e4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f240 4209 	movw	r2, #1033	@ 0x409
 800a0e0:	829a      	strh	r2, [r3, #20]
 800a0e2:	e002      	b.n	800a0ea <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	8b3a      	ldrh	r2, [r7, #24]
 800a0ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a0f0:	8b3b      	ldrh	r3, [r7, #24]
 800a0f2:	461a      	mov	r2, r3
 800a0f4:	6879      	ldr	r1, [r7, #4]
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 fba4 	bl	800a844 <USBH_CtlReq>
 800a0fc:	4603      	mov	r3, r0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}

0800a106 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a106:	b580      	push	{r7, lr}
 800a108:	b082      	sub	sp, #8
 800a10a:	af00      	add	r7, sp, #0
 800a10c:	6078      	str	r0, [r7, #4]
 800a10e:	460b      	mov	r3, r1
 800a110:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	789b      	ldrb	r3, [r3, #2]
 800a116:	2b01      	cmp	r3, #1
 800a118:	d10f      	bne.n	800a13a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2205      	movs	r2, #5
 800a124:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a126:	78fb      	ldrb	r3, [r7, #3]
 800a128:	b29a      	uxth	r2, r3
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2200      	movs	r2, #0
 800a138:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a13a:	2200      	movs	r2, #0
 800a13c:	2100      	movs	r1, #0
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 fb80 	bl	800a844 <USBH_CtlReq>
 800a144:	4603      	mov	r3, r0
}
 800a146:	4618      	mov	r0, r3
 800a148:	3708      	adds	r7, #8
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b082      	sub	sp, #8
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
 800a156:	460b      	mov	r3, r1
 800a158:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	789b      	ldrb	r3, [r3, #2]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d10e      	bne.n	800a180 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2209      	movs	r2, #9
 800a16c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	887a      	ldrh	r2, [r7, #2]
 800a172:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a180:	2200      	movs	r2, #0
 800a182:	2100      	movs	r1, #0
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f000 fb5d 	bl	800a844 <USBH_CtlReq>
 800a18a:	4603      	mov	r3, r0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3708      	adds	r7, #8
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	460b      	mov	r3, r1
 800a19e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	789b      	ldrb	r3, [r3, #2]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d10f      	bne.n	800a1c8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2203      	movs	r2, #3
 800a1b2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a1b4:	78fb      	ldrb	r3, [r7, #3]
 800a1b6:	b29a      	uxth	r2, r3
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fb39 	bl	800a844 <USBH_CtlReq>
 800a1d2:	4603      	mov	r3, r0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3708      	adds	r7, #8
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b082      	sub	sp, #8
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	460b      	mov	r3, r1
 800a1e6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	789b      	ldrb	r3, [r3, #2]
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d10f      	bne.n	800a210 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a202:	78fb      	ldrb	r3, [r7, #3]
 800a204:	b29a      	uxth	r2, r3
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a210:	2200      	movs	r2, #0
 800a212:	2100      	movs	r1, #0
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 fb15 	bl	800a844 <USBH_CtlReq>
 800a21a:	4603      	mov	r3, r0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3708      	adds	r7, #8
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a224:	b480      	push	{r7}
 800a226:	b087      	sub	sp, #28
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	4613      	mov	r3, r2
 800a230:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a238:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d101      	bne.n	800a248 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a244:	2302      	movs	r3, #2
 800a246:	e094      	b.n	800a372 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	781a      	ldrb	r2, [r3, #0]
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	785a      	ldrb	r2, [r3, #1]
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	3302      	adds	r3, #2
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	461a      	mov	r2, r3
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	3303      	adds	r3, #3
 800a264:	781b      	ldrb	r3, [r3, #0]
 800a266:	021b      	lsls	r3, r3, #8
 800a268:	b29b      	uxth	r3, r3
 800a26a:	4313      	orrs	r3, r2
 800a26c:	b29a      	uxth	r2, r3
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	791a      	ldrb	r2, [r3, #4]
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	795a      	ldrb	r2, [r3, #5]
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	799a      	ldrb	r2, [r3, #6]
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	79da      	ldrb	r2, [r3, #7]
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d004      	beq.n	800a2a6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d11b      	bne.n	800a2de <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	79db      	ldrb	r3, [r3, #7]
 800a2aa:	2b20      	cmp	r3, #32
 800a2ac:	dc0f      	bgt.n	800a2ce <USBH_ParseDevDesc+0xaa>
 800a2ae:	2b08      	cmp	r3, #8
 800a2b0:	db0f      	blt.n	800a2d2 <USBH_ParseDevDesc+0xae>
 800a2b2:	3b08      	subs	r3, #8
 800a2b4:	4a32      	ldr	r2, [pc, #200]	@ (800a380 <USBH_ParseDevDesc+0x15c>)
 800a2b6:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ba:	f003 0301 	and.w	r3, r3, #1
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	bf14      	ite	ne
 800a2c2:	2301      	movne	r3, #1
 800a2c4:	2300      	moveq	r3, #0
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d106      	bne.n	800a2da <USBH_ParseDevDesc+0xb6>
 800a2cc:	e001      	b.n	800a2d2 <USBH_ParseDevDesc+0xae>
 800a2ce:	2b40      	cmp	r3, #64	@ 0x40
 800a2d0:	d003      	beq.n	800a2da <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	2208      	movs	r2, #8
 800a2d6:	71da      	strb	r2, [r3, #7]
        break;
 800a2d8:	e000      	b.n	800a2dc <USBH_ParseDevDesc+0xb8>
        break;
 800a2da:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a2dc:	e00e      	b.n	800a2fc <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2e4:	2b02      	cmp	r3, #2
 800a2e6:	d107      	bne.n	800a2f8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	79db      	ldrb	r3, [r3, #7]
 800a2ec:	2b08      	cmp	r3, #8
 800a2ee:	d005      	beq.n	800a2fc <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2208      	movs	r2, #8
 800a2f4:	71da      	strb	r2, [r3, #7]
 800a2f6:	e001      	b.n	800a2fc <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a2fc:	88fb      	ldrh	r3, [r7, #6]
 800a2fe:	2b08      	cmp	r3, #8
 800a300:	d936      	bls.n	800a370 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	3308      	adds	r3, #8
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	461a      	mov	r2, r3
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	3309      	adds	r3, #9
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	021b      	lsls	r3, r3, #8
 800a312:	b29b      	uxth	r3, r3
 800a314:	4313      	orrs	r3, r2
 800a316:	b29a      	uxth	r2, r3
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	330a      	adds	r3, #10
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	461a      	mov	r2, r3
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	330b      	adds	r3, #11
 800a328:	781b      	ldrb	r3, [r3, #0]
 800a32a:	021b      	lsls	r3, r3, #8
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	4313      	orrs	r3, r2
 800a330:	b29a      	uxth	r2, r3
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	330c      	adds	r3, #12
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	461a      	mov	r2, r3
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	330d      	adds	r3, #13
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	021b      	lsls	r3, r3, #8
 800a346:	b29b      	uxth	r3, r3
 800a348:	4313      	orrs	r3, r2
 800a34a:	b29a      	uxth	r2, r3
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	7b9a      	ldrb	r2, [r3, #14]
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	7bda      	ldrb	r2, [r3, #15]
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	7c1a      	ldrb	r2, [r3, #16]
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	7c5a      	ldrb	r2, [r3, #17]
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a370:	7dfb      	ldrb	r3, [r7, #23]
}
 800a372:	4618      	mov	r0, r3
 800a374:	371c      	adds	r7, #28
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr
 800a37e:	bf00      	nop
 800a380:	01000101 	.word	0x01000101

0800a384 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b08c      	sub	sp, #48	@ 0x30
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	4613      	mov	r3, r2
 800a390:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a398:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a39a:	2300      	movs	r3, #0
 800a39c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d101      	bne.n	800a3b6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a3b2:	2302      	movs	r3, #2
 800a3b4:	e0de      	b.n	800a574 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	2b09      	cmp	r3, #9
 800a3c0:	d002      	beq.n	800a3c8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c4:	2209      	movs	r2, #9
 800a3c6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	781a      	ldrb	r2, [r3, #0]
 800a3cc:	6a3b      	ldr	r3, [r7, #32]
 800a3ce:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	785a      	ldrb	r2, [r3, #1]
 800a3d4:	6a3b      	ldr	r3, [r7, #32]
 800a3d6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	3302      	adds	r3, #2
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	3303      	adds	r3, #3
 800a3e4:	781b      	ldrb	r3, [r3, #0]
 800a3e6:	021b      	lsls	r3, r3, #8
 800a3e8:	b29b      	uxth	r3, r3
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3f2:	bf28      	it	cs
 800a3f4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a3f8:	b29a      	uxth	r2, r3
 800a3fa:	6a3b      	ldr	r3, [r7, #32]
 800a3fc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	791a      	ldrb	r2, [r3, #4]
 800a402:	6a3b      	ldr	r3, [r7, #32]
 800a404:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	795a      	ldrb	r2, [r3, #5]
 800a40a:	6a3b      	ldr	r3, [r7, #32]
 800a40c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	799a      	ldrb	r2, [r3, #6]
 800a412:	6a3b      	ldr	r3, [r7, #32]
 800a414:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	79da      	ldrb	r2, [r3, #7]
 800a41a:	6a3b      	ldr	r3, [r7, #32]
 800a41c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	7a1a      	ldrb	r2, [r3, #8]
 800a422:	6a3b      	ldr	r3, [r7, #32]
 800a424:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a426:	88fb      	ldrh	r3, [r7, #6]
 800a428:	2b09      	cmp	r3, #9
 800a42a:	f240 80a1 	bls.w	800a570 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800a42e:	2309      	movs	r3, #9
 800a430:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a432:	2300      	movs	r3, #0
 800a434:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a436:	e085      	b.n	800a544 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a438:	f107 0316 	add.w	r3, r7, #22
 800a43c:	4619      	mov	r1, r3
 800a43e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a440:	f000 f9e6 	bl	800a810 <USBH_GetNextDesc>
 800a444:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a448:	785b      	ldrb	r3, [r3, #1]
 800a44a:	2b04      	cmp	r3, #4
 800a44c:	d17a      	bne.n	800a544 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	2b09      	cmp	r3, #9
 800a454:	d002      	beq.n	800a45c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a458:	2209      	movs	r2, #9
 800a45a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a45c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a460:	221a      	movs	r2, #26
 800a462:	fb02 f303 	mul.w	r3, r2, r3
 800a466:	3308      	adds	r3, #8
 800a468:	6a3a      	ldr	r2, [r7, #32]
 800a46a:	4413      	add	r3, r2
 800a46c:	3302      	adds	r3, #2
 800a46e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a470:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a472:	69f8      	ldr	r0, [r7, #28]
 800a474:	f000 f882 	bl	800a57c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a478:	2300      	movs	r3, #0
 800a47a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a47e:	2300      	movs	r3, #0
 800a480:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a482:	e043      	b.n	800a50c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a484:	f107 0316 	add.w	r3, r7, #22
 800a488:	4619      	mov	r1, r3
 800a48a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a48c:	f000 f9c0 	bl	800a810 <USBH_GetNextDesc>
 800a490:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a494:	785b      	ldrb	r3, [r3, #1]
 800a496:	2b05      	cmp	r3, #5
 800a498:	d138      	bne.n	800a50c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a49a:	69fb      	ldr	r3, [r7, #28]
 800a49c:	795b      	ldrb	r3, [r3, #5]
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d113      	bne.n	800a4ca <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a4a6:	2b02      	cmp	r3, #2
 800a4a8:	d003      	beq.n	800a4b2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	799b      	ldrb	r3, [r3, #6]
 800a4ae:	2b03      	cmp	r3, #3
 800a4b0:	d10b      	bne.n	800a4ca <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a4b2:	69fb      	ldr	r3, [r7, #28]
 800a4b4:	79db      	ldrb	r3, [r3, #7]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d10b      	bne.n	800a4d2 <USBH_ParseCfgDesc+0x14e>
 800a4ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	2b09      	cmp	r3, #9
 800a4c0:	d007      	beq.n	800a4d2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a4c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4c4:	2209      	movs	r2, #9
 800a4c6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a4c8:	e003      	b.n	800a4d2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4cc:	2207      	movs	r2, #7
 800a4ce:	701a      	strb	r2, [r3, #0]
 800a4d0:	e000      	b.n	800a4d4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a4d2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a4d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a4dc:	3201      	adds	r2, #1
 800a4de:	00d2      	lsls	r2, r2, #3
 800a4e0:	211a      	movs	r1, #26
 800a4e2:	fb01 f303 	mul.w	r3, r1, r3
 800a4e6:	4413      	add	r3, r2
 800a4e8:	3308      	adds	r3, #8
 800a4ea:	6a3a      	ldr	r2, [r7, #32]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	3304      	adds	r3, #4
 800a4f0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a4f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4f4:	69b9      	ldr	r1, [r7, #24]
 800a4f6:	68f8      	ldr	r0, [r7, #12]
 800a4f8:	f000 f86f 	bl	800a5da <USBH_ParseEPDesc>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a502:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a506:	3301      	adds	r3, #1
 800a508:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a50c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a510:	2b01      	cmp	r3, #1
 800a512:	d80a      	bhi.n	800a52a <USBH_ParseCfgDesc+0x1a6>
 800a514:	69fb      	ldr	r3, [r7, #28]
 800a516:	791b      	ldrb	r3, [r3, #4]
 800a518:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d204      	bcs.n	800a52a <USBH_ParseCfgDesc+0x1a6>
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	885a      	ldrh	r2, [r3, #2]
 800a524:	8afb      	ldrh	r3, [r7, #22]
 800a526:	429a      	cmp	r2, r3
 800a528:	d8ac      	bhi.n	800a484 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a52a:	69fb      	ldr	r3, [r7, #28]
 800a52c:	791b      	ldrb	r3, [r3, #4]
 800a52e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a532:	429a      	cmp	r2, r3
 800a534:	d201      	bcs.n	800a53a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800a536:	2303      	movs	r3, #3
 800a538:	e01c      	b.n	800a574 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800a53a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a53e:	3301      	adds	r3, #1
 800a540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a548:	2b01      	cmp	r3, #1
 800a54a:	d805      	bhi.n	800a558 <USBH_ParseCfgDesc+0x1d4>
 800a54c:	6a3b      	ldr	r3, [r7, #32]
 800a54e:	885a      	ldrh	r2, [r3, #2]
 800a550:	8afb      	ldrh	r3, [r7, #22]
 800a552:	429a      	cmp	r2, r3
 800a554:	f63f af70 	bhi.w	800a438 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a558:	6a3b      	ldr	r3, [r7, #32]
 800a55a:	791b      	ldrb	r3, [r3, #4]
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	bf28      	it	cs
 800a560:	2302      	movcs	r3, #2
 800a562:	b2db      	uxtb	r3, r3
 800a564:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a568:	429a      	cmp	r2, r3
 800a56a:	d201      	bcs.n	800a570 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800a56c:	2303      	movs	r3, #3
 800a56e:	e001      	b.n	800a574 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800a570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a574:	4618      	mov	r0, r3
 800a576:	3730      	adds	r7, #48	@ 0x30
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	781a      	ldrb	r2, [r3, #0]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	785a      	ldrb	r2, [r3, #1]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	789a      	ldrb	r2, [r3, #2]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	78da      	ldrb	r2, [r3, #3]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	791a      	ldrb	r2, [r3, #4]
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	795a      	ldrb	r2, [r3, #5]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	799a      	ldrb	r2, [r3, #6]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	79da      	ldrb	r2, [r3, #7]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	7a1a      	ldrb	r2, [r3, #8]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	721a      	strb	r2, [r3, #8]
}
 800a5ce:	bf00      	nop
 800a5d0:	370c      	adds	r7, #12
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr

0800a5da <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a5da:	b480      	push	{r7}
 800a5dc:	b087      	sub	sp, #28
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	60f8      	str	r0, [r7, #12]
 800a5e2:	60b9      	str	r1, [r7, #8]
 800a5e4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	781a      	ldrb	r2, [r3, #0]
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	785a      	ldrb	r2, [r3, #1]
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	789a      	ldrb	r2, [r3, #2]
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	78da      	ldrb	r2, [r3, #3]
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	3304      	adds	r3, #4
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	461a      	mov	r2, r3
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	3305      	adds	r3, #5
 800a616:	781b      	ldrb	r3, [r3, #0]
 800a618:	021b      	lsls	r3, r3, #8
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	4313      	orrs	r3, r2
 800a61e:	b29a      	uxth	r2, r3
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	799a      	ldrb	r2, [r3, #6]
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	889b      	ldrh	r3, [r3, #4]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d009      	beq.n	800a648 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a63c:	d804      	bhi.n	800a648 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a642:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a646:	d901      	bls.n	800a64c <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a648:	2303      	movs	r3, #3
 800a64a:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a652:	2b00      	cmp	r3, #0
 800a654:	d136      	bne.n	800a6c4 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	78db      	ldrb	r3, [r3, #3]
 800a65a:	f003 0303 	and.w	r3, r3, #3
 800a65e:	2b02      	cmp	r3, #2
 800a660:	d108      	bne.n	800a674 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	889b      	ldrh	r3, [r3, #4]
 800a666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a66a:	f240 8097 	bls.w	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a66e:	2303      	movs	r3, #3
 800a670:	75fb      	strb	r3, [r7, #23]
 800a672:	e093      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	78db      	ldrb	r3, [r3, #3]
 800a678:	f003 0303 	and.w	r3, r3, #3
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d107      	bne.n	800a690 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	889b      	ldrh	r3, [r3, #4]
 800a684:	2b40      	cmp	r3, #64	@ 0x40
 800a686:	f240 8089 	bls.w	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a68a:	2303      	movs	r3, #3
 800a68c:	75fb      	strb	r3, [r7, #23]
 800a68e:	e085      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	78db      	ldrb	r3, [r3, #3]
 800a694:	f003 0303 	and.w	r3, r3, #3
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d005      	beq.n	800a6a8 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	78db      	ldrb	r3, [r3, #3]
 800a6a0:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a6a4:	2b03      	cmp	r3, #3
 800a6a6:	d10a      	bne.n	800a6be <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	799b      	ldrb	r3, [r3, #6]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d003      	beq.n	800a6b8 <USBH_ParseEPDesc+0xde>
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	799b      	ldrb	r3, [r3, #6]
 800a6b4:	2b10      	cmp	r3, #16
 800a6b6:	d970      	bls.n	800a79a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a6b8:	2303      	movs	r3, #3
 800a6ba:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a6bc:	e06d      	b.n	800a79a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	75fb      	strb	r3, [r7, #23]
 800a6c2:	e06b      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	d13c      	bne.n	800a748 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	78db      	ldrb	r3, [r3, #3]
 800a6d2:	f003 0303 	and.w	r3, r3, #3
 800a6d6:	2b02      	cmp	r3, #2
 800a6d8:	d005      	beq.n	800a6e6 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	78db      	ldrb	r3, [r3, #3]
 800a6de:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d106      	bne.n	800a6f4 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	889b      	ldrh	r3, [r3, #4]
 800a6ea:	2b40      	cmp	r3, #64	@ 0x40
 800a6ec:	d956      	bls.n	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a6ee:	2303      	movs	r3, #3
 800a6f0:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a6f2:	e053      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	78db      	ldrb	r3, [r3, #3]
 800a6f8:	f003 0303 	and.w	r3, r3, #3
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d10e      	bne.n	800a71e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	799b      	ldrb	r3, [r3, #6]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d007      	beq.n	800a718 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a70c:	2b10      	cmp	r3, #16
 800a70e:	d803      	bhi.n	800a718 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a714:	2b40      	cmp	r3, #64	@ 0x40
 800a716:	d941      	bls.n	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a718:	2303      	movs	r3, #3
 800a71a:	75fb      	strb	r3, [r7, #23]
 800a71c:	e03e      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	78db      	ldrb	r3, [r3, #3]
 800a722:	f003 0303 	and.w	r3, r3, #3
 800a726:	2b03      	cmp	r3, #3
 800a728:	d10b      	bne.n	800a742 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	799b      	ldrb	r3, [r3, #6]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d004      	beq.n	800a73c <USBH_ParseEPDesc+0x162>
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	889b      	ldrh	r3, [r3, #4]
 800a736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a73a:	d32f      	bcc.n	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a73c:	2303      	movs	r3, #3
 800a73e:	75fb      	strb	r3, [r7, #23]
 800a740:	e02c      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a742:	2303      	movs	r3, #3
 800a744:	75fb      	strb	r3, [r7, #23]
 800a746:	e029      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a74e:	2b02      	cmp	r3, #2
 800a750:	d120      	bne.n	800a794 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	78db      	ldrb	r3, [r3, #3]
 800a756:	f003 0303 	and.w	r3, r3, #3
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d106      	bne.n	800a76c <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	889b      	ldrh	r3, [r3, #4]
 800a762:	2b08      	cmp	r3, #8
 800a764:	d01a      	beq.n	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a766:	2303      	movs	r3, #3
 800a768:	75fb      	strb	r3, [r7, #23]
 800a76a:	e017      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	78db      	ldrb	r3, [r3, #3]
 800a770:	f003 0303 	and.w	r3, r3, #3
 800a774:	2b03      	cmp	r3, #3
 800a776:	d10a      	bne.n	800a78e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	799b      	ldrb	r3, [r3, #6]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d003      	beq.n	800a788 <USBH_ParseEPDesc+0x1ae>
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	889b      	ldrh	r3, [r3, #4]
 800a784:	2b08      	cmp	r3, #8
 800a786:	d909      	bls.n	800a79c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a788:	2303      	movs	r3, #3
 800a78a:	75fb      	strb	r3, [r7, #23]
 800a78c:	e006      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a78e:	2303      	movs	r3, #3
 800a790:	75fb      	strb	r3, [r7, #23]
 800a792:	e003      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a794:	2303      	movs	r3, #3
 800a796:	75fb      	strb	r3, [r7, #23]
 800a798:	e000      	b.n	800a79c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a79a:	bf00      	nop
  }

  return status;
 800a79c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	371c      	adds	r7, #28
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a8:	4770      	bx	lr

0800a7aa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a7aa:	b480      	push	{r7}
 800a7ac:	b087      	sub	sp, #28
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	60f8      	str	r0, [r7, #12]
 800a7b2:	60b9      	str	r1, [r7, #8]
 800a7b4:	4613      	mov	r3, r2
 800a7b6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	2b03      	cmp	r3, #3
 800a7c0:	d120      	bne.n	800a804 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	781b      	ldrb	r3, [r3, #0]
 800a7c6:	1e9a      	subs	r2, r3, #2
 800a7c8:	88fb      	ldrh	r3, [r7, #6]
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	bf28      	it	cs
 800a7ce:	4613      	movcs	r3, r2
 800a7d0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	3302      	adds	r3, #2
 800a7d6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a7d8:	2300      	movs	r3, #0
 800a7da:	82fb      	strh	r3, [r7, #22]
 800a7dc:	e00b      	b.n	800a7f6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a7de:	8afb      	ldrh	r3, [r7, #22]
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	781a      	ldrb	r2, [r3, #0]
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a7f0:	8afb      	ldrh	r3, [r7, #22]
 800a7f2:	3302      	adds	r3, #2
 800a7f4:	82fb      	strh	r3, [r7, #22]
 800a7f6:	8afa      	ldrh	r2, [r7, #22]
 800a7f8:	8abb      	ldrh	r3, [r7, #20]
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d3ef      	bcc.n	800a7de <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	2200      	movs	r2, #0
 800a802:	701a      	strb	r2, [r3, #0]
  }
}
 800a804:	bf00      	nop
 800a806:	371c      	adds	r7, #28
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	881b      	ldrh	r3, [r3, #0]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	7812      	ldrb	r2, [r2, #0]
 800a822:	4413      	add	r3, r2
 800a824:	b29a      	uxth	r2, r3
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4413      	add	r3, r2
 800a834:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a836:	68fb      	ldr	r3, [r7, #12]
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3714      	adds	r7, #20
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b086      	sub	sp, #24
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	4613      	mov	r3, r2
 800a850:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a852:	2301      	movs	r3, #1
 800a854:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	789b      	ldrb	r3, [r3, #2]
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	d002      	beq.n	800a864 <USBH_CtlReq+0x20>
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d00f      	beq.n	800a882 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a862:	e027      	b.n	800a8b4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	68ba      	ldr	r2, [r7, #8]
 800a868:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	88fa      	ldrh	r2, [r7, #6]
 800a86e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2201      	movs	r2, #1
 800a874:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2202      	movs	r2, #2
 800a87a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a87c:	2301      	movs	r3, #1
 800a87e:	75fb      	strb	r3, [r7, #23]
      break;
 800a880:	e018      	b.n	800a8b4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a882:	68f8      	ldr	r0, [r7, #12]
 800a884:	f000 f81c 	bl	800a8c0 <USBH_HandleControl>
 800a888:	4603      	mov	r3, r0
 800a88a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a88c:	7dfb      	ldrb	r3, [r7, #23]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d002      	beq.n	800a898 <USBH_CtlReq+0x54>
 800a892:	7dfb      	ldrb	r3, [r7, #23]
 800a894:	2b03      	cmp	r3, #3
 800a896:	d106      	bne.n	800a8a6 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2201      	movs	r2, #1
 800a89c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	761a      	strb	r2, [r3, #24]
      break;
 800a8a4:	e005      	b.n	800a8b2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a8a6:	7dfb      	ldrb	r3, [r7, #23]
 800a8a8:	2b02      	cmp	r3, #2
 800a8aa:	d102      	bne.n	800a8b2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	709a      	strb	r2, [r3, #2]
      break;
 800a8b2:	bf00      	nop
  }
  return status;
 800a8b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3718      	adds	r7, #24
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
	...

0800a8c0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b086      	sub	sp, #24
 800a8c4:	af02      	add	r7, sp, #8
 800a8c6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	7e1b      	ldrb	r3, [r3, #24]
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	2b0a      	cmp	r3, #10
 800a8d8:	f200 8157 	bhi.w	800ab8a <USBH_HandleControl+0x2ca>
 800a8dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e4 <USBH_HandleControl+0x24>)
 800a8de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e2:	bf00      	nop
 800a8e4:	0800a911 	.word	0x0800a911
 800a8e8:	0800a92b 	.word	0x0800a92b
 800a8ec:	0800a995 	.word	0x0800a995
 800a8f0:	0800a9bb 	.word	0x0800a9bb
 800a8f4:	0800a9f5 	.word	0x0800a9f5
 800a8f8:	0800aa1f 	.word	0x0800aa1f
 800a8fc:	0800aa71 	.word	0x0800aa71
 800a900:	0800aa93 	.word	0x0800aa93
 800a904:	0800aacf 	.word	0x0800aacf
 800a908:	0800aaf5 	.word	0x0800aaf5
 800a90c:	0800ab33 	.word	0x0800ab33
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f103 0110 	add.w	r1, r3, #16
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	795b      	ldrb	r3, [r3, #5]
 800a91a:	461a      	mov	r2, r3
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 f945 	bl	800abac <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2202      	movs	r2, #2
 800a926:	761a      	strb	r2, [r3, #24]
      break;
 800a928:	e13a      	b.n	800aba0 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	795b      	ldrb	r3, [r3, #5]
 800a92e:	4619      	mov	r1, r3
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f000 fcb5 	bl	800b2a0 <USBH_LL_GetURBState>
 800a936:	4603      	mov	r3, r0
 800a938:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a93a:	7bbb      	ldrb	r3, [r7, #14]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d11e      	bne.n	800a97e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	7c1b      	ldrb	r3, [r3, #16]
 800a944:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a948:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	8adb      	ldrh	r3, [r3, #22]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d00a      	beq.n	800a968 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a952:	7b7b      	ldrb	r3, [r7, #13]
 800a954:	2b80      	cmp	r3, #128	@ 0x80
 800a956:	d103      	bne.n	800a960 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2203      	movs	r2, #3
 800a95c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a95e:	e116      	b.n	800ab8e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2205      	movs	r2, #5
 800a964:	761a      	strb	r2, [r3, #24]
      break;
 800a966:	e112      	b.n	800ab8e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a968:	7b7b      	ldrb	r3, [r7, #13]
 800a96a:	2b80      	cmp	r3, #128	@ 0x80
 800a96c:	d103      	bne.n	800a976 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2209      	movs	r2, #9
 800a972:	761a      	strb	r2, [r3, #24]
      break;
 800a974:	e10b      	b.n	800ab8e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2207      	movs	r2, #7
 800a97a:	761a      	strb	r2, [r3, #24]
      break;
 800a97c:	e107      	b.n	800ab8e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a97e:	7bbb      	ldrb	r3, [r7, #14]
 800a980:	2b04      	cmp	r3, #4
 800a982:	d003      	beq.n	800a98c <USBH_HandleControl+0xcc>
 800a984:	7bbb      	ldrb	r3, [r7, #14]
 800a986:	2b02      	cmp	r3, #2
 800a988:	f040 8101 	bne.w	800ab8e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	220b      	movs	r2, #11
 800a990:	761a      	strb	r2, [r3, #24]
      break;
 800a992:	e0fc      	b.n	800ab8e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a99a:	b29a      	uxth	r2, r3
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6899      	ldr	r1, [r3, #8]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	899a      	ldrh	r2, [r3, #12]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	791b      	ldrb	r3, [r3, #4]
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 f93c 	bl	800ac2a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2204      	movs	r2, #4
 800a9b6:	761a      	strb	r2, [r3, #24]
      break;
 800a9b8:	e0f2      	b.n	800aba0 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	791b      	ldrb	r3, [r3, #4]
 800a9be:	4619      	mov	r1, r3
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 fc6d 	bl	800b2a0 <USBH_LL_GetURBState>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a9ca:	7bbb      	ldrb	r3, [r7, #14]
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d103      	bne.n	800a9d8 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2209      	movs	r2, #9
 800a9d4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a9d6:	e0dc      	b.n	800ab92 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a9d8:	7bbb      	ldrb	r3, [r7, #14]
 800a9da:	2b05      	cmp	r3, #5
 800a9dc:	d102      	bne.n	800a9e4 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	73fb      	strb	r3, [r7, #15]
      break;
 800a9e2:	e0d6      	b.n	800ab92 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a9e4:	7bbb      	ldrb	r3, [r7, #14]
 800a9e6:	2b04      	cmp	r3, #4
 800a9e8:	f040 80d3 	bne.w	800ab92 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	220b      	movs	r2, #11
 800a9f0:	761a      	strb	r2, [r3, #24]
      break;
 800a9f2:	e0ce      	b.n	800ab92 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6899      	ldr	r1, [r3, #8]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	899a      	ldrh	r2, [r3, #12]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	795b      	ldrb	r3, [r3, #5]
 800aa00:	2001      	movs	r0, #1
 800aa02:	9000      	str	r0, [sp, #0]
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 f8eb 	bl	800abe0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aa10:	b29a      	uxth	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2206      	movs	r2, #6
 800aa1a:	761a      	strb	r2, [r3, #24]
      break;
 800aa1c:	e0c0      	b.n	800aba0 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	795b      	ldrb	r3, [r3, #5]
 800aa22:	4619      	mov	r1, r3
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 fc3b 	bl	800b2a0 <USBH_LL_GetURBState>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aa2e:	7bbb      	ldrb	r3, [r7, #14]
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d103      	bne.n	800aa3c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2207      	movs	r2, #7
 800aa38:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800aa3a:	e0ac      	b.n	800ab96 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800aa3c:	7bbb      	ldrb	r3, [r7, #14]
 800aa3e:	2b05      	cmp	r3, #5
 800aa40:	d105      	bne.n	800aa4e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	220c      	movs	r2, #12
 800aa46:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800aa48:	2303      	movs	r3, #3
 800aa4a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa4c:	e0a3      	b.n	800ab96 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800aa4e:	7bbb      	ldrb	r3, [r7, #14]
 800aa50:	2b02      	cmp	r3, #2
 800aa52:	d103      	bne.n	800aa5c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2205      	movs	r2, #5
 800aa58:	761a      	strb	r2, [r3, #24]
      break;
 800aa5a:	e09c      	b.n	800ab96 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800aa5c:	7bbb      	ldrb	r3, [r7, #14]
 800aa5e:	2b04      	cmp	r3, #4
 800aa60:	f040 8099 	bne.w	800ab96 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	220b      	movs	r2, #11
 800aa68:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800aa6a:	2302      	movs	r3, #2
 800aa6c:	73fb      	strb	r3, [r7, #15]
      break;
 800aa6e:	e092      	b.n	800ab96 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	791b      	ldrb	r3, [r3, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	2100      	movs	r1, #0
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 f8d6 	bl	800ac2a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2208      	movs	r2, #8
 800aa8e:	761a      	strb	r2, [r3, #24]

      break;
 800aa90:	e086      	b.n	800aba0 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	791b      	ldrb	r3, [r3, #4]
 800aa96:	4619      	mov	r1, r3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fc01 	bl	800b2a0 <USBH_LL_GetURBState>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800aaa2:	7bbb      	ldrb	r3, [r7, #14]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d105      	bne.n	800aab4 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	220d      	movs	r2, #13
 800aaac:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800aaae:	2300      	movs	r3, #0
 800aab0:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800aab2:	e072      	b.n	800ab9a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800aab4:	7bbb      	ldrb	r3, [r7, #14]
 800aab6:	2b04      	cmp	r3, #4
 800aab8:	d103      	bne.n	800aac2 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	220b      	movs	r2, #11
 800aabe:	761a      	strb	r2, [r3, #24]
      break;
 800aac0:	e06b      	b.n	800ab9a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800aac2:	7bbb      	ldrb	r3, [r7, #14]
 800aac4:	2b05      	cmp	r3, #5
 800aac6:	d168      	bne.n	800ab9a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800aac8:	2303      	movs	r3, #3
 800aaca:	73fb      	strb	r3, [r7, #15]
      break;
 800aacc:	e065      	b.n	800ab9a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	795b      	ldrb	r3, [r3, #5]
 800aad2:	2201      	movs	r2, #1
 800aad4:	9200      	str	r2, [sp, #0]
 800aad6:	2200      	movs	r2, #0
 800aad8:	2100      	movs	r1, #0
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f000 f880 	bl	800abe0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800aae6:	b29a      	uxth	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	220a      	movs	r2, #10
 800aaf0:	761a      	strb	r2, [r3, #24]
      break;
 800aaf2:	e055      	b.n	800aba0 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	795b      	ldrb	r3, [r3, #5]
 800aaf8:	4619      	mov	r1, r3
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 fbd0 	bl	800b2a0 <USBH_LL_GetURBState>
 800ab00:	4603      	mov	r3, r0
 800ab02:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ab04:	7bbb      	ldrb	r3, [r7, #14]
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d105      	bne.n	800ab16 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	220d      	movs	r2, #13
 800ab12:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800ab14:	e043      	b.n	800ab9e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ab16:	7bbb      	ldrb	r3, [r7, #14]
 800ab18:	2b02      	cmp	r3, #2
 800ab1a:	d103      	bne.n	800ab24 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2209      	movs	r2, #9
 800ab20:	761a      	strb	r2, [r3, #24]
      break;
 800ab22:	e03c      	b.n	800ab9e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800ab24:	7bbb      	ldrb	r3, [r7, #14]
 800ab26:	2b04      	cmp	r3, #4
 800ab28:	d139      	bne.n	800ab9e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	220b      	movs	r2, #11
 800ab2e:	761a      	strb	r2, [r3, #24]
      break;
 800ab30:	e035      	b.n	800ab9e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	7e5b      	ldrb	r3, [r3, #25]
 800ab36:	3301      	adds	r3, #1
 800ab38:	b2da      	uxtb	r2, r3
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	765a      	strb	r2, [r3, #25]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	7e5b      	ldrb	r3, [r3, #25]
 800ab42:	2b02      	cmp	r3, #2
 800ab44:	d806      	bhi.n	800ab54 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	2201      	movs	r2, #1
 800ab4a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ab52:	e025      	b.n	800aba0 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ab5a:	2106      	movs	r1, #6
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	795b      	ldrb	r3, [r3, #5]
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 f90d 	bl	800ad8c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	791b      	ldrb	r3, [r3, #4]
 800ab76:	4619      	mov	r1, r3
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 f907 	bl	800ad8c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2200      	movs	r2, #0
 800ab82:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ab84:	2302      	movs	r3, #2
 800ab86:	73fb      	strb	r3, [r7, #15]
      break;
 800ab88:	e00a      	b.n	800aba0 <USBH_HandleControl+0x2e0>

    default:
      break;
 800ab8a:	bf00      	nop
 800ab8c:	e008      	b.n	800aba0 <USBH_HandleControl+0x2e0>
      break;
 800ab8e:	bf00      	nop
 800ab90:	e006      	b.n	800aba0 <USBH_HandleControl+0x2e0>
      break;
 800ab92:	bf00      	nop
 800ab94:	e004      	b.n	800aba0 <USBH_HandleControl+0x2e0>
      break;
 800ab96:	bf00      	nop
 800ab98:	e002      	b.n	800aba0 <USBH_HandleControl+0x2e0>
      break;
 800ab9a:	bf00      	nop
 800ab9c:	e000      	b.n	800aba0 <USBH_HandleControl+0x2e0>
      break;
 800ab9e:	bf00      	nop
  }

  return status;
 800aba0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
 800abaa:	bf00      	nop

0800abac <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b088      	sub	sp, #32
 800abb0:	af04      	add	r7, sp, #16
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	4613      	mov	r3, r2
 800abb8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800abba:	79f9      	ldrb	r1, [r7, #7]
 800abbc:	2300      	movs	r3, #0
 800abbe:	9303      	str	r3, [sp, #12]
 800abc0:	2308      	movs	r3, #8
 800abc2:	9302      	str	r3, [sp, #8]
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	9301      	str	r3, [sp, #4]
 800abc8:	2300      	movs	r3, #0
 800abca:	9300      	str	r3, [sp, #0]
 800abcc:	2300      	movs	r3, #0
 800abce:	2200      	movs	r2, #0
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f000 fb34 	bl	800b23e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800abd6:	2300      	movs	r3, #0
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3710      	adds	r7, #16
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}

0800abe0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b088      	sub	sp, #32
 800abe4:	af04      	add	r7, sp, #16
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	60b9      	str	r1, [r7, #8]
 800abea:	4611      	mov	r1, r2
 800abec:	461a      	mov	r2, r3
 800abee:	460b      	mov	r3, r1
 800abf0:	80fb      	strh	r3, [r7, #6]
 800abf2:	4613      	mov	r3, r2
 800abf4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d001      	beq.n	800ac04 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ac00:	2300      	movs	r3, #0
 800ac02:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac04:	7979      	ldrb	r1, [r7, #5]
 800ac06:	7e3b      	ldrb	r3, [r7, #24]
 800ac08:	9303      	str	r3, [sp, #12]
 800ac0a:	88fb      	ldrh	r3, [r7, #6]
 800ac0c:	9302      	str	r3, [sp, #8]
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	9301      	str	r3, [sp, #4]
 800ac12:	2301      	movs	r3, #1
 800ac14:	9300      	str	r3, [sp, #0]
 800ac16:	2300      	movs	r3, #0
 800ac18:	2200      	movs	r2, #0
 800ac1a:	68f8      	ldr	r0, [r7, #12]
 800ac1c:	f000 fb0f 	bl	800b23e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ac20:	2300      	movs	r3, #0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b088      	sub	sp, #32
 800ac2e:	af04      	add	r7, sp, #16
 800ac30:	60f8      	str	r0, [r7, #12]
 800ac32:	60b9      	str	r1, [r7, #8]
 800ac34:	4611      	mov	r1, r2
 800ac36:	461a      	mov	r2, r3
 800ac38:	460b      	mov	r3, r1
 800ac3a:	80fb      	strh	r3, [r7, #6]
 800ac3c:	4613      	mov	r3, r2
 800ac3e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac40:	7979      	ldrb	r1, [r7, #5]
 800ac42:	2300      	movs	r3, #0
 800ac44:	9303      	str	r3, [sp, #12]
 800ac46:	88fb      	ldrh	r3, [r7, #6]
 800ac48:	9302      	str	r3, [sp, #8]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	9301      	str	r3, [sp, #4]
 800ac4e:	2301      	movs	r3, #1
 800ac50:	9300      	str	r3, [sp, #0]
 800ac52:	2300      	movs	r3, #0
 800ac54:	2201      	movs	r2, #1
 800ac56:	68f8      	ldr	r0, [r7, #12]
 800ac58:	f000 faf1 	bl	800b23e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ac5c:	2300      	movs	r3, #0

}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3710      	adds	r7, #16
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b088      	sub	sp, #32
 800ac6a:	af04      	add	r7, sp, #16
 800ac6c:	60f8      	str	r0, [r7, #12]
 800ac6e:	60b9      	str	r1, [r7, #8]
 800ac70:	4611      	mov	r1, r2
 800ac72:	461a      	mov	r2, r3
 800ac74:	460b      	mov	r3, r1
 800ac76:	80fb      	strh	r3, [r7, #6]
 800ac78:	4613      	mov	r3, r2
 800ac7a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d001      	beq.n	800ac8a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ac86:	2300      	movs	r3, #0
 800ac88:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ac8a:	7979      	ldrb	r1, [r7, #5]
 800ac8c:	7e3b      	ldrb	r3, [r7, #24]
 800ac8e:	9303      	str	r3, [sp, #12]
 800ac90:	88fb      	ldrh	r3, [r7, #6]
 800ac92:	9302      	str	r3, [sp, #8]
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	9301      	str	r3, [sp, #4]
 800ac98:	2301      	movs	r3, #1
 800ac9a:	9300      	str	r3, [sp, #0]
 800ac9c:	2302      	movs	r3, #2
 800ac9e:	2200      	movs	r2, #0
 800aca0:	68f8      	ldr	r0, [r7, #12]
 800aca2:	f000 facc 	bl	800b23e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800aca6:	2300      	movs	r3, #0
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3710      	adds	r7, #16
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b088      	sub	sp, #32
 800acb4:	af04      	add	r7, sp, #16
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	4611      	mov	r1, r2
 800acbc:	461a      	mov	r2, r3
 800acbe:	460b      	mov	r3, r1
 800acc0:	80fb      	strh	r3, [r7, #6]
 800acc2:	4613      	mov	r3, r2
 800acc4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800acc6:	7979      	ldrb	r1, [r7, #5]
 800acc8:	2300      	movs	r3, #0
 800acca:	9303      	str	r3, [sp, #12]
 800accc:	88fb      	ldrh	r3, [r7, #6]
 800acce:	9302      	str	r3, [sp, #8]
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	9301      	str	r3, [sp, #4]
 800acd4:	2301      	movs	r3, #1
 800acd6:	9300      	str	r3, [sp, #0]
 800acd8:	2302      	movs	r3, #2
 800acda:	2201      	movs	r2, #1
 800acdc:	68f8      	ldr	r0, [r7, #12]
 800acde:	f000 faae 	bl	800b23e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ace2:	2300      	movs	r3, #0
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b086      	sub	sp, #24
 800acf0:	af04      	add	r7, sp, #16
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	4608      	mov	r0, r1
 800acf6:	4611      	mov	r1, r2
 800acf8:	461a      	mov	r2, r3
 800acfa:	4603      	mov	r3, r0
 800acfc:	70fb      	strb	r3, [r7, #3]
 800acfe:	460b      	mov	r3, r1
 800ad00:	70bb      	strb	r3, [r7, #2]
 800ad02:	4613      	mov	r3, r2
 800ad04:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ad06:	7878      	ldrb	r0, [r7, #1]
 800ad08:	78ba      	ldrb	r2, [r7, #2]
 800ad0a:	78f9      	ldrb	r1, [r7, #3]
 800ad0c:	8b3b      	ldrh	r3, [r7, #24]
 800ad0e:	9302      	str	r3, [sp, #8]
 800ad10:	7d3b      	ldrb	r3, [r7, #20]
 800ad12:	9301      	str	r3, [sp, #4]
 800ad14:	7c3b      	ldrb	r3, [r7, #16]
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	4603      	mov	r3, r0
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 fa53 	bl	800b1c6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b082      	sub	sp, #8
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	460b      	mov	r3, r1
 800ad34:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ad36:	78fb      	ldrb	r3, [r7, #3]
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 fa72 	bl	800b224 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ad40:	2300      	movs	r3, #0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3708      	adds	r7, #8
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b084      	sub	sp, #16
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
 800ad52:	460b      	mov	r3, r1
 800ad54:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 f836 	bl	800adc8 <USBH_GetFreePipe>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ad60:	89fb      	ldrh	r3, [r7, #14]
 800ad62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d00a      	beq.n	800ad80 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ad6a:	78fa      	ldrb	r2, [r7, #3]
 800ad6c:	89fb      	ldrh	r3, [r7, #14]
 800ad6e:	f003 030f 	and.w	r3, r3, #15
 800ad72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad76:	6879      	ldr	r1, [r7, #4]
 800ad78:	33e0      	adds	r3, #224	@ 0xe0
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	440b      	add	r3, r1
 800ad7e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ad80:	89fb      	ldrh	r3, [r7, #14]
 800ad82:	b2db      	uxtb	r3, r3
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3710      	adds	r7, #16
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b083      	sub	sp, #12
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	460b      	mov	r3, r1
 800ad96:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800ad98:	78fb      	ldrb	r3, [r7, #3]
 800ad9a:	2b0f      	cmp	r3, #15
 800ad9c:	d80d      	bhi.n	800adba <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ad9e:	78fb      	ldrb	r3, [r7, #3]
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	33e0      	adds	r3, #224	@ 0xe0
 800ada4:	009b      	lsls	r3, r3, #2
 800ada6:	4413      	add	r3, r2
 800ada8:	685a      	ldr	r2, [r3, #4]
 800adaa:	78fb      	ldrb	r3, [r7, #3]
 800adac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800adb0:	6879      	ldr	r1, [r7, #4]
 800adb2:	33e0      	adds	r3, #224	@ 0xe0
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	440b      	add	r3, r1
 800adb8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	370c      	adds	r7, #12
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr

0800adc8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800adc8:	b480      	push	{r7}
 800adca:	b085      	sub	sp, #20
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800add0:	2300      	movs	r3, #0
 800add2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800add4:	2300      	movs	r3, #0
 800add6:	73fb      	strb	r3, [r7, #15]
 800add8:	e00f      	b.n	800adfa <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800adda:	7bfb      	ldrb	r3, [r7, #15]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	33e0      	adds	r3, #224	@ 0xe0
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	4413      	add	r3, r2
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800adea:	2b00      	cmp	r3, #0
 800adec:	d102      	bne.n	800adf4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800adee:	7bfb      	ldrb	r3, [r7, #15]
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	e007      	b.n	800ae04 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800adf4:	7bfb      	ldrb	r3, [r7, #15]
 800adf6:	3301      	adds	r3, #1
 800adf8:	73fb      	strb	r3, [r7, #15]
 800adfa:	7bfb      	ldrb	r3, [r7, #15]
 800adfc:	2b0f      	cmp	r3, #15
 800adfe:	d9ec      	bls.n	800adda <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ae00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ae14:	2201      	movs	r2, #1
 800ae16:	490e      	ldr	r1, [pc, #56]	@ (800ae50 <MX_USB_HOST_Init+0x40>)
 800ae18:	480e      	ldr	r0, [pc, #56]	@ (800ae54 <MX_USB_HOST_Init+0x44>)
 800ae1a:	f7fe fb0f 	bl	800943c <USBH_Init>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d001      	beq.n	800ae28 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ae24:	f7f6 fb0c 	bl	8001440 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800ae28:	490b      	ldr	r1, [pc, #44]	@ (800ae58 <MX_USB_HOST_Init+0x48>)
 800ae2a:	480a      	ldr	r0, [pc, #40]	@ (800ae54 <MX_USB_HOST_Init+0x44>)
 800ae2c:	f7fe fbb1 	bl	8009592 <USBH_RegisterClass>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d001      	beq.n	800ae3a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ae36:	f7f6 fb03 	bl	8001440 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ae3a:	4806      	ldr	r0, [pc, #24]	@ (800ae54 <MX_USB_HOST_Init+0x44>)
 800ae3c:	f7fe fc35 	bl	80096aa <USBH_Start>
 800ae40:	4603      	mov	r3, r0
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d001      	beq.n	800ae4a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ae46:	f7f6 fafb 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ae4a:	bf00      	nop
 800ae4c:	bd80      	pop	{r7, pc}
 800ae4e:	bf00      	nop
 800ae50:	0800ae71 	.word	0x0800ae71
 800ae54:	20000820 	.word	0x20000820
 800ae58:	20000638 	.word	0x20000638

0800ae5c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ae60:	4802      	ldr	r0, [pc, #8]	@ (800ae6c <MX_USB_HOST_Process+0x10>)
 800ae62:	f7fe fc33 	bl	80096cc <USBH_Process>
}
 800ae66:	bf00      	nop
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	20000820 	.word	0x20000820

0800ae70 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	460b      	mov	r3, r1
 800ae7a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ae7c:	78fb      	ldrb	r3, [r7, #3]
 800ae7e:	3b01      	subs	r3, #1
 800ae80:	2b04      	cmp	r3, #4
 800ae82:	d819      	bhi.n	800aeb8 <USBH_UserProcess+0x48>
 800ae84:	a201      	add	r2, pc, #4	@ (adr r2, 800ae8c <USBH_UserProcess+0x1c>)
 800ae86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae8a:	bf00      	nop
 800ae8c:	0800aeb9 	.word	0x0800aeb9
 800ae90:	0800aea9 	.word	0x0800aea9
 800ae94:	0800aeb9 	.word	0x0800aeb9
 800ae98:	0800aeb1 	.word	0x0800aeb1
 800ae9c:	0800aea1 	.word	0x0800aea1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800aea0:	4b09      	ldr	r3, [pc, #36]	@ (800aec8 <USBH_UserProcess+0x58>)
 800aea2:	2203      	movs	r2, #3
 800aea4:	701a      	strb	r2, [r3, #0]
  break;
 800aea6:	e008      	b.n	800aeba <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800aea8:	4b07      	ldr	r3, [pc, #28]	@ (800aec8 <USBH_UserProcess+0x58>)
 800aeaa:	2202      	movs	r2, #2
 800aeac:	701a      	strb	r2, [r3, #0]
  break;
 800aeae:	e004      	b.n	800aeba <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800aeb0:	4b05      	ldr	r3, [pc, #20]	@ (800aec8 <USBH_UserProcess+0x58>)
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	701a      	strb	r2, [r3, #0]
  break;
 800aeb6:	e000      	b.n	800aeba <USBH_UserProcess+0x4a>

  default:
  break;
 800aeb8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800aeba:	bf00      	nop
 800aebc:	370c      	adds	r7, #12
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop
 800aec8:	20000bf8 	.word	0x20000bf8

0800aecc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b08a      	sub	sp, #40	@ 0x28
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aed4:	f107 0314 	add.w	r3, r7, #20
 800aed8:	2200      	movs	r2, #0
 800aeda:	601a      	str	r2, [r3, #0]
 800aedc:	605a      	str	r2, [r3, #4]
 800aede:	609a      	str	r2, [r3, #8]
 800aee0:	60da      	str	r2, [r3, #12]
 800aee2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aeec:	d147      	bne.n	800af7e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aeee:	2300      	movs	r3, #0
 800aef0:	613b      	str	r3, [r7, #16]
 800aef2:	4b25      	ldr	r3, [pc, #148]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800aef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aef6:	4a24      	ldr	r2, [pc, #144]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800aef8:	f043 0301 	orr.w	r3, r3, #1
 800aefc:	6313      	str	r3, [r2, #48]	@ 0x30
 800aefe:	4b22      	ldr	r3, [pc, #136]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800af00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af02:	f003 0301 	and.w	r3, r3, #1
 800af06:	613b      	str	r3, [r7, #16]
 800af08:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800af0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800af0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800af10:	2300      	movs	r3, #0
 800af12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af14:	2300      	movs	r3, #0
 800af16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800af18:	f107 0314 	add.w	r3, r7, #20
 800af1c:	4619      	mov	r1, r3
 800af1e:	481b      	ldr	r0, [pc, #108]	@ (800af8c <HAL_HCD_MspInit+0xc0>)
 800af20:	f7f8 f968 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800af24:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800af28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af2a:	2302      	movs	r3, #2
 800af2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af2e:	2300      	movs	r3, #0
 800af30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af32:	2300      	movs	r3, #0
 800af34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800af36:	230a      	movs	r3, #10
 800af38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af3a:	f107 0314 	add.w	r3, r7, #20
 800af3e:	4619      	mov	r1, r3
 800af40:	4812      	ldr	r0, [pc, #72]	@ (800af8c <HAL_HCD_MspInit+0xc0>)
 800af42:	f7f8 f957 	bl	80031f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800af46:	4b10      	ldr	r3, [pc, #64]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800af48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af4a:	4a0f      	ldr	r2, [pc, #60]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800af4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af50:	6353      	str	r3, [r2, #52]	@ 0x34
 800af52:	2300      	movs	r3, #0
 800af54:	60fb      	str	r3, [r7, #12]
 800af56:	4b0c      	ldr	r3, [pc, #48]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800af58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af5a:	4a0b      	ldr	r2, [pc, #44]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800af5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800af60:	6453      	str	r3, [r2, #68]	@ 0x44
 800af62:	4b09      	ldr	r3, [pc, #36]	@ (800af88 <HAL_HCD_MspInit+0xbc>)
 800af64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af6a:	60fb      	str	r3, [r7, #12]
 800af6c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800af6e:	2200      	movs	r2, #0
 800af70:	2100      	movs	r1, #0
 800af72:	2043      	movs	r0, #67	@ 0x43
 800af74:	f7f8 f907 	bl	8003186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800af78:	2043      	movs	r0, #67	@ 0x43
 800af7a:	f7f8 f920 	bl	80031be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800af7e:	bf00      	nop
 800af80:	3728      	adds	r7, #40	@ 0x28
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	40023800 	.word	0x40023800
 800af8c:	40020000 	.word	0x40020000

0800af90 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fe ff6d 	bl	8009e7e <USBH_LL_IncTimer>
}
 800afa4:	bf00      	nop
 800afa6:	3708      	adds	r7, #8
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fe ffa9 	bl	8009f12 <USBH_LL_Connect>
}
 800afc0:	bf00      	nop
 800afc2:	3708      	adds	r7, #8
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}

0800afc8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800afd6:	4618      	mov	r0, r3
 800afd8:	f7fe ffb2 	bl	8009f40 <USBH_LL_Disconnect>
}
 800afdc:	bf00      	nop
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}

0800afe4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b083      	sub	sp, #12
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	460b      	mov	r3, r1
 800afee:	70fb      	strb	r3, [r7, #3]
 800aff0:	4613      	mov	r3, r2
 800aff2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800aff4:	bf00      	nop
 800aff6:	370c      	adds	r7, #12
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b082      	sub	sp, #8
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b00e:	4618      	mov	r0, r3
 800b010:	f7fe ff5f 	bl	8009ed2 <USBH_LL_PortEnabled>
}
 800b014:	bf00      	nop
 800b016:	3708      	adds	r7, #8
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}

0800b01c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe ff5f 	bl	8009eee <USBH_LL_PortDisabled>
}
 800b030:	bf00      	nop
 800b032:	3708      	adds	r7, #8
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b046:	2b01      	cmp	r3, #1
 800b048:	d12a      	bne.n	800b0a0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b04a:	4a18      	ldr	r2, [pc, #96]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	4a15      	ldr	r2, [pc, #84]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b056:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b05a:	4b14      	ldr	r3, [pc, #80]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b05c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b060:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b062:	4b12      	ldr	r3, [pc, #72]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b064:	2208      	movs	r2, #8
 800b066:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b068:	4b10      	ldr	r3, [pc, #64]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b06a:	2201      	movs	r2, #1
 800b06c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b06e:	4b0f      	ldr	r3, [pc, #60]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b070:	2200      	movs	r2, #0
 800b072:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b074:	4b0d      	ldr	r3, [pc, #52]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b076:	2202      	movs	r2, #2
 800b078:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b07a:	4b0c      	ldr	r3, [pc, #48]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b07c:	2200      	movs	r2, #0
 800b07e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b080:	480a      	ldr	r0, [pc, #40]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b082:	f7f8 fa9d 	bl	80035c0 <HAL_HCD_Init>
 800b086:	4603      	mov	r3, r0
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d001      	beq.n	800b090 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b08c:	f7f6 f9d8 	bl	8001440 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b090:	4806      	ldr	r0, [pc, #24]	@ (800b0ac <USBH_LL_Init+0x74>)
 800b092:	f7f8 fedb 	bl	8003e4c <HAL_HCD_GetCurrentFrame>
 800b096:	4603      	mov	r3, r0
 800b098:	4619      	mov	r1, r3
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f7fe fee0 	bl	8009e60 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b0a0:	2300      	movs	r3, #0
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	20000bfc 	.word	0x20000bfc

0800b0b0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b084      	sub	sp, #16
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f7f8 fe48 	bl	8003d5c <HAL_HCD_Start>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b0d0:	7bfb      	ldrb	r3, [r7, #15]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f000 f94c 	bl	800b370 <USBH_Get_USB_Status>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3710      	adds	r7, #16
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}

0800b0e6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b0e6:	b580      	push	{r7, lr}
 800b0e8:	b084      	sub	sp, #16
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7f8 fe50 	bl	8003da2 <HAL_HCD_Stop>
 800b102:	4603      	mov	r3, r0
 800b104:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b106:	7bfb      	ldrb	r3, [r7, #15]
 800b108:	4618      	mov	r0, r3
 800b10a:	f000 f931 	bl	800b370 <USBH_Get_USB_Status>
 800b10e:	4603      	mov	r3, r0
 800b110:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b112:	7bbb      	ldrb	r3, [r7, #14]
}
 800b114:	4618      	mov	r0, r3
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b124:	2301      	movs	r3, #1
 800b126:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b12e:	4618      	mov	r0, r3
 800b130:	f7f8 fe9a 	bl	8003e68 <HAL_HCD_GetCurrentSpeed>
 800b134:	4603      	mov	r3, r0
 800b136:	2b02      	cmp	r3, #2
 800b138:	d00c      	beq.n	800b154 <USBH_LL_GetSpeed+0x38>
 800b13a:	2b02      	cmp	r3, #2
 800b13c:	d80d      	bhi.n	800b15a <USBH_LL_GetSpeed+0x3e>
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d002      	beq.n	800b148 <USBH_LL_GetSpeed+0x2c>
 800b142:	2b01      	cmp	r3, #1
 800b144:	d003      	beq.n	800b14e <USBH_LL_GetSpeed+0x32>
 800b146:	e008      	b.n	800b15a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b148:	2300      	movs	r3, #0
 800b14a:	73fb      	strb	r3, [r7, #15]
    break;
 800b14c:	e008      	b.n	800b160 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b14e:	2301      	movs	r3, #1
 800b150:	73fb      	strb	r3, [r7, #15]
    break;
 800b152:	e005      	b.n	800b160 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b154:	2302      	movs	r3, #2
 800b156:	73fb      	strb	r3, [r7, #15]
    break;
 800b158:	e002      	b.n	800b160 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b15a:	2301      	movs	r3, #1
 800b15c:	73fb      	strb	r3, [r7, #15]
    break;
 800b15e:	bf00      	nop
  }
  return  speed;
 800b160:	7bfb      	ldrb	r3, [r7, #15]
}
 800b162:	4618      	mov	r0, r3
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}

0800b16a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b16a:	b580      	push	{r7, lr}
 800b16c:	b084      	sub	sp, #16
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b172:	2300      	movs	r3, #0
 800b174:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b176:	2300      	movs	r3, #0
 800b178:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b180:	4618      	mov	r0, r3
 800b182:	f7f8 fe2b 	bl	8003ddc <HAL_HCD_ResetPort>
 800b186:	4603      	mov	r3, r0
 800b188:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b18a:	7bfb      	ldrb	r3, [r7, #15]
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 f8ef 	bl	800b370 <USBH_Get_USB_Status>
 800b192:	4603      	mov	r3, r0
 800b194:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b196:	7bbb      	ldrb	r3, [r7, #14]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b082      	sub	sp, #8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b1b2:	78fa      	ldrb	r2, [r7, #3]
 800b1b4:	4611      	mov	r1, r2
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7f8 fe33 	bl	8003e22 <HAL_HCD_HC_GetXferCount>
 800b1bc:	4603      	mov	r3, r0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800b1c6:	b590      	push	{r4, r7, lr}
 800b1c8:	b089      	sub	sp, #36	@ 0x24
 800b1ca:	af04      	add	r7, sp, #16
 800b1cc:	6078      	str	r0, [r7, #4]
 800b1ce:	4608      	mov	r0, r1
 800b1d0:	4611      	mov	r1, r2
 800b1d2:	461a      	mov	r2, r3
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	70fb      	strb	r3, [r7, #3]
 800b1d8:	460b      	mov	r3, r1
 800b1da:	70bb      	strb	r3, [r7, #2]
 800b1dc:	4613      	mov	r3, r2
 800b1de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b1ee:	787c      	ldrb	r4, [r7, #1]
 800b1f0:	78ba      	ldrb	r2, [r7, #2]
 800b1f2:	78f9      	ldrb	r1, [r7, #3]
 800b1f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b1f6:	9302      	str	r3, [sp, #8]
 800b1f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b1fc:	9301      	str	r3, [sp, #4]
 800b1fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b202:	9300      	str	r3, [sp, #0]
 800b204:	4623      	mov	r3, r4
 800b206:	f7f8 fa42 	bl	800368e <HAL_HCD_HC_Init>
 800b20a:	4603      	mov	r3, r0
 800b20c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
 800b210:	4618      	mov	r0, r3
 800b212:	f000 f8ad 	bl	800b370 <USBH_Get_USB_Status>
 800b216:	4603      	mov	r3, r0
 800b218:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b21a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3714      	adds	r7, #20
 800b220:	46bd      	mov	sp, r7
 800b222:	bd90      	pop	{r4, r7, pc}

0800b224 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	460b      	mov	r3, r1
 800b22e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800b230:	2300      	movs	r3, #0
}
 800b232:	4618      	mov	r0, r3
 800b234:	370c      	adds	r7, #12
 800b236:	46bd      	mov	sp, r7
 800b238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23c:	4770      	bx	lr

0800b23e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b23e:	b590      	push	{r4, r7, lr}
 800b240:	b089      	sub	sp, #36	@ 0x24
 800b242:	af04      	add	r7, sp, #16
 800b244:	6078      	str	r0, [r7, #4]
 800b246:	4608      	mov	r0, r1
 800b248:	4611      	mov	r1, r2
 800b24a:	461a      	mov	r2, r3
 800b24c:	4603      	mov	r3, r0
 800b24e:	70fb      	strb	r3, [r7, #3]
 800b250:	460b      	mov	r3, r1
 800b252:	70bb      	strb	r3, [r7, #2]
 800b254:	4613      	mov	r3, r2
 800b256:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b258:	2300      	movs	r3, #0
 800b25a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b25c:	2300      	movs	r3, #0
 800b25e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b266:	787c      	ldrb	r4, [r7, #1]
 800b268:	78ba      	ldrb	r2, [r7, #2]
 800b26a:	78f9      	ldrb	r1, [r7, #3]
 800b26c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b270:	9303      	str	r3, [sp, #12]
 800b272:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b274:	9302      	str	r3, [sp, #8]
 800b276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b278:	9301      	str	r3, [sp, #4]
 800b27a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b27e:	9300      	str	r3, [sp, #0]
 800b280:	4623      	mov	r3, r4
 800b282:	f7f8 fabd 	bl	8003800 <HAL_HCD_HC_SubmitRequest>
 800b286:	4603      	mov	r3, r0
 800b288:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b28a:	7bfb      	ldrb	r3, [r7, #15]
 800b28c:	4618      	mov	r0, r3
 800b28e:	f000 f86f 	bl	800b370 <USBH_Get_USB_Status>
 800b292:	4603      	mov	r3, r0
 800b294:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b296:	7bbb      	ldrb	r3, [r7, #14]
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3714      	adds	r7, #20
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd90      	pop	{r4, r7, pc}

0800b2a0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b082      	sub	sp, #8
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b2b2:	78fa      	ldrb	r2, [r7, #3]
 800b2b4:	4611      	mov	r1, r2
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f7f8 fd9e 	bl	8003df8 <HAL_HCD_HC_GetURBState>
 800b2bc:	4603      	mov	r3, r0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b2c6:	b580      	push	{r7, lr}
 800b2c8:	b082      	sub	sp, #8
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
 800b2ce:	460b      	mov	r3, r1
 800b2d0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d103      	bne.n	800b2e4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b2dc:	78fb      	ldrb	r3, [r7, #3]
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f000 f872 	bl	800b3c8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b2e4:	20c8      	movs	r0, #200	@ 0xc8
 800b2e6:	f7f7 fd53 	bl	8002d90 <HAL_Delay>
  return USBH_OK;
 800b2ea:	2300      	movs	r3, #0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b085      	sub	sp, #20
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	460b      	mov	r3, r1
 800b2fe:	70fb      	strb	r3, [r7, #3]
 800b300:	4613      	mov	r3, r2
 800b302:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b30a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b30c:	78fa      	ldrb	r2, [r7, #3]
 800b30e:	68f9      	ldr	r1, [r7, #12]
 800b310:	4613      	mov	r3, r2
 800b312:	011b      	lsls	r3, r3, #4
 800b314:	1a9b      	subs	r3, r3, r2
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	440b      	add	r3, r1
 800b31a:	3317      	adds	r3, #23
 800b31c:	781b      	ldrb	r3, [r3, #0]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d00a      	beq.n	800b338 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b322:	78fa      	ldrb	r2, [r7, #3]
 800b324:	68f9      	ldr	r1, [r7, #12]
 800b326:	4613      	mov	r3, r2
 800b328:	011b      	lsls	r3, r3, #4
 800b32a:	1a9b      	subs	r3, r3, r2
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	440b      	add	r3, r1
 800b330:	333c      	adds	r3, #60	@ 0x3c
 800b332:	78ba      	ldrb	r2, [r7, #2]
 800b334:	701a      	strb	r2, [r3, #0]
 800b336:	e009      	b.n	800b34c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b338:	78fa      	ldrb	r2, [r7, #3]
 800b33a:	68f9      	ldr	r1, [r7, #12]
 800b33c:	4613      	mov	r3, r2
 800b33e:	011b      	lsls	r3, r3, #4
 800b340:	1a9b      	subs	r3, r3, r2
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	440b      	add	r3, r1
 800b346:	333d      	adds	r3, #61	@ 0x3d
 800b348:	78ba      	ldrb	r2, [r7, #2]
 800b34a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b34c:	2300      	movs	r3, #0
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3714      	adds	r7, #20
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr

0800b35a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b082      	sub	sp, #8
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7f7 fd14 	bl	8002d90 <HAL_Delay>
}
 800b368:	bf00      	nop
 800b36a:	3708      	adds	r7, #8
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b370:	b480      	push	{r7}
 800b372:	b085      	sub	sp, #20
 800b374:	af00      	add	r7, sp, #0
 800b376:	4603      	mov	r3, r0
 800b378:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b37a:	2300      	movs	r3, #0
 800b37c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b37e:	79fb      	ldrb	r3, [r7, #7]
 800b380:	2b03      	cmp	r3, #3
 800b382:	d817      	bhi.n	800b3b4 <USBH_Get_USB_Status+0x44>
 800b384:	a201      	add	r2, pc, #4	@ (adr r2, 800b38c <USBH_Get_USB_Status+0x1c>)
 800b386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b38a:	bf00      	nop
 800b38c:	0800b39d 	.word	0x0800b39d
 800b390:	0800b3a3 	.word	0x0800b3a3
 800b394:	0800b3a9 	.word	0x0800b3a9
 800b398:	0800b3af 	.word	0x0800b3af
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b39c:	2300      	movs	r3, #0
 800b39e:	73fb      	strb	r3, [r7, #15]
    break;
 800b3a0:	e00b      	b.n	800b3ba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b3a2:	2302      	movs	r3, #2
 800b3a4:	73fb      	strb	r3, [r7, #15]
    break;
 800b3a6:	e008      	b.n	800b3ba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b3ac:	e005      	b.n	800b3ba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b3ae:	2302      	movs	r3, #2
 800b3b0:	73fb      	strb	r3, [r7, #15]
    break;
 800b3b2:	e002      	b.n	800b3ba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b3b4:	2302      	movs	r3, #2
 800b3b6:	73fb      	strb	r3, [r7, #15]
    break;
 800b3b8:	bf00      	nop
  }
  return usb_status;
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3714      	adds	r7, #20
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b3d2:	79fb      	ldrb	r3, [r7, #7]
 800b3d4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b3d6:	79fb      	ldrb	r3, [r7, #7]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d102      	bne.n	800b3e2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	73fb      	strb	r3, [r7, #15]
 800b3e0:	e001      	b.n	800b3e6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b3e6:	7bfb      	ldrb	r3, [r7, #15]
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	2101      	movs	r1, #1
 800b3ec:	4803      	ldr	r0, [pc, #12]	@ (800b3fc <MX_DriverVbusFS+0x34>)
 800b3ee:	f7f8 f8b5 	bl	800355c <HAL_GPIO_WritePin>
}
 800b3f2:	bf00      	nop
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	40020800 	.word	0x40020800

0800b400 <malloc>:
 800b400:	4b02      	ldr	r3, [pc, #8]	@ (800b40c <malloc+0xc>)
 800b402:	4601      	mov	r1, r0
 800b404:	6818      	ldr	r0, [r3, #0]
 800b406:	f000 b82d 	b.w	800b464 <_malloc_r>
 800b40a:	bf00      	nop
 800b40c:	20000658 	.word	0x20000658

0800b410 <free>:
 800b410:	4b02      	ldr	r3, [pc, #8]	@ (800b41c <free+0xc>)
 800b412:	4601      	mov	r1, r0
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	f000 b8f5 	b.w	800b604 <_free_r>
 800b41a:	bf00      	nop
 800b41c:	20000658 	.word	0x20000658

0800b420 <sbrk_aligned>:
 800b420:	b570      	push	{r4, r5, r6, lr}
 800b422:	4e0f      	ldr	r6, [pc, #60]	@ (800b460 <sbrk_aligned+0x40>)
 800b424:	460c      	mov	r4, r1
 800b426:	6831      	ldr	r1, [r6, #0]
 800b428:	4605      	mov	r5, r0
 800b42a:	b911      	cbnz	r1, 800b432 <sbrk_aligned+0x12>
 800b42c:	f000 f8ae 	bl	800b58c <_sbrk_r>
 800b430:	6030      	str	r0, [r6, #0]
 800b432:	4621      	mov	r1, r4
 800b434:	4628      	mov	r0, r5
 800b436:	f000 f8a9 	bl	800b58c <_sbrk_r>
 800b43a:	1c43      	adds	r3, r0, #1
 800b43c:	d103      	bne.n	800b446 <sbrk_aligned+0x26>
 800b43e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b442:	4620      	mov	r0, r4
 800b444:	bd70      	pop	{r4, r5, r6, pc}
 800b446:	1cc4      	adds	r4, r0, #3
 800b448:	f024 0403 	bic.w	r4, r4, #3
 800b44c:	42a0      	cmp	r0, r4
 800b44e:	d0f8      	beq.n	800b442 <sbrk_aligned+0x22>
 800b450:	1a21      	subs	r1, r4, r0
 800b452:	4628      	mov	r0, r5
 800b454:	f000 f89a 	bl	800b58c <_sbrk_r>
 800b458:	3001      	adds	r0, #1
 800b45a:	d1f2      	bne.n	800b442 <sbrk_aligned+0x22>
 800b45c:	e7ef      	b.n	800b43e <sbrk_aligned+0x1e>
 800b45e:	bf00      	nop
 800b460:	20000fdc 	.word	0x20000fdc

0800b464 <_malloc_r>:
 800b464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b468:	1ccd      	adds	r5, r1, #3
 800b46a:	f025 0503 	bic.w	r5, r5, #3
 800b46e:	3508      	adds	r5, #8
 800b470:	2d0c      	cmp	r5, #12
 800b472:	bf38      	it	cc
 800b474:	250c      	movcc	r5, #12
 800b476:	2d00      	cmp	r5, #0
 800b478:	4606      	mov	r6, r0
 800b47a:	db01      	blt.n	800b480 <_malloc_r+0x1c>
 800b47c:	42a9      	cmp	r1, r5
 800b47e:	d904      	bls.n	800b48a <_malloc_r+0x26>
 800b480:	230c      	movs	r3, #12
 800b482:	6033      	str	r3, [r6, #0]
 800b484:	2000      	movs	r0, #0
 800b486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b48a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b560 <_malloc_r+0xfc>
 800b48e:	f000 f869 	bl	800b564 <__malloc_lock>
 800b492:	f8d8 3000 	ldr.w	r3, [r8]
 800b496:	461c      	mov	r4, r3
 800b498:	bb44      	cbnz	r4, 800b4ec <_malloc_r+0x88>
 800b49a:	4629      	mov	r1, r5
 800b49c:	4630      	mov	r0, r6
 800b49e:	f7ff ffbf 	bl	800b420 <sbrk_aligned>
 800b4a2:	1c43      	adds	r3, r0, #1
 800b4a4:	4604      	mov	r4, r0
 800b4a6:	d158      	bne.n	800b55a <_malloc_r+0xf6>
 800b4a8:	f8d8 4000 	ldr.w	r4, [r8]
 800b4ac:	4627      	mov	r7, r4
 800b4ae:	2f00      	cmp	r7, #0
 800b4b0:	d143      	bne.n	800b53a <_malloc_r+0xd6>
 800b4b2:	2c00      	cmp	r4, #0
 800b4b4:	d04b      	beq.n	800b54e <_malloc_r+0xea>
 800b4b6:	6823      	ldr	r3, [r4, #0]
 800b4b8:	4639      	mov	r1, r7
 800b4ba:	4630      	mov	r0, r6
 800b4bc:	eb04 0903 	add.w	r9, r4, r3
 800b4c0:	f000 f864 	bl	800b58c <_sbrk_r>
 800b4c4:	4581      	cmp	r9, r0
 800b4c6:	d142      	bne.n	800b54e <_malloc_r+0xea>
 800b4c8:	6821      	ldr	r1, [r4, #0]
 800b4ca:	1a6d      	subs	r5, r5, r1
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f7ff ffa6 	bl	800b420 <sbrk_aligned>
 800b4d4:	3001      	adds	r0, #1
 800b4d6:	d03a      	beq.n	800b54e <_malloc_r+0xea>
 800b4d8:	6823      	ldr	r3, [r4, #0]
 800b4da:	442b      	add	r3, r5
 800b4dc:	6023      	str	r3, [r4, #0]
 800b4de:	f8d8 3000 	ldr.w	r3, [r8]
 800b4e2:	685a      	ldr	r2, [r3, #4]
 800b4e4:	bb62      	cbnz	r2, 800b540 <_malloc_r+0xdc>
 800b4e6:	f8c8 7000 	str.w	r7, [r8]
 800b4ea:	e00f      	b.n	800b50c <_malloc_r+0xa8>
 800b4ec:	6822      	ldr	r2, [r4, #0]
 800b4ee:	1b52      	subs	r2, r2, r5
 800b4f0:	d420      	bmi.n	800b534 <_malloc_r+0xd0>
 800b4f2:	2a0b      	cmp	r2, #11
 800b4f4:	d917      	bls.n	800b526 <_malloc_r+0xc2>
 800b4f6:	1961      	adds	r1, r4, r5
 800b4f8:	42a3      	cmp	r3, r4
 800b4fa:	6025      	str	r5, [r4, #0]
 800b4fc:	bf18      	it	ne
 800b4fe:	6059      	strne	r1, [r3, #4]
 800b500:	6863      	ldr	r3, [r4, #4]
 800b502:	bf08      	it	eq
 800b504:	f8c8 1000 	streq.w	r1, [r8]
 800b508:	5162      	str	r2, [r4, r5]
 800b50a:	604b      	str	r3, [r1, #4]
 800b50c:	4630      	mov	r0, r6
 800b50e:	f000 f82f 	bl	800b570 <__malloc_unlock>
 800b512:	f104 000b 	add.w	r0, r4, #11
 800b516:	1d23      	adds	r3, r4, #4
 800b518:	f020 0007 	bic.w	r0, r0, #7
 800b51c:	1ac2      	subs	r2, r0, r3
 800b51e:	bf1c      	itt	ne
 800b520:	1a1b      	subne	r3, r3, r0
 800b522:	50a3      	strne	r3, [r4, r2]
 800b524:	e7af      	b.n	800b486 <_malloc_r+0x22>
 800b526:	6862      	ldr	r2, [r4, #4]
 800b528:	42a3      	cmp	r3, r4
 800b52a:	bf0c      	ite	eq
 800b52c:	f8c8 2000 	streq.w	r2, [r8]
 800b530:	605a      	strne	r2, [r3, #4]
 800b532:	e7eb      	b.n	800b50c <_malloc_r+0xa8>
 800b534:	4623      	mov	r3, r4
 800b536:	6864      	ldr	r4, [r4, #4]
 800b538:	e7ae      	b.n	800b498 <_malloc_r+0x34>
 800b53a:	463c      	mov	r4, r7
 800b53c:	687f      	ldr	r7, [r7, #4]
 800b53e:	e7b6      	b.n	800b4ae <_malloc_r+0x4a>
 800b540:	461a      	mov	r2, r3
 800b542:	685b      	ldr	r3, [r3, #4]
 800b544:	42a3      	cmp	r3, r4
 800b546:	d1fb      	bne.n	800b540 <_malloc_r+0xdc>
 800b548:	2300      	movs	r3, #0
 800b54a:	6053      	str	r3, [r2, #4]
 800b54c:	e7de      	b.n	800b50c <_malloc_r+0xa8>
 800b54e:	230c      	movs	r3, #12
 800b550:	6033      	str	r3, [r6, #0]
 800b552:	4630      	mov	r0, r6
 800b554:	f000 f80c 	bl	800b570 <__malloc_unlock>
 800b558:	e794      	b.n	800b484 <_malloc_r+0x20>
 800b55a:	6005      	str	r5, [r0, #0]
 800b55c:	e7d6      	b.n	800b50c <_malloc_r+0xa8>
 800b55e:	bf00      	nop
 800b560:	20000fe0 	.word	0x20000fe0

0800b564 <__malloc_lock>:
 800b564:	4801      	ldr	r0, [pc, #4]	@ (800b56c <__malloc_lock+0x8>)
 800b566:	f000 b84b 	b.w	800b600 <__retarget_lock_acquire_recursive>
 800b56a:	bf00      	nop
 800b56c:	2000111c 	.word	0x2000111c

0800b570 <__malloc_unlock>:
 800b570:	4801      	ldr	r0, [pc, #4]	@ (800b578 <__malloc_unlock+0x8>)
 800b572:	f000 b846 	b.w	800b602 <__retarget_lock_release_recursive>
 800b576:	bf00      	nop
 800b578:	2000111c 	.word	0x2000111c

0800b57c <memset>:
 800b57c:	4402      	add	r2, r0
 800b57e:	4603      	mov	r3, r0
 800b580:	4293      	cmp	r3, r2
 800b582:	d100      	bne.n	800b586 <memset+0xa>
 800b584:	4770      	bx	lr
 800b586:	f803 1b01 	strb.w	r1, [r3], #1
 800b58a:	e7f9      	b.n	800b580 <memset+0x4>

0800b58c <_sbrk_r>:
 800b58c:	b538      	push	{r3, r4, r5, lr}
 800b58e:	4d06      	ldr	r5, [pc, #24]	@ (800b5a8 <_sbrk_r+0x1c>)
 800b590:	2300      	movs	r3, #0
 800b592:	4604      	mov	r4, r0
 800b594:	4608      	mov	r0, r1
 800b596:	602b      	str	r3, [r5, #0]
 800b598:	f7f6 f8aa 	bl	80016f0 <_sbrk>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d102      	bne.n	800b5a6 <_sbrk_r+0x1a>
 800b5a0:	682b      	ldr	r3, [r5, #0]
 800b5a2:	b103      	cbz	r3, 800b5a6 <_sbrk_r+0x1a>
 800b5a4:	6023      	str	r3, [r4, #0]
 800b5a6:	bd38      	pop	{r3, r4, r5, pc}
 800b5a8:	20001120 	.word	0x20001120

0800b5ac <__errno>:
 800b5ac:	4b01      	ldr	r3, [pc, #4]	@ (800b5b4 <__errno+0x8>)
 800b5ae:	6818      	ldr	r0, [r3, #0]
 800b5b0:	4770      	bx	lr
 800b5b2:	bf00      	nop
 800b5b4:	20000658 	.word	0x20000658

0800b5b8 <__libc_init_array>:
 800b5b8:	b570      	push	{r4, r5, r6, lr}
 800b5ba:	4d0d      	ldr	r5, [pc, #52]	@ (800b5f0 <__libc_init_array+0x38>)
 800b5bc:	4c0d      	ldr	r4, [pc, #52]	@ (800b5f4 <__libc_init_array+0x3c>)
 800b5be:	1b64      	subs	r4, r4, r5
 800b5c0:	10a4      	asrs	r4, r4, #2
 800b5c2:	2600      	movs	r6, #0
 800b5c4:	42a6      	cmp	r6, r4
 800b5c6:	d109      	bne.n	800b5dc <__libc_init_array+0x24>
 800b5c8:	4d0b      	ldr	r5, [pc, #44]	@ (800b5f8 <__libc_init_array+0x40>)
 800b5ca:	4c0c      	ldr	r4, [pc, #48]	@ (800b5fc <__libc_init_array+0x44>)
 800b5cc:	f000 f864 	bl	800b698 <_init>
 800b5d0:	1b64      	subs	r4, r4, r5
 800b5d2:	10a4      	asrs	r4, r4, #2
 800b5d4:	2600      	movs	r6, #0
 800b5d6:	42a6      	cmp	r6, r4
 800b5d8:	d105      	bne.n	800b5e6 <__libc_init_array+0x2e>
 800b5da:	bd70      	pop	{r4, r5, r6, pc}
 800b5dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5e0:	4798      	blx	r3
 800b5e2:	3601      	adds	r6, #1
 800b5e4:	e7ee      	b.n	800b5c4 <__libc_init_array+0xc>
 800b5e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5ea:	4798      	blx	r3
 800b5ec:	3601      	adds	r6, #1
 800b5ee:	e7f2      	b.n	800b5d6 <__libc_init_array+0x1e>
 800b5f0:	0800b6e8 	.word	0x0800b6e8
 800b5f4:	0800b6e8 	.word	0x0800b6e8
 800b5f8:	0800b6e8 	.word	0x0800b6e8
 800b5fc:	0800b6ec 	.word	0x0800b6ec

0800b600 <__retarget_lock_acquire_recursive>:
 800b600:	4770      	bx	lr

0800b602 <__retarget_lock_release_recursive>:
 800b602:	4770      	bx	lr

0800b604 <_free_r>:
 800b604:	b538      	push	{r3, r4, r5, lr}
 800b606:	4605      	mov	r5, r0
 800b608:	2900      	cmp	r1, #0
 800b60a:	d041      	beq.n	800b690 <_free_r+0x8c>
 800b60c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b610:	1f0c      	subs	r4, r1, #4
 800b612:	2b00      	cmp	r3, #0
 800b614:	bfb8      	it	lt
 800b616:	18e4      	addlt	r4, r4, r3
 800b618:	f7ff ffa4 	bl	800b564 <__malloc_lock>
 800b61c:	4a1d      	ldr	r2, [pc, #116]	@ (800b694 <_free_r+0x90>)
 800b61e:	6813      	ldr	r3, [r2, #0]
 800b620:	b933      	cbnz	r3, 800b630 <_free_r+0x2c>
 800b622:	6063      	str	r3, [r4, #4]
 800b624:	6014      	str	r4, [r2, #0]
 800b626:	4628      	mov	r0, r5
 800b628:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b62c:	f7ff bfa0 	b.w	800b570 <__malloc_unlock>
 800b630:	42a3      	cmp	r3, r4
 800b632:	d908      	bls.n	800b646 <_free_r+0x42>
 800b634:	6820      	ldr	r0, [r4, #0]
 800b636:	1821      	adds	r1, r4, r0
 800b638:	428b      	cmp	r3, r1
 800b63a:	bf01      	itttt	eq
 800b63c:	6819      	ldreq	r1, [r3, #0]
 800b63e:	685b      	ldreq	r3, [r3, #4]
 800b640:	1809      	addeq	r1, r1, r0
 800b642:	6021      	streq	r1, [r4, #0]
 800b644:	e7ed      	b.n	800b622 <_free_r+0x1e>
 800b646:	461a      	mov	r2, r3
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	b10b      	cbz	r3, 800b650 <_free_r+0x4c>
 800b64c:	42a3      	cmp	r3, r4
 800b64e:	d9fa      	bls.n	800b646 <_free_r+0x42>
 800b650:	6811      	ldr	r1, [r2, #0]
 800b652:	1850      	adds	r0, r2, r1
 800b654:	42a0      	cmp	r0, r4
 800b656:	d10b      	bne.n	800b670 <_free_r+0x6c>
 800b658:	6820      	ldr	r0, [r4, #0]
 800b65a:	4401      	add	r1, r0
 800b65c:	1850      	adds	r0, r2, r1
 800b65e:	4283      	cmp	r3, r0
 800b660:	6011      	str	r1, [r2, #0]
 800b662:	d1e0      	bne.n	800b626 <_free_r+0x22>
 800b664:	6818      	ldr	r0, [r3, #0]
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	6053      	str	r3, [r2, #4]
 800b66a:	4408      	add	r0, r1
 800b66c:	6010      	str	r0, [r2, #0]
 800b66e:	e7da      	b.n	800b626 <_free_r+0x22>
 800b670:	d902      	bls.n	800b678 <_free_r+0x74>
 800b672:	230c      	movs	r3, #12
 800b674:	602b      	str	r3, [r5, #0]
 800b676:	e7d6      	b.n	800b626 <_free_r+0x22>
 800b678:	6820      	ldr	r0, [r4, #0]
 800b67a:	1821      	adds	r1, r4, r0
 800b67c:	428b      	cmp	r3, r1
 800b67e:	bf04      	itt	eq
 800b680:	6819      	ldreq	r1, [r3, #0]
 800b682:	685b      	ldreq	r3, [r3, #4]
 800b684:	6063      	str	r3, [r4, #4]
 800b686:	bf04      	itt	eq
 800b688:	1809      	addeq	r1, r1, r0
 800b68a:	6021      	streq	r1, [r4, #0]
 800b68c:	6054      	str	r4, [r2, #4]
 800b68e:	e7ca      	b.n	800b626 <_free_r+0x22>
 800b690:	bd38      	pop	{r3, r4, r5, pc}
 800b692:	bf00      	nop
 800b694:	20000fe0 	.word	0x20000fe0

0800b698 <_init>:
 800b698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69a:	bf00      	nop
 800b69c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b69e:	bc08      	pop	{r3}
 800b6a0:	469e      	mov	lr, r3
 800b6a2:	4770      	bx	lr

0800b6a4 <_fini>:
 800b6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a6:	bf00      	nop
 800b6a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6aa:	bc08      	pop	{r3}
 800b6ac:	469e      	mov	lr, r3
 800b6ae:	4770      	bx	lr
