$date
	Thu Aug 22 15:48:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_four_bit $end
$var wire 1 ! xxx $end
$var wire 1 " xx $end
$var wire 1 # o $end
$var reg 1 $ a0 $end
$var reg 1 % a1 $end
$var reg 1 & a2 $end
$var reg 1 ' a3 $end
$var reg 1 ( b0 $end
$var reg 1 ) b1 $end
$var reg 1 * b2 $end
$var reg 1 + b3 $end
$scope module m1 $end
$var wire 1 , a $end
$var wire 1 $ a0 $end
$var wire 1 % a1 $end
$var wire 1 & a2 $end
$var wire 1 ' a3 $end
$var wire 1 - aa $end
$var wire 1 . ab $end
$var wire 1 / b $end
$var wire 1 ( b0 $end
$var wire 1 ) b1 $end
$var wire 1 * b2 $end
$var wire 1 + b3 $end
$var wire 1 0 c $end
$var wire 1 1 d $end
$var wire 1 2 e $end
$var wire 1 3 f $end
$var wire 1 4 g $end
$var wire 1 5 h $end
$var wire 1 6 i $end
$var wire 1 7 j $end
$var wire 1 8 k $end
$var wire 1 9 l $end
$var wire 1 : m $end
$var wire 1 ; n $end
$var wire 1 # o $end
$var wire 1 < p $end
$var wire 1 = q $end
$var wire 1 > r $end
$var wire 1 ? s $end
$var wire 1 @ t $end
$var wire 1 A u $end
$var wire 1 B w $end
$var wire 1 C x $end
$var wire 1 " xx $end
$var wire 1 ! xxx $end
$var wire 1 D y $end
$var wire 1 E z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0E
0D
0C
0B
0A
0@
0?
0>
1=
0<
1;
0:
19
08
17
06
05
14
03
12
01
10
0/
0.
0-
1,
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#520
1"
0.
1<
0A
0!
15
0=
04
0+
1'
#820
