lui x0, 15323
addi x1, x0, 0x123
addi x2, x0, 3
sll x1, x1, x2
addi x2, x2, -1
sra x1, x1, x2
lui x1, 2048
lui x2, 255
add x1, x1, x2
sw x1, 0(x0)

#load correct byte
sb x1, 1(x0)

# sign-extend value before loading
lb x3, 2(x0)
lw x4, 0(x0)
addi x5, x0, 16
sra x4, x4, x5
sra x4, x3, x5
sub x4, x3, x4
and x5, x1, x4
andi x5, x5, 0x7ff
xor x5, x1, x1
sw x1, 4(x0)
xori x5, x5, 0x561

# bitwise logical inverse
xori x5, x5, -1

# test SLT wiring
slt x6, x1, x3
slt x7, x2, x1
slt x8, x4, x2

# make sure the B port is connected to the xB MUX output, not the xB register.
slti x9, x3, 1
addi x10, x0, 4
sll x7, x7, x10
or x10, x8, x7
ori x10, x10, 0x300
