Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.Mux31
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ShiftLeft
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.tb_top_level
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_level_behav
