--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml generazione_valori_RSA.twx generazione_valori_RSA.ncd -o
generazione_valori_RSA.twr generazione_valori_RSA.pcf

Design file:              generazione_valori_RSA.ncd
Physical constraint file: generazione_valori_RSA.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d<0>        |    6.455(R)|   -2.829(R)|clk_BUFGP         |   0.000|
d<1>        |    6.201(R)|   -2.626(R)|clk_BUFGP         |   0.000|
d<2>        |    6.596(R)|   -2.942(R)|clk_BUFGP         |   0.000|
d<3>        |    5.921(R)|   -2.402(R)|clk_BUFGP         |   0.000|
d<4>        |    5.802(R)|   -2.306(R)|clk_BUFGP         |   0.000|
d<5>        |    6.096(R)|   -2.542(R)|clk_BUFGP         |   0.000|
d<6>        |    5.835(R)|   -2.334(R)|clk_BUFGP         |   0.000|
d<7>        |    5.903(R)|   -2.388(R)|clk_BUFGP         |   0.000|
d<8>        |    5.982(R)|   -2.451(R)|clk_BUFGP         |   0.000|
d<9>        |    5.924(R)|   -2.405(R)|clk_BUFGP         |   0.000|
d<10>       |    5.812(R)|   -2.314(R)|clk_BUFGP         |   0.000|
d<11>       |    5.999(R)|   -2.465(R)|clk_BUFGP         |   0.000|
d<12>       |    6.070(R)|   -2.522(R)|clk_BUFGP         |   0.000|
d<13>       |    6.338(R)|   -2.736(R)|clk_BUFGP         |   0.000|
d<14>       |    6.319(R)|   -2.720(R)|clk_BUFGP         |   0.000|
d<15>       |    7.151(R)|   -3.386(R)|clk_BUFGP         |   0.000|
e<0>        |    6.564(R)|   -2.916(R)|clk_BUFGP         |   0.000|
e<1>        |    6.431(R)|   -2.810(R)|clk_BUFGP         |   0.000|
e<2>        |    6.082(R)|   -2.530(R)|clk_BUFGP         |   0.000|
e<3>        |    6.227(R)|   -2.646(R)|clk_BUFGP         |   0.000|
e<4>        |    6.735(R)|   -3.053(R)|clk_BUFGP         |   0.000|
e<5>        |    6.898(R)|   -3.184(R)|clk_BUFGP         |   0.000|
e<6>        |    6.821(R)|   -3.122(R)|clk_BUFGP         |   0.000|
e<7>        |    6.483(R)|   -2.851(R)|clk_BUFGP         |   0.000|
e<8>        |    5.934(R)|   -2.412(R)|clk_BUFGP         |   0.000|
e<9>        |    6.012(R)|   -2.475(R)|clk_BUFGP         |   0.000|
e<10>       |    6.836(R)|   -3.134(R)|clk_BUFGP         |   0.000|
e<11>       |    5.955(R)|   -2.430(R)|clk_BUFGP         |   0.000|
e<12>       |    6.651(R)|   -2.986(R)|clk_BUFGP         |   0.000|
e<13>       |    5.971(R)|   -2.442(R)|clk_BUFGP         |   0.000|
e<14>       |    6.755(R)|   -3.069(R)|clk_BUFGP         |   0.000|
e<15>       |    6.038(R)|   -2.496(R)|clk_BUFGP         |   0.000|
msg<0>      |    2.859(R)|   -1.196(R)|clk_BUFGP         |   0.000|
msg<1>      |    1.906(R)|   -0.428(R)|clk_BUFGP         |   0.000|
msg<2>      |    2.148(R)|   -0.620(R)|clk_BUFGP         |   0.000|
msg<3>      |    1.848(R)|   -0.386(R)|clk_BUFGP         |   0.000|
msg<4>      |    2.737(R)|   -1.096(R)|clk_BUFGP         |   0.000|
msg<5>      |    1.143(R)|    0.179(R)|clk_BUFGP         |   0.000|
msg<6>      |    2.721(R)|   -1.083(R)|clk_BUFGP         |   0.000|
msg<7>      |    2.902(R)|   -1.229(R)|clk_BUFGP         |   0.000|
p<0>        |    0.204(R)|    0.929(R)|clk_BUFGP         |   0.000|
p<1>        |    0.205(R)|    0.928(R)|clk_BUFGP         |   0.000|
p<2>        |    0.879(R)|    0.391(R)|clk_BUFGP         |   0.000|
p<3>        |    2.397(R)|   -0.824(R)|clk_BUFGP         |   0.000|
p<4>        |    0.522(R)|    0.675(R)|clk_BUFGP         |   0.000|
p<5>        |    0.695(R)|    0.536(R)|clk_BUFGP         |   0.000|
p<6>        |    0.652(R)|    0.568(R)|clk_BUFGP         |   0.000|
p<7>        |    0.456(R)|    0.726(R)|clk_BUFGP         |   0.000|
q<0>        |    0.233(R)|    0.909(R)|clk_BUFGP         |   0.000|
q<1>        |    0.213(R)|    0.925(R)|clk_BUFGP         |   0.000|
q<2>        |    0.214(R)|    0.924(R)|clk_BUFGP         |   0.000|
q<3>        |    0.412(R)|    0.766(R)|clk_BUFGP         |   0.000|
q<4>        |    0.456(R)|    0.732(R)|clk_BUFGP         |   0.000|
q<5>        |    0.487(R)|    0.707(R)|clk_BUFGP         |   0.000|
q<6>        |    0.699(R)|    0.536(R)|clk_BUFGP         |   0.000|
q<7>        |    0.878(R)|    0.393(R)|clk_BUFGP         |   0.000|
reset       |    1.161(R)|    0.367(R)|clk_BUFGP         |   0.000|
start       |    1.434(R)|    0.595(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
correct<0>  |    9.963(R)|clk_BUFGP         |   0.000|
msg_r<0>    |    7.789(R)|clk_BUFGP         |   0.000|
msg_r<1>    |    8.116(R)|clk_BUFGP         |   0.000|
msg_r<2>    |    7.876(R)|clk_BUFGP         |   0.000|
msg_r<3>    |    7.357(R)|clk_BUFGP         |   0.000|
msg_r<4>    |    7.256(R)|clk_BUFGP         |   0.000|
msg_r<5>    |    6.916(R)|clk_BUFGP         |   0.000|
msg_r<6>    |    7.162(R)|clk_BUFGP         |   0.000|
msg_r<7>    |    7.337(R)|clk_BUFGP         |   0.000|
msg_r<8>    |    7.649(R)|clk_BUFGP         |   0.000|
msg_r<9>    |    7.211(R)|clk_BUFGP         |   0.000|
msg_r<10>   |    7.195(R)|clk_BUFGP         |   0.000|
msg_r<11>   |    7.416(R)|clk_BUFGP         |   0.000|
msg_r<12>   |    6.919(R)|clk_BUFGP         |   0.000|
msg_r<13>   |    6.673(R)|clk_BUFGP         |   0.000|
msg_r<14>   |    6.703(R)|clk_BUFGP         |   0.000|
msg_r<15>   |    6.651(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.300|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 25 14:12:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



