

================================================================
== Vitis HLS Report for 'flattening_20'
================================================================
* Date:           Thu Apr 20 17:57:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.125 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows_flat_for_cols  |      196|      196|         2|          1|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln11 = store i8 0, i8 %indvar_flatten" [flat.cc:11]   --->   Operation 8 'store' 'store_ln11' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [flat.cc:11]   --->   Operation 9 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [flat.cc:11]   --->   Operation 10 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.47ns)   --->   "%icmp_ln11 = icmp_eq  i8 %indvar_flatten_load, i8 196" [flat.cc:11]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.11ns)   --->   "%add_ln11 = add i8 %indvar_flatten_load, i8 1" [flat.cc:11]   --->   Operation 13 'add' 'add_ln11' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc5, void %for.end7" [flat.cc:11]   --->   Operation 14 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.65ns)   --->   "%pool_to_flat_streams_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_6" [flat.cc:16]   --->   Operation 15 'read' 'pool_to_flat_streams_6_read' <Predicate = (!icmp_ln11)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln14 = store i8 %add_ln11, i8 %indvar_flatten" [flat.cc:14]   --->   Operation 16 'store' 'store_ln14' <Predicate = (!icmp_ln11)> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [flat.cc:19]   --->   Operation 23 'ret' 'ret_ln19' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @flat_for_rows_flat_for_cols_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [flat.cc:14]   --->   Operation 20 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.65ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_6, i32 %pool_to_flat_streams_6_read" [flat.cc:16]   --->   Operation 21 'write' 'write_ln16' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [flat.cc:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.13ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [3]  (0 ns)
	'load' operation ('indvar_flatten_load', flat.cc:11) on local variable 'indvar_flatten' [9]  (0 ns)
	'add' operation ('add_ln11', flat.cc:11) [12]  (2.12 ns)
	'store' operation ('store_ln14', flat.cc:14) of variable 'add_ln11', flat.cc:11 on local variable 'indvar_flatten' [21]  (1.61 ns)
	blocking operation 1.4 ns on control path)

 <State 2>: 3.65ns
The critical path consists of the following:
	fifo write operation ('write_ln16', flat.cc:16) on port 'flat_to_dense_streams_6' (flat.cc:16) [20]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
