Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2c10a15af07d4affbc7e95cf62f3acd3 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L secureip --snapshot fibonacci_tb_behav xil_defaultlib.fibonacci_tb -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.types
Compiling architecture behavioral of entity xil_defaultlib.fibonacci [fibonacci_default]
Compiling architecture behavioral of entity xil_defaultlib.fibonacci_tb
Built simulation snapshot fibonacci_tb_behav
