                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:31 2022
                              5 ;--------------------------------------------------------
                              6 	.module _fsadd
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl ___fsadd_PARM_2
                             24 	.globl ___fsadd_PARM_1
                             25 	.globl ___fsadd
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram 
                             32 ;--------------------------------------------------------
                             33 	.area	OSEG    (PAG, OVR)
   0000                      34 ___fsadd_sloc0_1_0:
   0000                      35 	.ds 4
   0004                      36 ___fsadd_sloc1_1_0:
   0004                      37 	.ds 4
   0008                      38 ___fsadd_sloc2_1_0:
   0008                      39 	.ds 4
                             40 ;--------------------------------------------------------
                             41 ; absolute ram data
                             42 ;--------------------------------------------------------
                             43 	.area IABS    (ABS)
                             44 	.area IABS    (ABS)
                             45 ;--------------------------------------------------------
                             46 ; absolute external ram data
                             47 ;--------------------------------------------------------
                             48 	.area XABS    (ABS)
                             49 ;--------------------------------------------------------
                             50 ; external initialized ram data
                             51 ;--------------------------------------------------------
                             52 	.area XISEG
                             53 ;--------------------------------------------------------
                             54 ; extended address mode data
                             55 ;--------------------------------------------------------
                             56 	.area XSEG
   0000                      57 ___fsadd_PARM_1:
   0000                      58 	.ds 4
   0004                      59 ___fsadd_PARM_2:
   0004                      60 	.ds 4
   0008                      61 ___fsadd_mant1_1_21:
   0008                      62 	.ds 4
   000C                      63 ___fsadd_mant2_1_21:
   000C                      64 	.ds 4
   0010                      65 ___fsadd_exp1_1_21:
   0010                      66 	.ds 2
   0012                      67 ___fsadd_exp2_1_21:
   0012                      68 	.ds 2
   0014                      69 ___fsadd_expd_1_21:
   0014                      70 	.ds 2
   0016                      71 ___fsadd_sign_1_21:
   0016                      72 	.ds 1
                             73 ;--------------------------------------------------------
                             74 ; global & static initialisations
                             75 ;--------------------------------------------------------
                             76 	.area HOME    (CODE)
                             77 	.area GSINIT  (CODE)
                             78 	.area GSFINAL (CODE)
                             79 	.area GSINIT  (CODE)
                             80 ;--------------------------------------------------------
                             81 ; Home
                             82 ;--------------------------------------------------------
                             83 	.area HOME    (CODE)
                             84 	.area HOME    (CODE)
                             85 ;--------------------------------------------------------
                             86 ; code
                             87 ;--------------------------------------------------------
                             88 	.area CSEG    (CODE)
                             89 ;------------------------------------------------------------
                             90 ;Allocation info for local variables in function '__fsadd'
                             91 ;------------------------------------------------------------
                             92 ;a1                        Allocated with name '___fsadd_PARM_1'
                             93 ;a2                        Allocated with name '___fsadd_PARM_2'
                             94 ;mant1                     Allocated with name '___fsadd_mant1_1_21'
                             95 ;mant2                     Allocated with name '___fsadd_mant2_1_21'
                             96 ;pfl1                      Allocated to registers 
                             97 ;pfl2                      Allocated to registers 
                             98 ;exp1                      Allocated with name '___fsadd_exp1_1_21'
                             99 ;exp2                      Allocated with name '___fsadd_exp2_1_21'
                            100 ;expd                      Allocated with name '___fsadd_expd_1_21'
                            101 ;sign                      Allocated with name '___fsadd_sign_1_21'
                            102 ;sloc0                     Allocated with name '___fsadd_sloc0_1_0'
                            103 ;sloc1                     Allocated with name '___fsadd_sloc1_1_0'
                            104 ;sloc2                     Allocated with name '___fsadd_sloc2_1_0'
                            105 ;------------------------------------------------------------
                            106 ;../_fsadd.c:170: float __fsadd (float a1, float a2)
                            107 ;	-----------------------------------------
                            108 ;	 function __fsadd
                            109 ;	-----------------------------------------
                            110 ;	Register assignment might be sub-optimal.
                            111 ;	Stack space usage: 0 bytes.
   0000                     112 ___fsadd:
                            113 ;../_fsadd.c:178: pfl2 = (long _AUTOMEM *)&a2;
                            114 ;../_fsadd.c:179: exp2 = EXP (*pfl2);
   0000 C6r00r04      [ 4]  115 	lda	___fsadd_PARM_2
   0003 B7*00         [ 3]  116 	sta	*___fsadd_sloc0_1_0
   0005 C6r00r05      [ 4]  117 	lda	(___fsadd_PARM_2 + 1)
   0008 B7*01         [ 3]  118 	sta	*(___fsadd_sloc0_1_0 + 1)
   000A C6r00r06      [ 4]  119 	lda	(___fsadd_PARM_2 + 2)
   000D B7*02         [ 3]  120 	sta	*(___fsadd_sloc0_1_0 + 2)
   000F C6r00r07      [ 4]  121 	lda	(___fsadd_PARM_2 + 3)
   0012 B7*03         [ 3]  122 	sta	*(___fsadd_sloc0_1_0 + 3)
   0014 4E*03*07      [ 5]  123 	mov	*(___fsadd_sloc0_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   0017 4E*02*06      [ 5]  124 	mov	*(___fsadd_sloc0_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   001A 4E*01*05      [ 5]  125 	mov	*(___fsadd_sloc0_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   001D 4E*00*04      [ 5]  126 	mov	*___fsadd_sloc0_1_0,*___fsadd_sloc1_1_0
   0020 B6*05         [ 3]  127 	lda	*(___fsadd_sloc1_1_0 + 1)
   0022 BE*04         [ 3]  128 	ldx	*___fsadd_sloc1_1_0
   0024 48            [ 1]  129 	lsla
   0025 9F            [ 1]  130 	txa
   0026 49            [ 1]  131 	rola
   0027 5F            [ 1]  132 	clrx
   0028 59            [ 1]  133 	rolx
   0029 B7*0B         [ 3]  134 	sta	*(___fsadd_sloc2_1_0 + 3)
   002B BF*0A         [ 3]  135 	stx	*(___fsadd_sloc2_1_0 + 2)
   002D 6E 00*09      [ 4]  136 	mov	#0x00,*(___fsadd_sloc2_1_0 + 1)
   0030 6E 00*08      [ 4]  137 	mov	#0x00,*___fsadd_sloc2_1_0
   0033 6E 00*0A      [ 4]  138 	mov	#0x00,*(___fsadd_sloc2_1_0 + 2)
   0036 6E 00*09      [ 4]  139 	mov	#0x00,*(___fsadd_sloc2_1_0 + 1)
   0039 6E 00*08      [ 4]  140 	mov	#0x00,*___fsadd_sloc2_1_0
   003C B6*0B         [ 3]  141 	lda	*(___fsadd_sloc2_1_0 + 3)
   003E C7r00r13      [ 4]  142 	sta	(___fsadd_exp2_1_21 + 1)
   0041 B6*0A         [ 3]  143 	lda	*(___fsadd_sloc2_1_0 + 2)
   0043 C7r00r12      [ 4]  144 	sta	___fsadd_exp2_1_21
                            145 ;../_fsadd.c:180: mant2 = MANT (*pfl2) << 4;
   0046 4E*07*0B      [ 5]  146 	mov	*(___fsadd_sloc1_1_0 + 3),*(___fsadd_sloc2_1_0 + 3)
   0049 4E*06*0A      [ 5]  147 	mov	*(___fsadd_sloc1_1_0 + 2),*(___fsadd_sloc2_1_0 + 2)
   004C B6*05         [ 3]  148 	lda	*(___fsadd_sloc1_1_0 + 1)
   004E A4 7F         [ 2]  149 	and	#0x7F
   0050 B7*09         [ 3]  150 	sta	*(___fsadd_sloc2_1_0 + 1)
   0052 6E 00*08      [ 4]  151 	mov	#0x00,*___fsadd_sloc2_1_0
   0055 1E*09         [ 4]  152 	bset	#7,*(___fsadd_sloc2_1_0 + 1)
   0057 B6*09         [ 3]  153 	lda	*(___fsadd_sloc2_1_0 + 1)
   0059 BE*08         [ 3]  154 	ldx	*___fsadd_sloc2_1_0
   005B 48            [ 1]  155 	lsla
   005C 59            [ 1]  156 	rolx
   005D 48            [ 1]  157 	lsla
   005E 59            [ 1]  158 	rolx
   005F 48            [ 1]  159 	lsla
   0060 59            [ 1]  160 	rolx
   0061 48            [ 1]  161 	lsla
   0062 59            [ 1]  162 	rolx
   0063 B7*09         [ 3]  163 	sta	*(___fsadd_sloc2_1_0 + 1)
   0065 BF*08         [ 3]  164 	stx	*___fsadd_sloc2_1_0
   0067 B6*0A         [ 3]  165 	lda	*(___fsadd_sloc2_1_0 + 2)
   0069 62            [ 3]  166 	nsa	
   006A A4 0F         [ 2]  167 	and	#0x0f
   006C BA*09         [ 3]  168 	ora	*(___fsadd_sloc2_1_0 + 1)
   006E B7*09         [ 3]  169 	sta	*(___fsadd_sloc2_1_0 + 1)
   0070 B6*0B         [ 3]  170 	lda	*(___fsadd_sloc2_1_0 + 3)
   0072 BE*0A         [ 3]  171 	ldx	*(___fsadd_sloc2_1_0 + 2)
   0074 48            [ 1]  172 	lsla
   0075 59            [ 1]  173 	rolx
   0076 48            [ 1]  174 	lsla
   0077 59            [ 1]  175 	rolx
   0078 48            [ 1]  176 	lsla
   0079 59            [ 1]  177 	rolx
   007A 48            [ 1]  178 	lsla
   007B 59            [ 1]  179 	rolx
   007C B7*0B         [ 3]  180 	sta	*(___fsadd_sloc2_1_0 + 3)
   007E BF*0A         [ 3]  181 	stx	*(___fsadd_sloc2_1_0 + 2)
   0080 45r00r0C      [ 3]  182 	ldhx	#___fsadd_mant2_1_21
   0083 5E*08         [ 4]  183 	mov	*___fsadd_sloc2_1_0,x+
   0085 5E*09         [ 4]  184 	mov	*(___fsadd_sloc2_1_0 + 1),x+
   0087 5E*0A         [ 4]  185 	mov	*(___fsadd_sloc2_1_0 + 2),x+
   0089 5E*0B         [ 4]  186 	mov	*(___fsadd_sloc2_1_0 + 3),x+
                            187 ;../_fsadd.c:181: if (SIGN (*pfl2))
   008B B6*04         [ 3]  188 	lda	*___fsadd_sloc1_1_0
   008D 49            [ 1]  189 	rola
   008E 4F            [ 1]  190 	clra
   008F 49            [ 1]  191 	rola
   0090 4D            [ 1]  192 	tsta
   0091 27 18         [ 3]  193 	beq	00102$
                            194 ;../_fsadd.c:182: mant2 = -mant2;
   0093 4F            [ 1]  195 	clra
   0094 B0*0B         [ 3]  196 	sub	*(___fsadd_sloc2_1_0 + 3)
   0096 C7r00r0F      [ 4]  197 	sta	(___fsadd_mant2_1_21 + 3)
   0099 4F            [ 1]  198 	clra
   009A B2*0A         [ 3]  199 	sbc	*(___fsadd_sloc2_1_0 + 2)
   009C C7r00r0E      [ 4]  200 	sta	(___fsadd_mant2_1_21 + 2)
   009F 4F            [ 1]  201 	clra
   00A0 B2*09         [ 3]  202 	sbc	*(___fsadd_sloc2_1_0 + 1)
   00A2 C7r00r0D      [ 4]  203 	sta	(___fsadd_mant2_1_21 + 1)
   00A5 4F            [ 1]  204 	clra
   00A6 B2*08         [ 3]  205 	sbc	*___fsadd_sloc2_1_0
   00A8 C7r00r0C      [ 4]  206 	sta	___fsadd_mant2_1_21
   00AB                     207 00102$:
                            208 ;../_fsadd.c:184: if (!*pfl2)
   00AB B6*00         [ 3]  209 	lda	*___fsadd_sloc0_1_0
   00AD BA*01         [ 3]  210 	ora	*(___fsadd_sloc0_1_0 + 1)
   00AF BA*02         [ 3]  211 	ora	*(___fsadd_sloc0_1_0 + 2)
   00B1 BA*03         [ 3]  212 	ora	*(___fsadd_sloc0_1_0 + 3)
   00B3 26 11         [ 3]  213 	bne	00104$
                            214 ;../_fsadd.c:185: return (a1);
   00B5 C6r00r00      [ 4]  215 	lda	___fsadd_PARM_1
   00B8 B7*00         [ 3]  216 	sta	*___SDCC_hc08_ret3
   00BA C6r00r01      [ 4]  217 	lda	(___fsadd_PARM_1 + 1)
   00BD B7*00         [ 3]  218 	sta	*___SDCC_hc08_ret2
   00BF CEr00r02      [ 4]  219 	ldx	(___fsadd_PARM_1 + 2)
   00C2 C6r00r03      [ 4]  220 	lda	(___fsadd_PARM_1 + 3)
   00C5 81            [ 4]  221 	rts
   00C6                     222 00104$:
                            223 ;../_fsadd.c:187: pfl1 = (long _AUTOMEM *)&a1;
                            224 ;../_fsadd.c:188: exp1 = EXP (*pfl1);
   00C6 C6r00r00      [ 4]  225 	lda	___fsadd_PARM_1
   00C9 B7*08         [ 3]  226 	sta	*___fsadd_sloc2_1_0
   00CB C6r00r01      [ 4]  227 	lda	(___fsadd_PARM_1 + 1)
   00CE B7*09         [ 3]  228 	sta	*(___fsadd_sloc2_1_0 + 1)
   00D0 C6r00r02      [ 4]  229 	lda	(___fsadd_PARM_1 + 2)
   00D3 B7*0A         [ 3]  230 	sta	*(___fsadd_sloc2_1_0 + 2)
   00D5 C6r00r03      [ 4]  231 	lda	(___fsadd_PARM_1 + 3)
   00D8 B7*0B         [ 3]  232 	sta	*(___fsadd_sloc2_1_0 + 3)
   00DA 4E*0B*07      [ 5]  233 	mov	*(___fsadd_sloc2_1_0 + 3),*(___fsadd_sloc1_1_0 + 3)
   00DD 4E*0A*06      [ 5]  234 	mov	*(___fsadd_sloc2_1_0 + 2),*(___fsadd_sloc1_1_0 + 2)
   00E0 4E*09*05      [ 5]  235 	mov	*(___fsadd_sloc2_1_0 + 1),*(___fsadd_sloc1_1_0 + 1)
   00E3 4E*08*04      [ 5]  236 	mov	*___fsadd_sloc2_1_0,*___fsadd_sloc1_1_0
   00E6 B6*05         [ 3]  237 	lda	*(___fsadd_sloc1_1_0 + 1)
   00E8 BE*04         [ 3]  238 	ldx	*___fsadd_sloc1_1_0
   00EA 48            [ 1]  239 	lsla
   00EB 9F            [ 1]  240 	txa
   00EC 49            [ 1]  241 	rola
   00ED 5F            [ 1]  242 	clrx
   00EE 59            [ 1]  243 	rolx
   00EF B7*03         [ 3]  244 	sta	*(___fsadd_sloc0_1_0 + 3)
   00F1 BF*02         [ 3]  245 	stx	*(___fsadd_sloc0_1_0 + 2)
   00F3 6E 00*01      [ 4]  246 	mov	#0x00,*(___fsadd_sloc0_1_0 + 1)
   00F6 6E 00*00      [ 4]  247 	mov	#0x00,*___fsadd_sloc0_1_0
   00F9 6E 00*02      [ 4]  248 	mov	#0x00,*(___fsadd_sloc0_1_0 + 2)
   00FC 6E 00*01      [ 4]  249 	mov	#0x00,*(___fsadd_sloc0_1_0 + 1)
   00FF 6E 00*00      [ 4]  250 	mov	#0x00,*___fsadd_sloc0_1_0
   0102 BE*03         [ 3]  251 	ldx	*(___fsadd_sloc0_1_0 + 3)
   0104 B6*02         [ 3]  252 	lda	*(___fsadd_sloc0_1_0 + 2)
   0106 87            [ 2]  253 	psha
   0107 8A            [ 2]  254 	pulh
                            255 ;../_fsadd.c:189: mant1 = MANT (*pfl1) << 4;
   0108 4E*07*03      [ 5]  256 	mov	*(___fsadd_sloc1_1_0 + 3),*(___fsadd_sloc0_1_0 + 3)
   010B 4E*06*02      [ 5]  257 	mov	*(___fsadd_sloc1_1_0 + 2),*(___fsadd_sloc0_1_0 + 2)
   010E B6*05         [ 3]  258 	lda	*(___fsadd_sloc1_1_0 + 1)
   0110 A4 7F         [ 2]  259 	and	#0x7F
   0112 B7*01         [ 3]  260 	sta	*(___fsadd_sloc0_1_0 + 1)
   0114 6E 00*00      [ 4]  261 	mov	#0x00,*___fsadd_sloc0_1_0
   0117 1E*01         [ 4]  262 	bset	#7,*(___fsadd_sloc0_1_0 + 1)
   0119 89            [ 2]  263 	pshx
   011A B6*01         [ 3]  264 	lda	*(___fsadd_sloc0_1_0 + 1)
   011C BE*00         [ 3]  265 	ldx	*___fsadd_sloc0_1_0
   011E 48            [ 1]  266 	lsla
   011F 59            [ 1]  267 	rolx
   0120 48            [ 1]  268 	lsla
   0121 59            [ 1]  269 	rolx
   0122 48            [ 1]  270 	lsla
   0123 59            [ 1]  271 	rolx
   0124 48            [ 1]  272 	lsla
   0125 59            [ 1]  273 	rolx
   0126 B7*01         [ 3]  274 	sta	*(___fsadd_sloc0_1_0 + 1)
   0128 BF*00         [ 3]  275 	stx	*___fsadd_sloc0_1_0
   012A 88            [ 2]  276 	pulx
   012B B6*02         [ 3]  277 	lda	*(___fsadd_sloc0_1_0 + 2)
   012D 62            [ 3]  278 	nsa	
   012E A4 0F         [ 2]  279 	and	#0x0f
   0130 BA*01         [ 3]  280 	ora	*(___fsadd_sloc0_1_0 + 1)
   0132 B7*01         [ 3]  281 	sta	*(___fsadd_sloc0_1_0 + 1)
   0134 89            [ 2]  282 	pshx
   0135 B6*03         [ 3]  283 	lda	*(___fsadd_sloc0_1_0 + 3)
   0137 BE*02         [ 3]  284 	ldx	*(___fsadd_sloc0_1_0 + 2)
   0139 48            [ 1]  285 	lsla
   013A 59            [ 1]  286 	rolx
   013B 48            [ 1]  287 	lsla
   013C 59            [ 1]  288 	rolx
   013D 48            [ 1]  289 	lsla
   013E 59            [ 1]  290 	rolx
   013F 48            [ 1]  291 	lsla
   0140 59            [ 1]  292 	rolx
   0141 B7*03         [ 3]  293 	sta	*(___fsadd_sloc0_1_0 + 3)
   0143 BF*02         [ 3]  294 	stx	*(___fsadd_sloc0_1_0 + 2)
   0145 88            [ 2]  295 	pulx
   0146 B6*00         [ 3]  296 	lda	*___fsadd_sloc0_1_0
   0148 C7r00r08      [ 4]  297 	sta	___fsadd_mant1_1_21
   014B B6*01         [ 3]  298 	lda	*(___fsadd_sloc0_1_0 + 1)
   014D C7r00r09      [ 4]  299 	sta	(___fsadd_mant1_1_21 + 1)
   0150 B6*02         [ 3]  300 	lda	*(___fsadd_sloc0_1_0 + 2)
   0152 C7r00r0A      [ 4]  301 	sta	(___fsadd_mant1_1_21 + 2)
   0155 B6*03         [ 3]  302 	lda	*(___fsadd_sloc0_1_0 + 3)
   0157 C7r00r0B      [ 4]  303 	sta	(___fsadd_mant1_1_21 + 3)
                            304 ;../_fsadd.c:190: if (SIGN(*pfl1))
   015A B6*04         [ 3]  305 	lda	*___fsadd_sloc1_1_0
   015C 49            [ 1]  306 	rola
   015D 4F            [ 1]  307 	clra
   015E 49            [ 1]  308 	rola
   015F 4D            [ 1]  309 	tsta
   0160 27 1B         [ 3]  310 	beq	00108$
                            311 ;../_fsadd.c:191: if (*pfl1 & 0x80000000)
   0162 0F*04 18      [ 5]  312 	brclr	#7,*___fsadd_sloc1_1_0,00108$
                            313 ;../_fsadd.c:192: mant1 = -mant1;
   0165 4F            [ 1]  314 	clra
   0166 B0*03         [ 3]  315 	sub	*(___fsadd_sloc0_1_0 + 3)
   0168 C7r00r0B      [ 4]  316 	sta	(___fsadd_mant1_1_21 + 3)
   016B 4F            [ 1]  317 	clra
   016C B2*02         [ 3]  318 	sbc	*(___fsadd_sloc0_1_0 + 2)
   016E C7r00r0A      [ 4]  319 	sta	(___fsadd_mant1_1_21 + 2)
   0171 4F            [ 1]  320 	clra
   0172 B2*01         [ 3]  321 	sbc	*(___fsadd_sloc0_1_0 + 1)
   0174 C7r00r09      [ 4]  322 	sta	(___fsadd_mant1_1_21 + 1)
   0177 4F            [ 1]  323 	clra
   0178 B2*00         [ 3]  324 	sbc	*___fsadd_sloc0_1_0
   017A C7r00r08      [ 4]  325 	sta	___fsadd_mant1_1_21
   017D                     326 00108$:
                            327 ;../_fsadd.c:194: if (!*pfl1)
   017D B6*08         [ 3]  328 	lda	*___fsadd_sloc2_1_0
   017F BA*09         [ 3]  329 	ora	*(___fsadd_sloc2_1_0 + 1)
   0181 BA*0A         [ 3]  330 	ora	*(___fsadd_sloc2_1_0 + 2)
   0183 BA*0B         [ 3]  331 	ora	*(___fsadd_sloc2_1_0 + 3)
   0185 26 11         [ 3]  332 	bne	00110$
                            333 ;../_fsadd.c:195: return (a2);
   0187 C6r00r04      [ 4]  334 	lda	___fsadd_PARM_2
   018A B7*00         [ 3]  335 	sta	*___SDCC_hc08_ret3
   018C C6r00r05      [ 4]  336 	lda	(___fsadd_PARM_2 + 1)
   018F B7*00         [ 3]  337 	sta	*___SDCC_hc08_ret2
   0191 CEr00r06      [ 4]  338 	ldx	(___fsadd_PARM_2 + 2)
   0194 C6r00r07      [ 4]  339 	lda	(___fsadd_PARM_2 + 3)
   0197 81            [ 4]  340 	rts
   0198                     341 00110$:
                            342 ;../_fsadd.c:197: expd = exp1 - exp2;
   0198 9F            [ 1]  343 	txa
   0199 C0r00r13      [ 4]  344 	sub	(___fsadd_exp2_1_21 + 1)
   019C B7*09         [ 3]  345 	sta	*(___fsadd_sloc2_1_0 + 1)
   019E 8B            [ 2]  346 	pshh
   019F 86            [ 2]  347 	pula
   01A0 C2r00r12      [ 4]  348 	sbc	___fsadd_exp2_1_21
   01A3 B7*08         [ 3]  349 	sta	*___fsadd_sloc2_1_0
                            350 ;../_fsadd.c:198: if (expd > 25)
   01A5 A6 19         [ 2]  351 	lda	#0x19
   01A7 B0*09         [ 3]  352 	sub	*(___fsadd_sloc2_1_0 + 1)
   01A9 4F            [ 1]  353 	clra
   01AA B2*08         [ 3]  354 	sbc	*___fsadd_sloc2_1_0
   01AC 90 11         [ 3]  355 	bge	00112$
                            356 ;../_fsadd.c:199: return (a1);
   01AE C6r00r00      [ 4]  357 	lda	___fsadd_PARM_1
   01B1 B7*00         [ 3]  358 	sta	*___SDCC_hc08_ret3
   01B3 C6r00r01      [ 4]  359 	lda	(___fsadd_PARM_1 + 1)
   01B6 B7*00         [ 3]  360 	sta	*___SDCC_hc08_ret2
   01B8 CEr00r02      [ 4]  361 	ldx	(___fsadd_PARM_1 + 2)
   01BB C6r00r03      [ 4]  362 	lda	(___fsadd_PARM_1 + 3)
   01BE 81            [ 4]  363 	rts
   01BF                     364 00112$:
                            365 ;../_fsadd.c:200: if (expd < -25)
   01BF B6*09         [ 3]  366 	lda	*(___fsadd_sloc2_1_0 + 1)
   01C1 A0 E7         [ 2]  367 	sub	#0xE7
   01C3 B6*08         [ 3]  368 	lda	*___fsadd_sloc2_1_0
   01C5 A2 FF         [ 2]  369 	sbc	#0xFF
   01C7 90 11         [ 3]  370 	bge	00114$
                            371 ;../_fsadd.c:201: return (a2);
   01C9 C6r00r04      [ 4]  372 	lda	___fsadd_PARM_2
   01CC B7*00         [ 3]  373 	sta	*___SDCC_hc08_ret3
   01CE C6r00r05      [ 4]  374 	lda	(___fsadd_PARM_2 + 1)
   01D1 B7*00         [ 3]  375 	sta	*___SDCC_hc08_ret2
   01D3 CEr00r06      [ 4]  376 	ldx	(___fsadd_PARM_2 + 2)
   01D6 C6r00r07      [ 4]  377 	lda	(___fsadd_PARM_2 + 3)
   01D9 81            [ 4]  378 	rts
   01DA                     379 00114$:
                            380 ;../_fsadd.c:203: if (expd < 0)
   01DA B6*08         [ 3]  381 	lda	*___fsadd_sloc2_1_0
   01DC A0 00         [ 2]  382 	sub	#0x00
   01DE 90 3F         [ 3]  383 	bge	00116$
                            384 ;../_fsadd.c:205: expd = -expd;
   01E0 4F            [ 1]  385 	clra
   01E1 B0*09         [ 3]  386 	sub	*(___fsadd_sloc2_1_0 + 1)
   01E3 C7r00r15      [ 4]  387 	sta	(___fsadd_expd_1_21 + 1)
   01E6 4F            [ 1]  388 	clra
   01E7 B2*08         [ 3]  389 	sbc	*___fsadd_sloc2_1_0
   01E9 C7r00r14      [ 4]  390 	sta	___fsadd_expd_1_21
                            391 ;../_fsadd.c:206: exp1 += expd;
   01EC 9F            [ 1]  392 	txa
   01ED CBr00r15      [ 4]  393 	add	(___fsadd_expd_1_21 + 1)
   01F0 97            [ 1]  394 	tax
   01F1 8B            [ 2]  395 	pshh
   01F2 86            [ 2]  396 	pula
   01F3 C9r00r14      [ 4]  397 	adc	___fsadd_expd_1_21
   01F6 87            [ 2]  398 	psha
   01F7 8A            [ 2]  399 	pulh
                            400 ;../_fsadd.c:207: mant1 >>= expd;
   01F8 C6r00r15      [ 4]  401 	lda	(___fsadd_expd_1_21 + 1)
   01FB 27 20         [ 3]  402 	beq	00230$
   01FD                     403 00229$:
   01FD 87            [ 2]  404 	psha
   01FE C6r00r08      [ 4]  405 	lda	___fsadd_mant1_1_21
   0201 47            [ 1]  406 	asra
   0202 C7r00r08      [ 4]  407 	sta	___fsadd_mant1_1_21
   0205 C6r00r09      [ 4]  408 	lda	(___fsadd_mant1_1_21 + 1)
   0208 46            [ 1]  409 	rora
   0209 C7r00r09      [ 4]  410 	sta	(___fsadd_mant1_1_21 + 1)
   020C C6r00r0A      [ 4]  411 	lda	(___fsadd_mant1_1_21 + 2)
   020F 46            [ 1]  412 	rora
   0210 C7r00r0A      [ 4]  413 	sta	(___fsadd_mant1_1_21 + 2)
   0213 C6r00r0B      [ 4]  414 	lda	(___fsadd_mant1_1_21 + 3)
   0216 46            [ 1]  415 	rora
   0217 C7r00r0B      [ 4]  416 	sta	(___fsadd_mant1_1_21 + 3)
   021A 86            [ 2]  417 	pula
   021B 4B E0         [ 3]  418 	dbnza	00229$
   021D                     419 00230$:
   021D 20 24         [ 3]  420 	bra	00117$
   021F                     421 00116$:
                            422 ;../_fsadd.c:211: mant2 >>= expd;
   021F B6*09         [ 3]  423 	lda	*(___fsadd_sloc2_1_0 + 1)
   0221 27 20         [ 3]  424 	beq	00232$
   0223                     425 00231$:
   0223 87            [ 2]  426 	psha
   0224 C6r00r0C      [ 4]  427 	lda	___fsadd_mant2_1_21
   0227 47            [ 1]  428 	asra
   0228 C7r00r0C      [ 4]  429 	sta	___fsadd_mant2_1_21
   022B C6r00r0D      [ 4]  430 	lda	(___fsadd_mant2_1_21 + 1)
   022E 46            [ 1]  431 	rora
   022F C7r00r0D      [ 4]  432 	sta	(___fsadd_mant2_1_21 + 1)
   0232 C6r00r0E      [ 4]  433 	lda	(___fsadd_mant2_1_21 + 2)
   0235 46            [ 1]  434 	rora
   0236 C7r00r0E      [ 4]  435 	sta	(___fsadd_mant2_1_21 + 2)
   0239 C6r00r0F      [ 4]  436 	lda	(___fsadd_mant2_1_21 + 3)
   023C 46            [ 1]  437 	rora
   023D C7r00r0F      [ 4]  438 	sta	(___fsadd_mant2_1_21 + 3)
   0240 86            [ 2]  439 	pula
   0241 4B E0         [ 3]  440 	dbnza	00231$
   0243                     441 00232$:
   0243                     442 00117$:
                            443 ;../_fsadd.c:213: mant1 += mant2;
   0243 C6r00r0B      [ 4]  444 	lda	(___fsadd_mant1_1_21 + 3)
   0246 CBr00r0F      [ 4]  445 	add	(___fsadd_mant2_1_21 + 3)
   0249 C7r00r0B      [ 4]  446 	sta	(___fsadd_mant1_1_21 + 3)
   024C C6r00r0A      [ 4]  447 	lda	(___fsadd_mant1_1_21 + 2)
   024F C9r00r0E      [ 4]  448 	adc	(___fsadd_mant2_1_21 + 2)
   0252 C7r00r0A      [ 4]  449 	sta	(___fsadd_mant1_1_21 + 2)
   0255 C6r00r09      [ 4]  450 	lda	(___fsadd_mant1_1_21 + 1)
   0258 C9r00r0D      [ 4]  451 	adc	(___fsadd_mant2_1_21 + 1)
   025B C7r00r09      [ 4]  452 	sta	(___fsadd_mant1_1_21 + 1)
   025E C6r00r08      [ 4]  453 	lda	___fsadd_mant1_1_21
   0261 C9r00r0C      [ 4]  454 	adc	___fsadd_mant2_1_21
   0264 C7r00r08      [ 4]  455 	sta	___fsadd_mant1_1_21
                            456 ;../_fsadd.c:215: sign = false;
   0267 4F            [ 1]  457 	clra
   0268 C7r00r16      [ 4]  458 	sta	___fsadd_sign_1_21
                            459 ;../_fsadd.c:217: if (mant1 < 0)
   026B C6r00r08      [ 4]  460 	lda	___fsadd_mant1_1_21
   026E A0 00         [ 2]  461 	sub	#0x00
   0270 90 23         [ 3]  462 	bge	00121$
                            463 ;../_fsadd.c:219: mant1 = -mant1;
   0272 4F            [ 1]  464 	clra
   0273 C0r00r0B      [ 4]  465 	sub	(___fsadd_mant1_1_21 + 3)
   0276 C7r00r0B      [ 4]  466 	sta	(___fsadd_mant1_1_21 + 3)
   0279 4F            [ 1]  467 	clra
   027A C2r00r0A      [ 4]  468 	sbc	(___fsadd_mant1_1_21 + 2)
   027D C7r00r0A      [ 4]  469 	sta	(___fsadd_mant1_1_21 + 2)
   0280 4F            [ 1]  470 	clra
   0281 C2r00r09      [ 4]  471 	sbc	(___fsadd_mant1_1_21 + 1)
   0284 C7r00r09      [ 4]  472 	sta	(___fsadd_mant1_1_21 + 1)
   0287 4F            [ 1]  473 	clra
   0288 C2r00r08      [ 4]  474 	sbc	___fsadd_mant1_1_21
   028B C7r00r08      [ 4]  475 	sta	___fsadd_mant1_1_21
                            476 ;../_fsadd.c:220: sign = true;
   028E A6 01         [ 2]  477 	lda	#0x01
   0290 C7r00r16      [ 4]  478 	sta	___fsadd_sign_1_21
   0293 20 15         [ 3]  479 	bra	00154$
   0295                     480 00121$:
                            481 ;../_fsadd.c:222: else if (!mant1)
   0295 C6r00r08      [ 4]  482 	lda	___fsadd_mant1_1_21
   0298 CAr00r09      [ 4]  483 	ora	(___fsadd_mant1_1_21 + 1)
   029B CAr00r0A      [ 4]  484 	ora	(___fsadd_mant1_1_21 + 2)
   029E CAr00r0B      [ 4]  485 	ora	(___fsadd_mant1_1_21 + 3)
   02A1 26 07         [ 3]  486 	bne	00154$
                            487 ;../_fsadd.c:223: return (0);
   02A3 4F            [ 1]  488 	clra
   02A4 97            [ 1]  489 	tax
   02A5 B7*00         [ 3]  490 	sta	*___SDCC_hc08_ret2
   02A7 B7*00         [ 3]  491 	sta	*___SDCC_hc08_ret3
   02A9 81            [ 4]  492 	rts
                            493 ;../_fsadd.c:226: while (mant1 < (HIDDEN<<4)) {
   02AA                     494 00154$:
   02AA                     495 00123$:
   02AA C6r00r0B      [ 4]  496 	lda	(___fsadd_mant1_1_21 + 3)
   02AD B7*0B         [ 3]  497 	sta	*(___fsadd_sloc2_1_0 + 3)
   02AF C6r00r0A      [ 4]  498 	lda	(___fsadd_mant1_1_21 + 2)
   02B2 B7*0A         [ 3]  499 	sta	*(___fsadd_sloc2_1_0 + 2)
   02B4 C6r00r09      [ 4]  500 	lda	(___fsadd_mant1_1_21 + 1)
   02B7 B7*09         [ 3]  501 	sta	*(___fsadd_sloc2_1_0 + 1)
   02B9 C6r00r08      [ 4]  502 	lda	___fsadd_mant1_1_21
   02BC B7*08         [ 3]  503 	sta	*___fsadd_sloc2_1_0
   02BE B6*08         [ 3]  504 	lda	*___fsadd_sloc2_1_0
   02C0 A0 08         [ 2]  505 	sub	#0x08
   02C2 24 22         [ 3]  506 	bcc	00157$
                            507 ;../_fsadd.c:227: mant1 <<= 1;
   02C4 89            [ 2]  508 	pshx
   02C5 C6r00r0B      [ 4]  509 	lda	(___fsadd_mant1_1_21 + 3)
   02C8 CEr00r0A      [ 4]  510 	ldx	(___fsadd_mant1_1_21 + 2)
   02CB 48            [ 1]  511 	lsla
   02CC 59            [ 1]  512 	rolx
   02CD C7r00r0B      [ 4]  513 	sta	(___fsadd_mant1_1_21 + 3)
   02D0 CFr00r0A      [ 4]  514 	stx	(___fsadd_mant1_1_21 + 2)
   02D3 C6r00r09      [ 4]  515 	lda	(___fsadd_mant1_1_21 + 1)
   02D6 CEr00r08      [ 4]  516 	ldx	___fsadd_mant1_1_21
   02D9 49            [ 1]  517 	rola
   02DA 59            [ 1]  518 	rolx
   02DB C7r00r09      [ 4]  519 	sta	(___fsadd_mant1_1_21 + 1)
   02DE CFr00r08      [ 4]  520 	stx	___fsadd_mant1_1_21
   02E1 88            [ 2]  521 	pulx
                            522 ;../_fsadd.c:228: exp1--;
   02E2 AF FF         [ 2]  523 	aix	#-1
   02E4 20 C4         [ 3]  524 	bra	00123$
                            525 ;../_fsadd.c:232: while (mant1 & 0xf0000000) {
   02E6                     526 00157$:
   02E6                     527 00128$:
   02E6 C6r00r0B      [ 4]  528 	lda	(___fsadd_mant1_1_21 + 3)
   02E9 B7*0B         [ 3]  529 	sta	*(___fsadd_sloc2_1_0 + 3)
   02EB C6r00r0A      [ 4]  530 	lda	(___fsadd_mant1_1_21 + 2)
   02EE B7*0A         [ 3]  531 	sta	*(___fsadd_sloc2_1_0 + 2)
   02F0 C6r00r09      [ 4]  532 	lda	(___fsadd_mant1_1_21 + 1)
   02F3 B7*09         [ 3]  533 	sta	*(___fsadd_sloc2_1_0 + 1)
   02F5 C6r00r08      [ 4]  534 	lda	___fsadd_mant1_1_21
   02F8 B7*08         [ 3]  535 	sta	*___fsadd_sloc2_1_0
   02FA B6*08         [ 3]  536 	lda	*___fsadd_sloc2_1_0
   02FC A5 F0         [ 2]  537 	bit	#0xF0
   02FE 27 4C         [ 3]  538 	beq	00163$
                            539 ;../_fsadd.c:233: if (mant1&1)
   0300 C6r00r0B      [ 4]  540 	lda	(___fsadd_mant1_1_21 + 3)
   0303 A5 01         [ 2]  541 	bit	#0x01
   0305 27 23         [ 3]  542 	beq	00127$
                            543 ;../_fsadd.c:234: mant1 += 2;
   0307 C6r00r0B      [ 4]  544 	lda	(___fsadd_mant1_1_21 + 3)
   030A AB 02         [ 2]  545 	add	#0x02
   030C C7r00r0B      [ 4]  546 	sta	(___fsadd_mant1_1_21 + 3)
   030F 24 19         [ 3]  547 	bcc	00239$
   0311 C6r00r0A      [ 4]  548 	lda	(___fsadd_mant1_1_21 + 2)
   0314 4C            [ 1]  549 	inca
   0315 C7r00r0A      [ 4]  550 	sta	(___fsadd_mant1_1_21 + 2)
   0318 26 10         [ 3]  551 	bne	00239$
   031A C6r00r09      [ 4]  552 	lda	(___fsadd_mant1_1_21 + 1)
   031D 4C            [ 1]  553 	inca
   031E C7r00r09      [ 4]  554 	sta	(___fsadd_mant1_1_21 + 1)
   0321 26 07         [ 3]  555 	bne	00239$
   0323 C6r00r08      [ 4]  556 	lda	___fsadd_mant1_1_21
   0326 4C            [ 1]  557 	inca
   0327 C7r00r08      [ 4]  558 	sta	___fsadd_mant1_1_21
   032A                     559 00239$:
   032A                     560 00127$:
                            561 ;../_fsadd.c:235: mant1 >>= 1;
   032A 89            [ 2]  562 	pshx
   032B C6r00r09      [ 4]  563 	lda	(___fsadd_mant1_1_21 + 1)
   032E CEr00r08      [ 4]  564 	ldx	___fsadd_mant1_1_21
   0331 57            [ 1]  565 	asrx
   0332 46            [ 1]  566 	rora
   0333 C7r00r09      [ 4]  567 	sta	(___fsadd_mant1_1_21 + 1)
   0336 CFr00r08      [ 4]  568 	stx	___fsadd_mant1_1_21
   0339 C6r00r0B      [ 4]  569 	lda	(___fsadd_mant1_1_21 + 3)
   033C CEr00r0A      [ 4]  570 	ldx	(___fsadd_mant1_1_21 + 2)
   033F 56            [ 1]  571 	rorx
   0340 46            [ 1]  572 	rora
   0341 C7r00r0B      [ 4]  573 	sta	(___fsadd_mant1_1_21 + 3)
   0344 CFr00r0A      [ 4]  574 	stx	(___fsadd_mant1_1_21 + 2)
   0347 88            [ 2]  575 	pulx
                            576 ;../_fsadd.c:236: exp1++;
   0348 AF 01         [ 2]  577 	aix	#1
   034A 20 9A         [ 3]  578 	bra	00128$
   034C                     579 00163$:
   034C 8B            [ 2]  580 	pshh
   034D 86            [ 2]  581 	pula
   034E C7r00r10      [ 4]  582 	sta	___fsadd_exp1_1_21
   0351 CFr00r11      [ 4]  583 	stx	(___fsadd_exp1_1_21 + 1)
                            584 ;../_fsadd.c:240: mant1 &= ~(HIDDEN<<4);
   0354 B6*0B         [ 3]  585 	lda	*(___fsadd_sloc2_1_0 + 3)
   0356 C7r00r0B      [ 4]  586 	sta	(___fsadd_mant1_1_21 + 3)
   0359 B6*0A         [ 3]  587 	lda	*(___fsadd_sloc2_1_0 + 2)
   035B C7r00r0A      [ 4]  588 	sta	(___fsadd_mant1_1_21 + 2)
   035E B6*09         [ 3]  589 	lda	*(___fsadd_sloc2_1_0 + 1)
   0360 C7r00r09      [ 4]  590 	sta	(___fsadd_mant1_1_21 + 1)
   0363 B6*08         [ 3]  591 	lda	*___fsadd_sloc2_1_0
   0365 A4 F7         [ 2]  592 	and	#0xF7
   0367 C7r00r08      [ 4]  593 	sta	___fsadd_mant1_1_21
                            594 ;../_fsadd.c:243: if (exp1 >= 0x100)
   036A 65 01 00      [ 3]  595 	cphx	#0x0100
   036D 91 30         [ 3]  596 	blt	00135$
                            597 ;../_fsadd.c:244: *pfl1 = (sign ? (SIGNBIT | __INFINITY) : __INFINITY);
   036F C6r00r16      [ 4]  598 	lda	___fsadd_sign_1_21
   0372 27 0B         [ 3]  599 	beq	00139$
   0374 45 FF 80      [ 3]  600 	ldhx	#0xFF80
   0377 35*08         [ 4]  601 	sthx	*___fsadd_sloc2_1_0
   0379 8C            [ 1]  602 	clrh
   037A 5F            [ 1]  603 	clrx
   037B 35*0A         [ 4]  604 	sthx	*(___fsadd_sloc2_1_0 + 2)
   037D 20 09         [ 3]  605 	bra	00140$
   037F                     606 00139$:
   037F 45 7F 80      [ 3]  607 	ldhx	#0x7F80
   0382 35*08         [ 4]  608 	sthx	*___fsadd_sloc2_1_0
   0384 8C            [ 1]  609 	clrh
   0385 5F            [ 1]  610 	clrx
   0386 35*0A         [ 4]  611 	sthx	*(___fsadd_sloc2_1_0 + 2)
   0388                     612 00140$:
   0388 B6*08         [ 3]  613 	lda	*___fsadd_sloc2_1_0
   038A C7r00r00      [ 4]  614 	sta	___fsadd_PARM_1
   038D B6*09         [ 3]  615 	lda	*(___fsadd_sloc2_1_0 + 1)
   038F C7r00r01      [ 4]  616 	sta	(___fsadd_PARM_1 + 1)
   0392 B6*0A         [ 3]  617 	lda	*(___fsadd_sloc2_1_0 + 2)
   0394 C7r00r02      [ 4]  618 	sta	(___fsadd_PARM_1 + 2)
   0397 B6*0B         [ 3]  619 	lda	*(___fsadd_sloc2_1_0 + 3)
   0399 C7r00r03      [ 4]  620 	sta	(___fsadd_PARM_1 + 3)
   039C CCr04r60      [ 3]  621 	jmp	00136$
   039F                     622 00135$:
                            623 ;../_fsadd.c:245: else if (exp1 < 0)
   039F 65 00 00      [ 3]  624 	cphx	#0x0000
   03A2 90 10         [ 3]  625 	bge	00132$
                            626 ;../_fsadd.c:246: *pfl1 = 0;
   03A4 4F            [ 1]  627 	clra
   03A5 C7r00r00      [ 4]  628 	sta	___fsadd_PARM_1
   03A8 C7r00r01      [ 4]  629 	sta	(___fsadd_PARM_1 + 1)
   03AB C7r00r02      [ 4]  630 	sta	(___fsadd_PARM_1 + 2)
   03AE C7r00r03      [ 4]  631 	sta	(___fsadd_PARM_1 + 3)
   03B1 CCr04r60      [ 3]  632 	jmp	00136$
   03B4                     633 00132$:
                            634 ;../_fsadd.c:248: *pfl1 = PACK (sign ? SIGNBIT : 0 , exp1, mant1>>4);
   03B4 C6r00r16      [ 4]  635 	lda	___fsadd_sign_1_21
   03B7 27 0A         [ 3]  636 	beq	00141$
   03B9 45 80 00      [ 3]  637 	ldhx	#0x8000
   03BC 35*08         [ 4]  638 	sthx	*___fsadd_sloc2_1_0
   03BE 8C            [ 1]  639 	clrh
   03BF 35*0A         [ 4]  640 	sthx	*(___fsadd_sloc2_1_0 + 2)
   03C1 20 06         [ 3]  641 	bra	00142$
   03C3                     642 00141$:
   03C3 8C            [ 1]  643 	clrh
   03C4 5F            [ 1]  644 	clrx
   03C5 35*08         [ 4]  645 	sthx	*___fsadd_sloc2_1_0
   03C7 35*0A         [ 4]  646 	sthx	*(___fsadd_sloc2_1_0 + 2)
   03C9                     647 00142$:
   03C9 C6r00r11      [ 4]  648 	lda	(___fsadd_exp1_1_21 + 1)
   03CC B7*07         [ 3]  649 	sta	*(___fsadd_sloc1_1_0 + 3)
   03CE C6r00r10      [ 4]  650 	lda	___fsadd_exp1_1_21
   03D1 B7*06         [ 3]  651 	sta	*(___fsadd_sloc1_1_0 + 2)
   03D3 49            [ 1]  652 	rola	
   03D4 4F            [ 1]  653 	clra	
   03D5 A2 00         [ 2]  654 	sbc	#0x00
   03D7 B7*05         [ 3]  655 	sta	*(___fsadd_sloc1_1_0 + 1)
   03D9 B7*04         [ 3]  656 	sta	*___fsadd_sloc1_1_0
   03DB B6*07         [ 3]  657 	lda	*(___fsadd_sloc1_1_0 + 3)
   03DD BE*06         [ 3]  658 	ldx	*(___fsadd_sloc1_1_0 + 2)
   03DF 54            [ 1]  659 	lsrx
   03E0 46            [ 1]  660 	rora
   03E1 97            [ 1]  661 	tax
   03E2 4F            [ 1]  662 	clra
   03E3 46            [ 1]  663 	rora
   03E4 B7*05         [ 3]  664 	sta	*(___fsadd_sloc1_1_0 + 1)
   03E6 BF*04         [ 3]  665 	stx	*___fsadd_sloc1_1_0
   03E8 6E 00*07      [ 4]  666 	mov	#0x00,*(___fsadd_sloc1_1_0 + 3)
   03EB 6E 00*06      [ 4]  667 	mov	#0x00,*(___fsadd_sloc1_1_0 + 2)
   03EE B6*0B         [ 3]  668 	lda	*(___fsadd_sloc2_1_0 + 3)
   03F0 BA*07         [ 3]  669 	ora	*(___fsadd_sloc1_1_0 + 3)
   03F2 B7*0B         [ 3]  670 	sta	*(___fsadd_sloc2_1_0 + 3)
   03F4 B6*0A         [ 3]  671 	lda	*(___fsadd_sloc2_1_0 + 2)
   03F6 BA*06         [ 3]  672 	ora	*(___fsadd_sloc1_1_0 + 2)
   03F8 B7*0A         [ 3]  673 	sta	*(___fsadd_sloc2_1_0 + 2)
   03FA B6*09         [ 3]  674 	lda	*(___fsadd_sloc2_1_0 + 1)
   03FC BA*05         [ 3]  675 	ora	*(___fsadd_sloc1_1_0 + 1)
   03FE B7*09         [ 3]  676 	sta	*(___fsadd_sloc2_1_0 + 1)
   0400 B6*08         [ 3]  677 	lda	*___fsadd_sloc2_1_0
   0402 BA*04         [ 3]  678 	ora	*___fsadd_sloc1_1_0
   0404 B7*08         [ 3]  679 	sta	*___fsadd_sloc2_1_0
   0406 C6r00r0B      [ 4]  680 	lda	(___fsadd_mant1_1_21 + 3)
   0409 CEr00r0A      [ 4]  681 	ldx	(___fsadd_mant1_1_21 + 2)
   040C 54            [ 1]  682 	lsrx
   040D 46            [ 1]  683 	rora
   040E 54            [ 1]  684 	lsrx
   040F 46            [ 1]  685 	rora
   0410 54            [ 1]  686 	lsrx
   0411 46            [ 1]  687 	rora
   0412 54            [ 1]  688 	lsrx
   0413 46            [ 1]  689 	rora
   0414 B7*07         [ 3]  690 	sta	*(___fsadd_sloc1_1_0 + 3)
   0416 BF*06         [ 3]  691 	stx	*(___fsadd_sloc1_1_0 + 2)
   0418 C6r00r09      [ 4]  692 	lda	(___fsadd_mant1_1_21 + 1)
   041B 62            [ 3]  693 	nsa	
   041C A4 F0         [ 2]  694 	and	#0xf0
   041E BA*06         [ 3]  695 	ora	*(___fsadd_sloc1_1_0 + 2)
   0420 B7*06         [ 3]  696 	sta	*(___fsadd_sloc1_1_0 + 2)
   0422 C6r00r09      [ 4]  697 	lda	(___fsadd_mant1_1_21 + 1)
   0425 CEr00r08      [ 4]  698 	ldx	___fsadd_mant1_1_21
   0428 57            [ 1]  699 	asrx
   0429 46            [ 1]  700 	rora
   042A 57            [ 1]  701 	asrx
   042B 46            [ 1]  702 	rora
   042C 57            [ 1]  703 	asrx
   042D 46            [ 1]  704 	rora
   042E 57            [ 1]  705 	asrx
   042F 46            [ 1]  706 	rora
   0430 B7*05         [ 3]  707 	sta	*(___fsadd_sloc1_1_0 + 1)
   0432 BF*04         [ 3]  708 	stx	*___fsadd_sloc1_1_0
   0434 B6*0B         [ 3]  709 	lda	*(___fsadd_sloc2_1_0 + 3)
   0436 BA*07         [ 3]  710 	ora	*(___fsadd_sloc1_1_0 + 3)
   0438 B7*0B         [ 3]  711 	sta	*(___fsadd_sloc2_1_0 + 3)
   043A B6*0A         [ 3]  712 	lda	*(___fsadd_sloc2_1_0 + 2)
   043C BA*06         [ 3]  713 	ora	*(___fsadd_sloc1_1_0 + 2)
   043E B7*0A         [ 3]  714 	sta	*(___fsadd_sloc2_1_0 + 2)
   0440 B6*09         [ 3]  715 	lda	*(___fsadd_sloc2_1_0 + 1)
   0442 BA*05         [ 3]  716 	ora	*(___fsadd_sloc1_1_0 + 1)
   0444 B7*09         [ 3]  717 	sta	*(___fsadd_sloc2_1_0 + 1)
   0446 B6*08         [ 3]  718 	lda	*___fsadd_sloc2_1_0
   0448 BA*04         [ 3]  719 	ora	*___fsadd_sloc1_1_0
   044A B7*08         [ 3]  720 	sta	*___fsadd_sloc2_1_0
   044C B6*08         [ 3]  721 	lda	*___fsadd_sloc2_1_0
   044E C7r00r00      [ 4]  722 	sta	___fsadd_PARM_1
   0451 B6*09         [ 3]  723 	lda	*(___fsadd_sloc2_1_0 + 1)
   0453 C7r00r01      [ 4]  724 	sta	(___fsadd_PARM_1 + 1)
   0456 B6*0A         [ 3]  725 	lda	*(___fsadd_sloc2_1_0 + 2)
   0458 C7r00r02      [ 4]  726 	sta	(___fsadd_PARM_1 + 2)
   045B B6*0B         [ 3]  727 	lda	*(___fsadd_sloc2_1_0 + 3)
   045D C7r00r03      [ 4]  728 	sta	(___fsadd_PARM_1 + 3)
   0460                     729 00136$:
                            730 ;../_fsadd.c:249: return (a1);
   0460 C6r00r00      [ 4]  731 	lda	___fsadd_PARM_1
   0463 B7*00         [ 3]  732 	sta	*___SDCC_hc08_ret3
   0465 C6r00r01      [ 4]  733 	lda	(___fsadd_PARM_1 + 1)
   0468 B7*00         [ 3]  734 	sta	*___SDCC_hc08_ret2
   046A CEr00r02      [ 4]  735 	ldx	(___fsadd_PARM_1 + 2)
   046D C6r00r03      [ 4]  736 	lda	(___fsadd_PARM_1 + 3)
   0470 81            [ 4]  737 	rts
                            738 	.area CSEG    (CODE)
                            739 	.area CONST   (CODE)
                            740 	.area XINIT   (CODE)
                            741 	.area CABS    (ABS,CODE)
