 ** Message System Log
 ** Database: 
 ** Date:   Sat Jan 31 19:01:46 2015


****************
Macro Parameters
****************

Name                            : necount_cmp
Family                          : ProASIC3
Output Format                   : VERILOG
Type                            : Magnitude Comparator
Ageb                            : None
Agb                             : None
Aleb                            : Active High
Alb                             : None
Aeb                             : None
Aneb                            : None
Width                           : 11
Representation                  : Unsigned
Insert Regs                     : No
Insert Pads                     : No
Clock Edge                      : Rise

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:     38  Total:  24576   (0.15%)
    IO (W/ clocks)             Used:      0  Total:    154   (0.00%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to
C:/Users/Administrator/Desktop/2D_NMR_EC_FPGA_150130/smartgen\necount_cmp\nec\
ount_cmp.v.

 ** Log Ended:   Sat Jan 31 19:01:47 2015

