{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U12":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U13":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U14":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00f0"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_3_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U9":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3.out","add_all__U11.in0"],
          ["mul_d1__U5.out","add_all__U11.in1"],
          ["add_all__U12.in0","add_all__U11.out"],
          ["mul_d2__U7.out","add_all__U12.in1"],
          ["add_all__U13.in0","add_all__U12.out"],
          ["mul_d3__U9.out","add_all__U13.in1"],
          ["add_all__U14.in0","add_all__U13.out"],
          ["const_term_U10.out","add_all__U14.in1"],
          ["self.out","add_all__U14.out"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["mul_d3__U9.in0","coeff_3_U8.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"],
          ["self.d.3","mul_d3__U9.in1"]
        ]
      },
      "aff__U1011":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1020":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1013.out","add_all__U1023.in0"],
          ["mul_d1__U1015.out","add_all__U1023.in1"],
          ["add_all__U1024.in0","add_all__U1023.out"],
          ["mul_d2__U1017.out","add_all__U1024.in1"],
          ["add_all__U1025.in0","add_all__U1024.out"],
          ["mul_d3__U1019.out","add_all__U1025.in1"],
          ["add_all__U1026.in0","add_all__U1025.out"],
          ["mul_d4__U1021.out","add_all__U1026.in1"],
          ["add_all__U1027.in0","add_all__U1026.out"],
          ["const_term_U1022.out","add_all__U1027.in1"],
          ["self.out","add_all__U1027.out"],
          ["mul_d0__U1013.in0","coeff_0_U1012.out"],
          ["mul_d1__U1015.in0","coeff_1_U1014.out"],
          ["mul_d2__U1017.in0","coeff_2_U1016.out"],
          ["mul_d3__U1019.in0","coeff_3_U1018.out"],
          ["mul_d4__U1021.in0","coeff_4_U1020.out"],
          ["self.d.0","mul_d0__U1013.in1"],
          ["self.d.1","mul_d1__U1015.in1"],
          ["self.d.2","mul_d2__U1017.in1"],
          ["self.d.3","mul_d3__U1019.in1"],
          ["self.d.4","mul_d4__U1021.in1"]
        ]
      },
      "aff__U1029":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1031.out","add_all__U1041.in0"],
          ["mul_d1__U1033.out","add_all__U1041.in1"],
          ["add_all__U1042.in0","add_all__U1041.out"],
          ["mul_d2__U1035.out","add_all__U1042.in1"],
          ["add_all__U1043.in0","add_all__U1042.out"],
          ["mul_d3__U1037.out","add_all__U1043.in1"],
          ["add_all__U1044.in0","add_all__U1043.out"],
          ["mul_d4__U1039.out","add_all__U1044.in1"],
          ["add_all__U1045.in0","add_all__U1044.out"],
          ["const_term_U1040.out","add_all__U1045.in1"],
          ["self.out","add_all__U1045.out"],
          ["mul_d0__U1031.in0","coeff_0_U1030.out"],
          ["mul_d1__U1033.in0","coeff_1_U1032.out"],
          ["mul_d2__U1035.in0","coeff_2_U1034.out"],
          ["mul_d3__U1037.in0","coeff_3_U1036.out"],
          ["mul_d4__U1039.in0","coeff_4_U1038.out"],
          ["self.d.0","mul_d0__U1031.in1"],
          ["self.d.1","mul_d1__U1033.in1"],
          ["self.d.2","mul_d2__U1035.in1"],
          ["self.d.3","mul_d3__U1037.in1"],
          ["self.d.4","mul_d4__U1039.in1"]
        ]
      },
      "aff__U1047":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1056":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1049.out","add_all__U1059.in0"],
          ["mul_d1__U1051.out","add_all__U1059.in1"],
          ["add_all__U1060.in0","add_all__U1059.out"],
          ["mul_d2__U1053.out","add_all__U1060.in1"],
          ["add_all__U1061.in0","add_all__U1060.out"],
          ["mul_d3__U1055.out","add_all__U1061.in1"],
          ["add_all__U1062.in0","add_all__U1061.out"],
          ["mul_d4__U1057.out","add_all__U1062.in1"],
          ["add_all__U1063.in0","add_all__U1062.out"],
          ["const_term_U1058.out","add_all__U1063.in1"],
          ["self.out","add_all__U1063.out"],
          ["mul_d0__U1049.in0","coeff_0_U1048.out"],
          ["mul_d1__U1051.in0","coeff_1_U1050.out"],
          ["mul_d2__U1053.in0","coeff_2_U1052.out"],
          ["mul_d3__U1055.in0","coeff_3_U1054.out"],
          ["mul_d4__U1057.in0","coeff_4_U1056.out"],
          ["self.d.0","mul_d0__U1049.in1"],
          ["self.d.1","mul_d1__U1051.in1"],
          ["self.d.2","mul_d2__U1053.in1"],
          ["self.d.3","mul_d3__U1055.in1"],
          ["self.d.4","mul_d4__U1057.in1"]
        ]
      },
      "aff__U1065":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1077":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1079":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1069":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1071":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1067.out","add_all__U1077.in0"],
          ["mul_d1__U1069.out","add_all__U1077.in1"],
          ["add_all__U1078.in0","add_all__U1077.out"],
          ["mul_d2__U1071.out","add_all__U1078.in1"],
          ["add_all__U1079.in0","add_all__U1078.out"],
          ["mul_d3__U1073.out","add_all__U1079.in1"],
          ["add_all__U1080.in0","add_all__U1079.out"],
          ["mul_d4__U1075.out","add_all__U1080.in1"],
          ["add_all__U1081.in0","add_all__U1080.out"],
          ["const_term_U1076.out","add_all__U1081.in1"],
          ["self.out","add_all__U1081.out"],
          ["mul_d0__U1067.in0","coeff_0_U1066.out"],
          ["mul_d1__U1069.in0","coeff_1_U1068.out"],
          ["mul_d2__U1071.in0","coeff_2_U1070.out"],
          ["mul_d3__U1073.in0","coeff_3_U1072.out"],
          ["mul_d4__U1075.in0","coeff_4_U1074.out"],
          ["self.d.0","mul_d0__U1067.in1"],
          ["self.d.1","mul_d1__U1069.in1"],
          ["self.d.2","mul_d2__U1071.in1"],
          ["self.d.3","mul_d3__U1073.in1"],
          ["self.d.4","mul_d4__U1075.in1"]
        ]
      },
      "aff__U1083":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1098":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1099":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1094":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1085.out","add_all__U1095.in0"],
          ["mul_d1__U1087.out","add_all__U1095.in1"],
          ["add_all__U1096.in0","add_all__U1095.out"],
          ["mul_d2__U1089.out","add_all__U1096.in1"],
          ["add_all__U1097.in0","add_all__U1096.out"],
          ["mul_d3__U1091.out","add_all__U1097.in1"],
          ["add_all__U1098.in0","add_all__U1097.out"],
          ["mul_d4__U1093.out","add_all__U1098.in1"],
          ["add_all__U1099.in0","add_all__U1098.out"],
          ["const_term_U1094.out","add_all__U1099.in1"],
          ["self.out","add_all__U1099.out"],
          ["mul_d0__U1085.in0","coeff_0_U1084.out"],
          ["mul_d1__U1087.in0","coeff_1_U1086.out"],
          ["mul_d2__U1089.in0","coeff_2_U1088.out"],
          ["mul_d3__U1091.in0","coeff_3_U1090.out"],
          ["mul_d4__U1093.in0","coeff_4_U1092.out"],
          ["self.d.0","mul_d0__U1085.in1"],
          ["self.d.1","mul_d1__U1087.in1"],
          ["self.d.2","mul_d2__U1089.in1"],
          ["self.d.3","mul_d3__U1091.in1"],
          ["self.d.4","mul_d4__U1093.in1"]
        ]
      },
      "aff__U1101":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1103.out","add_all__U1113.in0"],
          ["mul_d1__U1105.out","add_all__U1113.in1"],
          ["add_all__U1114.in0","add_all__U1113.out"],
          ["mul_d2__U1107.out","add_all__U1114.in1"],
          ["add_all__U1115.in0","add_all__U1114.out"],
          ["mul_d3__U1109.out","add_all__U1115.in1"],
          ["add_all__U1116.in0","add_all__U1115.out"],
          ["mul_d4__U1111.out","add_all__U1116.in1"],
          ["add_all__U1117.in0","add_all__U1116.out"],
          ["const_term_U1112.out","add_all__U1117.in1"],
          ["self.out","add_all__U1117.out"],
          ["mul_d0__U1103.in0","coeff_0_U1102.out"],
          ["mul_d1__U1105.in0","coeff_1_U1104.out"],
          ["mul_d2__U1107.in0","coeff_2_U1106.out"],
          ["mul_d3__U1109.in0","coeff_3_U1108.out"],
          ["mul_d4__U1111.in0","coeff_4_U1110.out"],
          ["self.d.0","mul_d0__U1103.in1"],
          ["self.d.1","mul_d1__U1105.in1"],
          ["self.d.2","mul_d2__U1107.in1"],
          ["self.d.3","mul_d3__U1109.in1"],
          ["self.d.4","mul_d4__U1111.in1"]
        ]
      },
      "aff__U1119":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1121.out","add_all__U1131.in0"],
          ["mul_d1__U1123.out","add_all__U1131.in1"],
          ["add_all__U1132.in0","add_all__U1131.out"],
          ["mul_d2__U1125.out","add_all__U1132.in1"],
          ["add_all__U1133.in0","add_all__U1132.out"],
          ["mul_d3__U1127.out","add_all__U1133.in1"],
          ["add_all__U1134.in0","add_all__U1133.out"],
          ["mul_d4__U1129.out","add_all__U1134.in1"],
          ["add_all__U1135.in0","add_all__U1134.out"],
          ["const_term_U1130.out","add_all__U1135.in1"],
          ["self.out","add_all__U1135.out"],
          ["mul_d0__U1121.in0","coeff_0_U1120.out"],
          ["mul_d1__U1123.in0","coeff_1_U1122.out"],
          ["mul_d2__U1125.in0","coeff_2_U1124.out"],
          ["mul_d3__U1127.in0","coeff_3_U1126.out"],
          ["mul_d4__U1129.in0","coeff_4_U1128.out"],
          ["self.d.0","mul_d0__U1121.in1"],
          ["self.d.1","mul_d1__U1123.in1"],
          ["self.d.2","mul_d2__U1125.in1"],
          ["self.d.3","mul_d3__U1127.in1"],
          ["self.d.4","mul_d4__U1129.in1"]
        ]
      },
      "aff__U1137":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1139.out","add_all__U1149.in0"],
          ["mul_d1__U1141.out","add_all__U1149.in1"],
          ["add_all__U1150.in0","add_all__U1149.out"],
          ["mul_d2__U1143.out","add_all__U1150.in1"],
          ["add_all__U1151.in0","add_all__U1150.out"],
          ["mul_d3__U1145.out","add_all__U1151.in1"],
          ["add_all__U1152.in0","add_all__U1151.out"],
          ["mul_d4__U1147.out","add_all__U1152.in1"],
          ["add_all__U1153.in0","add_all__U1152.out"],
          ["const_term_U1148.out","add_all__U1153.in1"],
          ["self.out","add_all__U1153.out"],
          ["mul_d0__U1139.in0","coeff_0_U1138.out"],
          ["mul_d1__U1141.in0","coeff_1_U1140.out"],
          ["mul_d2__U1143.in0","coeff_2_U1142.out"],
          ["mul_d3__U1145.in0","coeff_3_U1144.out"],
          ["mul_d4__U1147.in0","coeff_4_U1146.out"],
          ["self.d.0","mul_d0__U1139.in1"],
          ["self.d.1","mul_d1__U1141.in1"],
          ["self.d.2","mul_d2__U1143.in1"],
          ["self.d.3","mul_d3__U1145.in1"],
          ["self.d.4","mul_d4__U1147.in1"]
        ]
      },
      "aff__U1155":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1157.out","add_all__U1167.in0"],
          ["mul_d1__U1159.out","add_all__U1167.in1"],
          ["add_all__U1168.in0","add_all__U1167.out"],
          ["mul_d2__U1161.out","add_all__U1168.in1"],
          ["add_all__U1169.in0","add_all__U1168.out"],
          ["mul_d3__U1163.out","add_all__U1169.in1"],
          ["add_all__U1170.in0","add_all__U1169.out"],
          ["mul_d4__U1165.out","add_all__U1170.in1"],
          ["add_all__U1171.in0","add_all__U1170.out"],
          ["const_term_U1166.out","add_all__U1171.in1"],
          ["self.out","add_all__U1171.out"],
          ["mul_d0__U1157.in0","coeff_0_U1156.out"],
          ["mul_d1__U1159.in0","coeff_1_U1158.out"],
          ["mul_d2__U1161.in0","coeff_2_U1160.out"],
          ["mul_d3__U1163.in0","coeff_3_U1162.out"],
          ["mul_d4__U1165.in0","coeff_4_U1164.out"],
          ["self.d.0","mul_d0__U1157.in1"],
          ["self.d.1","mul_d1__U1159.in1"],
          ["self.d.2","mul_d2__U1161.in1"],
          ["self.d.3","mul_d3__U1163.in1"],
          ["self.d.4","mul_d4__U1165.in1"]
        ]
      },
      "aff__U1173":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1175.out","add_all__U1185.in0"],
          ["mul_d1__U1177.out","add_all__U1185.in1"],
          ["add_all__U1186.in0","add_all__U1185.out"],
          ["mul_d2__U1179.out","add_all__U1186.in1"],
          ["add_all__U1187.in0","add_all__U1186.out"],
          ["mul_d3__U1181.out","add_all__U1187.in1"],
          ["add_all__U1188.in0","add_all__U1187.out"],
          ["mul_d4__U1183.out","add_all__U1188.in1"],
          ["add_all__U1189.in0","add_all__U1188.out"],
          ["const_term_U1184.out","add_all__U1189.in1"],
          ["self.out","add_all__U1189.out"],
          ["mul_d0__U1175.in0","coeff_0_U1174.out"],
          ["mul_d1__U1177.in0","coeff_1_U1176.out"],
          ["mul_d2__U1179.in0","coeff_2_U1178.out"],
          ["mul_d3__U1181.in0","coeff_3_U1180.out"],
          ["mul_d4__U1183.in0","coeff_4_U1182.out"],
          ["self.d.0","mul_d0__U1175.in1"],
          ["self.d.1","mul_d1__U1177.in1"],
          ["self.d.2","mul_d2__U1179.in1"],
          ["self.d.3","mul_d3__U1181.in1"],
          ["self.d.4","mul_d4__U1183.in1"]
        ]
      },
      "aff__U118":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U120.out","add_all__U126.in0"],
          ["mul_d1__U122.out","add_all__U126.in1"],
          ["add_all__U127.in0","add_all__U126.out"],
          ["mul_d2__U124.out","add_all__U127.in1"],
          ["add_all__U128.in0","add_all__U127.out"],
          ["const_term_U125.out","add_all__U128.in1"],
          ["self.out","add_all__U128.out"],
          ["mul_d0__U120.in0","coeff_0_U119.out"],
          ["mul_d1__U122.in0","coeff_1_U121.out"],
          ["mul_d2__U124.in0","coeff_2_U123.out"],
          ["self.d.0","mul_d0__U120.in1"],
          ["self.d.1","mul_d1__U122.in1"],
          ["self.d.2","mul_d2__U124.in1"]
        ]
      },
      "aff__U1191":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1193.out","add_all__U1203.in0"],
          ["mul_d1__U1195.out","add_all__U1203.in1"],
          ["add_all__U1204.in0","add_all__U1203.out"],
          ["mul_d2__U1197.out","add_all__U1204.in1"],
          ["add_all__U1205.in0","add_all__U1204.out"],
          ["mul_d3__U1199.out","add_all__U1205.in1"],
          ["add_all__U1206.in0","add_all__U1205.out"],
          ["mul_d4__U1201.out","add_all__U1206.in1"],
          ["add_all__U1207.in0","add_all__U1206.out"],
          ["const_term_U1202.out","add_all__U1207.in1"],
          ["self.out","add_all__U1207.out"],
          ["mul_d0__U1193.in0","coeff_0_U1192.out"],
          ["mul_d1__U1195.in0","coeff_1_U1194.out"],
          ["mul_d2__U1197.in0","coeff_2_U1196.out"],
          ["mul_d3__U1199.in0","coeff_3_U1198.out"],
          ["mul_d4__U1201.in0","coeff_4_U1200.out"],
          ["self.d.0","mul_d0__U1193.in1"],
          ["self.d.1","mul_d1__U1195.in1"],
          ["self.d.2","mul_d2__U1197.in1"],
          ["self.d.3","mul_d3__U1199.in1"],
          ["self.d.4","mul_d4__U1201.in1"]
        ]
      },
      "aff__U1209":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1211.out","add_all__U1221.in0"],
          ["mul_d1__U1213.out","add_all__U1221.in1"],
          ["add_all__U1222.in0","add_all__U1221.out"],
          ["mul_d2__U1215.out","add_all__U1222.in1"],
          ["add_all__U1223.in0","add_all__U1222.out"],
          ["mul_d3__U1217.out","add_all__U1223.in1"],
          ["add_all__U1224.in0","add_all__U1223.out"],
          ["mul_d4__U1219.out","add_all__U1224.in1"],
          ["add_all__U1225.in0","add_all__U1224.out"],
          ["const_term_U1220.out","add_all__U1225.in1"],
          ["self.out","add_all__U1225.out"],
          ["mul_d0__U1211.in0","coeff_0_U1210.out"],
          ["mul_d1__U1213.in0","coeff_1_U1212.out"],
          ["mul_d2__U1215.in0","coeff_2_U1214.out"],
          ["mul_d3__U1217.in0","coeff_3_U1216.out"],
          ["mul_d4__U1219.in0","coeff_4_U1218.out"],
          ["self.d.0","mul_d0__U1211.in1"],
          ["self.d.1","mul_d1__U1213.in1"],
          ["self.d.2","mul_d2__U1215.in1"],
          ["self.d.3","mul_d3__U1217.in1"],
          ["self.d.4","mul_d4__U1219.in1"]
        ]
      },
      "aff__U1227":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1229.out","add_all__U1239.in0"],
          ["mul_d1__U1231.out","add_all__U1239.in1"],
          ["add_all__U1240.in0","add_all__U1239.out"],
          ["mul_d2__U1233.out","add_all__U1240.in1"],
          ["add_all__U1241.in0","add_all__U1240.out"],
          ["mul_d3__U1235.out","add_all__U1241.in1"],
          ["add_all__U1242.in0","add_all__U1241.out"],
          ["mul_d4__U1237.out","add_all__U1242.in1"],
          ["add_all__U1243.in0","add_all__U1242.out"],
          ["const_term_U1238.out","add_all__U1243.in1"],
          ["self.out","add_all__U1243.out"],
          ["mul_d0__U1229.in0","coeff_0_U1228.out"],
          ["mul_d1__U1231.in0","coeff_1_U1230.out"],
          ["mul_d2__U1233.in0","coeff_2_U1232.out"],
          ["mul_d3__U1235.in0","coeff_3_U1234.out"],
          ["mul_d4__U1237.in0","coeff_4_U1236.out"],
          ["self.d.0","mul_d0__U1229.in1"],
          ["self.d.1","mul_d1__U1231.in1"],
          ["self.d.2","mul_d2__U1233.in1"],
          ["self.d.3","mul_d3__U1235.in1"],
          ["self.d.4","mul_d4__U1237.in1"]
        ]
      },
      "aff__U1245":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1247.out","add_all__U1257.in0"],
          ["mul_d1__U1249.out","add_all__U1257.in1"],
          ["add_all__U1258.in0","add_all__U1257.out"],
          ["mul_d2__U1251.out","add_all__U1258.in1"],
          ["add_all__U1259.in0","add_all__U1258.out"],
          ["mul_d3__U1253.out","add_all__U1259.in1"],
          ["add_all__U1260.in0","add_all__U1259.out"],
          ["mul_d4__U1255.out","add_all__U1260.in1"],
          ["add_all__U1261.in0","add_all__U1260.out"],
          ["const_term_U1256.out","add_all__U1261.in1"],
          ["self.out","add_all__U1261.out"],
          ["mul_d0__U1247.in0","coeff_0_U1246.out"],
          ["mul_d1__U1249.in0","coeff_1_U1248.out"],
          ["mul_d2__U1251.in0","coeff_2_U1250.out"],
          ["mul_d3__U1253.in0","coeff_3_U1252.out"],
          ["mul_d4__U1255.in0","coeff_4_U1254.out"],
          ["self.d.0","mul_d0__U1247.in1"],
          ["self.d.1","mul_d1__U1249.in1"],
          ["self.d.2","mul_d2__U1251.in1"],
          ["self.d.3","mul_d3__U1253.in1"],
          ["self.d.4","mul_d4__U1255.in1"]
        ]
      },
      "aff__U1263":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U1268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1265.out","add_all__U1275.in0"],
          ["mul_d1__U1267.out","add_all__U1275.in1"],
          ["add_all__U1276.in0","add_all__U1275.out"],
          ["mul_d2__U1269.out","add_all__U1276.in1"],
          ["add_all__U1277.in0","add_all__U1276.out"],
          ["mul_d3__U1271.out","add_all__U1277.in1"],
          ["add_all__U1278.in0","add_all__U1277.out"],
          ["mul_d4__U1273.out","add_all__U1278.in1"],
          ["add_all__U1279.in0","add_all__U1278.out"],
          ["const_term_U1274.out","add_all__U1279.in1"],
          ["self.out","add_all__U1279.out"],
          ["mul_d0__U1265.in0","coeff_0_U1264.out"],
          ["mul_d1__U1267.in0","coeff_1_U1266.out"],
          ["mul_d2__U1269.in0","coeff_2_U1268.out"],
          ["mul_d3__U1271.in0","coeff_3_U1270.out"],
          ["mul_d4__U1273.in0","coeff_4_U1272.out"],
          ["self.d.0","mul_d0__U1265.in1"],
          ["self.d.1","mul_d1__U1267.in1"],
          ["self.d.2","mul_d2__U1269.in1"],
          ["self.d.3","mul_d3__U1271.in1"],
          ["self.d.4","mul_d4__U1273.in1"]
        ]
      },
      "aff__U141":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U143.out","add_all__U149.in0"],
          ["mul_d1__U145.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["mul_d2__U147.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["const_term_U148.out","add_all__U151.in1"],
          ["self.out","add_all__U151.out"],
          ["mul_d0__U143.in0","coeff_0_U142.out"],
          ["mul_d1__U145.in0","coeff_1_U144.out"],
          ["mul_d2__U147.in0","coeff_2_U146.out"],
          ["self.d.0","mul_d0__U143.in1"],
          ["self.d.1","mul_d1__U145.in1"],
          ["self.d.2","mul_d2__U147.in1"]
        ]
      },
      "aff__U164":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U166.out","add_all__U172.in0"],
          ["mul_d1__U168.out","add_all__U172.in1"],
          ["add_all__U173.in0","add_all__U172.out"],
          ["mul_d2__U170.out","add_all__U173.in1"],
          ["add_all__U174.in0","add_all__U173.out"],
          ["const_term_U171.out","add_all__U174.in1"],
          ["self.out","add_all__U174.out"],
          ["mul_d0__U166.in0","coeff_0_U165.out"],
          ["mul_d1__U168.in0","coeff_1_U167.out"],
          ["mul_d2__U170.in0","coeff_2_U169.out"],
          ["self.d.0","mul_d0__U166.in1"],
          ["self.d.1","mul_d1__U168.in1"],
          ["self.d.2","mul_d2__U170.in1"]
        ]
      },
      "aff__U187":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f49"]}
          },
          "mul_d0__U189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U189.out","add_all__U199.in0"],
          ["mul_d1__U191.out","add_all__U199.in1"],
          ["add_all__U200.in0","add_all__U199.out"],
          ["mul_d2__U193.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["mul_d3__U195.out","add_all__U201.in1"],
          ["add_all__U202.in0","add_all__U201.out"],
          ["mul_d4__U197.out","add_all__U202.in1"],
          ["add_all__U203.in0","add_all__U202.out"],
          ["const_term_U198.out","add_all__U203.in1"],
          ["self.out","add_all__U203.out"],
          ["mul_d0__U189.in0","coeff_0_U188.out"],
          ["mul_d1__U191.in0","coeff_1_U190.out"],
          ["mul_d2__U193.in0","coeff_2_U192.out"],
          ["mul_d3__U195.in0","coeff_3_U194.out"],
          ["mul_d4__U197.in0","coeff_4_U196.out"],
          ["self.d.0","mul_d0__U189.in1"],
          ["self.d.1","mul_d1__U191.in1"],
          ["self.d.2","mul_d2__U193.in1"],
          ["self.d.3","mul_d3__U195.in1"],
          ["self.d.4","mul_d4__U197.in1"]
        ]
      },
      "aff__U239":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f49"]}
          },
          "mul_d0__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U241.out","add_all__U251.in0"],
          ["mul_d1__U243.out","add_all__U251.in1"],
          ["add_all__U252.in0","add_all__U251.out"],
          ["mul_d2__U245.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["mul_d3__U247.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["mul_d4__U249.out","add_all__U254.in1"],
          ["add_all__U255.in0","add_all__U254.out"],
          ["const_term_U250.out","add_all__U255.in1"],
          ["self.out","add_all__U255.out"],
          ["mul_d0__U241.in0","coeff_0_U240.out"],
          ["mul_d1__U243.in0","coeff_1_U242.out"],
          ["mul_d2__U245.in0","coeff_2_U244.out"],
          ["mul_d3__U247.in0","coeff_3_U246.out"],
          ["mul_d4__U249.in0","coeff_4_U248.out"],
          ["self.d.0","mul_d0__U241.in1"],
          ["self.d.1","mul_d1__U243.in1"],
          ["self.d.2","mul_d2__U245.in1"],
          ["self.d.3","mul_d3__U247.in1"],
          ["self.d.4","mul_d4__U249.in1"]
        ]
      },
      "aff__U291":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_2_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_3_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3e91"]}
          },
          "mul_d0__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U293.out","add_all__U301.in0"],
          ["mul_d1__U295.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["mul_d2__U297.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d3__U299.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["const_term_U300.out","add_all__U304.in1"],
          ["self.out","add_all__U304.out"],
          ["mul_d0__U293.in0","coeff_0_U292.out"],
          ["mul_d1__U295.in0","coeff_1_U294.out"],
          ["mul_d2__U297.in0","coeff_2_U296.out"],
          ["mul_d3__U299.in0","coeff_3_U298.out"],
          ["self.d.0","mul_d0__U293.in1"],
          ["self.d.1","mul_d1__U295.in1"],
          ["self.d.2","mul_d2__U297.in1"],
          ["self.d.3","mul_d3__U299.in1"]
        ]
      },
      "aff__U30":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U46":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f49"]}
          },
          "mul_d0__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U32.out","add_all__U42.in0"],
          ["mul_d1__U34.out","add_all__U42.in1"],
          ["add_all__U43.in0","add_all__U42.out"],
          ["mul_d2__U36.out","add_all__U43.in1"],
          ["add_all__U44.in0","add_all__U43.out"],
          ["mul_d3__U38.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["mul_d4__U40.out","add_all__U45.in1"],
          ["add_all__U46.in0","add_all__U45.out"],
          ["const_term_U41.out","add_all__U46.in1"],
          ["self.out","add_all__U46.out"],
          ["mul_d0__U32.in0","coeff_0_U31.out"],
          ["mul_d1__U34.in0","coeff_1_U33.out"],
          ["mul_d2__U36.in0","coeff_2_U35.out"],
          ["mul_d3__U38.in0","coeff_3_U37.out"],
          ["mul_d4__U40.in0","coeff_4_U39.out"],
          ["self.d.0","mul_d0__U32.in1"],
          ["self.d.1","mul_d1__U34.in1"],
          ["self.d.2","mul_d2__U36.in1"],
          ["self.d.3","mul_d3__U38.in1"],
          ["self.d.4","mul_d4__U40.in1"]
        ]
      },
      "aff__U336":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U338.out","add_all__U344.in0"],
          ["mul_d1__U340.out","add_all__U344.in1"],
          ["add_all__U345.in0","add_all__U344.out"],
          ["mul_d2__U342.out","add_all__U345.in1"],
          ["add_all__U346.in0","add_all__U345.out"],
          ["const_term_U343.out","add_all__U346.in1"],
          ["self.out","add_all__U346.out"],
          ["mul_d0__U338.in0","coeff_0_U337.out"],
          ["mul_d1__U340.in0","coeff_1_U339.out"],
          ["mul_d2__U342.in0","coeff_2_U341.out"],
          ["self.d.0","mul_d0__U338.in1"],
          ["self.d.1","mul_d1__U340.in1"],
          ["self.d.2","mul_d2__U342.in1"]
        ]
      },
      "aff__U348":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U350.out","add_all__U356.in0"],
          ["mul_d1__U352.out","add_all__U356.in1"],
          ["add_all__U357.in0","add_all__U356.out"],
          ["mul_d2__U354.out","add_all__U357.in1"],
          ["add_all__U358.in0","add_all__U357.out"],
          ["const_term_U355.out","add_all__U358.in1"],
          ["self.out","add_all__U358.out"],
          ["mul_d0__U350.in0","coeff_0_U349.out"],
          ["mul_d1__U352.in0","coeff_1_U351.out"],
          ["mul_d2__U354.in0","coeff_2_U353.out"],
          ["self.d.0","mul_d0__U350.in1"],
          ["self.d.1","mul_d1__U352.in1"],
          ["self.d.2","mul_d2__U354.in1"]
        ]
      },
      "aff__U360":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U362.out","add_all__U372.in0"],
          ["mul_d1__U364.out","add_all__U372.in1"],
          ["add_all__U373.in0","add_all__U372.out"],
          ["mul_d2__U366.out","add_all__U373.in1"],
          ["add_all__U374.in0","add_all__U373.out"],
          ["mul_d3__U368.out","add_all__U374.in1"],
          ["add_all__U375.in0","add_all__U374.out"],
          ["mul_d4__U370.out","add_all__U375.in1"],
          ["add_all__U376.in0","add_all__U375.out"],
          ["const_term_U371.out","add_all__U376.in1"],
          ["self.out","add_all__U376.out"],
          ["mul_d0__U362.in0","coeff_0_U361.out"],
          ["mul_d1__U364.in0","coeff_1_U363.out"],
          ["mul_d2__U366.in0","coeff_2_U365.out"],
          ["mul_d3__U368.in0","coeff_3_U367.out"],
          ["mul_d4__U370.in0","coeff_4_U369.out"],
          ["self.d.0","mul_d0__U362.in1"],
          ["self.d.1","mul_d1__U364.in1"],
          ["self.d.2","mul_d2__U366.in1"],
          ["self.d.3","mul_d3__U368.in1"],
          ["self.d.4","mul_d4__U370.in1"]
        ]
      },
      "aff__U378":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U380.out","add_all__U390.in0"],
          ["mul_d1__U382.out","add_all__U390.in1"],
          ["add_all__U391.in0","add_all__U390.out"],
          ["mul_d2__U384.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["mul_d3__U386.out","add_all__U392.in1"],
          ["add_all__U393.in0","add_all__U392.out"],
          ["mul_d4__U388.out","add_all__U393.in1"],
          ["add_all__U394.in0","add_all__U393.out"],
          ["const_term_U389.out","add_all__U394.in1"],
          ["self.out","add_all__U394.out"],
          ["mul_d0__U380.in0","coeff_0_U379.out"],
          ["mul_d1__U382.in0","coeff_1_U381.out"],
          ["mul_d2__U384.in0","coeff_2_U383.out"],
          ["mul_d3__U386.in0","coeff_3_U385.out"],
          ["mul_d4__U388.in0","coeff_4_U387.out"],
          ["self.d.0","mul_d0__U380.in1"],
          ["self.d.1","mul_d1__U382.in1"],
          ["self.d.2","mul_d2__U384.in1"],
          ["self.d.3","mul_d3__U386.in1"],
          ["self.d.4","mul_d4__U388.in1"]
        ]
      },
      "aff__U396":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U398.out","add_all__U408.in0"],
          ["mul_d1__U400.out","add_all__U408.in1"],
          ["add_all__U409.in0","add_all__U408.out"],
          ["mul_d2__U402.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d3__U404.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["mul_d4__U406.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["const_term_U407.out","add_all__U412.in1"],
          ["self.out","add_all__U412.out"],
          ["mul_d0__U398.in0","coeff_0_U397.out"],
          ["mul_d1__U400.in0","coeff_1_U399.out"],
          ["mul_d2__U402.in0","coeff_2_U401.out"],
          ["mul_d3__U404.in0","coeff_3_U403.out"],
          ["mul_d4__U406.in0","coeff_4_U405.out"],
          ["self.d.0","mul_d0__U398.in1"],
          ["self.d.1","mul_d1__U400.in1"],
          ["self.d.2","mul_d2__U402.in1"],
          ["self.d.3","mul_d3__U404.in1"],
          ["self.d.4","mul_d4__U406.in1"]
        ]
      },
      "aff__U414":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U423":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U424":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U416.out","add_all__U422.in0"],
          ["mul_d1__U418.out","add_all__U422.in1"],
          ["add_all__U423.in0","add_all__U422.out"],
          ["mul_d2__U420.out","add_all__U423.in1"],
          ["add_all__U424.in0","add_all__U423.out"],
          ["const_term_U421.out","add_all__U424.in1"],
          ["self.out","add_all__U424.out"],
          ["mul_d0__U416.in0","coeff_0_U415.out"],
          ["mul_d1__U418.in0","coeff_1_U417.out"],
          ["mul_d2__U420.in0","coeff_2_U419.out"],
          ["self.d.0","mul_d0__U416.in1"],
          ["self.d.1","mul_d1__U418.in1"],
          ["self.d.2","mul_d2__U420.in1"]
        ]
      },
      "aff__U426":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U439":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U428.out","add_all__U438.in0"],
          ["mul_d1__U430.out","add_all__U438.in1"],
          ["add_all__U439.in0","add_all__U438.out"],
          ["mul_d2__U432.out","add_all__U439.in1"],
          ["add_all__U440.in0","add_all__U439.out"],
          ["mul_d3__U434.out","add_all__U440.in1"],
          ["add_all__U441.in0","add_all__U440.out"],
          ["mul_d4__U436.out","add_all__U441.in1"],
          ["add_all__U442.in0","add_all__U441.out"],
          ["const_term_U437.out","add_all__U442.in1"],
          ["self.out","add_all__U442.out"],
          ["mul_d0__U428.in0","coeff_0_U427.out"],
          ["mul_d1__U430.in0","coeff_1_U429.out"],
          ["mul_d2__U432.in0","coeff_2_U431.out"],
          ["mul_d3__U434.in0","coeff_3_U433.out"],
          ["mul_d4__U436.in0","coeff_4_U435.out"],
          ["self.d.0","mul_d0__U428.in1"],
          ["self.d.1","mul_d1__U430.in1"],
          ["self.d.2","mul_d2__U432.in1"],
          ["self.d.3","mul_d3__U434.in1"],
          ["self.d.4","mul_d4__U436.in1"]
        ]
      },
      "aff__U444":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U446.out","add_all__U456.in0"],
          ["mul_d1__U448.out","add_all__U456.in1"],
          ["add_all__U457.in0","add_all__U456.out"],
          ["mul_d2__U450.out","add_all__U457.in1"],
          ["add_all__U458.in0","add_all__U457.out"],
          ["mul_d3__U452.out","add_all__U458.in1"],
          ["add_all__U459.in0","add_all__U458.out"],
          ["mul_d4__U454.out","add_all__U459.in1"],
          ["add_all__U460.in0","add_all__U459.out"],
          ["const_term_U455.out","add_all__U460.in1"],
          ["self.out","add_all__U460.out"],
          ["mul_d0__U446.in0","coeff_0_U445.out"],
          ["mul_d1__U448.in0","coeff_1_U447.out"],
          ["mul_d2__U450.in0","coeff_2_U449.out"],
          ["mul_d3__U452.in0","coeff_3_U451.out"],
          ["mul_d4__U454.in0","coeff_4_U453.out"],
          ["self.d.0","mul_d0__U446.in1"],
          ["self.d.1","mul_d1__U448.in1"],
          ["self.d.2","mul_d2__U450.in1"],
          ["self.d.3","mul_d3__U452.in1"],
          ["self.d.4","mul_d4__U454.in1"]
        ]
      },
      "aff__U462":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U464.out","add_all__U474.in0"],
          ["mul_d1__U466.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["mul_d2__U468.out","add_all__U475.in1"],
          ["add_all__U476.in0","add_all__U475.out"],
          ["mul_d3__U470.out","add_all__U476.in1"],
          ["add_all__U477.in0","add_all__U476.out"],
          ["mul_d4__U472.out","add_all__U477.in1"],
          ["add_all__U478.in0","add_all__U477.out"],
          ["const_term_U473.out","add_all__U478.in1"],
          ["self.out","add_all__U478.out"],
          ["mul_d0__U464.in0","coeff_0_U463.out"],
          ["mul_d1__U466.in0","coeff_1_U465.out"],
          ["mul_d2__U468.in0","coeff_2_U467.out"],
          ["mul_d3__U470.in0","coeff_3_U469.out"],
          ["mul_d4__U472.in0","coeff_4_U471.out"],
          ["self.d.0","mul_d0__U464.in1"],
          ["self.d.1","mul_d1__U466.in1"],
          ["self.d.2","mul_d2__U468.in1"],
          ["self.d.3","mul_d3__U470.in1"],
          ["self.d.4","mul_d4__U472.in1"]
        ]
      },
      "aff__U480":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_3_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U482.out","add_all__U490.in0"],
          ["mul_d1__U484.out","add_all__U490.in1"],
          ["add_all__U491.in0","add_all__U490.out"],
          ["mul_d2__U486.out","add_all__U491.in1"],
          ["add_all__U492.in0","add_all__U491.out"],
          ["mul_d3__U488.out","add_all__U492.in1"],
          ["add_all__U493.in0","add_all__U492.out"],
          ["const_term_U489.out","add_all__U493.in1"],
          ["self.out","add_all__U493.out"],
          ["mul_d0__U482.in0","coeff_0_U481.out"],
          ["mul_d1__U484.in0","coeff_1_U483.out"],
          ["mul_d2__U486.in0","coeff_2_U485.out"],
          ["mul_d3__U488.in0","coeff_3_U487.out"],
          ["self.d.0","mul_d0__U482.in1"],
          ["self.d.1","mul_d1__U484.in1"],
          ["self.d.2","mul_d2__U486.in1"],
          ["self.d.3","mul_d3__U488.in1"]
        ]
      },
      "aff__U495":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U497.out","add_all__U505.in0"],
          ["mul_d1__U499.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["mul_d2__U501.out","add_all__U506.in1"],
          ["add_all__U507.in0","add_all__U506.out"],
          ["mul_d3__U503.out","add_all__U507.in1"],
          ["add_all__U508.in0","add_all__U507.out"],
          ["const_term_U504.out","add_all__U508.in1"],
          ["self.out","add_all__U508.out"],
          ["mul_d0__U497.in0","coeff_0_U496.out"],
          ["mul_d1__U499.in0","coeff_1_U498.out"],
          ["mul_d2__U501.in0","coeff_2_U500.out"],
          ["mul_d3__U503.in0","coeff_3_U502.out"],
          ["self.d.0","mul_d0__U497.in1"],
          ["self.d.1","mul_d1__U499.in1"],
          ["self.d.2","mul_d2__U501.in1"],
          ["self.d.3","mul_d3__U503.in1"]
        ]
      },
      "aff__U591":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U593.out","add_all__U601.in0"],
          ["mul_d1__U595.out","add_all__U601.in1"],
          ["add_all__U602.in0","add_all__U601.out"],
          ["mul_d2__U597.out","add_all__U602.in1"],
          ["add_all__U603.in0","add_all__U602.out"],
          ["mul_d3__U599.out","add_all__U603.in1"],
          ["add_all__U604.in0","add_all__U603.out"],
          ["const_term_U600.out","add_all__U604.in1"],
          ["self.out","add_all__U604.out"],
          ["mul_d0__U593.in0","coeff_0_U592.out"],
          ["mul_d1__U595.in0","coeff_1_U594.out"],
          ["mul_d2__U597.in0","coeff_2_U596.out"],
          ["mul_d3__U599.in0","coeff_3_U598.out"],
          ["self.d.0","mul_d0__U593.in1"],
          ["self.d.1","mul_d1__U595.in1"],
          ["self.d.2","mul_d2__U597.in1"],
          ["self.d.3","mul_d3__U599.in1"]
        ]
      },
      "aff__U606":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U611":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U608":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U608.out","add_all__U616.in0"],
          ["mul_d1__U610.out","add_all__U616.in1"],
          ["add_all__U617.in0","add_all__U616.out"],
          ["mul_d2__U612.out","add_all__U617.in1"],
          ["add_all__U618.in0","add_all__U617.out"],
          ["mul_d3__U614.out","add_all__U618.in1"],
          ["add_all__U619.in0","add_all__U618.out"],
          ["const_term_U615.out","add_all__U619.in1"],
          ["self.out","add_all__U619.out"],
          ["mul_d0__U608.in0","coeff_0_U607.out"],
          ["mul_d1__U610.in0","coeff_1_U609.out"],
          ["mul_d2__U612.in0","coeff_2_U611.out"],
          ["mul_d3__U614.in0","coeff_3_U613.out"],
          ["self.d.0","mul_d0__U608.in1"],
          ["self.d.1","mul_d1__U610.in1"],
          ["self.d.2","mul_d2__U612.in1"],
          ["self.d.3","mul_d3__U614.in1"]
        ]
      },
      "aff__U621":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U623.out","add_all__U633.in0"],
          ["mul_d1__U625.out","add_all__U633.in1"],
          ["add_all__U634.in0","add_all__U633.out"],
          ["mul_d2__U627.out","add_all__U634.in1"],
          ["add_all__U635.in0","add_all__U634.out"],
          ["mul_d3__U629.out","add_all__U635.in1"],
          ["add_all__U636.in0","add_all__U635.out"],
          ["mul_d4__U631.out","add_all__U636.in1"],
          ["add_all__U637.in0","add_all__U636.out"],
          ["const_term_U632.out","add_all__U637.in1"],
          ["self.out","add_all__U637.out"],
          ["mul_d0__U623.in0","coeff_0_U622.out"],
          ["mul_d1__U625.in0","coeff_1_U624.out"],
          ["mul_d2__U627.in0","coeff_2_U626.out"],
          ["mul_d3__U629.in0","coeff_3_U628.out"],
          ["mul_d4__U631.in0","coeff_4_U630.out"],
          ["self.d.0","mul_d0__U623.in1"],
          ["self.d.1","mul_d1__U625.in1"],
          ["self.d.2","mul_d2__U627.in1"],
          ["self.d.3","mul_d3__U629.in1"],
          ["self.d.4","mul_d4__U631.in1"]
        ]
      },
      "aff__U639":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U651":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U652":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U653":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U654":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U655":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U642":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U643":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U647":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U641.out","add_all__U651.in0"],
          ["mul_d1__U643.out","add_all__U651.in1"],
          ["add_all__U652.in0","add_all__U651.out"],
          ["mul_d2__U645.out","add_all__U652.in1"],
          ["add_all__U653.in0","add_all__U652.out"],
          ["mul_d3__U647.out","add_all__U653.in1"],
          ["add_all__U654.in0","add_all__U653.out"],
          ["mul_d4__U649.out","add_all__U654.in1"],
          ["add_all__U655.in0","add_all__U654.out"],
          ["const_term_U650.out","add_all__U655.in1"],
          ["self.out","add_all__U655.out"],
          ["mul_d0__U641.in0","coeff_0_U640.out"],
          ["mul_d1__U643.in0","coeff_1_U642.out"],
          ["mul_d2__U645.in0","coeff_2_U644.out"],
          ["mul_d3__U647.in0","coeff_3_U646.out"],
          ["mul_d4__U649.in0","coeff_4_U648.out"],
          ["self.d.0","mul_d0__U641.in1"],
          ["self.d.1","mul_d1__U643.in1"],
          ["self.d.2","mul_d2__U645.in1"],
          ["self.d.3","mul_d3__U647.in1"],
          ["self.d.4","mul_d4__U649.in1"]
        ]
      },
      "aff__U657":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U669":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U670":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U671":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U672":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U673":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U661":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U663":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U665":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U659.out","add_all__U669.in0"],
          ["mul_d1__U661.out","add_all__U669.in1"],
          ["add_all__U670.in0","add_all__U669.out"],
          ["mul_d2__U663.out","add_all__U670.in1"],
          ["add_all__U671.in0","add_all__U670.out"],
          ["mul_d3__U665.out","add_all__U671.in1"],
          ["add_all__U672.in0","add_all__U671.out"],
          ["mul_d4__U667.out","add_all__U672.in1"],
          ["add_all__U673.in0","add_all__U672.out"],
          ["const_term_U668.out","add_all__U673.in1"],
          ["self.out","add_all__U673.out"],
          ["mul_d0__U659.in0","coeff_0_U658.out"],
          ["mul_d1__U661.in0","coeff_1_U660.out"],
          ["mul_d2__U663.in0","coeff_2_U662.out"],
          ["mul_d3__U665.in0","coeff_3_U664.out"],
          ["mul_d4__U667.in0","coeff_4_U666.out"],
          ["self.d.0","mul_d0__U659.in1"],
          ["self.d.1","mul_d1__U661.in1"],
          ["self.d.2","mul_d2__U663.in1"],
          ["self.d.3","mul_d3__U665.in1"],
          ["self.d.4","mul_d4__U667.in1"]
        ]
      },
      "aff__U675":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U690":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U691":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U685":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U677.out","add_all__U687.in0"],
          ["mul_d1__U679.out","add_all__U687.in1"],
          ["add_all__U688.in0","add_all__U687.out"],
          ["mul_d2__U681.out","add_all__U688.in1"],
          ["add_all__U689.in0","add_all__U688.out"],
          ["mul_d3__U683.out","add_all__U689.in1"],
          ["add_all__U690.in0","add_all__U689.out"],
          ["mul_d4__U685.out","add_all__U690.in1"],
          ["add_all__U691.in0","add_all__U690.out"],
          ["const_term_U686.out","add_all__U691.in1"],
          ["self.out","add_all__U691.out"],
          ["mul_d0__U677.in0","coeff_0_U676.out"],
          ["mul_d1__U679.in0","coeff_1_U678.out"],
          ["mul_d2__U681.in0","coeff_2_U680.out"],
          ["mul_d3__U683.in0","coeff_3_U682.out"],
          ["mul_d4__U685.in0","coeff_4_U684.out"],
          ["self.d.0","mul_d0__U677.in1"],
          ["self.d.1","mul_d1__U679.in1"],
          ["self.d.2","mul_d2__U681.in1"],
          ["self.d.3","mul_d3__U683.in1"],
          ["self.d.4","mul_d4__U685.in1"]
        ]
      },
      "aff__U693":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U695.out","add_all__U705.in0"],
          ["mul_d1__U697.out","add_all__U705.in1"],
          ["add_all__U706.in0","add_all__U705.out"],
          ["mul_d2__U699.out","add_all__U706.in1"],
          ["add_all__U707.in0","add_all__U706.out"],
          ["mul_d3__U701.out","add_all__U707.in1"],
          ["add_all__U708.in0","add_all__U707.out"],
          ["mul_d4__U703.out","add_all__U708.in1"],
          ["add_all__U709.in0","add_all__U708.out"],
          ["const_term_U704.out","add_all__U709.in1"],
          ["self.out","add_all__U709.out"],
          ["mul_d0__U695.in0","coeff_0_U694.out"],
          ["mul_d1__U697.in0","coeff_1_U696.out"],
          ["mul_d2__U699.in0","coeff_2_U698.out"],
          ["mul_d3__U701.in0","coeff_3_U700.out"],
          ["mul_d4__U703.in0","coeff_4_U702.out"],
          ["self.d.0","mul_d0__U695.in1"],
          ["self.d.1","mul_d1__U697.in1"],
          ["self.d.2","mul_d2__U699.in1"],
          ["self.d.3","mul_d3__U701.in1"],
          ["self.d.4","mul_d4__U703.in1"]
        ]
      },
      "aff__U711":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U713.out","add_all__U723.in0"],
          ["mul_d1__U715.out","add_all__U723.in1"],
          ["add_all__U724.in0","add_all__U723.out"],
          ["mul_d2__U717.out","add_all__U724.in1"],
          ["add_all__U725.in0","add_all__U724.out"],
          ["mul_d3__U719.out","add_all__U725.in1"],
          ["add_all__U726.in0","add_all__U725.out"],
          ["mul_d4__U721.out","add_all__U726.in1"],
          ["add_all__U727.in0","add_all__U726.out"],
          ["const_term_U722.out","add_all__U727.in1"],
          ["self.out","add_all__U727.out"],
          ["mul_d0__U713.in0","coeff_0_U712.out"],
          ["mul_d1__U715.in0","coeff_1_U714.out"],
          ["mul_d2__U717.in0","coeff_2_U716.out"],
          ["mul_d3__U719.in0","coeff_3_U718.out"],
          ["mul_d4__U721.in0","coeff_4_U720.out"],
          ["self.d.0","mul_d0__U713.in1"],
          ["self.d.1","mul_d1__U715.in1"],
          ["self.d.2","mul_d2__U717.in1"],
          ["self.d.3","mul_d3__U719.in1"],
          ["self.d.4","mul_d4__U721.in1"]
        ]
      },
      "aff__U729":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U744":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U745":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U739":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U731.out","add_all__U741.in0"],
          ["mul_d1__U733.out","add_all__U741.in1"],
          ["add_all__U742.in0","add_all__U741.out"],
          ["mul_d2__U735.out","add_all__U742.in1"],
          ["add_all__U743.in0","add_all__U742.out"],
          ["mul_d3__U737.out","add_all__U743.in1"],
          ["add_all__U744.in0","add_all__U743.out"],
          ["mul_d4__U739.out","add_all__U744.in1"],
          ["add_all__U745.in0","add_all__U744.out"],
          ["const_term_U740.out","add_all__U745.in1"],
          ["self.out","add_all__U745.out"],
          ["mul_d0__U731.in0","coeff_0_U730.out"],
          ["mul_d1__U733.in0","coeff_1_U732.out"],
          ["mul_d2__U735.in0","coeff_2_U734.out"],
          ["mul_d3__U737.in0","coeff_3_U736.out"],
          ["mul_d4__U739.in0","coeff_4_U738.out"],
          ["self.d.0","mul_d0__U731.in1"],
          ["self.d.1","mul_d1__U733.in1"],
          ["self.d.2","mul_d2__U735.in1"],
          ["self.d.3","mul_d3__U737.in1"],
          ["self.d.4","mul_d4__U739.in1"]
        ]
      },
      "aff__U747":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U760":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U751":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U753":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U749.out","add_all__U759.in0"],
          ["mul_d1__U751.out","add_all__U759.in1"],
          ["add_all__U760.in0","add_all__U759.out"],
          ["mul_d2__U753.out","add_all__U760.in1"],
          ["add_all__U761.in0","add_all__U760.out"],
          ["mul_d3__U755.out","add_all__U761.in1"],
          ["add_all__U762.in0","add_all__U761.out"],
          ["mul_d4__U757.out","add_all__U762.in1"],
          ["add_all__U763.in0","add_all__U762.out"],
          ["const_term_U758.out","add_all__U763.in1"],
          ["self.out","add_all__U763.out"],
          ["mul_d0__U749.in0","coeff_0_U748.out"],
          ["mul_d1__U751.in0","coeff_1_U750.out"],
          ["mul_d2__U753.in0","coeff_2_U752.out"],
          ["mul_d3__U755.in0","coeff_3_U754.out"],
          ["mul_d4__U757.in0","coeff_4_U756.out"],
          ["self.d.0","mul_d0__U749.in1"],
          ["self.d.1","mul_d1__U751.in1"],
          ["self.d.2","mul_d2__U753.in1"],
          ["self.d.3","mul_d3__U755.in1"],
          ["self.d.4","mul_d4__U757.in1"]
        ]
      },
      "aff__U813":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U825":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U826":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U820":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U821":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U815.out","add_all__U825.in0"],
          ["mul_d1__U817.out","add_all__U825.in1"],
          ["add_all__U826.in0","add_all__U825.out"],
          ["mul_d2__U819.out","add_all__U826.in1"],
          ["add_all__U827.in0","add_all__U826.out"],
          ["mul_d3__U821.out","add_all__U827.in1"],
          ["add_all__U828.in0","add_all__U827.out"],
          ["mul_d4__U823.out","add_all__U828.in1"],
          ["add_all__U829.in0","add_all__U828.out"],
          ["const_term_U824.out","add_all__U829.in1"],
          ["self.out","add_all__U829.out"],
          ["mul_d0__U815.in0","coeff_0_U814.out"],
          ["mul_d1__U817.in0","coeff_1_U816.out"],
          ["mul_d2__U819.in0","coeff_2_U818.out"],
          ["mul_d3__U821.in0","coeff_3_U820.out"],
          ["mul_d4__U823.in0","coeff_4_U822.out"],
          ["self.d.0","mul_d0__U815.in1"],
          ["self.d.1","mul_d1__U817.in1"],
          ["self.d.2","mul_d2__U819.in1"],
          ["self.d.3","mul_d3__U821.in1"],
          ["self.d.4","mul_d4__U823.in1"]
        ]
      },
      "aff__U82":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U96":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U98":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0048"]}
          },
          "coeff_2_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "coeff_3_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_4_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U84":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U88":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U90":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U92":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U84.out","add_all__U94.in0"],
          ["mul_d1__U86.out","add_all__U94.in1"],
          ["add_all__U95.in0","add_all__U94.out"],
          ["mul_d2__U88.out","add_all__U95.in1"],
          ["add_all__U96.in0","add_all__U95.out"],
          ["mul_d3__U90.out","add_all__U96.in1"],
          ["add_all__U97.in0","add_all__U96.out"],
          ["mul_d4__U92.out","add_all__U97.in1"],
          ["add_all__U98.in0","add_all__U97.out"],
          ["const_term_U93.out","add_all__U98.in1"],
          ["self.out","add_all__U98.out"],
          ["mul_d0__U84.in0","coeff_0_U83.out"],
          ["mul_d1__U86.in0","coeff_1_U85.out"],
          ["mul_d2__U88.in0","coeff_2_U87.out"],
          ["mul_d3__U90.in0","coeff_3_U89.out"],
          ["mul_d4__U92.in0","coeff_4_U91.out"],
          ["self.d.0","mul_d0__U84.in1"],
          ["self.d.1","mul_d1__U86.in1"],
          ["self.d.2","mul_d2__U88.in1"],
          ["self.d.3","mul_d3__U90.in1"],
          ["self.d.4","mul_d4__U92.in1"]
        ]
      },
      "aff__U831":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U846":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U847":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U833.out","add_all__U843.in0"],
          ["mul_d1__U835.out","add_all__U843.in1"],
          ["add_all__U844.in0","add_all__U843.out"],
          ["mul_d2__U837.out","add_all__U844.in1"],
          ["add_all__U845.in0","add_all__U844.out"],
          ["mul_d3__U839.out","add_all__U845.in1"],
          ["add_all__U846.in0","add_all__U845.out"],
          ["mul_d4__U841.out","add_all__U846.in1"],
          ["add_all__U847.in0","add_all__U846.out"],
          ["const_term_U842.out","add_all__U847.in1"],
          ["self.out","add_all__U847.out"],
          ["mul_d0__U833.in0","coeff_0_U832.out"],
          ["mul_d1__U835.in0","coeff_1_U834.out"],
          ["mul_d2__U837.in0","coeff_2_U836.out"],
          ["mul_d3__U839.in0","coeff_3_U838.out"],
          ["mul_d4__U841.in0","coeff_4_U840.out"],
          ["self.d.0","mul_d0__U833.in1"],
          ["self.d.1","mul_d1__U835.in1"],
          ["self.d.2","mul_d2__U837.in1"],
          ["self.d.3","mul_d3__U839.in1"],
          ["self.d.4","mul_d4__U841.in1"]
        ]
      },
      "aff__U849":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U851.out","add_all__U861.in0"],
          ["mul_d1__U853.out","add_all__U861.in1"],
          ["add_all__U862.in0","add_all__U861.out"],
          ["mul_d2__U855.out","add_all__U862.in1"],
          ["add_all__U863.in0","add_all__U862.out"],
          ["mul_d3__U857.out","add_all__U863.in1"],
          ["add_all__U864.in0","add_all__U863.out"],
          ["mul_d4__U859.out","add_all__U864.in1"],
          ["add_all__U865.in0","add_all__U864.out"],
          ["const_term_U860.out","add_all__U865.in1"],
          ["self.out","add_all__U865.out"],
          ["mul_d0__U851.in0","coeff_0_U850.out"],
          ["mul_d1__U853.in0","coeff_1_U852.out"],
          ["mul_d2__U855.in0","coeff_2_U854.out"],
          ["mul_d3__U857.in0","coeff_3_U856.out"],
          ["mul_d4__U859.in0","coeff_4_U858.out"],
          ["self.d.0","mul_d0__U851.in1"],
          ["self.d.1","mul_d1__U853.in1"],
          ["self.d.2","mul_d2__U855.in1"],
          ["self.d.3","mul_d3__U857.in1"],
          ["self.d.4","mul_d4__U859.in1"]
        ]
      },
      "aff__U867":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U869.out","add_all__U879.in0"],
          ["mul_d1__U871.out","add_all__U879.in1"],
          ["add_all__U880.in0","add_all__U879.out"],
          ["mul_d2__U873.out","add_all__U880.in1"],
          ["add_all__U881.in0","add_all__U880.out"],
          ["mul_d3__U875.out","add_all__U881.in1"],
          ["add_all__U882.in0","add_all__U881.out"],
          ["mul_d4__U877.out","add_all__U882.in1"],
          ["add_all__U883.in0","add_all__U882.out"],
          ["const_term_U878.out","add_all__U883.in1"],
          ["self.out","add_all__U883.out"],
          ["mul_d0__U869.in0","coeff_0_U868.out"],
          ["mul_d1__U871.in0","coeff_1_U870.out"],
          ["mul_d2__U873.in0","coeff_2_U872.out"],
          ["mul_d3__U875.in0","coeff_3_U874.out"],
          ["mul_d4__U877.in0","coeff_4_U876.out"],
          ["self.d.0","mul_d0__U869.in1"],
          ["self.d.1","mul_d1__U871.in1"],
          ["self.d.2","mul_d2__U873.in1"],
          ["self.d.3","mul_d3__U875.in1"],
          ["self.d.4","mul_d4__U877.in1"]
        ]
      },
      "aff__U885":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U887.out","add_all__U897.in0"],
          ["mul_d1__U889.out","add_all__U897.in1"],
          ["add_all__U898.in0","add_all__U897.out"],
          ["mul_d2__U891.out","add_all__U898.in1"],
          ["add_all__U899.in0","add_all__U898.out"],
          ["mul_d3__U893.out","add_all__U899.in1"],
          ["add_all__U900.in0","add_all__U899.out"],
          ["mul_d4__U895.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["const_term_U896.out","add_all__U901.in1"],
          ["self.out","add_all__U901.out"],
          ["mul_d0__U887.in0","coeff_0_U886.out"],
          ["mul_d1__U889.in0","coeff_1_U888.out"],
          ["mul_d2__U891.in0","coeff_2_U890.out"],
          ["mul_d3__U893.in0","coeff_3_U892.out"],
          ["mul_d4__U895.in0","coeff_4_U894.out"],
          ["self.d.0","mul_d0__U887.in1"],
          ["self.d.1","mul_d1__U889.in1"],
          ["self.d.2","mul_d2__U891.in1"],
          ["self.d.3","mul_d3__U893.in1"],
          ["self.d.4","mul_d4__U895.in1"]
        ]
      },
      "aff__U903":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U915":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U918":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U919":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U905.out","add_all__U915.in0"],
          ["mul_d1__U907.out","add_all__U915.in1"],
          ["add_all__U916.in0","add_all__U915.out"],
          ["mul_d2__U909.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["mul_d3__U911.out","add_all__U917.in1"],
          ["add_all__U918.in0","add_all__U917.out"],
          ["mul_d4__U913.out","add_all__U918.in1"],
          ["add_all__U919.in0","add_all__U918.out"],
          ["const_term_U914.out","add_all__U919.in1"],
          ["self.out","add_all__U919.out"],
          ["mul_d0__U905.in0","coeff_0_U904.out"],
          ["mul_d1__U907.in0","coeff_1_U906.out"],
          ["mul_d2__U909.in0","coeff_2_U908.out"],
          ["mul_d3__U911.in0","coeff_3_U910.out"],
          ["mul_d4__U913.in0","coeff_4_U912.out"],
          ["self.d.0","mul_d0__U905.in1"],
          ["self.d.1","mul_d1__U907.in1"],
          ["self.d.2","mul_d2__U909.in1"],
          ["self.d.3","mul_d3__U911.in1"],
          ["self.d.4","mul_d4__U913.in1"]
        ]
      },
      "aff__U921":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U923.out","add_all__U933.in0"],
          ["mul_d1__U925.out","add_all__U933.in1"],
          ["add_all__U934.in0","add_all__U933.out"],
          ["mul_d2__U927.out","add_all__U934.in1"],
          ["add_all__U935.in0","add_all__U934.out"],
          ["mul_d3__U929.out","add_all__U935.in1"],
          ["add_all__U936.in0","add_all__U935.out"],
          ["mul_d4__U931.out","add_all__U936.in1"],
          ["add_all__U937.in0","add_all__U936.out"],
          ["const_term_U932.out","add_all__U937.in1"],
          ["self.out","add_all__U937.out"],
          ["mul_d0__U923.in0","coeff_0_U922.out"],
          ["mul_d1__U925.in0","coeff_1_U924.out"],
          ["mul_d2__U927.in0","coeff_2_U926.out"],
          ["mul_d3__U929.in0","coeff_3_U928.out"],
          ["mul_d4__U931.in0","coeff_4_U930.out"],
          ["self.d.0","mul_d0__U923.in1"],
          ["self.d.1","mul_d1__U925.in1"],
          ["self.d.2","mul_d2__U927.in1"],
          ["self.d.3","mul_d3__U929.in1"],
          ["self.d.4","mul_d4__U931.in1"]
        ]
      },
      "aff__U939":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U951":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U952":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U955":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U941.out","add_all__U951.in0"],
          ["mul_d1__U943.out","add_all__U951.in1"],
          ["add_all__U952.in0","add_all__U951.out"],
          ["mul_d2__U945.out","add_all__U952.in1"],
          ["add_all__U953.in0","add_all__U952.out"],
          ["mul_d3__U947.out","add_all__U953.in1"],
          ["add_all__U954.in0","add_all__U953.out"],
          ["mul_d4__U949.out","add_all__U954.in1"],
          ["add_all__U955.in0","add_all__U954.out"],
          ["const_term_U950.out","add_all__U955.in1"],
          ["self.out","add_all__U955.out"],
          ["mul_d0__U941.in0","coeff_0_U940.out"],
          ["mul_d1__U943.in0","coeff_1_U942.out"],
          ["mul_d2__U945.in0","coeff_2_U944.out"],
          ["mul_d3__U947.in0","coeff_3_U946.out"],
          ["mul_d4__U949.in0","coeff_4_U948.out"],
          ["self.d.0","mul_d0__U941.in1"],
          ["self.d.1","mul_d1__U943.in1"],
          ["self.d.2","mul_d2__U945.in1"],
          ["self.d.3","mul_d3__U947.in1"],
          ["self.d.4","mul_d4__U949.in1"]
        ]
      },
      "aff__U957":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U973":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U965":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U959.out","add_all__U969.in0"],
          ["mul_d1__U961.out","add_all__U969.in1"],
          ["add_all__U970.in0","add_all__U969.out"],
          ["mul_d2__U963.out","add_all__U970.in1"],
          ["add_all__U971.in0","add_all__U970.out"],
          ["mul_d3__U965.out","add_all__U971.in1"],
          ["add_all__U972.in0","add_all__U971.out"],
          ["mul_d4__U967.out","add_all__U972.in1"],
          ["add_all__U973.in0","add_all__U972.out"],
          ["const_term_U968.out","add_all__U973.in1"],
          ["self.out","add_all__U973.out"],
          ["mul_d0__U959.in0","coeff_0_U958.out"],
          ["mul_d1__U961.in0","coeff_1_U960.out"],
          ["mul_d2__U963.in0","coeff_2_U962.out"],
          ["mul_d3__U965.in0","coeff_3_U964.out"],
          ["mul_d4__U967.in0","coeff_4_U966.out"],
          ["self.d.0","mul_d0__U959.in1"],
          ["self.d.1","mul_d1__U961.in1"],
          ["self.d.2","mul_d2__U963.in1"],
          ["self.d.3","mul_d3__U965.in1"],
          ["self.d.4","mul_d4__U967.in1"]
        ]
      },
      "aff__U975":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U980":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U982":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U984":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U977.out","add_all__U987.in0"],
          ["mul_d1__U979.out","add_all__U987.in1"],
          ["add_all__U988.in0","add_all__U987.out"],
          ["mul_d2__U981.out","add_all__U988.in1"],
          ["add_all__U989.in0","add_all__U988.out"],
          ["mul_d3__U983.out","add_all__U989.in1"],
          ["add_all__U990.in0","add_all__U989.out"],
          ["mul_d4__U985.out","add_all__U990.in1"],
          ["add_all__U991.in0","add_all__U990.out"],
          ["const_term_U986.out","add_all__U991.in1"],
          ["self.out","add_all__U991.out"],
          ["mul_d0__U977.in0","coeff_0_U976.out"],
          ["mul_d1__U979.in0","coeff_1_U978.out"],
          ["mul_d2__U981.in0","coeff_2_U980.out"],
          ["mul_d3__U983.in0","coeff_3_U982.out"],
          ["mul_d4__U985.in0","coeff_4_U984.out"],
          ["self.d.0","mul_d0__U977.in1"],
          ["self.d.1","mul_d1__U979.in1"],
          ["self.d.2","mul_d2__U981.in1"],
          ["self.d.3","mul_d3__U983.in1"],
          ["self.d.4","mul_d4__U985.in1"]
        ]
      },
      "aff__U993":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1007":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1002":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U995.out","add_all__U1005.in0"],
          ["mul_d1__U997.out","add_all__U1005.in1"],
          ["add_all__U1006.in0","add_all__U1005.out"],
          ["mul_d2__U999.out","add_all__U1006.in1"],
          ["add_all__U1007.in0","add_all__U1006.out"],
          ["mul_d3__U1001.out","add_all__U1007.in1"],
          ["add_all__U1008.in0","add_all__U1007.out"],
          ["mul_d4__U1003.out","add_all__U1008.in1"],
          ["add_all__U1009.in0","add_all__U1008.out"],
          ["const_term_U1004.out","add_all__U1009.in1"],
          ["self.out","add_all__U1009.out"],
          ["mul_d0__U995.in0","coeff_0_U994.out"],
          ["mul_d1__U997.in0","coeff_1_U996.out"],
          ["mul_d2__U999.in0","coeff_2_U998.out"],
          ["mul_d3__U1001.in0","coeff_3_U1000.out"],
          ["mul_d4__U1003.in0","coeff_4_U1002.out"],
          ["self.d.0","mul_d0__U995.in1"],
          ["self.d.1","mul_d1__U997.in1"],
          ["self.d.2","mul_d2__U999.in1"],
          ["self.d.3","mul_d3__U1001.in1"],
          ["self.d.4","mul_d4__U1003.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U17":{
            "modref":"corebit.and"
          },
          "d_0_am__U18":{
            "modref":"corebit.and"
          },
          "d_0_am__U19":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U20":{
            "modref":"corebit.and"
          },
          "d_1_am__U21":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U22":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U15.out"],
          ["d_1_inc.in1","_U15.out"],
          ["d_2_inc.in1","_U15.out"],
          ["d_3_inc.in1","_U15.out"],
          ["inc_time.in1","_U15.out"],
          ["cmp_time.in1","_U16.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U17.in0"],
          ["d_1_at_max.out","d_0_am__U17.in1"],
          ["d_0_am__U18.in0","d_0_am__U17.out"],
          ["d_2_at_max.out","d_0_am__U18.in1"],
          ["d_0_am__U19.in0","d_0_am__U18.out"],
          ["d_3_at_max.out","d_0_am__U19.in1"],
          ["d_0_next_value.sel","d_0_am__U19.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U20.in0"],
          ["d_2_at_max.out","d_1_am__U20.in1"],
          ["d_1_am__U21.in0","d_1_am__U20.out"],
          ["d_3_at_max.out","d_1_am__U21.in1"],
          ["d_1_next_value.sel","d_1_am__U21.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U22.in0"],
          ["d_3_at_max.out","d_2_am__U22.in1"],
          ["d_2_next_value.sel","d_2_am__U22.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U117":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U118"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U131":{
            "modref":"corebit.and"
          },
          "d_0_am__U132":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U133":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U129.out"],
          ["d_1_inc.in1","_U129.out"],
          ["d_2_inc.in1","_U129.out"],
          ["inc_time.in1","_U129.out"],
          ["cmp_time.in1","_U130.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U131.in0"],
          ["d_1_at_max.out","d_0_am__U131.in1"],
          ["d_0_am__U132.in0","d_0_am__U131.out"],
          ["d_2_at_max.out","d_0_am__U132.in1"],
          ["d_0_next_value.sel","d_0_am__U132.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U133.in0"],
          ["d_2_at_max.out","d_1_am__U133.in1"],
          ["d_1_next_value.sel","d_1_am__U133.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U140":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U141"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U154":{
            "modref":"corebit.and"
          },
          "d_0_am__U155":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U156":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U152.out"],
          ["d_1_inc.in1","_U152.out"],
          ["d_2_inc.in1","_U152.out"],
          ["inc_time.in1","_U152.out"],
          ["cmp_time.in1","_U153.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U154.in0"],
          ["d_1_at_max.out","d_0_am__U154.in1"],
          ["d_0_am__U155.in0","d_0_am__U154.out"],
          ["d_2_at_max.out","d_0_am__U155.in1"],
          ["d_0_next_value.sel","d_0_am__U155.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U156.in0"],
          ["d_2_at_max.out","d_1_am__U156.in1"],
          ["d_1_next_value.sel","d_1_am__U156.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U163":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U164"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U177":{
            "modref":"corebit.and"
          },
          "d_0_am__U178":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U179":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U175.out"],
          ["d_1_inc.in1","_U175.out"],
          ["d_2_inc.in1","_U175.out"],
          ["inc_time.in1","_U175.out"],
          ["cmp_time.in1","_U176.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U177.in0"],
          ["d_1_at_max.out","d_0_am__U177.in1"],
          ["d_0_am__U178.in0","d_0_am__U177.out"],
          ["d_2_at_max.out","d_0_am__U178.in1"],
          ["d_0_next_value.sel","d_0_am__U178.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U179.in0"],
          ["d_2_at_max.out","d_1_am__U179.in1"],
          ["d_1_next_value.sel","d_1_am__U179.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U186":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U187"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U206":{
            "modref":"corebit.and"
          },
          "d_0_am__U207":{
            "modref":"corebit.and"
          },
          "d_0_am__U208":{
            "modref":"corebit.and"
          },
          "d_0_am__U209":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U210":{
            "modref":"corebit.and"
          },
          "d_1_am__U211":{
            "modref":"corebit.and"
          },
          "d_1_am__U212":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U213":{
            "modref":"corebit.and"
          },
          "d_2_am__U214":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U215":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U204.out"],
          ["d_1_inc.in1","_U204.out"],
          ["d_2_inc.in1","_U204.out"],
          ["d_3_inc.in1","_U204.out"],
          ["d_4_inc.in1","_U204.out"],
          ["inc_time.in1","_U204.out"],
          ["cmp_time.in1","_U205.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U206.in0"],
          ["d_1_at_max.out","d_0_am__U206.in1"],
          ["d_0_am__U207.in0","d_0_am__U206.out"],
          ["d_2_at_max.out","d_0_am__U207.in1"],
          ["d_0_am__U208.in0","d_0_am__U207.out"],
          ["d_3_at_max.out","d_0_am__U208.in1"],
          ["d_0_am__U209.in0","d_0_am__U208.out"],
          ["d_4_at_max.out","d_0_am__U209.in1"],
          ["d_0_next_value.sel","d_0_am__U209.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U210.in0"],
          ["d_2_at_max.out","d_1_am__U210.in1"],
          ["d_1_am__U211.in0","d_1_am__U210.out"],
          ["d_3_at_max.out","d_1_am__U211.in1"],
          ["d_1_am__U212.in0","d_1_am__U211.out"],
          ["d_4_at_max.out","d_1_am__U212.in1"],
          ["d_1_next_value.sel","d_1_am__U212.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U213.in0"],
          ["d_3_at_max.out","d_2_am__U213.in1"],
          ["d_2_am__U214.in0","d_2_am__U213.out"],
          ["d_4_at_max.out","d_2_am__U214.in1"],
          ["d_2_next_value.sel","d_2_am__U214.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U215.in0"],
          ["d_4_at_max.out","d_3_am__U215.in1"],
          ["d_3_next_value.sel","d_3_am__U215.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U238":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U239"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U258":{
            "modref":"corebit.and"
          },
          "d_0_am__U259":{
            "modref":"corebit.and"
          },
          "d_0_am__U260":{
            "modref":"corebit.and"
          },
          "d_0_am__U261":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U262":{
            "modref":"corebit.and"
          },
          "d_1_am__U263":{
            "modref":"corebit.and"
          },
          "d_1_am__U264":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U265":{
            "modref":"corebit.and"
          },
          "d_2_am__U266":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U267":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U256.out"],
          ["d_1_inc.in1","_U256.out"],
          ["d_2_inc.in1","_U256.out"],
          ["d_3_inc.in1","_U256.out"],
          ["d_4_inc.in1","_U256.out"],
          ["inc_time.in1","_U256.out"],
          ["cmp_time.in1","_U257.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U258.in0"],
          ["d_1_at_max.out","d_0_am__U258.in1"],
          ["d_0_am__U259.in0","d_0_am__U258.out"],
          ["d_2_at_max.out","d_0_am__U259.in1"],
          ["d_0_am__U260.in0","d_0_am__U259.out"],
          ["d_3_at_max.out","d_0_am__U260.in1"],
          ["d_0_am__U261.in0","d_0_am__U260.out"],
          ["d_4_at_max.out","d_0_am__U261.in1"],
          ["d_0_next_value.sel","d_0_am__U261.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U262.in0"],
          ["d_2_at_max.out","d_1_am__U262.in1"],
          ["d_1_am__U263.in0","d_1_am__U262.out"],
          ["d_3_at_max.out","d_1_am__U263.in1"],
          ["d_1_am__U264.in0","d_1_am__U263.out"],
          ["d_4_at_max.out","d_1_am__U264.in1"],
          ["d_1_next_value.sel","d_1_am__U264.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U265.in0"],
          ["d_3_at_max.out","d_2_am__U265.in1"],
          ["d_2_am__U266.in0","d_2_am__U265.out"],
          ["d_4_at_max.out","d_2_am__U266.in1"],
          ["d_2_next_value.sel","d_2_am__U266.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U267.in0"],
          ["d_4_at_max.out","d_3_am__U267.in1"],
          ["d_3_next_value.sel","d_3_am__U267.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U30"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U49":{
            "modref":"corebit.and"
          },
          "d_0_am__U50":{
            "modref":"corebit.and"
          },
          "d_0_am__U51":{
            "modref":"corebit.and"
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U53":{
            "modref":"corebit.and"
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_am__U55":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U56":{
            "modref":"corebit.and"
          },
          "d_2_am__U57":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U58":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U47.out"],
          ["d_1_inc.in1","_U47.out"],
          ["d_2_inc.in1","_U47.out"],
          ["d_3_inc.in1","_U47.out"],
          ["d_4_inc.in1","_U47.out"],
          ["inc_time.in1","_U47.out"],
          ["cmp_time.in1","_U48.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U49.in0"],
          ["d_1_at_max.out","d_0_am__U49.in1"],
          ["d_0_am__U50.in0","d_0_am__U49.out"],
          ["d_2_at_max.out","d_0_am__U50.in1"],
          ["d_0_am__U51.in0","d_0_am__U50.out"],
          ["d_3_at_max.out","d_0_am__U51.in1"],
          ["d_0_am__U52.in0","d_0_am__U51.out"],
          ["d_4_at_max.out","d_0_am__U52.in1"],
          ["d_0_next_value.sel","d_0_am__U52.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U53.in0"],
          ["d_2_at_max.out","d_1_am__U53.in1"],
          ["d_1_am__U54.in0","d_1_am__U53.out"],
          ["d_3_at_max.out","d_1_am__U54.in1"],
          ["d_1_am__U55.in0","d_1_am__U54.out"],
          ["d_4_at_max.out","d_1_am__U55.in1"],
          ["d_1_next_value.sel","d_1_am__U55.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U56.in0"],
          ["d_3_at_max.out","d_2_am__U56.in1"],
          ["d_2_am__U57.in0","d_2_am__U56.out"],
          ["d_4_at_max.out","d_2_am__U57.in1"],
          ["d_2_next_value.sel","d_2_am__U57.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U58.in0"],
          ["d_4_at_max.out","d_3_am__U58.in1"],
          ["d_3_next_value.sel","d_3_am__U58.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U290":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U291"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U307":{
            "modref":"corebit.and"
          },
          "d_0_am__U308":{
            "modref":"corebit.and"
          },
          "d_0_am__U309":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U310":{
            "modref":"corebit.and"
          },
          "d_1_am__U311":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U312":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U305.out"],
          ["d_1_inc.in1","_U305.out"],
          ["d_2_inc.in1","_U305.out"],
          ["d_3_inc.in1","_U305.out"],
          ["inc_time.in1","_U305.out"],
          ["cmp_time.in1","_U306.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U307.in0"],
          ["d_1_at_max.out","d_0_am__U307.in1"],
          ["d_0_am__U308.in0","d_0_am__U307.out"],
          ["d_2_at_max.out","d_0_am__U308.in1"],
          ["d_0_am__U309.in0","d_0_am__U308.out"],
          ["d_3_at_max.out","d_0_am__U309.in1"],
          ["d_0_next_value.sel","d_0_am__U309.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U310.in0"],
          ["d_2_at_max.out","d_1_am__U310.in1"],
          ["d_1_am__U311.in0","d_1_am__U310.out"],
          ["d_3_at_max.out","d_1_am__U311.in1"],
          ["d_1_next_value.sel","d_1_am__U311.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U312.in0"],
          ["d_3_at_max.out","d_2_am__U312.in1"],
          ["d_2_next_value.sel","d_2_am__U312.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U81":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func":{
            "modref":"global.aff__U82"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U101":{
            "modref":"corebit.and"
          },
          "d_0_am__U102":{
            "modref":"corebit.and"
          },
          "d_0_am__U103":{
            "modref":"corebit.and"
          },
          "d_0_am__U104":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U105":{
            "modref":"corebit.and"
          },
          "d_1_am__U106":{
            "modref":"corebit.and"
          },
          "d_1_am__U107":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U108":{
            "modref":"corebit.and"
          },
          "d_2_am__U109":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U110":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["cmp_time.in1","_U100.out"],
          ["d_0_inc.in1","_U99.out"],
          ["d_1_inc.in1","_U99.out"],
          ["d_2_inc.in1","_U99.out"],
          ["d_3_inc.in1","_U99.out"],
          ["d_4_inc.in1","_U99.out"],
          ["inc_time.in1","_U99.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U101.in0"],
          ["d_1_at_max.out","d_0_am__U101.in1"],
          ["d_0_am__U102.in0","d_0_am__U101.out"],
          ["d_2_at_max.out","d_0_am__U102.in1"],
          ["d_0_am__U103.in0","d_0_am__U102.out"],
          ["d_3_at_max.out","d_0_am__U103.in1"],
          ["d_0_am__U104.in0","d_0_am__U103.out"],
          ["d_4_at_max.out","d_0_am__U104.in1"],
          ["d_0_next_value.sel","d_0_am__U104.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U105.in0"],
          ["d_2_at_max.out","d_1_am__U105.in1"],
          ["d_1_am__U106.in0","d_1_am__U105.out"],
          ["d_3_at_max.out","d_1_am__U106.in1"],
          ["d_1_am__U107.in0","d_1_am__U106.out"],
          ["d_4_at_max.out","d_1_am__U107.in1"],
          ["d_1_next_value.sel","d_1_am__U107.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U108.in0"],
          ["d_3_at_max.out","d_2_am__U108.in1"],
          ["d_2_am__U109.in0","d_2_am__U108.out"],
          ["d_4_at_max.out","d_2_am__U109.in1"],
          ["d_2_next_value.sel","d_2_am__U109.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U110.in0"],
          ["d_4_at_max.out","d_3_am__U110.in1"],
          ["d_3_next_value.sel","d_3_am__U110.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "array_delay_U222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U223.clk"],
          ["self.in.0","_U223.in"],
          ["self.out.0","_U223.out"],
          ["self.clk","_U224.clk"],
          ["self.in.1","_U224.in"],
          ["self.out.1","_U224.out"],
          ["self.clk","_U225.clk"],
          ["self.in.2","_U225.in"],
          ["self.out.2","_U225.out"],
          ["self.clk","_U226.clk"],
          ["self.in.3","_U226.in"],
          ["self.out.3","_U226.out"],
          ["self.clk","_U227.clk"],
          ["self.in.4","_U227.in"],
          ["self.out.4","_U227.out"]
        ]
      },
      "array_delay_U232":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U233.clk"],
          ["self.in.0","_U233.in"],
          ["self.out.0","_U233.out"],
          ["self.clk","_U234.clk"],
          ["self.in.1","_U234.in"],
          ["self.out.1","_U234.out"],
          ["self.clk","_U235.clk"],
          ["self.in.2","_U235.in"],
          ["self.out.2","_U235.out"],
          ["self.clk","_U236.clk"],
          ["self.in.3","_U236.in"],
          ["self.out.3","_U236.out"],
          ["self.clk","_U237.clk"],
          ["self.in.4","_U237.in"],
          ["self.out.4","_U237.out"]
        ]
      },
      "array_delay_U274":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U275.clk"],
          ["self.in.0","_U275.in"],
          ["self.out.0","_U275.out"],
          ["self.clk","_U276.clk"],
          ["self.in.1","_U276.in"],
          ["self.out.1","_U276.out"],
          ["self.clk","_U277.clk"],
          ["self.in.2","_U277.in"],
          ["self.out.2","_U277.out"],
          ["self.clk","_U278.clk"],
          ["self.in.3","_U278.in"],
          ["self.out.3","_U278.out"],
          ["self.clk","_U279.clk"],
          ["self.in.4","_U279.in"],
          ["self.out.4","_U279.out"]
        ]
      },
      "array_delay_U284":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U285.clk"],
          ["self.in.0","_U285.in"],
          ["self.out.0","_U285.out"],
          ["self.clk","_U286.clk"],
          ["self.in.1","_U286.in"],
          ["self.out.1","_U286.out"],
          ["self.clk","_U287.clk"],
          ["self.in.2","_U287.in"],
          ["self.out.2","_U287.out"],
          ["self.clk","_U288.clk"],
          ["self.in.3","_U288.in"],
          ["self.out.3","_U288.out"],
          ["self.clk","_U289.clk"],
          ["self.in.4","_U289.in"],
          ["self.out.4","_U289.out"]
        ]
      },
      "array_delay_U319":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U320.clk"],
          ["self.in.0","_U320.in"],
          ["self.out.0","_U320.out"],
          ["self.clk","_U321.clk"],
          ["self.in.1","_U321.in"],
          ["self.out.1","_U321.out"],
          ["self.clk","_U322.clk"],
          ["self.in.2","_U322.in"],
          ["self.out.2","_U322.out"],
          ["self.clk","_U323.clk"],
          ["self.in.3","_U323.in"],
          ["self.out.3","_U323.out"]
        ]
      },
      "array_delay_U328":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U329.clk"],
          ["self.in.0","_U329.in"],
          ["self.out.0","_U329.out"],
          ["self.clk","_U330.clk"],
          ["self.in.1","_U330.in"],
          ["self.out.1","_U330.out"],
          ["self.clk","_U331.clk"],
          ["self.in.2","_U331.in"],
          ["self.out.2","_U331.out"],
          ["self.clk","_U332.clk"],
          ["self.in.3","_U332.in"],
          ["self.out.3","_U332.out"]
        ]
      },
      "array_delay_U65":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U66.clk"],
          ["self.in.0","_U66.in"],
          ["self.out.0","_U66.out"],
          ["self.clk","_U67.clk"],
          ["self.in.1","_U67.in"],
          ["self.out.1","_U67.out"],
          ["self.clk","_U68.clk"],
          ["self.in.2","_U68.in"],
          ["self.out.2","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.3","_U69.in"],
          ["self.out.3","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.4","_U70.in"],
          ["self.out.4","_U70.out"]
        ]
      },
      "array_delay_U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U76.clk"],
          ["self.in.0","_U76.in"],
          ["self.out.0","_U76.out"],
          ["self.clk","_U77.clk"],
          ["self.in.1","_U77.in"],
          ["self.out.1","_U77.out"],
          ["self.clk","_U78.clk"],
          ["self.in.2","_U78.in"],
          ["self.out.2","_U78.out"],
          ["self.clk","_U79.clk"],
          ["self.in.3","_U79.in"],
          ["self.out.3","_U79.out"],
          ["self.clk","_U80.clk"],
          ["self.in.4","_U80.in"],
          ["self.out.4","_U80.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U509":{
            "modref":"global.aff__U495"
          },
          "chain_mux_U517":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "chain_mux_U518":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_3_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_4_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_5_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U511":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U513":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U515":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U347":{
            "modref":"global.aff__U336"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U359":{
            "modref":"global.aff__U348"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U377":{
            "modref":"global.aff__U360"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U443":{
            "modref":"global.aff__U426"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U395":{
            "modref":"global.aff__U378"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U461":{
            "modref":"global.aff__U444"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U413":{
            "modref":"global.aff__U396"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U479":{
            "modref":"global.aff__U462"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U425":{
            "modref":"global.aff__U414"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U494":{
            "modref":"global.aff__U480"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U333.out"],
          ["bank_1.chain_data_in","_U334.out"],
          ["bank_2.chain_data_in","_U335.out"],
          ["self.clk","_U510.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U509.out","_U510.in"],
          ["eq_const_U511.in0","_U510.out"],
          ["eq_const_U513.in0","_U510.out"],
          ["eq_const_U515.in0","_U510.out"],
          ["eq_const_U511.in1","_U512.out"],
          ["eq_const_U513.in1","_U514.out"],
          ["eq_const_U515.in1","_U516.out"],
          ["one_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_3_43_net.in","bank_0.data_out_0"],
          ["chain_mux_U517.in0","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U443.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U494.out","bank_0.read_addr_1"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_0.wen_0"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U377.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U425.out","bank_0.write_addr_1"],
          ["one_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_4_25_net.in","bank_1.data_out_0"],
          ["chain_mux_U517.in1","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U461.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U494.out","bank_1.read_addr_1"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.wen_0"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U347.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U395.out","bank_1.write_addr_1"],
          ["one_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_5_7_net.in","bank_2.data_out_0"],
          ["chain_mux_U518.in1","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U479.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U494.out","bank_2.read_addr_1"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.wen_0"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U359.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U413.out","bank_2.write_addr_1"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U509.d"],
          ["chain_mux_U518.in0","chain_mux_U517.out"],
          ["eq_const_U513.out","chain_mux_U517.sel"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","chain_mux_U518.out"],
          ["eq_const_U515.out","chain_mux_U518.sel"],
          ["self.op_hcompute_conv_stencil_3_read.0","conv_stencil_op_hcompute_conv_stencil_3_43_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","conv_stencil_op_hcompute_conv_stencil_4_25_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","conv_stencil_op_hcompute_conv_stencil_5_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U347.d"],
          ["self.op_hcompute_conv_stencil_2_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U359.d"],
          ["self.op_hcompute_conv_stencil_3_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U377.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U443.d"],
          ["self.op_hcompute_conv_stencil_4_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U395.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U461.d"],
          ["self.op_hcompute_conv_stencil_5_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U413.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U479.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U425.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U494.d"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U586":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "and_all__U767":{
            "modref":"corebit.and"
          },
          "and_all__U770":{
            "modref":"corebit.and"
          },
          "and_all__U773":{
            "modref":"corebit.and"
          },
          "and_all__U776":{
            "modref":"corebit.and"
          },
          "and_all__U779":{
            "modref":"corebit.and"
          },
          "and_all__U782":{
            "modref":"corebit.and"
          },
          "and_all__U785":{
            "modref":"corebit.and"
          },
          "and_all__U788":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620":{
            "modref":"global.aff__U606"
          },
          "eq_const_U765":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U768":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U771":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U774":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U777":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U780":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U783":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U786":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U638":{
            "modref":"global.aff__U621"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U656":{
            "modref":"global.aff__U639"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U674":{
            "modref":"global.aff__U657"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U692":{
            "modref":"global.aff__U675"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U710":{
            "modref":"global.aff__U693"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U728":{
            "modref":"global.aff__U711"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U746":{
            "modref":"global.aff__U729"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U764":{
            "modref":"global.aff__U747"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605":{
            "modref":"global.aff__U591"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst_U520":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U524":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U528":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U532":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U536":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U540":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U544":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U548":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U552":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U556":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U560":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U564":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U568":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U572":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U576":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U580":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_end_U521":{
            "modref":"global.sr_end_U521_pt__U522"
          },
          "sr_end_U525":{
            "modref":"global.sr_end_U525_pt__U526"
          },
          "sr_end_U529":{
            "modref":"global.sr_end_U529_pt__U530"
          },
          "sr_end_U533":{
            "modref":"global.sr_end_U533_pt__U534"
          },
          "sr_end_U537":{
            "modref":"global.sr_end_U537_pt__U538"
          },
          "sr_end_U541":{
            "modref":"global.sr_end_U541_pt__U542"
          },
          "sr_end_U545":{
            "modref":"global.sr_end_U545_pt__U546"
          },
          "sr_end_U549":{
            "modref":"global.sr_end_U549_pt__U550"
          },
          "sr_end_U553":{
            "modref":"global.sr_end_U553_pt__U554"
          },
          "sr_end_U557":{
            "modref":"global.sr_end_U557_pt__U558"
          },
          "sr_end_U561":{
            "modref":"global.sr_end_U561_pt__U562"
          },
          "sr_end_U565":{
            "modref":"global.sr_end_U565_pt__U566"
          },
          "sr_end_U569":{
            "modref":"global.sr_end_U569_pt__U570"
          },
          "sr_end_U573":{
            "modref":"global.sr_end_U573_pt__U574"
          },
          "sr_end_U577":{
            "modref":"global.sr_end_U577_pt__U578"
          },
          "sr_end_U581":{
            "modref":"global.sr_end_U581_pt__U582"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U519":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U523":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U527":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U531":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U535":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U539":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U543":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U547":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U551":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U555":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U559":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U563":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U567":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U571":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U575":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U579":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U583.out"],
          ["bank_1.chain_data_in","_U584.out"],
          ["bank_2.chain_data_in","_U585.out"],
          ["bank_3.chain_data_in","_U586.out"],
          ["bank_4.chain_data_in","_U587.out"],
          ["bank_5.chain_data_in","_U588.out"],
          ["bank_6.chain_data_in","_U589.out"],
          ["bank_7.chain_data_in","_U590.out"],
          ["eq_const_U765.in1","_U766.out"],
          ["eq_const_U768.in1","_U769.out"],
          ["eq_const_U771.in1","_U772.out"],
          ["eq_const_U774.in1","_U775.out"],
          ["eq_const_U777.in1","_U778.out"],
          ["eq_const_U780.in1","_U781.out"],
          ["eq_const_U783.in1","_U784.out"],
          ["eq_const_U786.in1","_U787.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U767.in0"],
          ["eq_const_U765.out","and_all__U767.in1"],
          ["bank_0.wen_0","and_all__U767.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U770.in0"],
          ["eq_const_U768.out","and_all__U770.in1"],
          ["bank_1.wen_0","and_all__U770.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U773.in0"],
          ["eq_const_U771.out","and_all__U773.in1"],
          ["bank_2.wen_0","and_all__U773.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U776.in0"],
          ["eq_const_U774.out","and_all__U776.in1"],
          ["bank_3.wen_0","and_all__U776.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U779.in0"],
          ["eq_const_U777.out","and_all__U779.in1"],
          ["bank_4.wen_0","and_all__U779.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U782.in0"],
          ["eq_const_U780.out","and_all__U782.in1"],
          ["bank_5.wen_0","and_all__U782.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U785.in0"],
          ["eq_const_U783.out","and_all__U785.in1"],
          ["bank_6.wen_0","and_all__U785.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U788.in0"],
          ["eq_const_U786.out","and_all__U788.in1"],
          ["bank_7.wen_0","and_all__U788.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U638.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U656.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U674.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U692.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U710.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U728.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U764.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U746.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.out","bank_7.write_addr_0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.d"],
          ["eq_const_U765.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U768.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U771.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U774.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U777.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U780.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U783.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["eq_const_U786.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U620.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U521.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U525.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U529.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U533.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U537.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U541.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U545.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U549.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U553.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U557.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U561.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U565.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U569.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U573.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U577.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U581.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U529.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.out"],
          ["sr_end_U537.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.out"],
          ["sr_end_U545.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.out"],
          ["sr_end_U553.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.out"],
          ["sr_end_U561.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.out"],
          ["sr_end_U569.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.out"],
          ["sr_end_U577.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.out"],
          ["sr_end_U521.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.out"],
          ["sr_end_U541.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.out"],
          ["sr_end_U549.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.out"],
          ["sr_end_U557.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.out"],
          ["sr_end_U565.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.out"],
          ["sr_end_U573.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.out"],
          ["sr_end_U581.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.out"],
          ["sr_end_U525.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.out"],
          ["sr_end_U533.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.out"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U638.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U656.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U674.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U692.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U710.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U728.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U746.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U764.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U605.d"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U1291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U1294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U1297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U1300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U1309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U1312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U1315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U1318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U1321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U1324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U1327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U1330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U1333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U1336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U1339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U1342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U1345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U1348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U1351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "and_all__U1283":{
            "modref":"corebit.and"
          },
          "and_all__U1286":{
            "modref":"corebit.and"
          },
          "and_all__U1289":{
            "modref":"corebit.and"
          },
          "and_all__U1292":{
            "modref":"corebit.and"
          },
          "and_all__U1295":{
            "modref":"corebit.and"
          },
          "and_all__U1298":{
            "modref":"corebit.and"
          },
          "and_all__U1301":{
            "modref":"corebit.and"
          },
          "and_all__U1304":{
            "modref":"corebit.and"
          },
          "and_all__U1307":{
            "modref":"corebit.and"
          },
          "and_all__U1310":{
            "modref":"corebit.and"
          },
          "and_all__U1313":{
            "modref":"corebit.and"
          },
          "and_all__U1316":{
            "modref":"corebit.and"
          },
          "and_all__U1319":{
            "modref":"corebit.and"
          },
          "and_all__U1322":{
            "modref":"corebit.and"
          },
          "and_all__U1325":{
            "modref":"corebit.and"
          },
          "and_all__U1328":{
            "modref":"corebit.and"
          },
          "and_all__U1331":{
            "modref":"corebit.and"
          },
          "and_all__U1334":{
            "modref":"corebit.and"
          },
          "and_all__U1337":{
            "modref":"corebit.and"
          },
          "and_all__U1340":{
            "modref":"corebit.and"
          },
          "and_all__U1343":{
            "modref":"corebit.and"
          },
          "and_all__U1346":{
            "modref":"corebit.and"
          },
          "and_all__U1349":{
            "modref":"corebit.and"
          },
          "and_all__U1352":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848":{
            "modref":"global.aff__U831"
          },
          "eq_const_U1281":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1284":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1287":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1290":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1293":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1296":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1299":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1302":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1305":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1308":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1311":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1314":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1317":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1320":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1323":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1326":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1329":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1332":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1335":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1338":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1341":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1344":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1347":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1350":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U866":{
            "modref":"global.aff__U849"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U884":{
            "modref":"global.aff__U867"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U902":{
            "modref":"global.aff__U885"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U920":{
            "modref":"global.aff__U903"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U938":{
            "modref":"global.aff__U921"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U956":{
            "modref":"global.aff__U939"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U974":{
            "modref":"global.aff__U957"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U992":{
            "modref":"global.aff__U975"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1010":{
            "modref":"global.aff__U993"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1028":{
            "modref":"global.aff__U1011"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1046":{
            "modref":"global.aff__U1029"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U1064":{
            "modref":"global.aff__U1047"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U1082":{
            "modref":"global.aff__U1065"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U1100":{
            "modref":"global.aff__U1083"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U1118":{
            "modref":"global.aff__U1101"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1136":{
            "modref":"global.aff__U1119"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1154":{
            "modref":"global.aff__U1137"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1172":{
            "modref":"global.aff__U1155"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1190":{
            "modref":"global.aff__U1173"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1208":{
            "modref":"global.aff__U1191"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1226":{
            "modref":"global.aff__U1209"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1244":{
            "modref":"global.aff__U1227"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1262":{
            "modref":"global.aff__U1245"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1280":{
            "modref":"global.aff__U1263"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830":{
            "modref":"global.aff__U813"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U1281.in1","_U1282.out"],
          ["eq_const_U1284.in1","_U1285.out"],
          ["eq_const_U1287.in1","_U1288.out"],
          ["eq_const_U1290.in1","_U1291.out"],
          ["eq_const_U1293.in1","_U1294.out"],
          ["eq_const_U1296.in1","_U1297.out"],
          ["eq_const_U1299.in1","_U1300.out"],
          ["eq_const_U1302.in1","_U1303.out"],
          ["eq_const_U1305.in1","_U1306.out"],
          ["eq_const_U1308.in1","_U1309.out"],
          ["eq_const_U1311.in1","_U1312.out"],
          ["eq_const_U1314.in1","_U1315.out"],
          ["eq_const_U1317.in1","_U1318.out"],
          ["eq_const_U1320.in1","_U1321.out"],
          ["eq_const_U1323.in1","_U1324.out"],
          ["eq_const_U1326.in1","_U1327.out"],
          ["eq_const_U1329.in1","_U1330.out"],
          ["eq_const_U1332.in1","_U1333.out"],
          ["eq_const_U1335.in1","_U1336.out"],
          ["eq_const_U1338.in1","_U1339.out"],
          ["eq_const_U1341.in1","_U1342.out"],
          ["eq_const_U1344.in1","_U1345.out"],
          ["eq_const_U1347.in1","_U1348.out"],
          ["eq_const_U1350.in1","_U1351.out"],
          ["bank_0.chain_data_in","_U789.out"],
          ["bank_1.chain_data_in","_U790.out"],
          ["bank_2.chain_data_in","_U791.out"],
          ["bank_3.chain_data_in","_U792.out"],
          ["bank_4.chain_data_in","_U793.out"],
          ["bank_5.chain_data_in","_U794.out"],
          ["bank_6.chain_data_in","_U795.out"],
          ["bank_7.chain_data_in","_U796.out"],
          ["bank_8.chain_data_in","_U797.out"],
          ["bank_9.chain_data_in","_U798.out"],
          ["bank_10.chain_data_in","_U799.out"],
          ["bank_11.chain_data_in","_U800.out"],
          ["bank_12.chain_data_in","_U801.out"],
          ["bank_13.chain_data_in","_U802.out"],
          ["bank_14.chain_data_in","_U803.out"],
          ["bank_15.chain_data_in","_U804.out"],
          ["bank_16.chain_data_in","_U805.out"],
          ["bank_17.chain_data_in","_U806.out"],
          ["bank_18.chain_data_in","_U807.out"],
          ["bank_19.chain_data_in","_U808.out"],
          ["bank_20.chain_data_in","_U809.out"],
          ["bank_21.chain_data_in","_U810.out"],
          ["bank_22.chain_data_in","_U811.out"],
          ["bank_23.chain_data_in","_U812.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1283.in0"],
          ["eq_const_U1281.out","and_all__U1283.in1"],
          ["bank_0.wen_0","and_all__U1283.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1286.in0"],
          ["eq_const_U1284.out","and_all__U1286.in1"],
          ["bank_1.wen_0","and_all__U1286.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1289.in0"],
          ["eq_const_U1287.out","and_all__U1289.in1"],
          ["bank_2.wen_0","and_all__U1289.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1292.in0"],
          ["eq_const_U1290.out","and_all__U1292.in1"],
          ["bank_3.wen_0","and_all__U1292.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1295.in0"],
          ["eq_const_U1293.out","and_all__U1295.in1"],
          ["bank_4.wen_0","and_all__U1295.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1298.in0"],
          ["eq_const_U1296.out","and_all__U1298.in1"],
          ["bank_5.wen_0","and_all__U1298.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1301.in0"],
          ["eq_const_U1299.out","and_all__U1301.in1"],
          ["bank_6.wen_0","and_all__U1301.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1304.in0"],
          ["eq_const_U1302.out","and_all__U1304.in1"],
          ["bank_7.wen_0","and_all__U1304.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1307.in0"],
          ["eq_const_U1305.out","and_all__U1307.in1"],
          ["bank_8.wen_0","and_all__U1307.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1310.in0"],
          ["eq_const_U1308.out","and_all__U1310.in1"],
          ["bank_9.wen_0","and_all__U1310.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1313.in0"],
          ["eq_const_U1311.out","and_all__U1313.in1"],
          ["bank_10.wen_0","and_all__U1313.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1316.in0"],
          ["eq_const_U1314.out","and_all__U1316.in1"],
          ["bank_11.wen_0","and_all__U1316.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1319.in0"],
          ["eq_const_U1317.out","and_all__U1319.in1"],
          ["bank_12.wen_0","and_all__U1319.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1322.in0"],
          ["eq_const_U1320.out","and_all__U1322.in1"],
          ["bank_13.wen_0","and_all__U1322.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1325.in0"],
          ["eq_const_U1323.out","and_all__U1325.in1"],
          ["bank_14.wen_0","and_all__U1325.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1328.in0"],
          ["eq_const_U1326.out","and_all__U1328.in1"],
          ["bank_15.wen_0","and_all__U1328.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1331.in0"],
          ["eq_const_U1329.out","and_all__U1331.in1"],
          ["bank_16.wen_0","and_all__U1331.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1334.in0"],
          ["eq_const_U1332.out","and_all__U1334.in1"],
          ["bank_17.wen_0","and_all__U1334.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1337.in0"],
          ["eq_const_U1335.out","and_all__U1337.in1"],
          ["bank_18.wen_0","and_all__U1337.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1340.in0"],
          ["eq_const_U1338.out","and_all__U1340.in1"],
          ["bank_19.wen_0","and_all__U1340.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1343.in0"],
          ["eq_const_U1341.out","and_all__U1343.in1"],
          ["bank_20.wen_0","and_all__U1343.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1346.in0"],
          ["eq_const_U1344.out","and_all__U1346.in1"],
          ["bank_21.wen_0","and_all__U1346.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1349.in0"],
          ["eq_const_U1347.out","and_all__U1349.in1"],
          ["bank_22.wen_0","and_all__U1349.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1352.in0"],
          ["eq_const_U1350.out","and_all__U1352.in1"],
          ["bank_23.wen_0","and_all__U1352.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U866.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1136.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["self.clk","bank_10.clk"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.in","bank_10.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1046.out","bank_10.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_10.write_addr_0"],
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["self.clk","bank_11.clk"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.in","bank_11.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1208.out","bank_11.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_11.write_addr_0"],
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["self.clk","bank_12.clk"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.in","bank_12.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U938.out","bank_12.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_12.write_addr_0"],
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["self.clk","bank_13.clk"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.in","bank_13.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U1064.out","bank_13.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_13.write_addr_0"],
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["self.clk","bank_14.clk"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.in","bank_14.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1226.out","bank_14.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_14.write_addr_0"],
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["self.clk","bank_15.clk"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.in","bank_15.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U956.out","bank_15.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_15.write_addr_0"],
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["self.clk","bank_16.clk"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.in","bank_16.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U1082.out","bank_16.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_16.write_addr_0"],
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["self.clk","bank_17.clk"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.in","bank_17.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1244.out","bank_17.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_17.write_addr_0"],
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["self.clk","bank_18.clk"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.in","bank_18.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U992.out","bank_18.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_18.write_addr_0"],
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["self.clk","bank_19.clk"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.in","bank_19.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U1118.out","bank_19.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_19.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1154.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["self.clk","bank_20.clk"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.in","bank_20.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1280.out","bank_20.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_20.write_addr_0"],
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["self.clk","bank_21.clk"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.in","bank_21.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U974.out","bank_21.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_21.write_addr_0"],
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["self.clk","bank_22.clk"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.in","bank_22.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U1100.out","bank_22.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_22.write_addr_0"],
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["self.clk","bank_23.clk"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.in","bank_23.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1262.out","bank_23.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_23.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U884.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1010.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1172.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U902.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1028.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_7.write_addr_0"],
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["self.clk","bank_8.clk"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.in","bank_8.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1190.out","bank_8.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_8.write_addr_0"],
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["self.clk","bank_9.clk"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.in","bank_9.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U920.out","bank_9.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.out","bank_9.write_addr_0"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.d"],
          ["eq_const_U1281.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1284.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1287.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1290.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1293.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1296.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1299.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1302.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1305.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1308.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1311.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1314.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1317.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1320.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1323.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1326.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1329.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1332.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1335.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1338.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1341.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1344.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1347.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["eq_const_U1350.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U848.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.out"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U866.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U884.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U902.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U920.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U938.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U956.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U974.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U992.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1010.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1028.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1046.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U1064.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U1082.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U1100.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U1118.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1136.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1154.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1172.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1190.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1208.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1226.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1244.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1262.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1280.d"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U830.d"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U160":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U159":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U158":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U162":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U161":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U183":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U182":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U181":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U180":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U185":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U184":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U220":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U218":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U217":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U216":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U230":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U228":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U63":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U61":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U60":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U59":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U73":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U71":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U272":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U270":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U269":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U268":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U282":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U280":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U137":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U136":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U135":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U134":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U139":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U138":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U26":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U24":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U28":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U27":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U114":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U113":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U112":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U111":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U116":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U115":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U317":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U315":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U314":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U313":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U326":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U324":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U221":{
            "modref":"global.array_delay_U222"
          },
          "arr__U231":{
            "modref":"global.array_delay_U232"
          },
          "arr__U273":{
            "modref":"global.array_delay_U274"
          },
          "arr__U283":{
            "modref":"global.array_delay_U284"
          },
          "arr__U318":{
            "modref":"global.array_delay_U319"
          },
          "arr__U327":{
            "modref":"global.array_delay_U328"
          },
          "arr__U64":{
            "modref":"global.array_delay_U65"
          },
          "arr__U74":{
            "modref":"global.array_delay_U75"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U219":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U229":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U271":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U281":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U316":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U325":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U62":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U72":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U159"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U160"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U140"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U157"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U158"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U161"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U162"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U182"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U183"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U163"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U180"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U181"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U184"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U185"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U218"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U220"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U186"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U216"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U217"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U228"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U230"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U61"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U63"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U29"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U59"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U60"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U71"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U73"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U270"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U272"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U238"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U268"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U269"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U280"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U282"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U136"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U137"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U117"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U134"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U135"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U138"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U139"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U25"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U26"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U23"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U24"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U27"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U28"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U113"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U114"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U81"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U111"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U112"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U115"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U116"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U315"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U317"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U290"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U313"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U314"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U324"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U326"
          }
        },
        "connections":[
          ["self.clk","arr__U221.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U221.in"],
          ["op_hcompute_conv_stencil_3_exe_start_control_vars.in","arr__U221.out"],
          ["self.clk","arr__U231.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U231.in"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","arr__U231.out"],
          ["self.clk","arr__U273.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U273.in"],
          ["op_hcompute_conv_stencil_5_exe_start_control_vars.in","arr__U273.out"],
          ["self.clk","arr__U283.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U283.in"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","arr__U283.out"],
          ["self.clk","arr__U318.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U318.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U318.out"],
          ["self.clk","arr__U327.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U327.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U327.out"],
          ["self.clk","arr__U64.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U64.in"],
          ["op_hcompute_conv_stencil_4_exe_start_control_vars.in","arr__U64.out"],
          ["self.clk","arr__U74.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U74.in"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","arr__U74.out"],
          ["self.clk","conv_stencil.clk"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","conv_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","conv_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","conv_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","conv_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","conv_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","conv_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.clk","delay_reg__U219.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U219.in"],
          ["op_hcompute_conv_stencil_3_exe_start.in","delay_reg__U219.out"],
          ["self.clk","delay_reg__U229.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U229.in"],
          ["op_hcompute_conv_stencil_3_write_start.in","delay_reg__U229.out"],
          ["self.clk","delay_reg__U271.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U271.in"],
          ["op_hcompute_conv_stencil_5_exe_start.in","delay_reg__U271.out"],
          ["self.clk","delay_reg__U281.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U281.in"],
          ["op_hcompute_conv_stencil_5_write_start.in","delay_reg__U281.out"],
          ["self.clk","delay_reg__U316.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U316.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U316.out"],
          ["self.clk","delay_reg__U325.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U325.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U325.out"],
          ["self.clk","delay_reg__U62.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U62.in"],
          ["op_hcompute_conv_stencil_4_exe_start.in","delay_reg__U62.out"],
          ["self.clk","delay_reg__U72.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U72.in"],
          ["op_hcompute_conv_stencil_4_write_start.in","delay_reg__U72.out"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller.clk"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_2_port_controller.clk"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_3_port_controller.clk"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_4_port_controller.clk"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_conv_stencil_5_port_controller.clk"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_port_controller.clk"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "sr_end_U521_pt__U522":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U525_pt__U526":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U529_pt__U530":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U533_pt__U534":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U537_pt__U538":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U541_pt__U542":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U545_pt__U546":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U549_pt__U550":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U553_pt__U554":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U557_pt__U558":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U561_pt__U562":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U565_pt__U566":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U569_pt__U570":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U573_pt__U574":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U577_pt__U578":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U581_pt__U582":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
