

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1'
================================================================
* Date:           Wed Jul 16 18:22:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      644|      644|  2.576 us|  2.576 us|  643|  643|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_734_1  |      642|      642|         8|          5|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|      64|      0|    0|
|Multiplexer      |        -|    -|       0|    144|    -|
|Register         |        -|    -|     205|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     269|    190|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_buf_1_U  |FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W  |        2|  32|   0|    0|   128|   32|     1|         4096|
    |p_buf_U    |FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W  |        2|  32|   0|    0|   128|   32|     1|         4096|
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                            |        4|  64|   0|    0|   256|   64|     2|         8192|
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln734_fu_113_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln734_fu_107_p2  |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln736_fu_136_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  46|          25|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |i_2_fu_32                    |   9|          2|    8|         16|
    |p_buf_1_address0_local       |  20|          4|    7|         28|
    |p_buf_1_d0_local             |  14|          3|   32|         96|
    |p_buf_address0_local         |  20|          4|    7|         28|
    |p_buf_d0_local               |  14|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 144|         30|   91|        278|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln734_reg_157            |   8|   0|    8|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_fu_32                    |   8|   0|    8|          0|
    |i_reg_148                    |   8|   0|    8|          0|
    |icmp_ln734_reg_153           |   1|   0|    1|          0|
    |icmp_ln736_reg_179           |   1|   0|    1|          0|
    |j_reg_173                    |   7|   0|    7|          0|
    |p_buf_1_addr_1_reg_195       |   7|   0|    7|          0|
    |p_buf_1_addr_reg_183         |   7|   0|    7|          0|
    |p_buf_1_load_1_reg_215       |  32|   0|   32|          0|
    |p_buf_1_load_reg_205         |  32|   0|   32|          0|
    |p_buf_addr_1_reg_200         |   7|   0|    7|          0|
    |p_buf_addr_reg_189           |   7|   0|    7|          0|
    |p_buf_load_1_reg_220         |  32|   0|   32|          0|
    |p_buf_load_reg_210           |  32|   0|   32|          0|
    |zext_ln734_reg_162           |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 205|   0|  261|         56|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|revIdxTab_address0  |  out|    7|   ap_memory|                             revIdxTab|         array|
|revIdxTab_ce0       |  out|    1|   ap_memory|                             revIdxTab|         array|
|revIdxTab_q0        |   in|    7|   ap_memory|                             revIdxTab|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

