0.7
2020.2
Nov 18 2020
09:47:47
C:/Xilinx/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1605717275,verilog,,,,,,,,,,,,
D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.srcs/sim_1/imports/new/tb_Axi_slave_memory.sv,1718843754,systemVerilog,,,C:/Xilinx/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,axi_interface;tb_AXI_Slave,,uvm,,,,,,
D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.srcs/sources_1/imports/new/AXI_Memory.sv,1718773992,systemVerilog,D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.srcs/sim_1/imports/new/tb_Axi_slave_memory.sv,D:/FPGA_RISC/20240619_UVM_AXI_LITE_Slave_Memory/20240619_UVM_AXI_LITE_Slave_Memory.srcs/sim_1/imports/new/tb_Axi_slave_memory.sv,,$unit_AXI_Memory_sv;AXI_Slave_Memory,,uvm,,,,,,
