# ğŸŒŸ THUMMALA OBUL SAI  
**3rd Year ECE Student | IIIT RGUKT RK Valley | Aspiring RTL Design & Verification Engineer**  

Motivated ECE student with a passion for VLSI and RTL design, seeking hands-on experience in real-world projects to enhance digital design and FPGA skills.

---

## ğŸ“š Education

**Rajiv Gandhi University of Knowledge Technologies (RGUKT) RK Valley**  
*B.Tech in Electronics and Communication Engineering*  
*October 2022 â€“ June 2026*

---

## ğŸ› ï¸ Skills

- **Languages:** Verilog, C, Python (basic) ğŸ“
- **Tools:** Xilinx Vivado, ModelSim, Nexys A7 FPGA ğŸ”§
- **Concepts:** RTL Design, Digital Design, FPGA Implementation ğŸ’¡

---

## ğŸ’¡ Projects

### 1. **Smart Lock with OTP Authentication** ğŸ”’
- **Tools:** Arduino, GSM, Relay, LCD
- **Role:** Designed and implemented secure smart lock with OTP functionality.

### 2. **Digital Clock on FPGA** â°
- **Tools:** Verilog, Xilinx Vivado, Nexys A7 FPGA
- **Role:** Developed digital clock using Verilog on FPGA.

### 3. **Stopwatch on FPGA** ğŸ•’
- **Tools:** Verilog, Nexys A7 FPGA
- **Role:** Created stopwatch with start/stop/reset functionality on FPGA.

### 4. **Electronic Voting Machine** ğŸ—³ï¸
- **Tools:** Verilog, Nexys A7 FPGA
- **Role:** Developed an electronic voting system on FPGA.

---

## ğŸ† Certifications

- **MATLAB Onramp** â€“ MathWorks ğŸ“ˆ
- **IoTX** â€“ edX ğŸ“
- **Agnirva Internship** â€“ ISRO ğŸš€
- **FPGA-Based VLSI Design Workshop** â€“ SSIT ğŸ–¥ï¸
- **VLSI for Beginners** â€“ NIELT ğŸ‰

---

## ğŸ“« Contact

- **Email:** obulsai187@gmail.com ğŸ“§
- **LinkedIn:** [https://www.linkedin.com/in/obul-sai-922643251](https://www.linkedin.com/in/obul-sai-922643251) ğŸŒ

---
