

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1125'
================================================================
* Date:           Tue May 20 14:34:22 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       18|       18|         4|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_157 = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 7 'alloca' 'i_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i_157" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i39"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_157" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i39.split, void %memset.loop.i.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 12 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln347_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 13 'partselect' 'lshr_ln347_1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i2 %lshr_ln347_1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 14 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 15 'getelementptr' 'a_0_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 16 'getelementptr' 'a_1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%a_0_load = load i3 %a_0_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 17 'load' 'a_0_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%a_1_load = load i3 %a_1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 18 'load' 'a_1_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 19 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i4 %i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 20 'trunc' 'trunc_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i4 %i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 21 'trunc' 'trunc_ln349_1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load = load i3 %a_0_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 22 'load' 'a_0_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load = load i3 %a_1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 23 'load' 'a_1_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%select_ln350 = select i1 %trunc_ln349, i64 %a_1_load, i64 %a_0_load" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 24 'select' 'select_ln350' <Predicate = (!icmp_ln349)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i_157" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 25 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%carry = phi i1 %tmp, void %for.inc.i.i39.split, i1 0, void %newFuncRoot" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 26 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 28 'zext' 'zext_ln350_1' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.52ns)   --->   "%tempReg = add i64 %select_ln350, i64 %zext_ln350_1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 29 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %tempReg, i64 %select_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 30 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 31 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 32 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln350_4 = zext i3 %trunc_ln349_1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 33 'zext' 'zext_ln350_4' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%t3_addr = getelementptr i64 %t3, i32 0, i32 %zext_ln350_4" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 34 'getelementptr' 't3_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t3_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 35 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_7)   --->   "%xor_ln350_4 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 36 'xor' 'xor_ln350_4' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_7)   --->   "%xor_ln350_5 = xor i64 %tempReg, i64 %select_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 37 'xor' 'xor_ln350_5' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_7)   --->   "%or_ln350_2 = or i64 %xor_ln350_4, i64 %xor_ln350_5" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 38 'or' 'or_ln350_2' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln350)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 39 'bitselect' 'bit_sel4' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln350)   --->   "%xor_ln350 = xor i1 %bit_sel4, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 40 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln350)   --->   "%trunc_ln350 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 41 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln350)   --->   "%xor_ln350_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350, i63 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 42 'bitconcatenate' 'xor_ln350_6' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln350)   --->   "%and_ln350 = and i64 %xor_ln350_6, i64 %select_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 43 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_7 = xor i64 %or_ln350_2, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 44 'xor' 'xor_ln350_7' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350 = or i64 %xor_ln350_7, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 45 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 46 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i39" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 47 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_157                 (alloca           ) [ 01100]
store_ln347           (store            ) [ 00000]
br_ln0                (br               ) [ 01111]
i                     (load             ) [ 00100]
icmp_ln349            (icmp             ) [ 01111]
br_ln349              (br               ) [ 00000]
lshr_ln347_1          (partselect       ) [ 00000]
zext_ln350            (zext             ) [ 00000]
a_0_addr              (getelementptr    ) [ 00100]
a_1_addr              (getelementptr    ) [ 00100]
add_ln349             (add              ) [ 00000]
trunc_ln349           (trunc            ) [ 00000]
trunc_ln349_1         (trunc            ) [ 01111]
a_0_load              (load             ) [ 00000]
a_1_load              (load             ) [ 00000]
select_ln350          (select           ) [ 01111]
store_ln347           (store            ) [ 00000]
carry                 (phi              ) [ 01110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln350_1          (zext             ) [ 00000]
tempReg               (add              ) [ 00101]
add_ln350             (add              ) [ 00101]
specpipeline_ln347    (specpipeline     ) [ 00000]
specloopname_ln349    (specloopname     ) [ 00000]
zext_ln350_4          (zext             ) [ 00000]
t3_addr               (getelementptr    ) [ 00000]
store_ln350           (store            ) [ 00000]
xor_ln350_4           (xor              ) [ 00000]
xor_ln350_5           (xor              ) [ 00000]
or_ln350_2            (or               ) [ 00000]
bit_sel4              (bitselect        ) [ 00000]
xor_ln350             (xor              ) [ 00000]
trunc_ln350           (trunc            ) [ 00000]
xor_ln350_6           (bitconcatenate   ) [ 00000]
and_ln350             (and              ) [ 00000]
xor_ln350_7           (xor              ) [ 00000]
or_ln350              (or               ) [ 00000]
tmp                   (bitselect        ) [ 01111]
br_ln349              (br               ) [ 01111]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_157_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_157/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_0_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="2" slack="0"/>
<pin id="56" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="a_1_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="2" slack="0"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="t3_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t3_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln350_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="1"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/4 "/>
</bind>
</comp>

<comp id="91" class="1005" name="carry_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="2"/>
<pin id="93" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="carry_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="2"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln347_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln349_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lshr_ln347_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="3" slack="0"/>
<pin id="121" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln347_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln350_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln349_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln349_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln349_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln350_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln350/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln347_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="1"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln350_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tempReg_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln350_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="1"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln350_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="2"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_4/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="xor_ln350_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_4/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln350_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="0" index="1" bw="64" slack="2"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_5/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln350_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_2/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bit_sel4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln350_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln350_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln350_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="63" slack="0"/>
<pin id="208" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_6/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln350_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="2"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln350_7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_7/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln350_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_157_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_157 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln349_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="254" class="1005" name="a_0_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="a_1_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln349_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="2"/>
<pin id="266" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln349_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="select_ln350_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln350 "/>
</bind>
</comp>

<comp id="277" class="1005" name="tempReg_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln350_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln350 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="107" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="137" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="72" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="66" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="132" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="95" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="186"><net_src comp="174" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="195" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="182" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="212" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="48" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="246"><net_src comp="107" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="253"><net_src comp="110" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="52" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="262"><net_src comp="59" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="267"><net_src comp="140" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="272"><net_src comp="143" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="280"><net_src comp="160" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="288"><net_src comp="165" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="295"><net_src comp="228" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t3 | {4 }
 - Input state : 
	Port: fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1125 : a_0 | {1 2 }
	Port: fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1125 : a_1 | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i : 1
		icmp_ln349 : 2
		br_ln349 : 3
		lshr_ln347_1 : 2
		zext_ln350 : 3
		a_0_addr : 4
		a_1_addr : 4
		a_0_load : 5
		a_1_load : 5
	State 2
		select_ln350 : 1
		store_ln347 : 1
	State 3
		zext_ln350_1 : 1
		tempReg : 2
		add_ln350 : 3
	State 4
		t3_addr : 1
		store_ln350 : 2
		xor_ln350 : 1
		xor_ln350_6 : 1
		and_ln350 : 2
		or_ln350 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  xor_ln350_4_fu_174  |    0    |    64   |
|    xor   |  xor_ln350_5_fu_178  |    0    |    64   |
|          |   xor_ln350_fu_195   |    0    |    2    |
|          |  xor_ln350_7_fu_217  |    0    |    64   |
|----------|----------------------|---------|---------|
|          |   add_ln349_fu_132   |    0    |    13   |
|    add   |    tempReg_fu_160    |    0    |    71   |
|          |   add_ln350_fu_165   |    0    |    71   |
|----------|----------------------|---------|---------|
|    or    |   or_ln350_2_fu_182  |    0    |    64   |
|          |    or_ln350_fu_222   |    0    |    64   |
|----------|----------------------|---------|---------|
|  select  |  select_ln350_fu_143 |    0    |    64   |
|----------|----------------------|---------|---------|
|    and   |   and_ln350_fu_212   |    0    |    64   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln349_fu_110  |    0    |    13   |
|----------|----------------------|---------|---------|
|partselect|  lshr_ln347_1_fu_116 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln350_fu_126  |    0    |    0    |
|   zext   |  zext_ln350_1_fu_156 |    0    |    0    |
|          |  zext_ln350_4_fu_170 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln349_fu_137  |    0    |    0    |
|   trunc  | trunc_ln349_1_fu_140 |    0    |    0    |
|          |  trunc_ln350_fu_201  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|    bit_sel4_fu_188   |    0    |    0    |
|          |      tmp_fu_228      |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|  xor_ln350_6_fu_204  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   618   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   a_0_addr_reg_254  |    3   |
|   a_1_addr_reg_259  |    3   |
|  add_ln350_reg_285  |   64   |
|     carry_reg_91    |    1   |
|    i_157_reg_236    |    4   |
|      i_reg_243      |    4   |
|  icmp_ln349_reg_250 |    1   |
| select_ln350_reg_269|   64   |
|   tempReg_reg_277   |   64   |
|     tmp_reg_292     |    1   |
|trunc_ln349_1_reg_264|    3   |
+---------------------+--------+
|        Total        |   212  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_72 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   618  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   212  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   212  |   636  |
+-----------+--------+--------+--------+
