$date
	Thu Jun  1 10:24:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rom_precharge $end
$var wire 32 ! DataOut [31:0] $end
$var reg 8 " Addr [7:0] $end
$var reg 8 # Address [7:0] $end
$var reg 33 $ data [32:0] $end
$var integer 32 % code [31:0] $end
$var integer 32 & fi [31:0] $end
$scope module ram1 $end
$var wire 8 ' Address [7:0] $end
$var reg 32 ( DataOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000010000000000010000000101100 (
b0 '
b10000000000000000000000000000011 &
b1 %
b0 $
b0 #
b10000 "
b10000010000000000010000000101100 !
$end
#1000
b11000100000010000000000000000001 !
b11000100000010000000000000000001 (
b100 #
b100 '
#2000
b11000110000010000110000000000010 !
b11000110000010000110000000000010 (
b1000 #
b1000 '
#3000
b10001010000000000000000000000000 !
b10001010000000000000000000000000 (
b1100 #
b1100 '
#20000
