#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Jun 11 09:35:41 2018
# Process ID: 10291
# Current directory: /home/nayibb/Desktop/report/Code/Core1990/simulation
# Command line: vivado
# Log file: /home/nayibb/Desktop/report/Code/Core1990/simulation/vivado.log
# Journal file: /home/nayibb/Desktop/report/Code/Core1990/simulation/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5956.023 ; gain = 149.543 ; free physical = 4582 ; free virtual = 15610
open_run impl_1
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-10291-franss-Vostro-460/dcp/Interface_Test_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6999.566 ; gain = 620.773 ; free physical = 3725 ; free virtual = 14772
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-10291-franss-Vostro-460/dcp/Interface_Test_early.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-10291-franss-Vostro-460/dcp/Interface_Test.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'tc_System_Clock_In_P' completely overrides clock 'System_Clock_In_P', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name tc_System_Clock_In_P [get_nets System_Clock_In_P], [/home/nayibb/Desktop/report/Code/Core1990/constraints/Core1990_Constraints.xdc:23]
Previous: create_clock -period 5.000 [get_ports System_Clock_In_P], [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-2] Deriving generated clocks [/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/.Xil/Vivado-2613-franss-Vostro-460/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-10291-franss-Vostro-460/dcp/Interface_Test.xdc]
Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-10291-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Finished Parsing XDC File [/home/nayibb/Desktop/report/Code/Core1990/simulation/.Xil/Vivado-10291-franss-Vostro-460/dcp/Interface_Test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.52 . Memory (MB): peak = 7005.566 ; gain = 6.000 ; free physical = 3718 ; free virtual = 14764
Restored from archive | CPU: 0.560000 secs | Memory: 10.561516 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.52 . Memory (MB): peak = 7005.566 ; gain = 6.000 ; free physical = 3718 ; free virtual = 14764
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 18 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 7249.914 ; gain = 1276.758 ; free physical = 3486 ; free virtual = 14517
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_max_delay -datapath_only -from [get_clocks clkout0] -to [get_clocks clk_out1_clk_40MHz*]  25
set_max_delay -datapath_only -from [get_clocks clk_out1_clk_40MHz*] -to [get_clocks clkout0]  25
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_clock_networks -name {network_1}
create_clock -period 8.000 -name tc_GTREFCLK_IN_P [get_ports GTREFCLK_IN_P]
tc_GTREFCLK_IN_P
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:28:34
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203861285A
INFO: [Labtools 27-1435] Device xc7vx485t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7vx485t_0] 0]
set_property PROGRAM.FILE {/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/impl_1/Interface_Test.bit} [lindex [get_hw_devices xc7vx485t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7318.965 ; gain = 5.004 ; free physical = 3296 ; free virtual = 14346
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Jun-11 09:42:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"probe_data"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Jun-11 09:42:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
ERROR: [VRFC 10-719] formal port/generic <reset> is not declared in <interface_test> [/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd:38]
ERROR: [VRFC 10-704] formal rx_in_p has no actual or default value [/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd:31]
ERROR: [VRFC 10-1504] unit tb_interlaken_interface ignored due to previous errors [/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd:7]
INFO: [VRFC 10-240] VHDL file /home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
ERROR: [VRFC 10-91] reset is not declared [/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd:70]
ERROR: [VRFC 10-91] reset is not declared [/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd:73]
ERROR: [VRFC 10-1504] unit tb_interlaken_interface ignored due to previous errors [/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd:7]
INFO: [VRFC 10-240] VHDL file /home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=47)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/xsim.dir/testbench_Interface_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 11 09:51:41 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 11 09:51:41 2018...
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 7401.004 ; gain = 0.000 ; free physical = 3167 ; free virtual = 14197
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_Interface_Test_behav -key {Behavioral:sim_1:Functional:testbench_Interface_Test} -tclbatch {testbench_Interface_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench_Interface_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_Interface_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 7401.004 ; gain = 0.000 ; free physical = 2984 ; free virtual = 14016
open_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
WARNING: Simulation object /testbench_interlaken_interface/System_Clock_In_P was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/System_Clock_In_N was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/GTREFCLK_IN_P was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/GTREFCLK_IN_N was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/read_clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/write_clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Data was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_Data was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Out_P was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Out_N was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_In_P was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_In_N was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Link_Up was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_SOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_EOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_EOP_Valid was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_FlowControl was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Channel was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_SOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_EOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_EOP_Valid was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_FlowControl was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_Channel was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_Link_Up was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Overflow was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_Underflow was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/Decoder_lock was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/Descrambler_lock was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/CRC24_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/CRC32_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/rx_refclk_p_r was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/rx_refclk_n_r was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/TX_REFCLK_PERIOD was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/RX_REFCLK_PERIOD was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/SYSCLK_PERIOD was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/DCLK_PERIOD was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/CLK_PERIOD was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/write_clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_Enable was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_SOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_ValidBytes was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_EOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_FlowControl was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_Channel was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_Gearboxready was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Overflow was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Underflow was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/TX_Link_Up was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Read_Data was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Write_Data was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Read_Count was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Write_Count was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_prog_full was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_prog_empty was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Input was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_FIFO_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Burst_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Burst_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Valid_Burst_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Control_Burst_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Control_Meta_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Valid_Meta_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Meta_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/HealthStatus was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/FIFO_Read_Meta was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Control_Scrambler_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Valid_Scrambler_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Data_Scrambler_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Gearbox_Count was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Gearbox_Pause was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/GearboxSignal was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/BurstMax was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/BurstShort was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/PacketLength was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/TX_Enable was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/TX_SOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/TX_ValidBytes was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/TX_EOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/TX_FlowControl was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/TX_Channel was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_valid_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_control_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/FIFO_meta was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/FIFO_data was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/FIFO_read was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Gearboxready was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_Temp was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Byte_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Word_Control_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_Control was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_Valid was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/FIFO_readreq was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Data_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/ControlValid_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/ControlValid_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_TX was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_RST was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_RST_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_Stored was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CRC24_Ready was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/Gearboxready_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/CalcCrc was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/BurstMax was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Burst_framing/BurstShort was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/TX_Enable was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/HealthLane was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/HealthInterface was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Valid_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Valid_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Control_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Control_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/FIFO_read was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Packet_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Control was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Control_Meta was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Control_Burst was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Valid was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_P3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Control_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Control_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Control_P3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_ControlValid_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_ControlValid_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Framed_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Framed_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Data_Framed was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/CRC32_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Gearboxready was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/Gearboxready_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/CalcCRC was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/CRC32_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/CRC32_Rst was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/CRC32_Rst_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Meta_Framing/PacketLength was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Scram_Rst was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Gearboxready was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Lane_Number was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Scrambler_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Data_Control_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Data_Control_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Data_Valid_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Data_Valid_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Poly was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Scrambling_Data/Shiftreg was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Data_Control was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Encoder_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Encoder_Rst was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Offset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_TX/Encoder/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/SOFT_RESET_TX_IN was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/SOFT_RESET_RX_IN was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/DONT_RESET_ON_DATA_ERROR_IN was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/Q0_CLK0_GTREFCLK_PAD_N_IN was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/Q0_CLK0_GTREFCLK_PAD_P_IN was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_TX_FSM_RESET_DONE_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_RX_FSM_RESET_DONE_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_DATA_VALID_IN was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_TX_MMCM_LOCK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_RX_MMCM_LOCK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_TXUSRCLK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_TXUSRCLK2_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_RXUSRCLK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_RXUSRCLK2_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_drpaddr_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_drpdi_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_drpdo_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_drpen_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_drprdy_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_drpwe_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_dmonitorout_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_eyescanreset_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxuserrdy_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_eyescandataerror_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_eyescantrigger_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxdata_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_gtxrxp_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_gtxrxn_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxdfelpmreset_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxmonitorout_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxmonitorsel_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxoutclkfabric_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxdatavalid_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxheader_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxheadervalid_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxgearboxslip_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_gtrxreset_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxpmareset_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_rxresetdone_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_gttxreset_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txuserrdy_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txdata_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_gtxtxn_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_gtxtxp_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txoutclkfabric_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txoutclkpcs_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txgearboxready_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txheader_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txstartseq_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/gt0_txresetdone_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_QPLLLOCK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_QPLLREFCLKLOST_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_QPLLOUTCLK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/GT0_QPLLOUTREFCLK_OUT was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Transceiver_10g_64b67b_i/sysclk_in was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_Enable was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_SOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_ValidBytes was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_EOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_FlowControl was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_Channel was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_Datavalid was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/CRC24_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/CRC32_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder_lock was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler_lock was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_Link_Up was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Bitslip was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/FIFO_Read_Count was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/FIFO_Write_Count was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/FIFO_prog_full was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/FIFO_prog_empty was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/FIFO_Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_Burst_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_valid_Burst_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_FIFO_Full was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_FIFO_Data was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/RX_FIFO_Write was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_Meta_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_Descrambler_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_Control_Descrambler_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_control_Meta_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_valid_Meta_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_Decoder_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_Control_Decoder_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Data_valid_Descrambler_out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Lane_Number was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Error_BadSync was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Error_StateMismatch was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Error_NoSync was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Error_Decoder_Sync was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/PacketLength was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Decoder_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Valid_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Valid_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Control was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Sync_Locked was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Sync_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Bitslip was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_T1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_T2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_T3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Valid_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Valid_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_Valid_P3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Data_P3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Sync_Transition_Location was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Sync_Search was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Sync_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Word_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Sync_Error_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Decoder/Trans_result was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Lane_Number was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Control_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Control_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Valid_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Valid_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Lock was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Error_BadSync was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Error_StateMismatch was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Error_NoSync was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/MetaCounter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Sync_Word_Detected was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Sync_Words was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Control_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Control_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Control was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Data_Descrambled was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Scrambler_State_Mismatch was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Sync_Word_Mismatch was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Poly was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/Shiftreg was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Descrambler/PacketLength was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Deframer_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_Control_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_Control_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_Valid_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_Valid_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Packet_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Data_P3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/Diagnostic_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Value was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/HealthLane was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/HealthInterface was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CrcCalc was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Rst was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Check1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Check2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_meta/CRC32_Good was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Clk was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Reset was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Deburst_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_Valid_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_Control_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_Error was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_Valid_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/pres_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/next_state was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Packet_Counter was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_P2 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_P3 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Data_Temp was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_Value was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_Value_P1 was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/SOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/EOP was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/EOP_Valid was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/FlowControl was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/Channel was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_In was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_Out was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_En was not found in the design.
WARNING: Simulation object /testbench_interlaken_interface/uut/Interlaken_RX/Deframing_burst/CRC24_Rst was not found in the design.
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 7401.223 ; gain = 0.000 ; free physical = 2980 ; free virtual = 14010
run 40000 ns
run: Time (s): cpu = 00:00:15 ; elapsed = 00:02:21 . Memory (MB): peak = 7401.918 ; gain = 0.000 ; free physical = 2961 ; free virtual = 14008
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=47)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7433.535 ; gain = 0.000 ; free physical = 3000 ; free virtual = 14046
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7433.535 ; gain = 0.000 ; free physical = 3000 ; free virtual = 14046
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:54 ; elapsed = 00:00:38 . Memory (MB): peak = 7433.535 ; gain = 0.000 ; free physical = 2826 ; free virtual = 13869
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:44 . Memory (MB): peak = 7433.535 ; gain = 0.000 ; free physical = 2726 ; free virtual = 13794
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=47)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2921 ; free virtual = 13967
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2921 ; free virtual = 13967
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:56 ; elapsed = 00:00:36 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2757 ; free virtual = 13800
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:42 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2604 ; free virtual = 13675
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=47)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2615 ; free virtual = 13676
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2615 ; free virtual = 13676
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:53 ; elapsed = 00:00:36 . Memory (MB): peak = 7438.945 ; gain = 0.000 ; free physical = 2452 ; free virtual = 13510
run 40000 ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:42 . Memory (MB): peak = 7443.594 ; gain = 4.648 ; free physical = 2458 ; free virtual = 13534
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=47)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 7443.625 ; gain = 0.000 ; free physical = 2674 ; free virtual = 13736
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7443.625 ; gain = 0.000 ; free physical = 2674 ; free virtual = 13736
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:53 ; elapsed = 00:00:36 . Memory (MB): peak = 7443.625 ; gain = 0.000 ; free physical = 2503 ; free virtual = 13563
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:55 . Memory (MB): peak = 7448.598 ; gain = 4.973 ; free physical = 2490 ; free virtual = 13565
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 7455.062 ; gain = 0.000 ; free physical = 2442 ; free virtual = 13519
run 40000 ns
run: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:05 . Memory (MB): peak = 7455.062 ; gain = 0.000 ; free physical = 2433 ; free virtual = 13511
run 40000 ns
run 40000 ns
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7458.621 ; gain = 0.000 ; free physical = 2401 ; free virtual = 13480
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:27 . Memory (MB): peak = 7458.621 ; gain = 0.000 ; free physical = 2386 ; free virtual = 13476
set_property -dict [list CONFIG.Valid_Flag {true}] [get_ips TX_FIFO]
generate_target all [get_files  /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TX_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TX_FIFO'...
catch { config_ip_cache -export [get_ips -all TX_FIFO] }
export_ip_user_files -of_objects [get_files /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.xci] -no_script -sync -force -quiet
reset_run TX_FIFO_synth_1
launch_runs -jobs 8 TX_FIFO_synth_1
[Mon Jun 11 13:31:09 2018] Launched TX_FIFO_synth_1...
Run output will be captured here: /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.runs/TX_FIFO_synth_1/runme.log
export_simulation -of_objects [get_files /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/TX_FIFO.xci] -directory /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files/sim_scripts -ip_user_files_dir /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files -ipstatic_source_dir /home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/modelsim} {questa=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/questa} {ies=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/ies} {vcs=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/vcs} {riviera=/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7558.852 ; gain = 0.000 ; free physical = 2449 ; free virtual = 13537
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7558.852 ; gain = 0.000 ; free physical = 2449 ; free virtual = 13538
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:05:23 ; elapsed = 00:00:36 . Memory (MB): peak = 7565.027 ; gain = 6.176 ; free physical = 2287 ; free virtual = 13371
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:40 . Memory (MB): peak = 7565.027 ; gain = 0.000 ; free physical = 2264 ; free virtual = 13366
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2482 ; free virtual = 13570
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2482 ; free virtual = 13570
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:51 ; elapsed = 00:00:36 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2302 ; free virtual = 13387
run 40000 ns
run: Time (s): cpu = 00:00:10 ; elapsed = 00:02:39 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2262 ; free virtual = 13380
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2448 ; free virtual = 13551
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2448 ; free virtual = 13551
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:50 ; elapsed = 00:00:36 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2285 ; free virtual = 13386
run 40000 ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:02:30 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2266 ; free virtual = 13384
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13560
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13560
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:41 ; elapsed = 00:00:36 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2287 ; free virtual = 13388
run 40000 ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2274 ; free virtual = 13392
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2452 ; free virtual = 13556
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2452 ; free virtual = 13556
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:42 ; elapsed = 00:00:36 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2282 ; free virtual = 13383
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:44 . Memory (MB): peak = 7565.867 ; gain = 0.000 ; free physical = 2271 ; free virtual = 13389
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 2033 ; free virtual = 13153
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 2033 ; free virtual = 13153
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:57 ; elapsed = 00:00:37 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1848 ; free virtual = 12977
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:27 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1831 ; free virtual = 12982
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 2010 ; free virtual = 13144
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 2010 ; free virtual = 13144
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:39 ; elapsed = 00:00:36 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1842 ; free virtual = 12972
run 40000 ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:02:48 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1783 ; free virtual = 12936
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1957 ; free virtual = 13091
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1957 ; free virtual = 13091
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:59 ; elapsed = 00:00:36 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1795 ; free virtual = 12925
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:32 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1730 ; free virtual = 12882
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1964 ; free virtual = 13098
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1964 ; free virtual = 13098
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:44 ; elapsed = 00:00:36 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1787 ; free virtual = 12917
run 40000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:41 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1770 ; free virtual = 12923
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1794 ; free virtual = 12949
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1794 ; free virtual = 12949
Vivado Simulator 2016.4
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:03:52 ; elapsed = 00:00:36 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1633 ; free virtual = 12783
run 40000 ns
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:31 . Memory (MB): peak = 7567.582 ; gain = 0.000 ; free physical = 1628 ; free virtual = 12801
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210203861285A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203861285A
reset_run synth_1
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 7590.879 ; gain = 0.000 ; free physical = 1724 ; free virtual = 12786
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 7590.879 ; gain = 0.000 ; free physical = 1724 ; free virtual = 12786
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:03:44 ; elapsed = 00:00:36 . Memory (MB): peak = 7590.879 ; gain = 0.000 ; free physical = 1590 ; free virtual = 12648
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_Interface_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_Interface_Test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/TX_FIFO/sim/TX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/RX_FIFO/sim/RX_FIFO.v" into library work
INFO: [VRFC 10-311] analyzing module RX_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/clk_40MHz/clk_40MHz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_40MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj testbench_Interface_Test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-32.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/crc/crc-24.vhd" into library work
INFO: [VRFC 10-307] analyzing entity CRC_24
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/scrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Scrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/framing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Framer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/encoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/descrambler.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Descrambler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_meta.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Meta_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/deframing_burst.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Burst_Deframer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/decoder.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library work
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common_reset.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/support/transceiver_10g_64b67b_clock_module.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_CLOCK_MODULE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_common.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_common
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt_usrclk_source.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT_USRCLK_SOURCE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_support.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_support
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_tx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_TX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_rx_startup_fsm.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_RX_STARTUP_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_GT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b_multi_gt.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_multi_gt
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/Transceiver_10g_64b67b/example_design/transceiver_10g_64b67b_sync_block.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b_sync_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/Transceiver_10g_64b67b/transceiver_10g_64b67b.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Transceiver_10g_64b67b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/transmitter/interlaken_transmitter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Transmitter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/receiver/interlaken_receiver.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interlaken_Receiver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.srcs/sources_1/ip/ILA_Data/sim/ILA_Data.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ILA_Data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/pipeline.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pipe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/interlaken_interface.vhd" into library work
INFO: [VRFC 10-307] analyzing entity interlaken_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/data_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/sources/test/Core1990_Test.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Interface_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nayibb/Desktop/report/Code/Core1990/simulation/Core1990_Test_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench_Interface_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nayibb/Desktop/report/Code/Core1990/projects/core1990_interlaken/core1990_interlaken.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c58c598298dd4a038d0e41ed99a512f7 --debug typical --relax --mt 8 -L work -L fifo_generator_v13_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_Interface_Test_behav work.testbench_Interface_Test work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module work.clk_40MHz_clk_wiz
Compiling module work.clk_40MHz
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=2.0,...]
Compiling architecture xilinx of entity work.Transceiver_10g_64b67b_CLOCK_MODULE [\Transceiver_10g_64b67b_CLOCK_MO...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT_USRCLK_SOURCE [transceiver_10g_64b67b_gt_usrclk...]
Compiling secureip modules ...
Compiling architecture gtxe2_common_v of entity unisim.GTXE2_COMMON [\GTXE2_COMMON(qpll_fbdiv="010010...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common [\Transceiver_10g_64b67b_common(1...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_common_reset [\Transceiver_10g_64b67b_common_r...]
Compiling architecture gtxe2_channel_v of entity unisim.GTXE2_CHANNEL [\GTXE2_CHANNEL(align_comma_enabl...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_GT [\Transceiver_10g_64b67b_GT(gt_si...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_multi_gt [\Transceiver_10g_64b67b_multi_gt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity work.Transceiver_10g_64b67b_sync_block [transceiver_10g_64b67b_sync_bloc...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_TX_STARTUP_FSM [\Transceiver_10g_64b67b_TX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_RX_STARTUP_FSM [\Transceiver_10g_64b67b_RX_START...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_init [\Transceiver_10g_64b67b_init(1,4...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b_support [\Transceiver_10g_64b67b_support(...]
Compiling architecture rtl of entity work.Transceiver_10g_64b67b [transceiver_10g_64b67b_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.TX_FIFO
Compiling architecture rtl of entity work.CRC_24 [\CRC_24(crc_width=32,g_poly="000...]
Compiling architecture framing of entity work.Burst_Framer [\Burst_Framer(burstmax=64,bursts...]
Compiling architecture rtl of entity work.CRC_32 [\CRC_32(g_poly="0000010011000001...]
Compiling architecture framing of entity work.Meta_Framer [meta_framer_default]
Compiling architecture scrambling of entity work.Scrambler [scrambler_default]
Compiling architecture encoding of entity work.Encoder [encoder_default]
Compiling architecture transmitter of entity work.Interlaken_Transmitter [\Interlaken_Transmitter(burstmax...]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module work.RX_FIFO
Compiling architecture deframing of entity work.Burst_Deframer [burst_deframer_default]
Compiling architecture deframing of entity work.Meta_Deframer [meta_deframer_default]
Compiling architecture behavior of entity work.Descrambler [\Descrambler(packetlength=24)\]
Compiling architecture decoding of entity work.Decoder [decoder_default]
Compiling architecture receiver of entity work.Interlaken_Receiver [\Interlaken_Receiver(packetlengt...]
Compiling architecture interface of entity work.interlaken_interface [interlaken_interface_default]
Compiling architecture vio_0_arch of entity work.vio_0 [vio_0_default]
Compiling architecture rtl of entity work.data_generator [data_generator_default]
Compiling architecture rtl of entity work.pipe [\pipe(n=63)\]
Compiling architecture ila_data_arch of entity work.ILA_Data [ila_data_default]
Compiling architecture test of entity work.Interface_Test [interface_test_default]
Compiling architecture tb_interlaken_interface of entity work.testbench_interface_test
Built simulation snapshot testbench_Interface_Test_behav
run_program: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7590.879 ; gain = 0.000 ; free physical = 1685 ; free virtual = 12751
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 7590.879 ; gain = 0.000 ; free physical = 1685 ; free virtual = 12751
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:01:10 ; elapsed = 00:00:34 . Memory (MB): peak = 7590.879 ; gain = 0.000 ; free physical = 1540 ; free virtual = 12606
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_constraints -force
save_wave_config {/home/nayibb/Desktop/report/Code/Core1990/simulation/testbench_interlaken_interface_behav.wcfg}
ERROR: [Wavedata 42-440] There is no current wave configuration open to save
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 12 09:39:11 2018...
