{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 14:48:54 2016 " "Info: Processing started: Sun Apr 03 14:48:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small8_controller -c small8_controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small8_controller -c small8_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-TB " "Info: Found design unit 1: datapath_tb-TB" {  } { { "datapath_tb.vhd" "" { Text "C:/altera/91/quartus/Lab7/datapath_tb.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Info: Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "C:/altera/91/quartus/Lab7/datapath_tb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_toplevel_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_toplevel_tb-TB " "Info: Found design unit 1: internal_toplevel_tb-TB" {  } { { "internal_toplevel_TB.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel_TB.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_toplevel_tb " "Info: Found entity 1: internal_toplevel_tb" {  } { { "internal_toplevel_TB.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel_TB.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bitreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_8bitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_8bitreg-reg " "Info: Found design unit 1: alu_8bitreg-reg" {  } { { "alu_8bitreg.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_8bitreg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_8bitreg " "Info: Found entity 1: alu_8bitreg" {  } { { "alu_8bitreg.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_8bitreg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_adder-RIPPLE_CARRY " "Info: Found design unit 1: alu_adder-RIPPLE_CARRY" {  } { { "alu_adder.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_adder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_adder " "Info: Found entity 1: alu_adder" {  } { { "alu_adder.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_addrpath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_addrpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addrpath-addrpath " "Info: Found design unit 1: alu_addrpath-addrpath" {  } { { "alu_addrpath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_addrpath " "Info: Found entity 1: alu_addrpath" {  } { { "alu_addrpath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ar-reg " "Info: Found design unit 1: alu_ar-reg" {  } { { "alu_ar.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_ar.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_ar " "Info: Found entity 1: alu_ar" {  } { { "alu_ar.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_ar.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_datapath-data " "Info: Found design unit 1: alu_datapath-data" {  } { { "alu_datapath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_datapath " "Info: Found entity 1: alu_datapath" {  } { { "alu_datapath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dindex_add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_dindex_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_dindex_add-add " "Info: Found design unit 1: alu_dindex_add-add" {  } { { "alu_dindex_add.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_dindex_add.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_dindex_add " "Info: Found entity 1: alu_dindex_add" {  } { { "alu_dindex_add.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_dindex_add.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_index.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_index.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_index-reg " "Info: Found design unit 1: alu_index-reg" {  } { { "alu_index.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_index.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_index " "Info: Found entity 1: alu_index" {  } { { "alu_index.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_index.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file alu_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_lib " "Info: Found design unit 1: alu_lib" {  } { { "alu_lib.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_lib.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pcounter.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file alu_pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pcounter-counter " "Info: Found design unit 1: alu_pcounter-counter" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_pcounter-fix_one " "Info: Found design unit 2: alu_pcounter-fix_one" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_pcounter " "Info: Found entity 1: alu_pcounter" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_small8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_small8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_small8-try " "Info: Found design unit 1: alu_small8-try" {  } { { "alu_small8.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_small8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_small8 " "Info: Found entity 1: alu_small8" {  } { { "alu_small8.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_small8.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_stackp.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file alu_stackp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_stackp-counter " "Info: Found design unit 1: alu_stackp-counter" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_stackp-fix_one " "Info: Found design unit 2: alu_stackp-fix_one" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_stackp " "Info: Found entity 1: alu_stackp" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_status_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_status_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_status_registers-build " "Info: Found design unit 1: alu_status_registers-build" {  } { { "alu_status_registers.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_status_registers.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_status_registers " "Info: Found entity 1: alu_status_registers" {  } { { "alu_status_registers.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_status_registers.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tbalu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tbalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tbalu-TB " "Info: Found design unit 1: alu_tbalu-TB" {  } { { "alu_tbalu.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tbalu.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tbalu " "Info: Found entity 1: alu_tbalu" {  } { { "alu_tbalu.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tbalu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_testbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_testbus-maxpld " "Info: Found design unit 1: alu_testbus-maxpld" {  } { { "alu_testbus.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_testbus.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_testbus " "Info: Found entity 1: alu_testbus" {  } { { "alu_testbus.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_testbus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tristate-BHV " "Info: Found design unit 1: alu_tristate-BHV" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tristate " "Info: Found entity 1: alu_tristate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-BHV " "Info: Found design unit 1: fa-BHV" {  } { { "fa.vhd" "" { Text "C:/altera/91/quartus/Lab7/fa.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Info: Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/altera/91/quartus/Lab7/fa.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_toplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_toplevel-not_going_towork " "Info: Found design unit 1: internal_toplevel-not_going_towork" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_toplevel " "Info: Found entity 1: internal_toplevel" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small8_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_controller-might_work " "Info: Found design unit 1: small8_controller-might_work" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small8_controller " "Info: Found entity 1: small8_controller" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small8_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_ram-SYN " "Info: Found design unit 1: small8_ram-SYN" {  } { { "small8_ram.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small8_ram " "Info: Found entity 1: small8_ram" {  } { { "small8_ram.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "small8_controller " "Info: Elaborating entity \"small8_controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_ld small8_controller.vhd(108) " "Warning (10492): VHDL Process Statement warning at small8_controller.vhd(108): signal \"ir_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc_ld small8_controller.vhd(109) " "Warning (10492): VHDL Process Statement warning at small8_controller.vhd(109): signal \"acc_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dreg_ld small8_controller.vhd(110) " "Warning (10492): VHDL Process Statement warning at small8_controller.vhd(110): signal \"dreg_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arhigh_ld small8_controller.vhd(111) " "Warning (10492): VHDL Process Statement warning at small8_controller.vhd(111): signal \"arhigh_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arlow_ld small8_controller.vhd(112) " "Warning (10492): VHDL Process Statement warning at small8_controller.vhd(112): signal \"arlow_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_inc small8_controller.vhd(113) " "Warning (10492): VHDL Process Statement warning at small8_controller.vhd(113): signal \"pc_inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[0\] GND " "Warning (13410): Pin \"datapath_control\[0\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[2\] GND " "Warning (13410): Pin \"datapath_control\[2\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[3\] GND " "Warning (13410): Pin \"datapath_control\[3\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[4\] GND " "Warning (13410): Pin \"datapath_control\[4\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[5\] GND " "Warning (13410): Pin \"datapath_control\[5\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[6\] GND " "Warning (13410): Pin \"datapath_control\[6\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[7\] GND " "Warning (13410): Pin \"datapath_control\[7\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "datapath_control\[8\] GND " "Warning (13410): Pin \"datapath_control\[8\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_control\[1\] GND " "Warning (13410): Pin \"addr_control\[1\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_control\[2\] GND " "Warning (13410): Pin \"addr_control\[2\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[0\] GND " "Warning (13410): Pin \"control\[0\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[1\] GND " "Warning (13410): Pin \"control\[1\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[2\] GND " "Warning (13410): Pin \"control\[2\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[3\] GND " "Warning (13410): Pin \"control\[3\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[4\] GND " "Warning (13410): Pin \"control\[4\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[5\] GND " "Warning (13410): Pin \"control\[5\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[6\] GND " "Warning (13410): Pin \"control\[6\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[7\] GND " "Warning (13410): Pin \"control\[7\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[8\] GND " "Warning (13410): Pin \"control\[8\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[9\] GND " "Warning (13410): Pin \"control\[9\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[10\] GND " "Warning (13410): Pin \"control\[10\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[14\] GND " "Warning (13410): Pin \"control\[14\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[15\] GND " "Warning (13410): Pin \"control\[15\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[18\] GND " "Warning (13410): Pin \"control\[18\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[19\] GND " "Warning (13410): Pin \"control\[19\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[20\] GND " "Warning (13410): Pin \"control\[20\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[22\] GND " "Warning (13410): Pin \"control\[22\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "control\[23\] GND " "Warning (13410): Pin \"control\[23\]\" is stuck at GND" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.EXE_ADCR " "Info: Register \"state.EXE_ADCR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.EXE_ADCR2 " "Info: Register \"state.EXE_ADCR2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "small8_ram " "Warning: Ignored assignments for entity \"small8_ram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity small8_ram -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity small8_ram -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8_ram -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8_ram -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status_flags\[0\] " "Warning (15610): No output dependent on input pin \"status_flags\[0\]\"" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status_flags\[1\] " "Warning (15610): No output dependent on input pin \"status_flags\[1\]\"" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status_flags\[2\] " "Warning (15610): No output dependent on input pin \"status_flags\[2\]\"" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status_flags\[3\] " "Warning (15610): No output dependent on input pin \"status_flags\[3\]\"" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Info: Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Info: Implemented 12 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 14:48:56 2016 " "Info: Processing ended: Sun Apr 03 14:48:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
