// SPDX-License-Identifier: GPL-2.0

#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_reserved_mem.h>
#include <linux/remoteproc.h>
#include <linux/reset.h>
#include <linux/mfd/syscon.h>
#include <linux/regmap.h>
#include <linux/pm_runtime.h>
#include <linux/platform_device.h>

#include "remoteproc_internal.h"

#define CM33_SRAM_START	(0x00000000)
#define CM33_SRAM_END		(0x3FFFFFFF)
#define CM33_DDR_START		(0x80000000)
#define CM33_DDR_END		(0x9FFFFFFF)
#define CA55_SRAM_START	(0x00000000)
#define CA55_DDR_START		(0x40000000)
#define CA55_DDR_CM33_START	(0x40010000)
#define CA55_DDR_CM33_END	(0x43EFFFFF)
#define CM33_TO_CA55_MASK	(0x0FFFFFFF)
#define CPG_CLKON_1_CLK2_ON_MASK	(0x00040000)

#define CPG_CLKON_1		(0x604)
#define CPG_LP_CM33_CTL1	(0xC1C)
#define CPG_LP_CM33_CTL0	(0xD2C)
#define CPG_CM33_CTL		(0xC0C)
#define CPG_RST_1		(0x904)
#define CPG_RSTMON_0		(0xA00)
#define CPG_CLKMON_0		(0x800)
#define SYS_MCPU_CFG2		(0x80C)
#define SYS_MCPU_CFG3		(0x810)

#define RSC_TBL_SIZE		(0x1000)

struct rz_rproc_pdata {
	struct reset_control *cm33reset2;
	struct reset_control *cm33reset0;
	struct reset_control *cm33reset1;
	struct regmap *cpg_regmap;
	struct regmap *sysc_regmap;
	u32 bootaddr[2];
};

static int rz_rproc_mem_alloc(struct rproc *rproc,
				 struct rproc_mem_entry *mem)
{
	struct device *dev = rproc->dev.parent;
	void __iomem *va;
	dev_dbg(dev, "map memory: %pa+%zx\n", &mem->dma, mem->len);
	va = devm_ioremap_wc(dev, mem->dma, mem->len);

	if (!va) {
		dev_err(dev, "unable to map memory region: %pa+%zx\n",
			&mem->dma, mem->len);
		return -ENOMEM;
	}

	/* Update memory entry va */
	mem->va = va;

	return 0;
}

static int rz_rproc_mem_release(struct rproc *rproc,
				   struct rproc_mem_entry *mem)
{
	struct device *dev = rproc->dev.parent;

	dev_dbg(dev, "unmap memory: %pa\n", &mem->dma);
	devm_iounmap(dev, mem->va);

	return 0;
}

static int rz_rproc_prepare(struct rproc *rproc)
{
	struct device *dev = rproc->dev.parent;
	struct platform_device *pdev = to_platform_device(dev);
	struct device_node *np = dev->of_node;
	struct of_phandle_iterator it;
	struct rproc_mem_entry *mem;
	struct reserved_mem *rmem;
	struct resource *res;
	int index = 0;
	int i;
	u32 da;

	/* Register resources */
	for (i = 0; i < pdev->num_resources; i++) {
		res = pdev->resource + i;

		/* No need to translate pa to da, RZ/G3S use same map */
		da = res->start;

		mem = rproc_mem_entry_init(dev, NULL,
					   res->start,
					   resource_size(res), da,
					   rz_rproc_mem_alloc,
					   rz_rproc_mem_release,
					   res->name);
		if (!mem)
			return -ENOMEM;

		rproc_add_carveout(rproc, mem);
	}

	/* Register associated reserved memory regions */
	of_phandle_iterator_init(&it, np, "memory-region", NULL, 0);
	while (of_phandle_iterator_next(&it) == 0) {
		rmem = of_reserved_mem_lookup(it.node);
		if (!rmem) {
			dev_err(dev, "unable to acquire memory-region\n");
			return -EINVAL;
		}

		if (rmem->base > U32_MAX)
			return -EINVAL;

		/* No need to translate pa to da, RZ/G3S use same map */
		da = rmem->base;

		/*  No need to map vdev buffer */
		if (strcmp(it.node->name, "vdev0buffer")) {
			mem = rproc_mem_entry_init(dev, NULL,
						   rmem->base,
						   rmem->size, da,
						   rz_rproc_mem_alloc,
						   rz_rproc_mem_release,
						   it.node->name);
		} else {
			mem = rproc_of_resm_mem_entry_init(dev, index,
							   rmem->size,
							   rmem->base,
							   it.node->name);
		}

		if (!mem)
			return -ENOMEM;

		rproc_add_carveout(rproc, mem);
		index++;
	}

	return 0;
}

static int rz_rproc_start(struct rproc *rproc)
{
	struct device *dev = rproc->dev.parent;
	struct rz_rproc_pdata *pdata = rproc->priv;
	uint32_t cpg_clkmon_0_val;
	uint32_t cpg_rstmon_0_val;

	/* Check CM33 clock status*/
	/* Initialize SRAM/DDR configuration for CM33 */
	regmap_write(pdata->cpg_regmap, CPG_LP_CM33_CTL0, 0x02000000);

	regmap_read(pdata->cpg_regmap, CPG_CLKMON_0, &cpg_clkmon_0_val);
	if ((cpg_clkmon_0_val & CPG_CLKON_1_CLK2_ON_MASK) != 0) {
		dev_info(dev, "CM33 clock is already ON, proceeding with initialization\n");
		/* Continue with initialization - the CM33 may have been started by bootloader */
	}

	/* Be sure that CM33 is now in the reset state */
	regmap_write(pdata->cpg_regmap, CPG_RST_1, 0x00380000);

	do
	{
		regmap_read(pdata->cpg_regmap, CPG_RSTMON_0, &cpg_rstmon_0_val);
	} while ((cpg_rstmon_0_val & 0x000E0000) != 0x000E0000);

	/* If clock was already on, disable it first to ensure clean reset */
	if ((cpg_clkmon_0_val & CPG_CLKON_1_CLK2_ON_MASK) != 0) {
		regmap_write(pdata->cpg_regmap, CPG_CLKON_1, 0x00040000);
		do {
			regmap_read(pdata->cpg_regmap, CPG_CLKMON_0, &cpg_clkmon_0_val);
		} while ((cpg_clkmon_0_val & CPG_CLKON_1_CLK2_ON_MASK) != 0);
		dev_info(dev, "CM33 clock disabled for clean initialization\n");
	}

	/* Set CM33 secure and non-secure vector address */
	regmap_write(pdata->sysc_regmap, SYS_MCPU_CFG2, pdata->bootaddr[0]);
	dev_info(dev, "CM33 bootaddr secure=0x%08x non-secure=0x%08x\n",
		pdata->bootaddr[0], pdata->bootaddr[1]);
	regmap_write(pdata->sysc_regmap, SYS_MCPU_CFG3, pdata->bootaddr[1]);

	/* Set CM33 Clock to ON */
	regmap_write(pdata->cpg_regmap, CPG_CLKON_1, 0x00040004);

	do
	{
		regmap_read(pdata->cpg_regmap, CPG_CLKMON_0, &cpg_clkmon_0_val);
	} while ((cpg_clkmon_0_val & CPG_CLKON_1_CLK2_ON_MASK) == 0);

	/* Set QREQn signal to the CM33 debug domain and set CM33_LP_QCH12 to 1 */
	regmap_write(pdata->cpg_regmap, CPG_LP_CM33_CTL1, 0x00003100);

	/* Fetch disable when releasing the CM33 cold reset */
	regmap_write(pdata->cpg_regmap, CPG_CM33_CTL, 0x00000001);

	/* Releasing from the reset state */
	regmap_write(pdata->cpg_regmap, CPG_RST_1, 0x00380008);

	do
	{
		regmap_read(pdata->cpg_regmap, CPG_RSTMON_0, &cpg_rstmon_0_val);
	} while ((cpg_rstmon_0_val & 0x000E0000) != 0x000C0000);

	regmap_write(pdata->cpg_regmap, CPG_RST_1, 0x00380038);

	do
	{
		regmap_read(pdata->cpg_regmap, CPG_RSTMON_0, &cpg_rstmon_0_val);
	} while ((cpg_rstmon_0_val & 0x000E0000) != 0);

	/* Fetch enable when releasing the CM33 cold reset */
	regmap_write(pdata->cpg_regmap, CPG_CM33_CTL, 0x00000000);

	return 0;
}

static int rz_rproc_stop(struct rproc *rproc)
{
	struct rz_rproc_pdata *pdata = rproc->priv;
	struct rproc_mem_entry *carveout;
	uint32_t cpg_rstmon_0_val;
	uint32_t cpg_clkmon_0_val;

	/* Put CM33 back into reset before gating its clock. */
	regmap_write(pdata->cpg_regmap, CPG_RST_1, 0x00380000);

	do
	{
		regmap_read(pdata->cpg_regmap, CPG_RSTMON_0, &cpg_rstmon_0_val);
	} while ((cpg_rstmon_0_val & 0x000E0000) != 0x000E0000);

	/* Stop instruction fetch before removing the clock. */
	regmap_write(pdata->cpg_regmap, CPG_CM33_CTL, 0x00000001);

	/* Set CM33 Clock to OFF */
	regmap_write(pdata->cpg_regmap, CPG_CLKON_1, 0x00040000);

	do
	{
		regmap_read(pdata->cpg_regmap, CPG_CLKMON_0, &cpg_clkmon_0_val);
	} while ((cpg_clkmon_0_val & CPG_CLKON_1_CLK2_ON_MASK) != 0);

	/* Clear registered carveouts after the core is quiesced. */
	list_for_each_entry(carveout, &rproc->carveouts, node) {
		if (!carveout->va)
			continue;

		memset(carveout->va, 0, carveout->len);
	}

	return 0;
}

static int rz_rproc_attach(struct rproc *rproc)
{
	/* Do nothing */
	return 0;
}

static void rz_rproc_kick(struct rproc *rproc, int vqid)
{
	/* Not supported Linux RPMsg yet */
}

static int cm33_to_ca55(u64 *da)
{
	if ((CM33_SRAM_END >= *da) && (*da >= CM33_SRAM_START)) {
		*da = CA55_SRAM_START + (*da & CM33_TO_CA55_MASK);
		return 0;
	}
	else if ((CM33_DDR_END >= *da) && (*da >= CM33_DDR_START)) {
		*da = CA55_DDR_START + (*da & CM33_TO_CA55_MASK);
		return 0;
	}
	else
		return -EINVAL;
}

static void *rz_rproc_da_to_va(struct rproc *rproc, u64 da, size_t len, bool *is_iomem)
{
	struct device *dev = rproc->dev.parent;
	struct rproc_mem_entry *carveout;
	void *ptr = NULL;
	int ret;

	/* rproc_da_to_va() is called in many places. @da value can either be
	 * the address of segments in .elf file which is in CM33 address space
	 * or the address of .resource_table's trace buffer which is in CA55
	 * address space. Trace buffer is expected to be in the dedicated memory
	 * region for CM33 in DDR. Here, we first check if @da is address of
	 * trace buffer or segments then have corresponding action.
	 */
	if ((CA55_DDR_CM33_END >= da) && (da >= CA55_DDR_CM33_START)) {
		/* @da is address of trace buffer. Do nothing. */
	} else {
		/* @da is address of segment. Translate @da to CA55 space. */
		ret = cm33_to_ca55(&da);
		if (ret) {
			dev_err(dev, "invalid address\n");
			return ptr;
		}
	}

	list_for_each_entry(carveout, &rproc->carveouts, node) {
		int offset = da - carveout->da;

		/* Verify that carveout is allocated */
		if (!carveout->va)
			continue;

		/* try next carveout if da is too small */
		if (offset < 0)
			continue;

		/* try next carveout if da is too large */
		if (offset + len > carveout->len)
			continue;

		ptr = carveout->va + offset;

		break;
	}

	return ptr;
}

static int rz_rproc_parse_fw(struct rproc *rproc, const struct firmware *fw)
{
	int ret;

	ret = rproc_elf_load_rsc_table(rproc, fw);
	if (ret && ret != -EINVAL && ret != -ENOENT)
		dev_warn(&rproc->dev, "failed to load resource table: %d\n", ret);

	return 0;
}

static const struct rproc_ops rz_rproc_ops = {
	.prepare		= rz_rproc_prepare,
	.start			= rz_rproc_start,
	.stop			= rz_rproc_stop,
	.attach			= rz_rproc_attach,
	.kick			= rz_rproc_kick,
	.da_to_va		= rz_rproc_da_to_va,
	.parse_fw		= rz_rproc_parse_fw,
	.find_loaded_rsc_table	= rproc_elf_find_loaded_rsc_table,
	.load			= rproc_elf_load_segments,
	.sanity_check		= rproc_elf_sanity_check,
	.get_boot_addr		= rproc_elf_get_boot_addr,
};

static int rz_rproc_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
	struct rz_rproc_pdata *pdata;
	struct rproc *rproc;
	uint32_t val;
	int ret;
	int i;

	pdata = devm_kzalloc(dev, sizeof(*pdata), GFP_KERNEL);
	if (!pdata)
		return -ENOMEM;

	rproc = devm_rproc_alloc(dev, np->name, &rz_rproc_ops, NULL,
				 sizeof(*pdata));
	if (!rproc)
		return -ENOMEM;

	/* Get remgap of cpg and sysc */
	pdata->cpg_regmap = syscon_regmap_lookup_by_phandle(np, "renesas,rz-cpg");
	if (IS_ERR(pdata->cpg_regmap)) {
		ret = PTR_ERR(pdata->cpg_regmap);
		dev_err(dev, "failed to lookup cpg regmap\n");
		return ret;
	}

	pdata->sysc_regmap = syscon_regmap_lookup_by_phandle(np, "renesas,rz-sysc");
	if (IS_ERR(pdata->sysc_regmap)) {
		ret = PTR_ERR(pdata->sysc_regmap);
		dev_err(dev, "failed to lookup sysc regmap\n");
		return ret;
	}

	/* Obtain reference to reset controllers */
	pdata->cm33reset2 = devm_reset_control_get_exclusive(dev, "cm33reset2");
	if (IS_ERR(pdata->cm33reset2)) {
		ret = PTR_ERR(pdata->cm33reset2);
		dev_err(dev, "failed to acquire cm33reset2\n");
		return ret;
	}

	pdata->cm33reset0 = devm_reset_control_get_exclusive(dev, "cm33reset0");
	if (IS_ERR(pdata->cm33reset0)) {
		ret = PTR_ERR(pdata->cm33reset0);
		dev_err(dev, "failed to acquire cm33reset0\n");
		return ret;
	}

	pdata->cm33reset1 = devm_reset_control_get_exclusive(dev, "cm33reset1");
	if (IS_ERR(pdata->cm33reset1)) {
		ret = PTR_ERR(pdata->cm33reset1);
		dev_err(dev, "failed to acquire cm33reset1\n");
		return ret;
	}

	/* Get secure and non-secure vector address */
	for (i = 0; i < 2; i++) {
		if (of_property_read_u32_index(np, "renesas,rz-bootaddrs", i,
						       &pdata->bootaddr[i])) {
			dev_err(dev, "invalid boot address\n");
			return -EINVAL;
		}
	}

	rproc->priv = pdata;
	rproc->auto_boot = of_get_property(np, "renesas,rz-autoboot", NULL) ?
			   true : false;

	pm_runtime_enable(dev);

	/* Check remote processor state */
	regmap_read(pdata->cpg_regmap, CPG_RSTMON_0, &val);

	if (!(val & 0x000E0000)) {
		/* Remote processor was released from reset by U-Boot.
		 * Don't set RPROC_DETACHED - leave as RPROC_OFFLINE so Linux
		 * can load firmware. Just prepare memory regions.
		 */
		dev_info(dev, "CM33 released from reset by bootloader, preparing for Linux control\n");

		pm_runtime_get_sync(dev);

		/* Parse memory regions */
		rz_rproc_prepare(rproc);
	}

	platform_set_drvdata(pdev, rproc);

	/* Register remote processor */
	ret = rproc_add(rproc);
	if (ret) {
		dev_err(dev, "failed to register rproc\n");
		goto error;
	}

	dev_info(dev, "probed\n");

	return 0;

error:
	rproc_free(rproc);

	pm_runtime_disable(dev);

	return ret;
}

static void rz_rproc_remove(struct platform_device *pdev)
{
	struct rproc *rproc = platform_get_drvdata(pdev);

	rproc_del(rproc);

	rproc_free(rproc);

	pm_runtime_disable(&pdev->dev);
}

static const struct of_device_id rz_rproc_of_match[] = {
	{ .compatible = "renesas,rz-cm33", },
	{ /* end of list */ },
};
MODULE_DEVICE_TABLE(of, rz_rproc_of_match);

static struct platform_driver rz_rproc_driver = {
	.probe	= rz_rproc_probe,
	.remove = rz_rproc_remove,
	.driver = {
		.name = "rz-rproc",
		.of_match_table = rz_rproc_of_match,
	},
};
module_platform_driver(rz_rproc_driver);

MODULE_AUTHOR("Tu Duong <tu.duong.zy@renesas.com>");
MODULE_DESCRIPTION("Renesas RZ remote processor control driver");
MODULE_LICENSE("GPL v2");
