// Seed: 812288415
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  always
  `define pp_4 0
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
macromodule module_2 (
    output tri0 id_0,
    output wand id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7
);
  assign id_0.id_2 = 1;
  wire id_9;
endmodule
module module_3 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4
);
  uwire id_6 = id_1, id_7;
  module_2(
      id_7, id_6, id_7, id_2, id_6, id_0, id_1, id_1
  );
endmodule
