

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Fri Dec  2 13:12:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |       14|       14|         3|          2|          1|     7|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       84|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      105|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       59|      189|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_155_p2    |         +|   0|  0|  12|           4|           1|
    |icmp_ln10_fu_199_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln9_fu_121_p2   |      icmp|   0|  0|   9|           4|           5|
    |or_ln10_1_fu_166_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln10_2_fu_176_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln10_fu_144_p2    |        or|   0|  0|   3|           3|           1|
    |max_2_fu_205_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  84|          51|          77|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_getMax_counter_1  |   9|          2|    4|          8|
    |getMax_counter_fu_50               |   9|          2|    4|          8|
    |max_1_fu_46                        |   9|          2|   32|         64|
    |vla13_address0                     |  14|          3|    3|          9|
    |vla13_address1                     |  14|          3|    3|          9|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 105|         23|   51|        109|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |getMax_counter_fu_50         |   4|   0|    4|          0|
    |icmp_ln9_reg_237             |   1|   0|    1|          0|
    |max_1_fu_46                  |  32|   0|   32|          0|
    |shl_ln_reg_241               |   1|   0|    3|          2|
    |vla13_load_1_reg_262         |   8|   0|    8|          0|
    |vla13_load_reg_257           |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  59|   0|   61|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_9_1|  return value|
|max               |   in|   32|     ap_none|                            max|        scalar|
|vla13_address0    |  out|    3|   ap_memory|                          vla13|         array|
|vla13_ce0         |  out|    1|   ap_memory|                          vla13|         array|
|vla13_q0          |   in|    8|   ap_memory|                          vla13|         array|
|vla13_address1    |  out|    3|   ap_memory|                          vla13|         array|
|vla13_ce1         |  out|    1|   ap_memory|                          vla13|         array|
|vla13_q1          |   in|    8|   ap_memory|                          vla13|         array|
|max_2_out         |  out|   32|      ap_vld|                      max_2_out|       pointer|
|max_2_out_ap_vld  |  out|    1|      ap_vld|                      max_2_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

