Analysis & Synthesis report for datapath
Thu Apr 30 07:04:16 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated
 13. Source assignments for data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated
 14. Parameter Settings for User Entity Instance: instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: ALU_64:u5
 16. Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U1
 17. Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U2
 18. Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U3
 19. Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U4
 20. Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U5
 21. Parameter Settings for User Entity Instance: data_mem:u6|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "EXE_reg:u12"
 24. Port Connectivity Checks: "RD_reg:u10"
 25. Port Connectivity Checks: "control_unit:u7"
 26. Port Connectivity Checks: "ALU_64:u5|logicShift:U5"
 27. Port Connectivity Checks: "ALU_64:u5|logicShift:U4"
 28. Port Connectivity Checks: "ALU_64:u5|logicShift:U3"
 29. Port Connectivity Checks: "ALU_64:u5|addsub:U2"
 30. Port Connectivity Checks: "ALU_64:u5|addsub:U1|fulladder:\FA:0:U1"
 31. Port Connectivity Checks: "ALU_64:u5|addsub:U1"
 32. Port Connectivity Checks: "instruction_fetch:u1|inst_mem:u2"
 33. Port Connectivity Checks: "instruction_fetch:u1"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 30 07:04:16 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; datapath                                    ;
; Top-level Entity Name              ; datapath                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; datapath           ; datapath           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ../../lab4/imm_gen.vhd                       ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd                               ;         ;
; ../../lab1/register8.vhd                     ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd                             ;         ;
; ../../lab1/programCounter.vhd                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd                        ;         ;
; ../../lab1/instruction_fetch.vhd             ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd                     ;         ;
; ../../lab1/inst_mem.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd                              ;         ;
; ../../lab2/logicShift.vhd                    ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd                            ;         ;
; ../../lab2/fulladder.vhd                     ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd                             ;         ;
; ../../lab2/ALU_64.vhd                        ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd                                ;         ;
; ../../lab2/addsub.vhd                        ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd                                ;         ;
; ../../lab3/risc_v_decoder/risc_v_decoder.vhd ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd         ;         ;
; ../../lab3/register_file/register_file.vhd   ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd           ;         ;
; ../../lab4/control_unit/control_unit.vhd     ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd             ;         ;
; ../../lab4/ALU_control/ALU_control.vhd       ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd               ;         ;
; ../../lab4/data_mem.vhd                      ; yes             ; User Wizard-Generated File   ; C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd                              ;         ;
; ../RD_reg.vhd                                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd                       ;         ;
; ../IF_reg.vhd                                ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/datapath1/IF_reg.vhd             ;         ;
; ../control_RD_reg.vhd                        ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd               ;         ;
; ../control_EXE_reg.vhd                       ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/control_EXE_reg.vhd              ;         ;
; datapath.vhd                                 ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd           ;         ;
; EXE_reg.vhd                                  ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/datapath1/EXE_reg.vhd            ;         ;
; MEM_reg.vhd                                  ; yes             ; User VHDL File               ; C:/Users/Correy/Desktop/directedStudies/final project/datapath1/MEM_reg.vhd            ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal181.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_79s3.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf ;         ;
; db/altsyncram_ess3.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf ;         ;
+----------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clear ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |datapath                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |datapath           ; datapath    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-------------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |datapath|instruction_fetch:u1|inst_mem:u2 ; ../../lab1/inst_mem.vhd ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |datapath|data_mem:u6                      ; ../../lab4/data_mem.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-------------------------------------------------------------+--------------------+
; Register name                                               ; Reason for Removal ;
+-------------------------------------------------------------+--------------------+
; help                                                        ; Lost fanout        ;
; MEM_reg:u14|output_out[0..63]                               ; Lost fanout        ;
; MEM_reg:u14|memdata_out[0..63]                              ; Lost fanout        ;
; MEM_reg:u14|wradd_out[0..4]                                 ; Lost fanout        ;
; MEM_reg:u14|MemtoReg_out                                    ; Lost fanout        ;
; MEM_reg:u14|RegWrite_out                                    ; Lost fanout        ;
; MEM_reg:u14|output_temp[0..63]                              ; Lost fanout        ;
; MEM_reg:u14|wradd_temp[0..4]                                ; Lost fanout        ;
; MEM_reg:u14|RegWrite_temp                                   ; Lost fanout        ;
; MEM_reg:u14|MemtoReg_temp                                   ; Lost fanout        ;
; control_EXE_reg:u13|RegWrite_out                            ; Lost fanout        ;
; control_EXE_reg:u13|MemWrite_out                            ; Lost fanout        ;
; control_EXE_reg:u13|MemRead_out                             ; Lost fanout        ;
; control_EXE_reg:u13|MemtoReg_out                            ; Lost fanout        ;
; EXE_reg:u12|wradd_out[0..4]                                 ; Lost fanout        ;
; EXE_reg:u12|output_out[0..63]                               ; Lost fanout        ;
; EXE_reg:u12|wrdata_out[0..63]                               ; Lost fanout        ;
; control_RD_reg:u11|ALUSrc_out                               ; Lost fanout        ;
; control_RD_reg:u11|RegWrite_out                             ; Lost fanout        ;
; control_RD_reg:u11|MemWrite_out                             ; Lost fanout        ;
; control_RD_reg:u11|Branch_out                               ; Lost fanout        ;
; control_RD_reg:u11|MemRead_out                              ; Lost fanout        ;
; control_RD_reg:u11|MemtoReg_out                             ; Lost fanout        ;
; control_RD_reg:u11|ALUOp_out[0,1]                           ; Lost fanout        ;
; RD_reg:u10|Data1_out[0..63]                                 ; Lost fanout        ;
; RD_reg:u10|Data2_out[0..63]                                 ; Lost fanout        ;
; RD_reg:u10|imm_out[0..63]                                   ; Lost fanout        ;
; RD_reg:u10|wradd_out[0..4]                                  ; Lost fanout        ;
; RD_reg:u10|pc_out[0..7]                                     ; Lost fanout        ;
; RD_reg:u10|fun7_out[0..6]                                   ; Lost fanout        ;
; RD_reg:u10|fun3_out[0..2]                                   ; Lost fanout        ;
; RD_reg:u10|wradd_temp[0..4]                                 ; Lost fanout        ;
; RD_reg:u10|pc_temp[0..7]                                    ; Lost fanout        ;
; RD_reg:u10|fun7_temp[0..6]                                  ; Lost fanout        ;
; RD_reg:u10|fun3_temp[0..2]                                  ; Lost fanout        ;
; RD_reg:u10|imm_temp[0..63]                                  ; Lost fanout        ;
; IF_reg:u9|pc_out[0..7]                                      ; Lost fanout        ;
; IF_reg:u9|instruction_out[0..31]                            ; Lost fanout        ;
; control_unit:u7|ALUOp[0]                                    ; Lost fanout        ;
; control_unit:u7|Branch                                      ; Lost fanout        ;
; control_unit:u7|MemRead                                     ; Lost fanout        ;
; control_unit:u7|MemtoReg                                    ; Lost fanout        ;
; control_unit:u7|MemWrite                                    ; Lost fanout        ;
; control_unit:u7|ALUSrc                                      ; Lost fanout        ;
; control_unit:u7|RegWrite                                    ; Lost fanout        ;
; control_unit:u7|ALUOp[1]                                    ; Lost fanout        ;
; register_file:u3|data2[0]                                   ; Lost fanout        ;
; register_file:u3|data1[0..63]                               ; Lost fanout        ;
; register_file:u3|data2[1..63]                               ; Lost fanout        ;
; instruction_fetch:u1|pc[0..7]                               ; Lost fanout        ;
; instruction_fetch:u1|programCounter:u1|register8:u1|Q[0..7] ; Lost fanout        ;
; Total Number of Removed Registers = 846                     ;                    ;
+-------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+---------------------------------+--------------------+--------------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register                                               ;
+---------------------------------+--------------------+--------------------------------------------------------------------------------------+
; MEM_reg:u14|memdata_out[63]     ; Lost Fanouts       ; control_EXE_reg:u13|MemWrite_out, control_EXE_reg:u13|MemRead_out,                   ;
;                                 ;                    ; EXE_reg:u12|output_out[4], EXE_reg:u12|output_out[3], EXE_reg:u12|output_out[2],     ;
;                                 ;                    ; EXE_reg:u12|output_out[1], EXE_reg:u12|output_out[0], EXE_reg:u12|wrdata_out[63],    ;
;                                 ;                    ; control_RD_reg:u11|MemWrite_out, control_RD_reg:u11|MemRead_out,                     ;
;                                 ;                    ; RD_reg:u10|Data1_out[3], RD_reg:u10|Data1_out[2], RD_reg:u10|Data1_out[1],           ;
;                                 ;                    ; RD_reg:u10|Data1_out[0], RD_reg:u10|Data2_out[63], control_unit:u7|MemRead,          ;
;                                 ;                    ; control_unit:u7|MemWrite, register_file:u3|data1[3], register_file:u3|data1[2],      ;
;                                 ;                    ; register_file:u3|data1[1], register_file:u3|data1[0], register_file:u3|data2[63]     ;
; MEM_reg:u14|wradd_out[4]        ; Lost Fanouts       ; MEM_reg:u14|wradd_temp[4], EXE_reg:u12|wradd_out[4], RD_reg:u10|wradd_out[4],        ;
;                                 ;                    ; RD_reg:u10|wradd_temp[4], IF_reg:u9|instruction_out[11],                             ;
;                                 ;                    ; IF_reg:u9|instruction_out[6], IF_reg:u9|instruction_out[5],                          ;
;                                 ;                    ; IF_reg:u9|instruction_out[4], IF_reg:u9|instruction_out[3],                          ;
;                                 ;                    ; IF_reg:u9|instruction_out[2]                                                         ;
; MEM_reg:u14|output_out[63]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[63], EXE_reg:u12|output_out[63], RD_reg:u10|Data1_out[63],   ;
;                                 ;                    ; RD_reg:u10|Data1_out[62], register_file:u3|data1[63], register_file:u3|data1[62]     ;
; RD_reg:u10|fun7_out[6]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[6], IF_reg:u9|instruction_out[31],                              ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[2],                            ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[1],                            ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[0]                             ;
; MEM_reg:u14|wradd_out[3]        ; Lost Fanouts       ; MEM_reg:u14|wradd_temp[3], EXE_reg:u12|wradd_out[3], RD_reg:u10|wradd_out[3],        ;
;                                 ;                    ; RD_reg:u10|wradd_temp[3], IF_reg:u9|instruction_out[10]                              ;
; MEM_reg:u14|wradd_out[0]        ; Lost Fanouts       ; MEM_reg:u14|wradd_temp[0], EXE_reg:u12|wradd_out[0], RD_reg:u10|wradd_out[0],        ;
;                                 ;                    ; RD_reg:u10|wradd_temp[0], IF_reg:u9|instruction_out[7]                               ;
; MEM_reg:u14|wradd_out[1]        ; Lost Fanouts       ; MEM_reg:u14|wradd_temp[1], EXE_reg:u12|wradd_out[1], RD_reg:u10|wradd_out[1],        ;
;                                 ;                    ; RD_reg:u10|wradd_temp[1], IF_reg:u9|instruction_out[8]                               ;
; MEM_reg:u14|wradd_out[2]        ; Lost Fanouts       ; MEM_reg:u14|wradd_temp[2], EXE_reg:u12|wradd_out[2], RD_reg:u10|wradd_out[2],        ;
;                                 ;                    ; RD_reg:u10|wradd_temp[2], IF_reg:u9|instruction_out[9]                               ;
; MEM_reg:u14|output_out[57]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[57], EXE_reg:u12|output_out[57], RD_reg:u10|Data1_out[56],   ;
;                                 ;                    ; register_file:u3|data1[56]                                                           ;
; MEM_reg:u14|output_out[56]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[56], EXE_reg:u12|output_out[56], RD_reg:u10|Data1_out[55],   ;
;                                 ;                    ; register_file:u3|data1[55]                                                           ;
; MEM_reg:u14|output_out[54]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[54], EXE_reg:u12|output_out[54], RD_reg:u10|Data1_out[53],   ;
;                                 ;                    ; register_file:u3|data1[53]                                                           ;
; MEM_reg:u14|output_out[53]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[53], EXE_reg:u12|output_out[53], RD_reg:u10|Data1_out[52],   ;
;                                 ;                    ; register_file:u3|data1[52]                                                           ;
; MEM_reg:u14|output_out[52]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[52], EXE_reg:u12|output_out[52], RD_reg:u10|Data1_out[51],   ;
;                                 ;                    ; register_file:u3|data1[51]                                                           ;
; MEM_reg:u14|output_out[51]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[51], EXE_reg:u12|output_out[51], RD_reg:u10|Data1_out[50],   ;
;                                 ;                    ; register_file:u3|data1[50]                                                           ;
; MEM_reg:u14|output_out[50]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[50], EXE_reg:u12|output_out[50], RD_reg:u10|Data1_out[49],   ;
;                                 ;                    ; register_file:u3|data1[49]                                                           ;
; MEM_reg:u14|output_out[49]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[49], EXE_reg:u12|output_out[49], RD_reg:u10|Data1_out[48],   ;
;                                 ;                    ; register_file:u3|data1[48]                                                           ;
; MEM_reg:u14|output_out[48]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[48], EXE_reg:u12|output_out[48], RD_reg:u10|Data1_out[47],   ;
;                                 ;                    ; register_file:u3|data1[47]                                                           ;
; MEM_reg:u14|output_out[47]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[47], EXE_reg:u12|output_out[47], RD_reg:u10|Data1_out[46],   ;
;                                 ;                    ; register_file:u3|data1[46]                                                           ;
; MEM_reg:u14|output_out[46]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[46], EXE_reg:u12|output_out[46], RD_reg:u10|Data1_out[45],   ;
;                                 ;                    ; register_file:u3|data1[45]                                                           ;
; MEM_reg:u14|output_out[45]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[45], EXE_reg:u12|output_out[45], RD_reg:u10|Data1_out[44],   ;
;                                 ;                    ; register_file:u3|data1[44]                                                           ;
; MEM_reg:u14|output_out[44]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[44], EXE_reg:u12|output_out[44], RD_reg:u10|Data1_out[43],   ;
;                                 ;                    ; register_file:u3|data1[43]                                                           ;
; MEM_reg:u14|output_out[43]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[43], EXE_reg:u12|output_out[43], RD_reg:u10|Data1_out[42],   ;
;                                 ;                    ; register_file:u3|data1[42]                                                           ;
; MEM_reg:u14|output_out[42]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[42], EXE_reg:u12|output_out[42], RD_reg:u10|Data1_out[41],   ;
;                                 ;                    ; register_file:u3|data1[41]                                                           ;
; MEM_reg:u14|output_out[41]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[41], EXE_reg:u12|output_out[41], RD_reg:u10|Data1_out[40],   ;
;                                 ;                    ; register_file:u3|data1[40]                                                           ;
; MEM_reg:u14|output_out[40]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[40], EXE_reg:u12|output_out[40], RD_reg:u10|Data1_out[39],   ;
;                                 ;                    ; register_file:u3|data1[39]                                                           ;
; MEM_reg:u14|output_out[39]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[39], EXE_reg:u12|output_out[39], RD_reg:u10|Data1_out[38],   ;
;                                 ;                    ; register_file:u3|data1[38]                                                           ;
; MEM_reg:u14|output_out[38]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[38], EXE_reg:u12|output_out[38], RD_reg:u10|Data1_out[37],   ;
;                                 ;                    ; register_file:u3|data1[37]                                                           ;
; MEM_reg:u14|output_out[10]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[10], EXE_reg:u12|output_out[10], RD_reg:u10|Data1_out[9],    ;
;                                 ;                    ; register_file:u3|data1[9]                                                            ;
; MEM_reg:u14|output_out[36]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[36], EXE_reg:u12|output_out[36], RD_reg:u10|Data1_out[35],   ;
;                                 ;                    ; register_file:u3|data1[35]                                                           ;
; MEM_reg:u14|output_out[35]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[35], EXE_reg:u12|output_out[35], RD_reg:u10|Data1_out[34],   ;
;                                 ;                    ; register_file:u3|data1[34]                                                           ;
; MEM_reg:u14|output_out[34]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[34], EXE_reg:u12|output_out[34], RD_reg:u10|Data1_out[33],   ;
;                                 ;                    ; register_file:u3|data1[33]                                                           ;
; MEM_reg:u14|output_out[33]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[33], EXE_reg:u12|output_out[33], RD_reg:u10|Data1_out[32],   ;
;                                 ;                    ; register_file:u3|data1[32]                                                           ;
; MEM_reg:u14|output_out[32]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[32], EXE_reg:u12|output_out[32], RD_reg:u10|Data1_out[31],   ;
;                                 ;                    ; register_file:u3|data1[31]                                                           ;
; MEM_reg:u14|output_out[31]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[31], EXE_reg:u12|output_out[31], RD_reg:u10|Data1_out[30],   ;
;                                 ;                    ; register_file:u3|data1[30]                                                           ;
; MEM_reg:u14|output_out[30]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[30], EXE_reg:u12|output_out[30], RD_reg:u10|Data1_out[29],   ;
;                                 ;                    ; register_file:u3|data1[29]                                                           ;
; MEM_reg:u14|output_out[29]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[29], EXE_reg:u12|output_out[29], RD_reg:u10|Data1_out[28],   ;
;                                 ;                    ; register_file:u3|data1[28]                                                           ;
; MEM_reg:u14|output_out[55]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[55], EXE_reg:u12|output_out[55], RD_reg:u10|Data1_out[54],   ;
;                                 ;                    ; register_file:u3|data1[54]                                                           ;
; MEM_reg:u14|output_out[27]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[27], EXE_reg:u12|output_out[27], RD_reg:u10|Data1_out[26],   ;
;                                 ;                    ; register_file:u3|data1[26]                                                           ;
; MEM_reg:u14|output_out[26]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[26], EXE_reg:u12|output_out[26], RD_reg:u10|Data1_out[25],   ;
;                                 ;                    ; register_file:u3|data1[25]                                                           ;
; MEM_reg:u14|output_out[25]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[25], EXE_reg:u12|output_out[25], RD_reg:u10|Data1_out[24],   ;
;                                 ;                    ; register_file:u3|data1[24]                                                           ;
; MEM_reg:u14|output_out[24]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[24], EXE_reg:u12|output_out[24], RD_reg:u10|Data1_out[23],   ;
;                                 ;                    ; register_file:u3|data1[23]                                                           ;
; MEM_reg:u14|output_out[23]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[23], EXE_reg:u12|output_out[23], RD_reg:u10|Data1_out[22],   ;
;                                 ;                    ; register_file:u3|data1[22]                                                           ;
; MEM_reg:u14|output_out[22]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[22], EXE_reg:u12|output_out[22], RD_reg:u10|Data1_out[21],   ;
;                                 ;                    ; register_file:u3|data1[21]                                                           ;
; MEM_reg:u14|output_out[21]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[21], EXE_reg:u12|output_out[21], RD_reg:u10|Data1_out[20],   ;
;                                 ;                    ; register_file:u3|data1[20]                                                           ;
; MEM_reg:u14|output_out[20]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[20], EXE_reg:u12|output_out[20], RD_reg:u10|Data1_out[19],   ;
;                                 ;                    ; register_file:u3|data1[19]                                                           ;
; MEM_reg:u14|output_out[19]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[19], EXE_reg:u12|output_out[19], RD_reg:u10|Data1_out[18],   ;
;                                 ;                    ; register_file:u3|data1[18]                                                           ;
; MEM_reg:u14|output_out[18]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[18], EXE_reg:u12|output_out[18], RD_reg:u10|Data1_out[17],   ;
;                                 ;                    ; register_file:u3|data1[17]                                                           ;
; MEM_reg:u14|output_out[17]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[17], EXE_reg:u12|output_out[17], RD_reg:u10|Data1_out[16],   ;
;                                 ;                    ; register_file:u3|data1[16]                                                           ;
; MEM_reg:u14|output_out[16]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[16], EXE_reg:u12|output_out[16], RD_reg:u10|Data1_out[15],   ;
;                                 ;                    ; register_file:u3|data1[15]                                                           ;
; MEM_reg:u14|output_out[15]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[15], EXE_reg:u12|output_out[15], RD_reg:u10|Data1_out[14],   ;
;                                 ;                    ; register_file:u3|data1[14]                                                           ;
; MEM_reg:u14|output_out[14]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[14], EXE_reg:u12|output_out[14], RD_reg:u10|Data1_out[13],   ;
;                                 ;                    ; register_file:u3|data1[13]                                                           ;
; MEM_reg:u14|output_out[13]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[13], EXE_reg:u12|output_out[13], RD_reg:u10|Data1_out[12],   ;
;                                 ;                    ; register_file:u3|data1[12]                                                           ;
; MEM_reg:u14|output_out[12]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[12], EXE_reg:u12|output_out[12], RD_reg:u10|Data1_out[11],   ;
;                                 ;                    ; register_file:u3|data1[11]                                                           ;
; MEM_reg:u14|output_out[11]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[11], EXE_reg:u12|output_out[11], RD_reg:u10|Data1_out[10],   ;
;                                 ;                    ; register_file:u3|data1[10]                                                           ;
; MEM_reg:u14|output_out[37]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[37], EXE_reg:u12|output_out[37], RD_reg:u10|Data1_out[36],   ;
;                                 ;                    ; register_file:u3|data1[36]                                                           ;
; MEM_reg:u14|output_out[9]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[9], EXE_reg:u12|output_out[9], RD_reg:u10|Data1_out[8],      ;
;                                 ;                    ; register_file:u3|data1[8]                                                            ;
; MEM_reg:u14|output_out[8]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[8], EXE_reg:u12|output_out[8], RD_reg:u10|Data1_out[7],      ;
;                                 ;                    ; register_file:u3|data1[7]                                                            ;
; MEM_reg:u14|output_out[7]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[7], EXE_reg:u12|output_out[7], RD_reg:u10|Data1_out[6],      ;
;                                 ;                    ; register_file:u3|data1[6]                                                            ;
; MEM_reg:u14|output_out[6]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[6], EXE_reg:u12|output_out[6], RD_reg:u10|Data1_out[5],      ;
;                                 ;                    ; register_file:u3|data1[5]                                                            ;
; MEM_reg:u14|output_out[5]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[5], EXE_reg:u12|output_out[5], RD_reg:u10|Data1_out[4],      ;
;                                 ;                    ; register_file:u3|data1[4]                                                            ;
; MEM_reg:u14|output_out[62]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[62], EXE_reg:u12|output_out[62], RD_reg:u10|Data1_out[61],   ;
;                                 ;                    ; register_file:u3|data1[61]                                                           ;
; MEM_reg:u14|output_out[61]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[61], EXE_reg:u12|output_out[61], RD_reg:u10|Data1_out[60],   ;
;                                 ;                    ; register_file:u3|data1[60]                                                           ;
; MEM_reg:u14|output_out[60]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[60], EXE_reg:u12|output_out[60], RD_reg:u10|Data1_out[59],   ;
;                                 ;                    ; register_file:u3|data1[59]                                                           ;
; MEM_reg:u14|output_out[28]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[28], EXE_reg:u12|output_out[28], RD_reg:u10|Data1_out[27],   ;
;                                 ;                    ; register_file:u3|data1[27]                                                           ;
; MEM_reg:u14|output_out[59]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[59], EXE_reg:u12|output_out[59], RD_reg:u10|Data1_out[58],   ;
;                                 ;                    ; register_file:u3|data1[58]                                                           ;
; MEM_reg:u14|output_out[58]      ; Lost Fanouts       ; MEM_reg:u14|output_temp[58], EXE_reg:u12|output_out[58], RD_reg:u10|Data1_out[57],   ;
;                                 ;                    ; register_file:u3|data1[57]                                                           ;
; MEM_reg:u14|RegWrite_out        ; Lost Fanouts       ; MEM_reg:u14|RegWrite_temp, control_EXE_reg:u13|RegWrite_out,                         ;
;                                 ;                    ; control_RD_reg:u11|RegWrite_out, control_unit:u7|RegWrite                            ;
; RD_reg:u10|pc_out[7]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[7], IF_reg:u9|pc_out[7], instruction_fetch:u1|pc[7],              ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[7]                             ;
; RD_reg:u10|pc_out[6]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[6], IF_reg:u9|pc_out[6], instruction_fetch:u1|pc[6],              ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[6]                             ;
; RD_reg:u10|pc_out[5]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[5], IF_reg:u9|pc_out[5], instruction_fetch:u1|pc[5],              ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[5]                             ;
; RD_reg:u10|pc_out[4]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[4], IF_reg:u9|pc_out[4], instruction_fetch:u1|pc[4],              ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[4]                             ;
; RD_reg:u10|pc_out[3]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[3], IF_reg:u9|pc_out[3], instruction_fetch:u1|pc[3],              ;
;                                 ;                    ; instruction_fetch:u1|programCounter:u1|register8:u1|Q[3]                             ;
; MEM_reg:u14|MemtoReg_out        ; Lost Fanouts       ; MEM_reg:u14|MemtoReg_temp, control_EXE_reg:u13|MemtoReg_out,                         ;
;                                 ;                    ; control_RD_reg:u11|MemtoReg_out, control_unit:u7|MemtoReg                            ;
; MEM_reg:u14|memdata_out[55]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[55], RD_reg:u10|Data2_out[55], register_file:u3|data2[55]     ;
; MEM_reg:u14|memdata_out[54]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[54], RD_reg:u10|Data2_out[54], register_file:u3|data2[54]     ;
; MEM_reg:u14|memdata_out[53]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[53], RD_reg:u10|Data2_out[53], register_file:u3|data2[53]     ;
; MEM_reg:u14|memdata_out[52]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[52], RD_reg:u10|Data2_out[52], register_file:u3|data2[52]     ;
; MEM_reg:u14|memdata_out[51]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[51], RD_reg:u10|Data2_out[51], register_file:u3|data2[51]     ;
; MEM_reg:u14|memdata_out[50]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[50], RD_reg:u10|Data2_out[50], register_file:u3|data2[50]     ;
; MEM_reg:u14|memdata_out[49]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[49], RD_reg:u10|Data2_out[49], register_file:u3|data2[49]     ;
; MEM_reg:u14|memdata_out[48]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[48], RD_reg:u10|Data2_out[48], register_file:u3|data2[48]     ;
; MEM_reg:u14|memdata_out[47]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[47], RD_reg:u10|Data2_out[47], register_file:u3|data2[47]     ;
; MEM_reg:u14|memdata_out[46]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[46], RD_reg:u10|Data2_out[46], register_file:u3|data2[46]     ;
; MEM_reg:u14|memdata_out[45]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[45], RD_reg:u10|Data2_out[45], register_file:u3|data2[45]     ;
; MEM_reg:u14|memdata_out[44]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[44], RD_reg:u10|Data2_out[44], register_file:u3|data2[44]     ;
; MEM_reg:u14|memdata_out[43]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[43], RD_reg:u10|Data2_out[43], register_file:u3|data2[43]     ;
; MEM_reg:u14|memdata_out[42]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[42], RD_reg:u10|Data2_out[42], register_file:u3|data2[42]     ;
; MEM_reg:u14|memdata_out[41]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[41], RD_reg:u10|Data2_out[41], register_file:u3|data2[41]     ;
; MEM_reg:u14|memdata_out[40]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[40], RD_reg:u10|Data2_out[40], register_file:u3|data2[40]     ;
; MEM_reg:u14|memdata_out[39]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[39], RD_reg:u10|Data2_out[39], register_file:u3|data2[39]     ;
; MEM_reg:u14|memdata_out[38]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[38], RD_reg:u10|Data2_out[38], register_file:u3|data2[38]     ;
; MEM_reg:u14|memdata_out[37]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[37], RD_reg:u10|Data2_out[37], register_file:u3|data2[37]     ;
; MEM_reg:u14|memdata_out[36]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[36], RD_reg:u10|Data2_out[36], register_file:u3|data2[36]     ;
; MEM_reg:u14|memdata_out[35]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[35], RD_reg:u10|Data2_out[35], register_file:u3|data2[35]     ;
; MEM_reg:u14|memdata_out[34]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[34], RD_reg:u10|Data2_out[34], register_file:u3|data2[34]     ;
; MEM_reg:u14|memdata_out[33]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[33], RD_reg:u10|Data2_out[33], register_file:u3|data2[33]     ;
; MEM_reg:u14|memdata_out[32]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[32], RD_reg:u10|Data2_out[32], register_file:u3|data2[32]     ;
; MEM_reg:u14|memdata_out[31]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[31], RD_reg:u10|Data2_out[31], register_file:u3|data2[31]     ;
; MEM_reg:u14|memdata_out[30]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[30], RD_reg:u10|Data2_out[30], register_file:u3|data2[30]     ;
; MEM_reg:u14|memdata_out[29]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[29], RD_reg:u10|Data2_out[29], register_file:u3|data2[29]     ;
; MEM_reg:u14|memdata_out[28]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[28], RD_reg:u10|Data2_out[28], register_file:u3|data2[28]     ;
; MEM_reg:u14|memdata_out[27]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[27], RD_reg:u10|Data2_out[27], register_file:u3|data2[27]     ;
; MEM_reg:u14|memdata_out[26]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[26], RD_reg:u10|Data2_out[26], register_file:u3|data2[26]     ;
; MEM_reg:u14|memdata_out[25]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[25], RD_reg:u10|Data2_out[25], register_file:u3|data2[25]     ;
; MEM_reg:u14|memdata_out[24]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[24], RD_reg:u10|Data2_out[24], register_file:u3|data2[24]     ;
; MEM_reg:u14|memdata_out[23]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[23], RD_reg:u10|Data2_out[23], register_file:u3|data2[23]     ;
; MEM_reg:u14|memdata_out[22]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[22], RD_reg:u10|Data2_out[22], register_file:u3|data2[22]     ;
; MEM_reg:u14|memdata_out[21]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[21], RD_reg:u10|Data2_out[21], register_file:u3|data2[21]     ;
; MEM_reg:u14|memdata_out[20]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[20], RD_reg:u10|Data2_out[20], register_file:u3|data2[20]     ;
; MEM_reg:u14|memdata_out[19]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[19], RD_reg:u10|Data2_out[19], register_file:u3|data2[19]     ;
; MEM_reg:u14|memdata_out[18]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[18], RD_reg:u10|Data2_out[18], register_file:u3|data2[18]     ;
; MEM_reg:u14|memdata_out[17]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[17], RD_reg:u10|Data2_out[17], register_file:u3|data2[17]     ;
; MEM_reg:u14|memdata_out[16]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[16], RD_reg:u10|Data2_out[16], register_file:u3|data2[16]     ;
; MEM_reg:u14|memdata_out[15]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[15], RD_reg:u10|Data2_out[15], register_file:u3|data2[15]     ;
; MEM_reg:u14|memdata_out[14]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[14], RD_reg:u10|Data2_out[14], register_file:u3|data2[14]     ;
; MEM_reg:u14|memdata_out[13]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[13], RD_reg:u10|Data2_out[13], register_file:u3|data2[13]     ;
; MEM_reg:u14|memdata_out[12]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[12], RD_reg:u10|Data2_out[12], register_file:u3|data2[12]     ;
; MEM_reg:u14|memdata_out[11]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[11], RD_reg:u10|Data2_out[11], register_file:u3|data2[11]     ;
; MEM_reg:u14|memdata_out[10]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[10], RD_reg:u10|Data2_out[10], register_file:u3|data2[10]     ;
; MEM_reg:u14|memdata_out[9]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[9], RD_reg:u10|Data2_out[9], register_file:u3|data2[9]        ;
; MEM_reg:u14|memdata_out[8]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[8], RD_reg:u10|Data2_out[8], register_file:u3|data2[8]        ;
; MEM_reg:u14|memdata_out[7]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[7], RD_reg:u10|Data2_out[7], register_file:u3|data2[7]        ;
; MEM_reg:u14|memdata_out[6]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[6], RD_reg:u10|Data2_out[6], register_file:u3|data2[6]        ;
; MEM_reg:u14|memdata_out[5]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[5], RD_reg:u10|Data2_out[5], register_file:u3|data2[5]        ;
; MEM_reg:u14|memdata_out[4]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[4], RD_reg:u10|Data2_out[4], register_file:u3|data2[4]        ;
; MEM_reg:u14|memdata_out[3]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[3], RD_reg:u10|Data2_out[3], register_file:u3|data2[3]        ;
; MEM_reg:u14|memdata_out[2]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[2], RD_reg:u10|Data2_out[2], register_file:u3|data2[2]        ;
; MEM_reg:u14|memdata_out[1]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[1], RD_reg:u10|Data2_out[1], register_file:u3|data2[1]        ;
; MEM_reg:u14|memdata_out[0]      ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[0], RD_reg:u10|Data2_out[0], register_file:u3|data2[0]        ;
; MEM_reg:u14|memdata_out[62]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[62], RD_reg:u10|Data2_out[62], register_file:u3|data2[62]     ;
; MEM_reg:u14|memdata_out[61]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[61], RD_reg:u10|Data2_out[61], register_file:u3|data2[61]     ;
; MEM_reg:u14|memdata_out[60]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[60], RD_reg:u10|Data2_out[60], register_file:u3|data2[60]     ;
; MEM_reg:u14|memdata_out[59]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[59], RD_reg:u10|Data2_out[59], register_file:u3|data2[59]     ;
; MEM_reg:u14|memdata_out[58]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[58], RD_reg:u10|Data2_out[58], register_file:u3|data2[58]     ;
; MEM_reg:u14|memdata_out[57]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[57], RD_reg:u10|Data2_out[57], register_file:u3|data2[57]     ;
; RD_reg:u10|pc_out[2]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[2], IF_reg:u9|pc_out[2], instruction_fetch:u1|pc[2]               ;
; RD_reg:u10|pc_out[1]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[1], IF_reg:u9|pc_out[1], instruction_fetch:u1|pc[1]               ;
; RD_reg:u10|pc_out[0]            ; Lost Fanouts       ; RD_reg:u10|pc_temp[0], IF_reg:u9|pc_out[0], instruction_fetch:u1|pc[0]               ;
; MEM_reg:u14|memdata_out[56]     ; Lost Fanouts       ; EXE_reg:u12|wrdata_out[56], RD_reg:u10|Data2_out[56], register_file:u3|data2[56]     ;
; RD_reg:u10|fun3_out[2]          ; Lost Fanouts       ; RD_reg:u10|fun3_temp[2], IF_reg:u9|instruction_out[14], IF_reg:u9|instruction_out[1] ;
; RD_reg:u10|imm_out[23]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[23], IF_reg:u9|instruction_out[23]                               ;
; RD_reg:u10|imm_out[24]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[24], IF_reg:u9|instruction_out[24]                               ;
; RD_reg:u10|fun3_out[0]          ; Lost Fanouts       ; RD_reg:u10|fun3_temp[0], IF_reg:u9|instruction_out[12]                               ;
; RD_reg:u10|imm_out[22]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[22], IF_reg:u9|instruction_out[22]                               ;
; RD_reg:u10|imm_out[21]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[21], IF_reg:u9|instruction_out[21]                               ;
; RD_reg:u10|imm_out[20]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[20], IF_reg:u9|instruction_out[20]                               ;
; RD_reg:u10|imm_out[19]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[19], IF_reg:u9|instruction_out[19]                               ;
; RD_reg:u10|imm_out[18]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[18], IF_reg:u9|instruction_out[18]                               ;
; RD_reg:u10|imm_out[17]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[17], IF_reg:u9|instruction_out[17]                               ;
; RD_reg:u10|imm_out[16]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[16], IF_reg:u9|instruction_out[16]                               ;
; RD_reg:u10|imm_out[15]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[15], IF_reg:u9|instruction_out[15]                               ;
; RD_reg:u10|imm_out[0]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[0], IF_reg:u9|instruction_out[0]                                 ;
; help                            ; Lost Fanouts       ; control_RD_reg:u11|Branch_out, control_unit:u7|Branch                                ;
; RD_reg:u10|fun7_out[5]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[5], IF_reg:u9|instruction_out[30]                               ;
; RD_reg:u10|fun7_out[4]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[4], IF_reg:u9|instruction_out[29]                               ;
; RD_reg:u10|fun7_out[3]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[3], IF_reg:u9|instruction_out[28]                               ;
; RD_reg:u10|fun7_out[2]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[2], IF_reg:u9|instruction_out[27]                               ;
; RD_reg:u10|fun7_out[1]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[1], IF_reg:u9|instruction_out[26]                               ;
; RD_reg:u10|fun7_out[0]          ; Lost Fanouts       ; RD_reg:u10|fun7_temp[0], IF_reg:u9|instruction_out[25]                               ;
; RD_reg:u10|fun3_out[1]          ; Lost Fanouts       ; RD_reg:u10|fun3_temp[1], IF_reg:u9|instruction_out[13]                               ;
; RD_reg:u10|imm_out[46]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[46]                                                              ;
; RD_reg:u10|imm_out[45]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[45]                                                              ;
; RD_reg:u10|imm_out[44]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[44]                                                              ;
; RD_reg:u10|imm_out[43]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[43]                                                              ;
; RD_reg:u10|imm_out[42]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[42]                                                              ;
; RD_reg:u10|imm_out[41]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[41]                                                              ;
; RD_reg:u10|imm_out[40]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[40]                                                              ;
; RD_reg:u10|imm_out[39]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[39]                                                              ;
; RD_reg:u10|imm_out[38]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[38]                                                              ;
; RD_reg:u10|imm_out[37]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[37]                                                              ;
; RD_reg:u10|imm_out[35]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[35]                                                              ;
; RD_reg:u10|imm_out[34]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[34]                                                              ;
; RD_reg:u10|imm_out[33]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[33]                                                              ;
; RD_reg:u10|imm_out[31]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[31]                                                              ;
; RD_reg:u10|imm_out[30]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[30]                                                              ;
; RD_reg:u10|imm_out[29]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[29]                                                              ;
; RD_reg:u10|imm_out[28]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[28]                                                              ;
; RD_reg:u10|imm_out[27]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[27]                                                              ;
; RD_reg:u10|imm_out[26]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[26]                                                              ;
; RD_reg:u10|imm_out[25]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[25]                                                              ;
; RD_reg:u10|imm_out[32]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[32]                                                              ;
; RD_reg:u10|imm_out[62]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[62]                                                              ;
; RD_reg:u10|imm_out[61]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[61]                                                              ;
; RD_reg:u10|imm_out[60]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[60]                                                              ;
; RD_reg:u10|imm_out[59]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[59]                                                              ;
; RD_reg:u10|imm_out[58]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[58]                                                              ;
; RD_reg:u10|imm_out[57]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[57]                                                              ;
; RD_reg:u10|imm_out[56]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[56]                                                              ;
; RD_reg:u10|imm_out[14]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[14]                                                              ;
; RD_reg:u10|imm_out[13]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[13]                                                              ;
; RD_reg:u10|imm_out[12]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[12]                                                              ;
; RD_reg:u10|imm_out[11]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[11]                                                              ;
; RD_reg:u10|imm_out[10]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[10]                                                              ;
; RD_reg:u10|imm_out[36]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[36]                                                              ;
; RD_reg:u10|imm_out[8]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[8]                                                               ;
; RD_reg:u10|imm_out[7]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[7]                                                               ;
; RD_reg:u10|imm_out[6]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[6]                                                               ;
; RD_reg:u10|imm_out[5]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[5]                                                               ;
; RD_reg:u10|imm_out[4]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[4]                                                               ;
; RD_reg:u10|imm_out[3]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[3]                                                               ;
; RD_reg:u10|imm_out[2]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[2]                                                               ;
; RD_reg:u10|imm_out[1]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[1]                                                               ;
; RD_reg:u10|imm_out[55]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[55]                                                              ;
; MEM_reg:u14|output_out[1]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[1]                                                           ;
; MEM_reg:u14|output_out[2]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[2]                                                           ;
; MEM_reg:u14|output_out[3]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[3]                                                           ;
; MEM_reg:u14|output_out[4]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[4]                                                           ;
; RD_reg:u10|imm_out[54]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[54]                                                              ;
; MEM_reg:u14|output_out[0]       ; Lost Fanouts       ; MEM_reg:u14|output_temp[0]                                                           ;
; control_RD_reg:u11|ALUSrc_out   ; Lost Fanouts       ; control_unit:u7|ALUSrc                                                               ;
; control_RD_reg:u11|ALUOp_out[1] ; Lost Fanouts       ; control_unit:u7|ALUOp[1]                                                             ;
; control_RD_reg:u11|ALUOp_out[0] ; Lost Fanouts       ; control_unit:u7|ALUOp[0]                                                             ;
; RD_reg:u10|imm_out[53]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[53]                                                              ;
; RD_reg:u10|imm_out[52]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[52]                                                              ;
; RD_reg:u10|imm_out[51]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[51]                                                              ;
; RD_reg:u10|imm_out[50]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[50]                                                              ;
; RD_reg:u10|imm_out[49]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[49]                                                              ;
; RD_reg:u10|imm_out[48]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[48]                                                              ;
; RD_reg:u10|imm_out[63]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[63]                                                              ;
; RD_reg:u10|imm_out[47]          ; Lost Fanouts       ; RD_reg:u10|imm_temp[47]                                                              ;
; RD_reg:u10|imm_out[9]           ; Lost Fanouts       ; RD_reg:u10|imm_temp[9]                                                               ;
+---------------------------------+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; inst_mem.mif         ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_79s3      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; n              ; 64    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 64    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|addsub:U2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 64    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_64:u5|logicShift:U5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 64                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; data_mem.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ess3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; data_mem:u6|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 64                                                               ;
;     -- NUMWORDS_A                         ; 128                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXE_reg:u12"                                                                                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; memtoreg_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; regwrite_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; memtoreg_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; regwrite_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RD_reg:u10"                                                                                                                                       ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; src1_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; src2_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; stall     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; staystall ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; morestall ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pctemp    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:u7"                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stall     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; staystall ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; morestall ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|logicShift:U5" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; op[1] ; Input ; Info     ; Stuck at VCC             ;
; op[0] ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|logicShift:U4" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; op[1] ; Input ; Info     ; Stuck at GND             ;
; op[0] ; Input ; Info     ; Stuck at VCC             ;
+-------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|logicShift:U3" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; op   ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|addsub:U2" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; op   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|addsub:U1|fulladder:\FA:0:U1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ALU_64:u5|addsub:U1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; op   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetch:u1|inst_mem:u2" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; data ; Input ; Info     ; Stuck at GND                       ;
; wren ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_fetch:u1"                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; addchecker ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pccheck    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 30 07:03:54 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/imm_gen.vhd
    Info (12022): Found design unit 1: imm_gen-logic_function File: C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd Line: 13
    Info (12023): Found entity 1: imm_gen File: C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/register8.vhd
    Info (12022): Found design unit 1: register8-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd Line: 14
    Info (12023): Found entity 1: register8 File: C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/programcounter.vhd
    Info (12022): Found design unit 1: programCounter-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd Line: 17
    Info (12023): Found entity 1: programCounter File: C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd
    Info (12022): Found design unit 1: instruction_fetch-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 16
    Info (12023): Found entity 1: instruction_fetch File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/inst_mem.vhd
    Info (12022): Found design unit 1: inst_mem-SYN File: C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd Line: 54
    Info (12023): Found entity 1: inst_mem File: C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/logicshift.vhd
    Info (12022): Found design unit 1: logicShift-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 15
    Info (12023): Found entity 1: logicShift File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd Line: 11
    Info (12023): Found entity 1: fulladder File: C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/alu_64.vhd
    Info (12022): Found design unit 1: ALU_64-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 16
    Info (12023): Found entity 1: ALU_64 File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/addsub.vhd
    Info (12022): Found design unit 1: addsub-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd Line: 15
    Info (12023): Found entity 1: addsub File: C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd
    Info (12022): Found design unit 1: risc_v_decoder-logic_function File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 15
    Info (12023): Found entity 1: risc_v_decoder File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd
    Info (12022): Found design unit 1: register_file-logic_function File: C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd Line: 15
    Info (12023): Found entity 1: register_file File: C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-logic_function File: C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd Line: 14
    Info (12023): Found entity 1: control_unit File: C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd
    Info (12022): Found design unit 1: ALU_control-logic_function File: C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd Line: 15
    Info (12023): Found entity 1: ALU_control File: C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd Line: 55
    Info (12023): Found entity 1: data_mem File: C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/rd_reg.vhd
    Info (12022): Found design unit 1: RD_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd Line: 25
    Info (12023): Found entity 1: RD_reg File: C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file if_reg.vhd
    Info (12022): Found design unit 1: IF_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/IF_reg.vhd Line: 16
    Info (12023): Found entity 1: IF_reg File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/IF_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/control_rd_reg.vhd
    Info (12022): Found design unit 1: control_RD_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd Line: 15
    Info (12023): Found entity 1: control_RD_reg File: C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/control_exe_reg.vhd
    Info (12022): Found design unit 1: control_EXE_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/final project/control_EXE_reg.vhd Line: 12
    Info (12023): Found entity 1: control_EXE_reg File: C:/Users/Correy/Desktop/directedStudies/final project/control_EXE_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-logic_function File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 12
    Info (12023): Found entity 1: datapath File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file exe_reg.vhd
    Info (12022): Found design unit 1: EXE_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/EXE_reg.vhd Line: 15
    Info (12023): Found entity 1: EXE_reg File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/EXE_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_reg.vhd
    Info (12022): Found design unit 1: MEM_reg-LogicFunction File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/MEM_reg.vhd Line: 15
    Info (12023): Found entity 1: MEM_reg File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/MEM_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath_test.vhd
    Info (12022): Found design unit 1: datapath_test-logic_function File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath_test.vhd Line: 22
    Info (12023): Found entity 1: datapath_test File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath_test.vhd Line: 6
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(152): object "lipsync" assigned a value but never read File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(152): object "forurlyf" assigned a value but never read File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 152
Warning (10492): VHDL Process Statement warning at datapath.vhd(312): signal "lots" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 312
Warning (10492): VHDL Process Statement warning at datapath.vhd(314): signal "take" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 314
Warning (10492): VHDL Process Statement warning at datapath.vhd(323): signal "down" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 323
Warning (10492): VHDL Process Statement warning at datapath.vhd(325): signal "had" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 325
Warning (10492): VHDL Process Statement warning at datapath.vhd(334): signal "lots" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 334
Warning (10631): VHDL Process Statement warning at datapath.vhd(329): inferring latch(es) for signal or variable "more", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Warning (10492): VHDL Process Statement warning at datapath.vhd(345): signal "zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 345
Warning (10492): VHDL Process Statement warning at datapath.vhd(351): signal "zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 351
Warning (10492): VHDL Process Statement warning at datapath.vhd(357): signal "zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 357
Warning (10492): VHDL Process Statement warning at datapath.vhd(357): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 357
Warning (10631): VHDL Process Statement warning at datapath.vhd(339): inferring latch(es) for signal or variable "sel", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 339
Warning (10492): VHDL Process Statement warning at datapath.vhd(373): signal "choice" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 373
Warning (10492): VHDL Process Statement warning at datapath.vhd(375): signal "more" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 375
Warning (10492): VHDL Process Statement warning at datapath.vhd(390): signal "clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 390
Info (10041): Inferred latch for "sel" at datapath.vhd(339) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 339
Info (10041): Inferred latch for "more[0]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[1]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[2]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[3]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[4]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[5]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[6]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (10041): Inferred latch for "more[7]" at datapath.vhd(329) File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 329
Info (12128): Elaborating entity "instruction_fetch" for hierarchy "instruction_fetch:u1" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 176
Warning (10540): VHDL Signal Declaration warning at instruction_fetch.vhd(36): used explicit default value for signal "lily" because signal was never assigned a value File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at instruction_fetch.vhd(37): used explicit default value for signal "simon" because signal was never assigned a value File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 37
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(59): signal "lacie" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 59
Warning (10492): VHDL Process Statement warning at instruction_fetch.vhd(60): signal "pc_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 60
Info (12128): Elaborating entity "programCounter" for hierarchy "instruction_fetch:u1|programCounter:u1" File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 40
Warning (10492): VHDL Process Statement warning at programCounter.vhd(38): signal "addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd Line: 38
Warning (10492): VHDL Process Statement warning at programCounter.vhd(40): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd Line: 40
Info (12128): Elaborating entity "register8" for hierarchy "instruction_fetch:u1|programCounter:u1|register8:u1" File: C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd Line: 43
Warning (10492): VHDL Process Statement warning at register8.vhd(19): signal "Ld" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd Line: 19
Warning (10492): VHDL Process Statement warning at register8.vhd(22): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd Line: 22
Info (12128): Elaborating entity "inst_mem" for hierarchy "instruction_fetch:u1|inst_mem:u2" File: C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd Line: 61
Info (12133): Instantiated megafunction "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "inst_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf
    Info (12023): Found entity 1: altsyncram_79s3 File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_79s3" for hierarchy "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "risc_v_decoder" for hierarchy "risc_v_decoder:u2" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 183
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "immediate", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "funct7", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "rs2", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "rs1", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "funct3", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "rd", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Warning (10631): VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable "opcode", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[5]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "opcode[6]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rd[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct3[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct3[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct3[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs1[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "rs2[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[5]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "funct7[6]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[0]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[1]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[2]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[3]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[4]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[5]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[6]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[7]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[8]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[9]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[10]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[11]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[12]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[13]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[14]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[15]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[16]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[17]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[18]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[19]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[20]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[21]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[22]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[23]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[24]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[25]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[26]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[27]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[28]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[29]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[30]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (10041): Inferred latch for "immediate[31]" at risc_v_decoder.vhd(20) File: C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd Line: 20
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:u3" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 192
Warning (10492): VHDL Process Statement warning at register_file.vhd(21): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd Line: 21
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:u4" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 201
Info (12128): Elaborating entity "ALU_64" for hierarchy "ALU_64:u5" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 204
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(40): signal "sum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 40
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(41): signal "sumout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 41
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(43): signal "shiftll" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 43
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(46): signal "diff" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 46
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(53): signal "diffout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 53
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(56): signal "shiftra" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 56
Warning (10492): VHDL Process Statement warning at ALU_64.vhd(62): signal "shiftrl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 62
Warning (10631): VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable "r", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Warning (10631): VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "c" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[0]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[1]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[2]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[3]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[4]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[5]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[6]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[7]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[8]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[9]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[10]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[11]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[12]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[13]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[14]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[15]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[16]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[17]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[18]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[19]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[20]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[21]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[22]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[23]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[24]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[25]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[26]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[27]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[28]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[29]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[30]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[31]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[32]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[33]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[34]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[35]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[36]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[37]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[38]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[39]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[40]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[41]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[42]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[43]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[44]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[45]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[46]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[47]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[48]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[49]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[50]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[51]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[52]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[53]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[54]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[55]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[56]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[57]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[58]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[59]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[60]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[61]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[62]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (10041): Inferred latch for "r[63]" at ALU_64.vhd(37) File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 37
Info (12128): Elaborating entity "addsub" for hierarchy "ALU_64:u5|addsub:U1" File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 73
Info (12128): Elaborating entity "fulladder" for hierarchy "ALU_64:u5|addsub:U1|fulladder:\FA:0:U1" File: C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd Line: 32
Info (12128): Elaborating entity "logicShift" for hierarchy "ALU_64:u5|logicShift:U3" File: C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd Line: 87
Warning (10631): VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[0]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[1]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[2]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[3]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[4]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[5]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[6]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[7]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[8]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[9]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[10]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[11]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[12]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[13]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[14]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[15]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[16]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[17]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[18]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[19]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[20]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[21]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[22]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[23]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[24]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[25]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[26]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[27]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[28]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[29]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[30]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[31]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[32]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[33]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[34]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[35]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[36]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[37]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[38]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[39]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[40]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[41]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[42]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[43]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[44]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[45]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[46]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[47]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[48]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[49]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[50]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[51]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[52]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[53]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[54]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[55]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[56]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[57]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[58]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[59]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[60]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[61]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[62]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (10041): Inferred latch for "R[63]" at logicShift.vhd(19) File: C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd Line: 19
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:u6" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 211
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:u6|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "data_mem:u6|altsyncram:altsyncram_component" File: C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd Line: 62
Info (12133): Instantiated megafunction "data_mem:u6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_mem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf
    Info (12023): Found entity 1: altsyncram_ess3 File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ess3" for hierarchy "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:u7" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 217
Warning (10492): VHDL Process Statement warning at control_unit.vhd(18): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd Line: 18
Info (12128): Elaborating entity "ALU_control" for hierarchy "ALU_control:u8" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 227
Info (12128): Elaborating entity "IF_reg" for hierarchy "IF_reg:u9" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 232
Warning (10492): VHDL Process Statement warning at IF_reg.vhd(23): signal "staystall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/IF_reg.vhd Line: 23
Info (12128): Elaborating entity "RD_reg" for hierarchy "RD_reg:u10" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 240
Warning (10492): VHDL Process Statement warning at RD_reg.vhd(45): signal "staystall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd Line: 45
Warning (10492): VHDL Process Statement warning at RD_reg.vhd(45): signal "morestall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd Line: 45
Warning (10492): VHDL Process Statement warning at RD_reg.vhd(74): signal "staystall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd Line: 74
Warning (10492): VHDL Process Statement warning at RD_reg.vhd(74): signal "morestall" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd Line: 74
Info (12128): Elaborating entity "control_RD_reg" for hierarchy "control_RD_reg:u11" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 260
Info (12128): Elaborating entity "EXE_reg" for hierarchy "EXE_reg:u12" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 276
Info (12128): Elaborating entity "control_EXE_reg" for hierarchy "control_EXE_reg:u13" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 284
Info (12128): Elaborating entity "MEM_reg" for hierarchy "MEM_reg:u14" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 294
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[0]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 37
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[1]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 61
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[2]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 85
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[3]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 109
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[4]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 133
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[5]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 157
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[6]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 181
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[7]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 205
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[8]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 229
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[9]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 253
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[10]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 277
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[11]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 301
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[12]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 325
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[13]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 349
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[14]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 373
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[15]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 397
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[16]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 421
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[17]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 445
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[18]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 469
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[19]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 493
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[20]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 517
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[21]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 541
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[22]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 565
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[23]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 589
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[24]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 613
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[25]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 637
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[26]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 661
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[27]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 685
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[28]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 709
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[29]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 733
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[30]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 757
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[31]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 781
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[32]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 805
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[33]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 829
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[34]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 853
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[35]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 877
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[36]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 901
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[37]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 925
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[38]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 949
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[39]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 973
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[40]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 997
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[41]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1021
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[42]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1045
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[43]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1069
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[44]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1093
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[45]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1117
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[46]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1141
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[47]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1165
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[48]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1189
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[49]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1213
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[50]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1237
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[51]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1261
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[52]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1285
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[53]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1309
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[54]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1333
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[55]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1357
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[56]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1381
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[57]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1405
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[58]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1429
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[59]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1453
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[60]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1477
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[61]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1501
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[62]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1525
        Warning (14320): Synthesized away node "data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|q_a[63]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_ess3.tdf Line: 1549
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[0]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 36
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[1]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 60
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[2]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 84
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[3]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 108
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[4]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 132
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[5]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 156
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[6]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 180
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[7]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 204
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[8]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 228
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[9]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 252
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[10]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 276
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[11]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 300
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[12]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 324
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[13]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 348
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[14]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 372
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[15]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 396
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[16]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 420
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[17]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 444
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[18]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 468
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[19]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 492
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[20]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 516
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[21]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 540
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[22]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 564
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[23]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 588
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[24]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 612
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[25]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 636
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[26]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 660
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[27]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 684
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[28]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 708
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[29]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 732
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[30]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 756
        Warning (14320): Synthesized away node "instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|q_a[31]" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/db/altsyncram_79s3.tdf Line: 780
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 846 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clear" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 8
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/Correy/Desktop/directedStudies/final project/datapath1/datapath.vhd Line: 8
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Thu Apr 30 07:04:16 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:36


