Generated Response:

```verilog
module TopModule (
    input  wire d,
    input  wire ena,
    output reg  q
);

    always @(*) begin
        if (ena) begin
            q = d;
        end
    end

endmodule
```

Generated Code:

module TopModule (
    input  wire d,
    input  wire ena,
    output reg  q
);

    always @(*) begin
        if (ena) begin
            q = d;
        end
    end

endmodule

// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly