Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:14:16 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:14:16 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: i_dut/gen_demux.i_r_fifo/read_pointer_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][0]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_dut/gen_demux.i_r_fifo/read_pointer_q_reg[0]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00     0.00     0.00 r
  i_dut/gen_demux.i_r_fifo/read_pointer_q_reg[0]/Q (SC7P5T_DFFRQX2_CSC28L)    11.50    85.28    85.28 f
  i_dut/gen_demux.i_r_fifo/N15 (net)            6                   0.00      85.28 f
  i_dut/gen_demux.i_r_fifo/U34/Z (SC7P5T_INVX1_CSC28L)    12.70    17.92     103.20 r
  i_dut/gen_demux.i_r_fifo/n93 (net)            3                   0.00     103.20 r
  i_dut/gen_demux.i_r_fifo/U101/Z (SC7P5T_NR2X1_CSC28L)    19.97    23.09    126.29 f
  i_dut/gen_demux.i_r_fifo/n15 (net)            6                   0.00     126.29 f
  i_dut/gen_demux.i_r_fifo/U110/Z (SC7P5T_AO22X1_A_CSC28L)     7.17    34.13   160.42 f
  i_dut/gen_demux.i_r_fifo/n10 (net)            1                   0.00     160.42 f
  i_dut/gen_demux.i_r_fifo/U111/Z (SC7P5T_AOI221X1_CSC28L)    24.33    25.99   186.41 r
  i_dut/gen_demux.i_r_fifo/n11 (net)            1                   0.00     186.41 r
  i_dut/gen_demux.i_r_fifo/U112/Z (SC7P5T_OAI22X1_CSC28L)    38.51    46.50   232.91 f
  i_dut/gen_demux.i_r_fifo/data_o[1] (net)      7                   0.00     232.91 f
  i_dut/gen_demux.i_r_fifo/data_o[1] (fifo_v3_0_00000008_0)         0.00     232.91 f
  i_dut/N43 (net)                                                   0.00     232.91 f
  i_dut/U868/Z (SC7P5T_INVX1_CSC28L)                     25.87     40.59     273.50 r
  i_dut/n1035 (net)                             6                   0.00     273.50 r
  i_dut/U1026/Z (SC7P5T_ND2X1_CSC28L)                    18.82     23.57     297.07 f
  i_dut/n885 (net)                              2                   0.00     297.07 f
  i_dut/U1039/Z (SC7P5T_NR2X1_CSC28L)                    16.99     21.01     318.08 r
  i_dut/n1026 (net)                             1                   0.00     318.08 r
  i_dut/U869/Z (SC7P5T_BUFX1_A_CSC28L)                   14.93     29.39     347.47 r
  i_dut/n1052 (net)                             3                   0.00     347.47 r
  i_dut/U721/Z (SC7P5T_BUFX1_A_CSC28L)                   33.39     42.57     390.05 r
  i_dut/n1053 (net)                            11                   0.00     390.05 r
  i_dut/U1040/Z (SC7P5T_AO22X1_A_CSC28L)                  9.58     48.49     438.54 r
  i_dut/n886 (net)                              1                   0.00     438.54 r
  i_dut/U1041/Z (SC7P5T_AOI221X1_CSC28L)                 20.64     12.18     450.72 f
  i_dut/n887 (net)                              1                   0.00     450.72 f
  i_dut/U1042/Z (SC7P5T_ND3X1_CSC28L)                    11.37     21.55     472.27 r
  i_dut/N113 (net)                              1                   0.00     472.27 r
  i_dut/U922/Z (SC7P5T_NR2IAX1_CSC28L)                   19.43     31.02     503.29 r
  i_dut/gen_demux.slv_r_valid (net)             2                   0.00     503.29 r
  i_dut/gen_demux.i_r_spill_reg/valid_i (spill_register_0_4)        0.00     503.29 r
  i_dut/gen_demux.i_r_spill_reg/valid_i (net)                       0.00     503.29 r
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/valid_i (spill_register_flushable_0_4)     0.00   503.29 r
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/valid_i (net)     0.00   503.29 r
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/U18/Z (SC7P5T_ND3X1_MR_CSC28L)    82.54    75.47   578.75 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/n1 (net)    11     0.00   578.75 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/U17/Z (SC7P5T_BUFX1_A_CSC28L)    13.91    52.57   631.33 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/n7 (net)     4     0.00   631.33 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/U11/Z (SC7P5T_INVX1_CSC28L)    32.64    34.80   666.13 r
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/n9 (net)    10     0.00   666.13 r
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/U2/Z (SC7P5T_INVX1_CSC28L)    55.04    60.34   726.47 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/n8 (net)    23     0.00   726.47 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/U109/Z (SC7P5T_AO22X1_A_CSC28L)     8.67    48.13   774.59 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/n108 (net)     1     0.00   774.59 f
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][0]/D (SC7P5T_DFFRQX2_CSC28L)     8.67     0.00   774.59 f
  data arrival time                                                          774.59

  clock clk_i[0] (rise edge)                                      821.00     821.00
  clock network delay (ideal)                                       0.00     821.00
  i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][0]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00   821.00 r
  library setup time                                              -14.02     806.98
  data required time                                                         806.98
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         806.98
  data arrival time                                                         -774.59
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 32.39


1
 
****************************************
Report : area
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:14:16 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         3461
Number of nets:                          5385
Number of cells:                         2879
Number of combinational cells:           2456
Number of sequential cells:               409
Number of macros/black boxes:               0
Number of buf/inv:                       1370
Number of references:                       2

Combinational area:                663.218408
Buf/Inv area:                      198.012003
Noncombinational area:             654.727215
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1317.945623
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  --------------------------------------------
axi_demux_wrapper                 1317.9456    100.0    0.1392     0.0000  0.0000  axi_demux_wrapper
i_dut                             1317.8064    100.0  259.8168     1.6008  0.0000  axi_lite_demux_00000008_00000008_0_1_1_1_1_1
i_dut/gen_demux.i_ar_spill_reg     195.0192     14.8    0.1392     0.0000  0.0000  spill_register_0_3
i_dut/gen_demux.i_ar_spill_reg/spill_register_flushable_i  194.8800    14.8  70.0176  124.8624 0.0000 spill_register_flushable_0_3
i_dut/gen_demux.i_aw_spill_reg     195.0192     14.8    0.1392     0.0000  0.0000  spill_register_0
i_dut/gen_demux.i_aw_spill_reg/spill_register_flushable_i  194.8800    14.8  70.0176  124.8624 0.0000 spill_register_flushable_0
i_dut/gen_demux.i_b_fifo            96.7440      7.3   42.3168    54.4272  0.0000  fifo_v3_0_00000008_1
i_dut/gen_demux.i_b_spill_reg       16.0776      1.2    0.1392     0.0000  0.0000  spill_register_0_2
i_dut/gen_demux.i_b_spill_reg/spill_register_flushable_i   15.9384     1.2   6.3336    9.6048 0.0000 spill_register_flushable_0_2
i_dut/gen_demux.i_r_fifo            96.7440      7.3   42.3168    54.4272  0.0000  fifo_v3_0_00000008_0
i_dut/gen_demux.i_r_spill_reg      175.0440     13.3    0.1392     0.0000  0.0000  spill_register_0_4
i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i  174.9048    13.3  62.8488  112.0560 0.0000 spill_register_flushable_0_4
i_dut/gen_demux.i_w_fifo            96.7440      7.3   42.3168    54.4272  0.0000  fifo_v3_0_00000008_2
i_dut/gen_demux.i_w_spill_reg      184.9968     14.0    0.1392     0.0000  0.0000  spill_register_0_1
i_dut/gen_demux.i_w_spill_reg/spill_register_flushable_i  184.8576    14.0  66.3984  118.4592 0.0000 spill_register_flushable_0_1
--------------------------------  ---------  -------  --------  ---------  ------  --------------------------------------------
Total                                                 663.2184   654.7272  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:14:19 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_demux_wrapper                      6.03e-02    1.290    0.494    1.351 100.0
  i_dut (axi_lite_demux_00000008_00000008_0_1_1_1_1_1) 6.03e-02    1.290    0.494    1.351 100.0
    gen_demux.i_r_spill_reg (spill_register_0_4) 5.12e-03    0.216 6.31e-02    0.221  16.4
      spill_register_flushable_i (spill_register_flushable_0_4) 5.12e-03    0.216 6.31e-02    0.221  16.4
    gen_demux.i_r_fifo (fifo_v3_0_00000008_0) 3.89e-03    0.106 3.37e-02    0.110   8.1
    gen_demux.i_ar_spill_reg (spill_register_0_3) 1.05e-02    0.245 7.17e-02    0.255  18.9
      spill_register_flushable_i (spill_register_flushable_0_3) 1.05e-02    0.245 7.17e-02    0.255  18.9
    gen_demux.i_b_spill_reg (spill_register_0_2) 4.05e-04 1.86e-02 5.95e-03 1.90e-02   1.4
      spill_register_flushable_i (spill_register_flushable_0_2) 4.05e-04 1.86e-02 5.94e-03 1.90e-02   1.4
    gen_demux.i_b_fifo (fifo_v3_0_00000008_1) 2.98e-03    0.106 3.36e-02    0.109   8.0
    gen_demux.i_w_spill_reg (spill_register_0_1) 1.08e-02    0.231 6.83e-02    0.242  17.9
      spill_register_flushable_i (spill_register_flushable_0_1) 1.08e-02    0.231 6.83e-02    0.242  17.9
    gen_demux.i_w_fifo (fifo_v3_0_00000008_2) 4.35e-03    0.106 3.38e-02    0.110   8.2
    gen_demux.i_aw_spill_reg (spill_register_0) 1.06e-02    0.244 7.18e-02    0.255  18.9
      spill_register_flushable_i (spill_register_flushable_0) 1.06e-02    0.244 7.18e-02    0.255  18.9
1
 
****************************************
Report : saif
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:14:19 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          448(32.53%)       929(67.47%)        1377
 Ports        0(0.00%)          447(32.49%)       929(67.51%)        1376
 Pins         0(0.00%)          1(100.00%)        0(0.00%)           1
--------------------------------------------------------------------------------
1
