

================================================================
== Vivado HLS Report for 'atax'
================================================================
* Date:           Wed May 26 17:04:21 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        io1_l1n1n1_l3n1n1
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70277|  70277|  70277|  70277|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- lprd_1   |   4352|   4352|        68|          -|          -|    64|    no    |
        | + lprd_2  |     64|     64|         2|          1|          1|    64|    yes   |
        |- lp1      |  32896|  32896|       514|          -|          -|    64|    no    |
        | + lp2     |    512|    512|         8|          -|          -|    64|    no    |
        |- lp3      |  32960|  32960|       515|          -|          -|    64|    no    |
        | + lp4     |    512|    512|         8|          -|          -|    64|    no    |
        |- lpwr_1   |     64|     64|         2|          1|          1|    64|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     257|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |       11|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     365|    -|
|Register         |        -|      -|     298|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       11|      5|     653|     971|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |atax_fadd_32ns_32bkb_U1  |atax_fadd_32ns_32bkb  |        0|      2|  227|  214|
    |atax_fmul_32ns_32cud_U2  |atax_fmul_32ns_32cud  |        0|      3|  128|  135|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  355|  349|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------+---------+---+----+------+-----+------+-------------+
    |buff_A_U      |atax_buff_A  |        8|  0|   0|  4096|   32|     1|       131072|
    |buff_x_U      |atax_buff_x  |        1|  0|   0|    64|   32|     1|         2048|
    |buff_y_out_U  |atax_buff_x  |        1|  0|   0|    64|   32|     1|         2048|
    |tmp1_U        |atax_buff_x  |        1|  0|   0|    64|   32|     1|         2048|
    +--------------+-------------+---------+---+----+------+-----+------+-------------+
    |Total         |             |       11|  0|   0|  4288|  128|     4|       137216|
    +--------------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_334_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_389_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_6_fu_509_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_449_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_363_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_418_p2                      |     +    |      0|  0|  15|           7|           1|
    |j_5_fu_478_p2                      |     +    |      0|  0|  15|           7|           1|
    |tmp_16_fu_373_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_18_fu_433_p2                   |     +    |      0|  0|  21|          14|          14|
    |tmp_19_fu_493_p2                   |     +    |      0|  0|  21|          14|          14|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_472_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond2_fu_443_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond3_fu_412_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond4_fu_383_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond5_fu_357_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond6_fu_328_p2                |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_fu_503_p2                 |   icmp   |      0|  0|  11|           7|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 257|         148|         113|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   15|          3|    1|          3|
    |buff_A_address0          |   21|          4|   12|         48|
    |buff_x_address0          |   15|          3|    6|         18|
    |buff_y_out_address0      |   21|          4|    6|         24|
    |buff_y_out_d0            |   15|          3|   32|         96|
    |grp_fu_300_p0            |   15|          3|   32|         96|
    |grp_fu_308_p1            |   15|          3|   32|         96|
    |i_1_reg_244              |    9|          2|    7|         14|
    |i_2_reg_266              |    9|          2|    7|         14|
    |i_3_reg_289              |    9|          2|    7|         14|
    |i_reg_221                |    9|          2|    7|         14|
    |j_1_reg_255              |    9|          2|    7|         14|
    |j_2_reg_278              |    9|          2|    7|         14|
    |j_reg_233                |    9|          2|    7|         14|
    |tmp1_address0            |   21|          4|    6|         24|
    |tmp1_d0                  |   15|          3|   32|         96|
    |y_out_blk_n              |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  365|         76|  211|        631|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|   0|    1|          0|
    |buff_x_load_reg_600        |  32|   0|   32|          0|
    |buff_y_out_addr_2_reg_637  |   6|   0|    6|          0|
    |exitcond5_reg_545          |   1|   0|    1|          0|
    |exitcond_reg_647           |   1|   0|    1|          0|
    |i_1_reg_244                |   7|   0|    7|          0|
    |i_2_reg_266                |   7|   0|    7|          0|
    |i_3_reg_289                |   7|   0|    7|          0|
    |i_4_reg_523                |   7|   0|    7|          0|
    |i_5_reg_567                |   7|   0|    7|          0|
    |i_7_reg_609                |   7|   0|    7|          0|
    |i_reg_221                  |   7|   0|    7|          0|
    |j_1_reg_255                |   7|   0|    7|          0|
    |j_2_reg_278                |   7|   0|    7|          0|
    |j_4_reg_585                |   7|   0|    7|          0|
    |j_5_reg_627                |   7|   0|    7|          0|
    |j_reg_233                  |   7|   0|    7|          0|
    |reg_312                    |  32|   0|   32|          0|
    |reg_317                    |  32|   0|   32|          0|
    |reg_322                    |  32|   0|   32|          0|
    |tmp1_addr_1_reg_577        |   6|   0|    6|          0|
    |tmp_16_cast_reg_540        |   7|   0|   14|          7|
    |tmp_18_cast_reg_572        |   7|   0|   14|          7|
    |tmp_19_cast_reg_554        |  14|   0|   64|         50|
    |tmp_21_cast_reg_619        |   7|   0|   14|          7|
    |tmp_reg_528                |   7|   0|   64|         57|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 298|   0|  426|        128|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     atax     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     atax     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     atax     | return value |
|A_address0    | out |   12|  ap_memory |       A      |     array    |
|A_ce0         | out |    1|  ap_memory |       A      |     array    |
|A_q0          |  in |   32|  ap_memory |       A      |     array    |
|x_address0    | out |    6|  ap_memory |       x      |     array    |
|x_ce0         | out |    1|  ap_memory |       x      |     array    |
|x_q0          |  in |   32|  ap_memory |       x      |     array    |
|y_out_din     | out |   32|   ap_fifo  |     y_out    |    pointer   |
|y_out_full_n  |  in |    1|   ap_fifo  |     y_out    |    pointer   |
|y_out_write   | out |    1|   ap_fifo  |     y_out    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6)
	7  / (exitcond6)
3 --> 
	4  / true
4 --> 
	6  / (exitcond5)
	5  / (!exitcond5)
5 --> 
	4  / true
6 --> 
	2  / true
7 --> 
	8  / (!exitcond4)
	16  / (exitcond4)
8 --> 
	9  / (!exitcond3)
	7  / (exitcond3)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	17  / (!exitcond2)
	26  / (exitcond2)
17 --> 
	18  / true
18 --> 
	19  / (!exitcond1)
	16  / (exitcond1)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	18  / true
26 --> 
	28  / (exitcond)
	27  / (!exitcond)
27 --> 
	26  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %A) nounwind, !map !7"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %x) nounwind, !map !13"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %y_out) nounwind, !map !18"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @atax_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%buff_A = alloca [4096 x float], align 4" [../src/atax.c:6]   --->   Operation 33 'alloca' 'buff_A' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%buff_x = alloca [64 x float], align 16" [../src/atax.c:7]   --->   Operation 34 'alloca' 'buff_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%buff_y_out = alloca [64 x float], align 16" [../src/atax.c:8]   --->   Operation 35 'alloca' 'buff_y_out' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%tmp1 = alloca [64 x float], align 16" [../src/atax.c:9]   --->   Operation 36 'alloca' 'tmp1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %y_out, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x float]* %A, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %x, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.65ns)   --->   "br label %1" [../src/atax.c:11]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_4, %4 ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.81ns)   --->   "%exitcond6 = icmp eq i7 %i, -64" [../src/atax.c:11]   --->   Operation 42 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.77ns)   --->   "%i_4 = add i7 %i, 1" [../src/atax.c:11]   --->   Operation 44 'add' 'i_4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader8.preheader, label %2" [../src/atax.c:11]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = zext i7 %i to i64" [../src/atax.c:12]   --->   Operation 46 'zext' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [64 x float]* %x, i64 0, i64 %tmp" [../src/atax.c:12]   --->   Operation 47 'getelementptr' 'x_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.67ns)   --->   "%x_load = load float* %x_addr, align 4" [../src/atax.c:12]   --->   Operation 48 'load' 'x_load' <Predicate = (!exitcond6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.65ns)   --->   "br label %.preheader8" [../src/atax.c:20]   --->   Operation 49 'br' <Predicate = (exitcond6)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [../src/atax.c:11]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4) nounwind" [../src/atax.c:11]   --->   Operation 51 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i, i6 0)" [../src/atax.c:11]   --->   Operation 52 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i13 %tmp_10 to i14" [../src/atax.c:12]   --->   Operation 53 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.67ns)   --->   "%x_load = load float* %x_addr, align 4" [../src/atax.c:12]   --->   Operation 54 'load' 'x_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr inbounds [64 x float]* %buff_x, i64 0, i64 %tmp" [../src/atax.c:12]   --->   Operation 55 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.23ns)   --->   "store float %x_load, float* %buff_x_addr, align 4" [../src/atax.c:12]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr inbounds [64 x float]* %buff_y_out, i64 0, i64 %tmp" [../src/atax.c:13]   --->   Operation 57 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buff_y_out_addr, align 4" [../src/atax.c:13]   --->   Operation 58 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr inbounds [64 x float]* %tmp1, i64 0, i64 %tmp" [../src/atax.c:14]   --->   Operation 59 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %tmp1_addr, align 4" [../src/atax.c:14]   --->   Operation 60 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/1] (0.65ns)   --->   "br label %3" [../src/atax.c:15]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %2 ], [ %j_3, %ifBlock ]"   --->   Operation 62 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.81ns)   --->   "%exitcond5 = icmp eq i7 %j, -64" [../src/atax.c:15]   --->   Operation 63 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.77ns)   --->   "%j_3 = add i7 %j, 1" [../src/atax.c:15]   --->   Operation 65 'add' 'j_3' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %4, label %ifBlock" [../src/atax.c:15]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i7 %j to i14" [../src/atax.c:16]   --->   Operation 67 'zext' 'tmp_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.82ns)   --->   "%tmp_16 = add i14 %tmp_16_cast, %tmp_3_cast" [../src/atax.c:16]   --->   Operation 68 'add' 'tmp_16' <Predicate = (!exitcond5)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i14 %tmp_16 to i64" [../src/atax.c:16]   --->   Operation 69 'zext' 'tmp_19_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [4096 x float]* %A, i64 0, i64 %tmp_19_cast" [../src/atax.c:16]   --->   Operation 70 'getelementptr' 'A_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.84ns)   --->   "%A_load = load float* %A_addr, align 4" [../src/atax.c:16]   --->   Operation 71 'load' 'A_load' <Predicate = (!exitcond5)> <Delay = 0.84> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 2.08>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [../src/atax.c:15]   --->   Operation 72 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5) nounwind" [../src/atax.c:15]   --->   Operation 73 'specregionbegin' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/atax.c:16]   --->   Operation 74 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr [4096 x float]* %buff_A, i64 0, i64 %tmp_19_cast" [../src/atax.c:16]   --->   Operation 75 'getelementptr' 'buff_A_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (0.84ns)   --->   "%A_load = load float* %A_addr, align 4" [../src/atax.c:16]   --->   Operation 76 'load' 'A_load' <Predicate = (!exitcond5)> <Delay = 0.84> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 77 [1/1] (1.23ns)   --->   "store float %A_load, float* %buff_A_addr, align 4" [../src/atax.c:16]   --->   Operation 77 'store' <Predicate = (!exitcond5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_13) nounwind" [../src/atax.c:17]   --->   Operation 78 'specregionend' 'empty_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 79 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3) nounwind" [../src/atax.c:18]   --->   Operation 80 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [../src/atax.c:11]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.10>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_5, %8 ], [ 0, %.preheader8.preheader ]"   --->   Operation 82 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.81ns)   --->   "%exitcond4 = icmp eq i7 %i_1, -64" [../src/atax.c:20]   --->   Operation 83 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.77ns)   --->   "%i_5 = add i7 %i_1, 1" [../src/atax.c:20]   --->   Operation 85 'add' 'i_5' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader7.preheader, label %5" [../src/atax.c:20]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind" [../src/atax.c:20]   --->   Operation 87 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind" [../src/atax.c:20]   --->   Operation 88 'specregionbegin' 'tmp_11' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = zext i7 %i_1 to i64" [../src/atax.c:22]   --->   Operation 89 'zext' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_1, i6 0)" [../src/atax.c:20]   --->   Operation 90 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i13 %tmp_15 to i14" [../src/atax.c:22]   --->   Operation 91 'zext' 'tmp_18_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp1_addr_1 = getelementptr inbounds [64 x float]* %tmp1, i64 0, i64 %tmp_1" [../src/atax.c:22]   --->   Operation 92 'getelementptr' 'tmp1_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.65ns)   --->   "br label %6" [../src/atax.c:21]   --->   Operation 93 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_7 : Operation 94 [1/1] (0.65ns)   --->   "br label %.preheader7" [../src/atax.c:26]   --->   Operation 94 'br' <Predicate = (exitcond4)> <Delay = 0.65>

State 8 <SV = 3> <Delay = 2.05>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%j_1 = phi i7 [ 0, %5 ], [ %j_4, %7 ]"   --->   Operation 95 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.81ns)   --->   "%exitcond3 = icmp eq i7 %j_1, -64" [../src/atax.c:21]   --->   Operation 96 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.77ns)   --->   "%j_4 = add i7 %j_1, 1" [../src/atax.c:21]   --->   Operation 98 'add' 'j_4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %8, label %7" [../src/atax.c:21]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_7 = zext i7 %j_1 to i64" [../src/atax.c:22]   --->   Operation 100 'zext' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i7 %j_1 to i14" [../src/atax.c:22]   --->   Operation 101 'zext' 'tmp_7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.82ns)   --->   "%tmp_18 = add i14 %tmp_18_cast, %tmp_7_cast" [../src/atax.c:22]   --->   Operation 102 'add' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i14 %tmp_18 to i64" [../src/atax.c:22]   --->   Operation 103 'zext' 'tmp_22_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr [4096 x float]* %buff_A, i64 0, i64 %tmp_22_cast" [../src/atax.c:22]   --->   Operation 104 'getelementptr' 'buff_A_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (1.23ns)   --->   "%buff_A_load = load float* %buff_A_addr_1, align 4" [../src/atax.c:22]   --->   Operation 105 'load' 'buff_A_load' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr inbounds [64 x float]* %buff_x, i64 0, i64 %tmp_7" [../src/atax.c:22]   --->   Operation 106 'getelementptr' 'buff_x_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (1.23ns)   --->   "%buff_x_load = load float* %buff_x_addr_1, align 4" [../src/atax.c:22]   --->   Operation 107 'load' 'buff_x_load' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_11) nounwind" [../src/atax.c:24]   --->   Operation 108 'specregionend' 'empty_10' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader8" [../src/atax.c:20]   --->   Operation 109 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.23>
ST_9 : Operation 110 [1/2] (1.23ns)   --->   "%buff_A_load = load float* %buff_A_addr_1, align 4" [../src/atax.c:22]   --->   Operation 110 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 111 [1/2] (1.23ns)   --->   "%buff_x_load = load float* %buff_x_addr_1, align 4" [../src/atax.c:22]   --->   Operation 111 'load' 'buff_x_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 5> <Delay = 8.41>
ST_10 : Operation 112 [2/2] (8.41ns)   --->   "%tmp_8 = fmul float %buff_A_load, %buff_x_load" [../src/atax.c:22]   --->   Operation 112 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 8.41>
ST_11 : Operation 113 [2/2] (1.23ns)   --->   "%empty_9 = load float* %tmp1_addr_1, align 4" [../src/atax.c:22]   --->   Operation 113 'load' 'empty_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 114 [1/2] (8.41ns)   --->   "%tmp_8 = fmul float %buff_A_load, %buff_x_load" [../src/atax.c:22]   --->   Operation 114 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.67>
ST_12 : Operation 115 [1/2] (1.23ns)   --->   "%empty_9 = load float* %tmp1_addr_1, align 4" [../src/atax.c:22]   --->   Operation 115 'load' 'empty_9' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 116 [4/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 116 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.43>
ST_13 : Operation 117 [3/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 117 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.43>
ST_14 : Operation 118 [2/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 118 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 7.67>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str7) nounwind" [../src/atax.c:21]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/4] (6.43ns)   --->   "%tmp_9 = fadd float %empty_9, %tmp_8" [../src/atax.c:22]   --->   Operation 120 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (1.23ns)   --->   "store float %tmp_9, float* %tmp1_addr_1, align 4" [../src/atax.c:22]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br label %6" [../src/atax.c:21]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 1.23>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_7, %12 ], [ 0, %.preheader7.preheader ]"   --->   Operation 123 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.81ns)   --->   "%exitcond2 = icmp eq i7 %i_2, -64" [../src/atax.c:26]   --->   Operation 124 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 125 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.77ns)   --->   "%i_7 = add i7 %i_2, 1" [../src/atax.c:26]   --->   Operation 126 'add' 'i_7' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %9" [../src/atax.c:26]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = zext i7 %i_2 to i64" [../src/atax.c:28]   --->   Operation 128 'zext' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%tmp1_addr_2 = getelementptr inbounds [64 x float]* %tmp1, i64 0, i64 %tmp_5" [../src/atax.c:28]   --->   Operation 129 'getelementptr' 'tmp1_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_16 : Operation 130 [2/2] (1.23ns)   --->   "%empty_12 = load float* %tmp1_addr_2, align 4" [../src/atax.c:28]   --->   Operation 130 'load' 'empty_12' <Predicate = (!exitcond2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 131 [1/1] (0.65ns)   --->   "br label %.preheader" [../src/atax.c:32]   --->   Operation 131 'br' <Predicate = (exitcond2)> <Delay = 0.65>

State 17 <SV = 4> <Delay = 1.23>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind" [../src/atax.c:26]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str8) nounwind" [../src/atax.c:26]   --->   Operation 133 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_17 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_2, i6 0)" [../src/atax.c:26]   --->   Operation 134 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i13 %tmp_17 to i14" [../src/atax.c:28]   --->   Operation 135 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/2] (1.23ns)   --->   "%empty_12 = load float* %tmp1_addr_2, align 4" [../src/atax.c:28]   --->   Operation 136 'load' 'empty_12' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 137 [1/1] (0.65ns)   --->   "br label %10" [../src/atax.c:27]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.65>

State 18 <SV = 5> <Delay = 2.05>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%j_2 = phi i7 [ 0, %9 ], [ %j_5, %11 ]"   --->   Operation 138 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.81ns)   --->   "%exitcond1 = icmp eq i7 %j_2, -64" [../src/atax.c:27]   --->   Operation 139 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 140 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.77ns)   --->   "%j_5 = add i7 %j_2, 1" [../src/atax.c:27]   --->   Operation 141 'add' 'j_5' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %12, label %11" [../src/atax.c:27]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %j_2 to i64" [../src/atax.c:28]   --->   Operation 143 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i7 %j_2 to i14" [../src/atax.c:28]   --->   Operation 144 'zext' 'tmp_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.82ns)   --->   "%tmp_19 = add i14 %tmp_21_cast, %tmp_2_cast" [../src/atax.c:28]   --->   Operation 145 'add' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i14 %tmp_19 to i64" [../src/atax.c:28]   --->   Operation 146 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%buff_A_addr_2 = getelementptr [4096 x float]* %buff_A, i64 0, i64 %tmp_23_cast" [../src/atax.c:28]   --->   Operation 147 'getelementptr' 'buff_A_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%buff_y_out_addr_2 = getelementptr inbounds [64 x float]* %buff_y_out, i64 0, i64 %tmp_2" [../src/atax.c:28]   --->   Operation 148 'getelementptr' 'buff_y_out_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 149 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load float* %buff_A_addr_2, align 4" [../src/atax.c:28]   --->   Operation 149 'load' 'buff_A_load_1' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str8, i32 %tmp_12) nounwind" [../src/atax.c:30]   --->   Operation 150 'specregionend' 'empty_14' <Predicate = (exitcond1)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader7" [../src/atax.c:26]   --->   Operation 151 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 1.23>
ST_19 : Operation 152 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load float* %buff_A_addr_2, align 4" [../src/atax.c:28]   --->   Operation 152 'load' 'buff_A_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 7> <Delay = 8.41>
ST_20 : Operation 153 [2/2] (8.41ns)   --->   "%tmp_4 = fmul float %buff_A_load_1, %empty_12" [../src/atax.c:28]   --->   Operation 153 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 8.41>
ST_21 : Operation 154 [2/2] (1.23ns)   --->   "%buff_y_out_load_1 = load float* %buff_y_out_addr_2, align 4" [../src/atax.c:28]   --->   Operation 154 'load' 'buff_y_out_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 155 [1/2] (8.41ns)   --->   "%tmp_4 = fmul float %buff_A_load_1, %empty_12" [../src/atax.c:28]   --->   Operation 155 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.67>
ST_22 : Operation 156 [1/2] (1.23ns)   --->   "%buff_y_out_load_1 = load float* %buff_y_out_addr_2, align 4" [../src/atax.c:28]   --->   Operation 156 'load' 'buff_y_out_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 157 [4/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 157 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 6.43>
ST_23 : Operation 158 [3/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 158 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.43>
ST_24 : Operation 159 [2/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 159 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 7.67>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str9) nounwind" [../src/atax.c:27]   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/4] (6.43ns)   --->   "%tmp_6 = fadd float %buff_y_out_load_1, %tmp_4" [../src/atax.c:28]   --->   Operation 161 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 162 [1/1] (1.23ns)   --->   "store float %tmp_6, float* %buff_y_out_addr_2, align 4" [../src/atax.c:28]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "br label %10" [../src/atax.c:27]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 4> <Delay = 1.23>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%i_3 = phi i7 [ %i_6, %13 ], [ 0, %.preheader.preheader ]"   --->   Operation 164 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.81ns)   --->   "%exitcond = icmp eq i7 %i_3, -64" [../src/atax.c:32]   --->   Operation 165 'icmp' 'exitcond' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.77ns)   --->   "%i_6 = add i7 %i_3, 1" [../src/atax.c:32]   --->   Operation 167 'add' 'i_6' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %13" [../src/atax.c:32]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %i_3 to i64" [../src/atax.c:33]   --->   Operation 169 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%buff_y_out_addr_1 = getelementptr inbounds [64 x float]* %buff_y_out, i64 0, i64 %tmp_s" [../src/atax.c:33]   --->   Operation 170 'getelementptr' 'buff_y_out_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 171 [2/2] (1.23ns)   --->   "%buff_y_out_load = load float* %buff_y_out_addr_1, align 4" [../src/atax.c:33]   --->   Operation 171 'load' 'buff_y_out_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 5> <Delay = 3.07>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [../src/atax.c:32]   --->   Operation 172 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10) nounwind" [../src/atax.c:32]   --->   Operation 173 'specregionbegin' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/atax.c:33]   --->   Operation 174 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 175 [1/2] (1.23ns)   --->   "%buff_y_out_load = load float* %buff_y_out_addr_1, align 4" [../src/atax.c:33]   --->   Operation 175 'load' 'buff_y_out_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 176 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %y_out, float %buff_y_out_load) nounwind" [../src/atax.c:33]   --->   Operation 176 'write' <Predicate = (!exitcond)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_14) nounwind" [../src/atax.c:34]   --->   Operation 177 'specregionend' 'empty_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/atax.c:32]   --->   Operation 178 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 28 <SV = 5> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [../src/atax.c:35]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_29       (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_30       (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_31       (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_32       (spectopmodule    ) [ 00000000000000000000000000000]
buff_A            (alloca           ) [ 00111111111111111111111111000]
buff_x            (alloca           ) [ 00111111111111110000000000000]
buff_y_out        (alloca           ) [ 00111111111111111111111111110]
tmp1              (alloca           ) [ 00111111111111111111111111000]
StgValue_37       (specinterface    ) [ 00000000000000000000000000000]
StgValue_38       (specmemcore      ) [ 00000000000000000000000000000]
StgValue_39       (specmemcore      ) [ 00000000000000000000000000000]
StgValue_40       (br               ) [ 01111110000000000000000000000]
i                 (phi              ) [ 00110000000000000000000000000]
exitcond6         (icmp             ) [ 00111110000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000]
i_4               (add              ) [ 01111110000000000000000000000]
StgValue_45       (br               ) [ 00000000000000000000000000000]
tmp               (zext             ) [ 00010000000000000000000000000]
x_addr            (getelementptr    ) [ 00010000000000000000000000000]
StgValue_49       (br               ) [ 00111111111111110000000000000]
StgValue_50       (specloopname     ) [ 00000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 00001110000000000000000000000]
tmp_10            (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_16_cast       (zext             ) [ 00001100000000000000000000000]
x_load            (load             ) [ 00000000000000000000000000000]
buff_x_addr       (getelementptr    ) [ 00000000000000000000000000000]
StgValue_56       (store            ) [ 00000000000000000000000000000]
buff_y_out_addr   (getelementptr    ) [ 00000000000000000000000000000]
StgValue_58       (store            ) [ 00000000000000000000000000000]
tmp1_addr         (getelementptr    ) [ 00000000000000000000000000000]
StgValue_60       (store            ) [ 00000000000000000000000000000]
StgValue_61       (br               ) [ 00111110000000000000000000000]
j                 (phi              ) [ 00001000000000000000000000000]
exitcond5         (icmp             ) [ 00111110000000000000000000000]
empty_4           (speclooptripcount) [ 00000000000000000000000000000]
j_3               (add              ) [ 00111110000000000000000000000]
StgValue_66       (br               ) [ 00000000000000000000000000000]
tmp_3_cast        (zext             ) [ 00000000000000000000000000000]
tmp_16            (add              ) [ 00000000000000000000000000000]
tmp_19_cast       (zext             ) [ 00001100000000000000000000000]
A_addr            (getelementptr    ) [ 00001100000000000000000000000]
StgValue_72       (specloopname     ) [ 00000000000000000000000000000]
tmp_13            (specregionbegin  ) [ 00000000000000000000000000000]
StgValue_74       (specpipeline     ) [ 00000000000000000000000000000]
buff_A_addr       (getelementptr    ) [ 00000000000000000000000000000]
A_load            (load             ) [ 00000000000000000000000000000]
StgValue_77       (store            ) [ 00000000000000000000000000000]
empty_5           (specregionend    ) [ 00000000000000000000000000000]
StgValue_79       (br               ) [ 00111110000000000000000000000]
empty_6           (specregionend    ) [ 00000000000000000000000000000]
StgValue_81       (br               ) [ 01111110000000000000000000000]
i_1               (phi              ) [ 00000001000000000000000000000]
exitcond4         (icmp             ) [ 00000001111111110000000000000]
empty_7           (speclooptripcount) [ 00000000000000000000000000000]
i_5               (add              ) [ 00100001111111110000000000000]
StgValue_86       (br               ) [ 00000000000000000000000000000]
StgValue_87       (specloopname     ) [ 00000000000000000000000000000]
tmp_11            (specregionbegin  ) [ 00000000111111110000000000000]
tmp_1             (zext             ) [ 00000000000000000000000000000]
tmp_15            (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_18_cast       (zext             ) [ 00000000111111110000000000000]
tmp1_addr_1       (getelementptr    ) [ 00000000111111110000000000000]
StgValue_93       (br               ) [ 00000001111111110000000000000]
StgValue_94       (br               ) [ 00000001111111111111111111000]
j_1               (phi              ) [ 00000000100000000000000000000]
exitcond3         (icmp             ) [ 00000001111111110000000000000]
empty_8           (speclooptripcount) [ 00000000000000000000000000000]
j_4               (add              ) [ 00000001111111110000000000000]
StgValue_99       (br               ) [ 00000000000000000000000000000]
tmp_7             (zext             ) [ 00000000000000000000000000000]
tmp_7_cast        (zext             ) [ 00000000000000000000000000000]
tmp_18            (add              ) [ 00000000000000000000000000000]
tmp_22_cast       (zext             ) [ 00000000000000000000000000000]
buff_A_addr_1     (getelementptr    ) [ 00000000010000000000000000000]
buff_x_addr_1     (getelementptr    ) [ 00000000010000000000000000000]
empty_10          (specregionend    ) [ 00000000000000000000000000000]
StgValue_109      (br               ) [ 00100001111111110000000000000]
buff_A_load       (load             ) [ 00000000001100000000000000000]
buff_x_load       (load             ) [ 00000000001100000000000000000]
tmp_8             (fmul             ) [ 00000000000011110000000000000]
empty_9           (load             ) [ 00000000000001110000000000000]
StgValue_119      (specloopname     ) [ 00000000000000000000000000000]
tmp_9             (fadd             ) [ 00000000000000000000000000000]
StgValue_121      (store            ) [ 00000000000000000000000000000]
StgValue_122      (br               ) [ 00000001111111110000000000000]
i_2               (phi              ) [ 00000000000000001100000000000]
exitcond2         (icmp             ) [ 00000000000000001111111111110]
empty_11          (speclooptripcount) [ 00000000000000000000000000000]
i_7               (add              ) [ 00000001000000001111111111000]
StgValue_127      (br               ) [ 00000000000000000000000000000]
tmp_5             (zext             ) [ 00000000000000000000000000000]
tmp1_addr_2       (getelementptr    ) [ 00000000000000000100000000000]
StgValue_131      (br               ) [ 00000000000000001111111111110]
StgValue_132      (specloopname     ) [ 00000000000000000000000000000]
tmp_12            (specregionbegin  ) [ 00000000000000000011111111000]
tmp_17            (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_21_cast       (zext             ) [ 00000000000000000011111111000]
empty_12          (load             ) [ 00000000000000000011111111000]
StgValue_137      (br               ) [ 00000000000000001111111111000]
j_2               (phi              ) [ 00000000000000000010000000000]
exitcond1         (icmp             ) [ 00000000000000001111111111000]
empty_13          (speclooptripcount) [ 00000000000000000000000000000]
j_5               (add              ) [ 00000000000000001111111111000]
StgValue_142      (br               ) [ 00000000000000000000000000000]
tmp_2             (zext             ) [ 00000000000000000000000000000]
tmp_2_cast        (zext             ) [ 00000000000000000000000000000]
tmp_19            (add              ) [ 00000000000000000000000000000]
tmp_23_cast       (zext             ) [ 00000000000000000000000000000]
buff_A_addr_2     (getelementptr    ) [ 00000000000000000001000000000]
buff_y_out_addr_2 (getelementptr    ) [ 00000000000000000001111111000]
empty_14          (specregionend    ) [ 00000000000000000000000000000]
StgValue_151      (br               ) [ 00000001000000001111111111000]
buff_A_load_1     (load             ) [ 00000000000000000000110000000]
tmp_4             (fmul             ) [ 00000000000000000000001111000]
buff_y_out_load_1 (load             ) [ 00000000000000000000000111000]
StgValue_160      (specloopname     ) [ 00000000000000000000000000000]
tmp_6             (fadd             ) [ 00000000000000000000000000000]
StgValue_162      (store            ) [ 00000000000000000000000000000]
StgValue_163      (br               ) [ 00000000000000001111111111000]
i_3               (phi              ) [ 00000000000000000000000000100]
exitcond          (icmp             ) [ 00000000000000000000000000110]
empty_15          (speclooptripcount) [ 00000000000000000000000000000]
i_6               (add              ) [ 00000000000000001000000000110]
StgValue_168      (br               ) [ 00000000000000000000000000000]
tmp_s             (zext             ) [ 00000000000000000000000000000]
buff_y_out_addr_1 (getelementptr    ) [ 00000000000000000000000000110]
StgValue_172      (specloopname     ) [ 00000000000000000000000000000]
tmp_14            (specregionbegin  ) [ 00000000000000000000000000000]
StgValue_174      (specpipeline     ) [ 00000000000000000000000000000]
buff_y_out_load   (load             ) [ 00000000000000000000000000000]
StgValue_176      (write            ) [ 00000000000000000000000000000]
empty_16          (specregionend    ) [ 00000000000000000000000000000]
StgValue_178      (br               ) [ 00000000000000001000000000110]
StgValue_179      (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="buff_A_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buff_x_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buff_y_out_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y_out/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_176_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_176/27 "/>
</bind>
</comp>

<comp id="95" class="1004" name="x_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buff_x_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="1"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_56/3 buff_x_load/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buff_y_out_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="1"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_58/3 buff_y_out_load_1/21 StgValue_162/25 buff_y_out_load/26 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="1"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_60/3 empty_9/11 StgValue_121/15 empty_12/16 "/>
</bind>
</comp>

<comp id="147" class="1004" name="A_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buff_A_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="14" slack="1"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_77/5 buff_A_load/8 buff_A_load_1/18 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp1_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr_1/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buff_A_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buff_x_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr_1/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp1_addr_2_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr_2/16 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buff_A_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="14" slack="0"/>
<pin id="204" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_2/18 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buff_y_out_addr_2_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr_2/18 "/>
</bind>
</comp>

<comp id="213" class="1004" name="buff_y_out_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr_1/26 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="j_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="1"/>
<pin id="235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="1"/>
<pin id="246" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_1_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="1"/>
<pin id="257" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_1_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_2_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="278" class="1005" name="j_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="1"/>
<pin id="280" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_2_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/18 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_3_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="1"/>
<pin id="291" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_3_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/26 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/12 tmp_6/22 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/10 tmp_4/20 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load buff_A_load_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_4 "/>
</bind>
</comp>

<comp id="322" class="1005" name="reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_9 empty_12 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond6_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_10_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_16_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="j_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_3_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_16_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="1"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_19_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="exitcond4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_15_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_18_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="0"/>
<pin id="410" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="exitcond3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="7" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="j_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_7_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_18_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="1"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_22_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exitcond2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/16 "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_7_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_17_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="13" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="1"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/17 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_21_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/17 "/>
</bind>
</comp>

<comp id="472" class="1004" name="exitcond1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/18 "/>
</bind>
</comp>

<comp id="478" class="1004" name="j_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/18 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_2_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/18 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_19_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="1"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/18 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_23_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/18 "/>
</bind>
</comp>

<comp id="503" class="1004" name="exitcond_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/26 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/26 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_s_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_4_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="535" class="1005" name="x_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="1"/>
<pin id="537" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_16_cast_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="545" class="1005" name="exitcond5_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="549" class="1005" name="j_3_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_19_cast_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="559" class="1005" name="A_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="1"/>
<pin id="561" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="i_5_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_18_cast_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="1"/>
<pin id="574" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp1_addr_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="4"/>
<pin id="579" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_addr_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="j_4_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="590" class="1005" name="buff_A_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="1"/>
<pin id="592" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="buff_x_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="1"/>
<pin id="597" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_addr_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="buff_x_load_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_load "/>
</bind>
</comp>

<comp id="605" class="1005" name="exitcond2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="i_7_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp1_addr_2_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr_2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_21_cast_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="1"/>
<pin id="621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="627" class="1005" name="j_5_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="buff_A_addr_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="1"/>
<pin id="634" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="buff_y_out_addr_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="3"/>
<pin id="639" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="buff_y_out_addr_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="buff_y_out_load_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_load_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="exitcond_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="651" class="1005" name="i_6_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="0"/>
<pin id="653" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="656" class="1005" name="buff_y_out_addr_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="1"/>
<pin id="658" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="70" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="102" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="154" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="127" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="300" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="305"><net_src comp="140" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="307"><net_src comp="127" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="166" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="308" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="325"><net_src comp="140" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="332"><net_src comp="225" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="225" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="225" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="221" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="237" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="237" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="237" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="387"><net_src comp="248" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="248" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="248" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="248" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="259" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="259" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="259" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="432"><net_src comp="259" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="447"><net_src comp="270" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="270" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="36" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="270" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="266" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="48" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="282" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="282" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="282" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="492"><net_src comp="282" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="507"><net_src comp="293" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="30" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="293" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="293" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="526"><net_src comp="334" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="531"><net_src comp="340" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="538"><net_src comp="95" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="543"><net_src comp="353" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="548"><net_src comp="357" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="363" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="557"><net_src comp="378" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="562"><net_src comp="147" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="570"><net_src comp="389" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="575"><net_src comp="408" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="580"><net_src comp="173" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="588"><net_src comp="418" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="593"><net_src comp="179" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="598"><net_src comp="186" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="603"><net_src comp="114" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="608"><net_src comp="443" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="449" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="617"><net_src comp="193" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="622"><net_src comp="468" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="630"><net_src comp="478" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="635"><net_src comp="200" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="640"><net_src comp="206" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="645"><net_src comp="127" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="650"><net_src comp="503" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="509" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="659"><net_src comp="213" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_out | {27 }
 - Input state : 
	Port: atax : A | {4 5 }
	Port: atax : x | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond6 : 1
		i_4 : 1
		StgValue_45 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		tmp_16_cast : 1
		StgValue_56 : 1
		StgValue_58 : 1
		StgValue_60 : 1
	State 4
		exitcond5 : 1
		j_3 : 1
		StgValue_66 : 2
		tmp_3_cast : 1
		tmp_16 : 2
		tmp_19_cast : 3
		A_addr : 4
		A_load : 5
	State 5
		StgValue_77 : 1
		empty_5 : 1
	State 6
	State 7
		exitcond4 : 1
		i_5 : 1
		StgValue_86 : 2
		tmp_1 : 1
		tmp_15 : 1
		tmp_18_cast : 2
		tmp1_addr_1 : 2
	State 8
		exitcond3 : 1
		j_4 : 1
		StgValue_99 : 2
		tmp_7 : 1
		tmp_7_cast : 1
		tmp_18 : 2
		tmp_22_cast : 3
		buff_A_addr_1 : 4
		buff_A_load : 5
		buff_x_addr_1 : 2
		buff_x_load : 3
	State 9
	State 10
	State 11
	State 12
		tmp_9 : 1
	State 13
	State 14
	State 15
		StgValue_121 : 1
	State 16
		exitcond2 : 1
		i_7 : 1
		StgValue_127 : 2
		tmp_5 : 1
		tmp1_addr_2 : 2
		empty_12 : 3
	State 17
		tmp_21_cast : 1
	State 18
		exitcond1 : 1
		j_5 : 1
		StgValue_142 : 2
		tmp_2 : 1
		tmp_2_cast : 1
		tmp_19 : 2
		tmp_23_cast : 3
		buff_A_addr_2 : 4
		buff_y_out_addr_2 : 2
		buff_A_load_1 : 5
	State 19
	State 20
	State 21
	State 22
		tmp_6 : 1
	State 23
	State 24
	State 25
		StgValue_162 : 1
	State 26
		exitcond : 1
		i_6 : 1
		StgValue_168 : 2
		tmp_s : 1
		buff_y_out_addr_1 : 2
		buff_y_out_load : 3
	State 27
		StgValue_176 : 1
		empty_16 : 1
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_300        |    2    |   227   |   214   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_308        |    3    |   128   |   135   |
|----------|--------------------------|---------|---------|---------|
|          |        i_4_fu_334        |    0    |    0    |    15   |
|          |        j_3_fu_363        |    0    |    0    |    15   |
|          |       tmp_16_fu_373      |    0    |    0    |    20   |
|          |        i_5_fu_389        |    0    |    0    |    15   |
|    add   |        j_4_fu_418        |    0    |    0    |    15   |
|          |       tmp_18_fu_433      |    0    |    0    |    20   |
|          |        i_7_fu_449        |    0    |    0    |    15   |
|          |        j_5_fu_478        |    0    |    0    |    15   |
|          |       tmp_19_fu_493      |    0    |    0    |    20   |
|          |        i_6_fu_509        |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     exitcond6_fu_328     |    0    |    0    |    11   |
|          |     exitcond5_fu_357     |    0    |    0    |    11   |
|          |     exitcond4_fu_383     |    0    |    0    |    11   |
|   icmp   |     exitcond3_fu_412     |    0    |    0    |    11   |
|          |     exitcond2_fu_443     |    0    |    0    |    11   |
|          |     exitcond1_fu_472     |    0    |    0    |    11   |
|          |      exitcond_fu_503     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|   write  | StgValue_176_write_fu_88 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_340        |    0    |    0    |    0    |
|          |    tmp_16_cast_fu_353    |    0    |    0    |    0    |
|          |     tmp_3_cast_fu_369    |    0    |    0    |    0    |
|          |    tmp_19_cast_fu_378    |    0    |    0    |    0    |
|          |       tmp_1_fu_395       |    0    |    0    |    0    |
|          |    tmp_18_cast_fu_408    |    0    |    0    |    0    |
|          |       tmp_7_fu_424       |    0    |    0    |    0    |
|   zext   |     tmp_7_cast_fu_429    |    0    |    0    |    0    |
|          |    tmp_22_cast_fu_438    |    0    |    0    |    0    |
|          |       tmp_5_fu_455       |    0    |    0    |    0    |
|          |    tmp_21_cast_fu_468    |    0    |    0    |    0    |
|          |       tmp_2_fu_484       |    0    |    0    |    0    |
|          |     tmp_2_cast_fu_489    |    0    |    0    |    0    |
|          |    tmp_23_cast_fu_498    |    0    |    0    |    0    |
|          |       tmp_s_fu_515       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_10_fu_345      |    0    |    0    |    0    |
|bitconcatenate|       tmp_15_fu_400      |    0    |    0    |    0    |
|          |       tmp_17_fu_460      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   355   |   591   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  buff_A  |    8   |    0   |    0   |
|  buff_x  |    1   |    0   |    0   |
|buff_y_out|    1   |    0   |    0   |
|   tmp1   |    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   11   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_addr_reg_559     |   12   |
|  buff_A_addr_1_reg_590  |   12   |
|  buff_A_addr_2_reg_632  |   12   |
|  buff_x_addr_1_reg_595  |    6   |
|   buff_x_load_reg_600   |   32   |
|buff_y_out_addr_1_reg_656|    6   |
|buff_y_out_addr_2_reg_637|    6   |
|buff_y_out_load_1_reg_642|   32   |
|    exitcond2_reg_605    |    1   |
|    exitcond5_reg_545    |    1   |
|     exitcond_reg_647    |    1   |
|       i_1_reg_244       |    7   |
|       i_2_reg_266       |    7   |
|       i_3_reg_289       |    7   |
|       i_4_reg_523       |    7   |
|       i_5_reg_567       |    7   |
|       i_6_reg_651       |    7   |
|       i_7_reg_609       |    7   |
|        i_reg_221        |    7   |
|       j_1_reg_255       |    7   |
|       j_2_reg_278       |    7   |
|       j_3_reg_549       |    7   |
|       j_4_reg_585       |    7   |
|       j_5_reg_627       |    7   |
|        j_reg_233        |    7   |
|         reg_312         |   32   |
|         reg_317         |   32   |
|         reg_322         |   32   |
|   tmp1_addr_1_reg_577   |    6   |
|   tmp1_addr_2_reg_614   |    6   |
|   tmp_16_cast_reg_540   |   14   |
|   tmp_18_cast_reg_572   |   14   |
|   tmp_19_cast_reg_554   |   64   |
|   tmp_21_cast_reg_619   |   14   |
|       tmp_reg_528       |   64   |
|      x_addr_reg_535     |    6   |
+-------------------------+--------+
|          Total          |   503  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_127 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_127 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_140 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_166 |  p0  |   5  |  12  |   60   ||    27   |
|     i_reg_221     |  p0  |   2  |   7  |   14   ||    9    |
|    i_2_reg_266    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_300    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_308    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   510  ||  8.0595 ||   168   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   355  |   591  |
|   Memory  |   11   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   168  |
|  Register |    -   |    -   |    -   |   503  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |    5   |    8   |   858  |   759  |
+-----------+--------+--------+--------+--------+--------+
