{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573321661942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573321661942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:47:41 2019 " "Processing started: Sat Nov 09 17:47:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573321661942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573321661942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573321661942 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573321662180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321662522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3_8-behavioral " "Found design unit 1: Decoder_3_8-behavioral" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321662525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8_8-behavioral " "Found design unit 1: MUX_8_8-behavioral" {  } { { "MUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/MUX_8_8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662527 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8_8 " "Found entity 1: MUX_8_8" {  } { { "MUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/MUX_8_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321662527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_8_8-behavioral " "Found design unit 1: DEMUX_8_8-behavioral" {  } { { "DEMUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DEMUX_8_8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662530 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_8_8 " "Found entity 1: DEMUX_8_8" {  } { { "DEMUX_8_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DEMUX_8_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321662530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Found design unit 1: DFF_8-Behavioral" {  } { { "DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DFF_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662532 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Found entity 1: DFF_8" {  } { { "DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DFF_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321662532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfiletoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfiletoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileTopLevel-behavioral " "Found design unit 1: RegisterFileTopLevel-behavioral" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662534 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTopLevel " "Found entity 1: RegisterFileTopLevel" {  } { { "RegisterFileTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573321662534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573321662534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFileTopLevel " "Elaborating entity \"RegisterFileTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573321662565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_8 DFF_8:\\RegistersGeneration:0:REGn " "Elaborating entity \"DFF_8\" for hierarchy \"DFF_8:\\RegistersGeneration:0:REGn\"" {  } { { "RegisterFileTopLevel.vhd" "\\RegistersGeneration:0:REGn" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321662589 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_8.vhd(18) " "VHDL Process Statement warning at DFF_8.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/DFF_8.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573321662590 "|RegisterFileTopLevel|DFF_8:\RegistersGeneration:0:REGn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8_8 MUX_8_8:OutputMux1 " "Elaborating entity \"MUX_8_8\" for hierarchy \"MUX_8_8:OutputMux1\"" {  } { { "RegisterFileTopLevel.vhd" "OutputMux1" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321662593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:Decoder " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:Decoder\"" {  } { { "RegisterFileTopLevel.vhd" "Decoder" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321662595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_8_8 DEMUX_8_8:InputDemux " "Elaborating entity \"DEMUX_8_8\" for hierarchy \"DEMUX_8_8:InputDemux\"" {  } { { "RegisterFileTopLevel.vhd" "InputDemux" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/RegisterFileTopLevel.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573321662597 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux0 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux0" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux1 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux1" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux2 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux2" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux3 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux3" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux4 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux4" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux5 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux5" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux6 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux6" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder_3_8:Decoder\|Mux7 " "Found clock multiplexer Decoder_3_8:Decoder\|Mux7" {  } { { "Decoder_3_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/RegisterFile/Decoder_3_8.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573321662768 "|RegisterFileTopLevel|Decoder_3_8:Decoder|Mux7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573321662768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573321663151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RegisterFile " "Ignored assignments for entity \"RegisterFile\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321663339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321663339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity RegisterFile -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity RegisterFile -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573321663339 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1573321663339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573321663519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573321663519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573321663590 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573321663590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573321663590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573321663590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573321663621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 17:47:43 2019 " "Processing ended: Sat Nov 09 17:47:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573321663621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573321663621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573321663621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573321663621 ""}
