
TFLITEm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016184  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000c7f0  08016318  08016318  00026318  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022b08  08022b08  000401fc  2**0
                  CONTENTS
  4 .ARM          00000008  08022b08  08022b08  00032b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022b10  08022b10  000401fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022b10  08022b10  00032b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022b14  08022b14  00032b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08022b18  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004fc  200001fc  08022d14  000401fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200006f8  08022d14  000406f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   001ac795  00000000  00000000  0004022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000e67c  00000000  00000000  001ec9c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00006548  00000000  00000000  001fb040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000062f0  00000000  00000000  00201588  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00030d94  00000000  00000000  00207878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003a2ec  00000000  00000000  0023860c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00192bea  00000000  00000000  002728f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  004054e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0001dcc4  00000000  00000000  00405560  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080162fc 	.word	0x080162fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080162fc 	.word	0x080162fc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_ldivmod>:
 8000c68:	b97b      	cbnz	r3, 8000c8a <__aeabi_ldivmod+0x22>
 8000c6a:	b972      	cbnz	r2, 8000c8a <__aeabi_ldivmod+0x22>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bfbe      	ittt	lt
 8000c70:	2000      	movlt	r0, #0
 8000c72:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c76:	e006      	blt.n	8000c86 <__aeabi_ldivmod+0x1e>
 8000c78:	bf08      	it	eq
 8000c7a:	2800      	cmpeq	r0, #0
 8000c7c:	bf1c      	itt	ne
 8000c7e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c82:	f04f 30ff 	movne.w	r0, #4294967295
 8000c86:	f000 b9f7 	b.w	8001078 <__aeabi_idiv0>
 8000c8a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c8e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c92:	2900      	cmp	r1, #0
 8000c94:	db09      	blt.n	8000caa <__aeabi_ldivmod+0x42>
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	db1a      	blt.n	8000cd0 <__aeabi_ldivmod+0x68>
 8000c9a:	f000 f887 	bl	8000dac <__udivmoddi4>
 8000c9e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca6:	b004      	add	sp, #16
 8000ca8:	4770      	bx	lr
 8000caa:	4240      	negs	r0, r0
 8000cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db1b      	blt.n	8000cec <__aeabi_ldivmod+0x84>
 8000cb4:	f000 f87a 	bl	8000dac <__udivmoddi4>
 8000cb8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc0:	b004      	add	sp, #16
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	4252      	negs	r2, r2
 8000cca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cce:	4770      	bx	lr
 8000cd0:	4252      	negs	r2, r2
 8000cd2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd6:	f000 f869 	bl	8000dac <__udivmoddi4>
 8000cda:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce2:	b004      	add	sp, #16
 8000ce4:	4240      	negs	r0, r0
 8000ce6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cea:	4770      	bx	lr
 8000cec:	4252      	negs	r2, r2
 8000cee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf2:	f000 f85b 	bl	8000dac <__udivmoddi4>
 8000cf6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cfe:	b004      	add	sp, #16
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_uldivmod>:
 8000d08:	b953      	cbnz	r3, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0a:	b94a      	cbnz	r2, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	bf08      	it	eq
 8000d10:	2800      	cmpeq	r0, #0
 8000d12:	bf1c      	itt	ne
 8000d14:	f04f 31ff 	movne.w	r1, #4294967295
 8000d18:	f04f 30ff 	movne.w	r0, #4294967295
 8000d1c:	f000 b9ac 	b.w	8001078 <__aeabi_idiv0>
 8000d20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d28:	f000 f840 	bl	8000dac <__udivmoddi4>
 8000d2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d34:	b004      	add	sp, #16
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_d2lz>:
 8000d38:	b538      	push	{r3, r4, r5, lr}
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	4604      	mov	r4, r0
 8000d40:	460d      	mov	r5, r1
 8000d42:	f7ff fedb 	bl	8000afc <__aeabi_dcmplt>
 8000d46:	b928      	cbnz	r0, 8000d54 <__aeabi_d2lz+0x1c>
 8000d48:	4620      	mov	r0, r4
 8000d4a:	4629      	mov	r1, r5
 8000d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d50:	f000 b80a 	b.w	8000d68 <__aeabi_d2ulz>
 8000d54:	4620      	mov	r0, r4
 8000d56:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d5a:	f000 f805 	bl	8000d68 <__aeabi_d2ulz>
 8000d5e:	4240      	negs	r0, r0
 8000d60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d64:	bd38      	pop	{r3, r4, r5, pc}
 8000d66:	bf00      	nop

08000d68 <__aeabi_d2ulz>:
 8000d68:	b5d0      	push	{r4, r6, r7, lr}
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	4b0d      	ldr	r3, [pc, #52]	; (8000da4 <__aeabi_d2ulz+0x3c>)
 8000d6e:	4606      	mov	r6, r0
 8000d70:	460f      	mov	r7, r1
 8000d72:	f7ff fc51 	bl	8000618 <__aeabi_dmul>
 8000d76:	f000 f981 	bl	800107c <__aeabi_d2uiz>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	f7ff fbd2 	bl	8000524 <__aeabi_ui2d>
 8000d80:	2200      	movs	r2, #0
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <__aeabi_d2ulz+0x40>)
 8000d84:	f7ff fc48 	bl	8000618 <__aeabi_dmul>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	4639      	mov	r1, r7
 8000d90:	f7ff fa8a 	bl	80002a8 <__aeabi_dsub>
 8000d94:	f000 f972 	bl	800107c <__aeabi_d2uiz>
 8000d98:	2200      	movs	r2, #0
 8000d9a:	4623      	mov	r3, r4
 8000d9c:	4310      	orrs	r0, r2
 8000d9e:	4619      	mov	r1, r3
 8000da0:	bdd0      	pop	{r4, r6, r7, pc}
 8000da2:	bf00      	nop
 8000da4:	3df00000 	.word	0x3df00000
 8000da8:	41f00000 	.word	0x41f00000

08000dac <__udivmoddi4>:
 8000dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000db0:	9e08      	ldr	r6, [sp, #32]
 8000db2:	4604      	mov	r4, r0
 8000db4:	4688      	mov	r8, r1
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d14b      	bne.n	8000e52 <__udivmoddi4+0xa6>
 8000dba:	428a      	cmp	r2, r1
 8000dbc:	4615      	mov	r5, r2
 8000dbe:	d967      	bls.n	8000e90 <__udivmoddi4+0xe4>
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	b14a      	cbz	r2, 8000dda <__udivmoddi4+0x2e>
 8000dc6:	f1c2 0720 	rsb	r7, r2, #32
 8000dca:	fa01 f302 	lsl.w	r3, r1, r2
 8000dce:	fa20 f707 	lsr.w	r7, r0, r7
 8000dd2:	4095      	lsls	r5, r2
 8000dd4:	ea47 0803 	orr.w	r8, r7, r3
 8000dd8:	4094      	lsls	r4, r2
 8000dda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dde:	0c23      	lsrs	r3, r4, #16
 8000de0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000de4:	fa1f fc85 	uxth.w	ip, r5
 8000de8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000dec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df0:	fb07 f10c 	mul.w	r1, r7, ip
 8000df4:	4299      	cmp	r1, r3
 8000df6:	d909      	bls.n	8000e0c <__udivmoddi4+0x60>
 8000df8:	18eb      	adds	r3, r5, r3
 8000dfa:	f107 30ff 	add.w	r0, r7, #4294967295
 8000dfe:	f080 811b 	bcs.w	8001038 <__udivmoddi4+0x28c>
 8000e02:	4299      	cmp	r1, r3
 8000e04:	f240 8118 	bls.w	8001038 <__udivmoddi4+0x28c>
 8000e08:	3f02      	subs	r7, #2
 8000e0a:	442b      	add	r3, r5
 8000e0c:	1a5b      	subs	r3, r3, r1
 8000e0e:	b2a4      	uxth	r4, r4
 8000e10:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e14:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e1c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e20:	45a4      	cmp	ip, r4
 8000e22:	d909      	bls.n	8000e38 <__udivmoddi4+0x8c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	f080 8107 	bcs.w	800103c <__udivmoddi4+0x290>
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	f240 8104 	bls.w	800103c <__udivmoddi4+0x290>
 8000e34:	3802      	subs	r0, #2
 8000e36:	442c      	add	r4, r5
 8000e38:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000e3c:	eba4 040c 	sub.w	r4, r4, ip
 8000e40:	2700      	movs	r7, #0
 8000e42:	b11e      	cbz	r6, 8000e4c <__udivmoddi4+0xa0>
 8000e44:	40d4      	lsrs	r4, r2
 8000e46:	2300      	movs	r3, #0
 8000e48:	e9c6 4300 	strd	r4, r3, [r6]
 8000e4c:	4639      	mov	r1, r7
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d909      	bls.n	8000e6a <__udivmoddi4+0xbe>
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	f000 80eb 	beq.w	8001032 <__udivmoddi4+0x286>
 8000e5c:	2700      	movs	r7, #0
 8000e5e:	e9c6 0100 	strd	r0, r1, [r6]
 8000e62:	4638      	mov	r0, r7
 8000e64:	4639      	mov	r1, r7
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	fab3 f783 	clz	r7, r3
 8000e6e:	2f00      	cmp	r7, #0
 8000e70:	d147      	bne.n	8000f02 <__udivmoddi4+0x156>
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d302      	bcc.n	8000e7c <__udivmoddi4+0xd0>
 8000e76:	4282      	cmp	r2, r0
 8000e78:	f200 80fa 	bhi.w	8001070 <__udivmoddi4+0x2c4>
 8000e7c:	1a84      	subs	r4, r0, r2
 8000e7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e82:	2001      	movs	r0, #1
 8000e84:	4698      	mov	r8, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d0e0      	beq.n	8000e4c <__udivmoddi4+0xa0>
 8000e8a:	e9c6 4800 	strd	r4, r8, [r6]
 8000e8e:	e7dd      	b.n	8000e4c <__udivmoddi4+0xa0>
 8000e90:	b902      	cbnz	r2, 8000e94 <__udivmoddi4+0xe8>
 8000e92:	deff      	udf	#255	; 0xff
 8000e94:	fab2 f282 	clz	r2, r2
 8000e98:	2a00      	cmp	r2, #0
 8000e9a:	f040 808f 	bne.w	8000fbc <__udivmoddi4+0x210>
 8000e9e:	1b49      	subs	r1, r1, r5
 8000ea0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ea4:	fa1f f885 	uxth.w	r8, r5
 8000ea8:	2701      	movs	r7, #1
 8000eaa:	fbb1 fcfe 	udiv	ip, r1, lr
 8000eae:	0c23      	lsrs	r3, r4, #16
 8000eb0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000eb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb8:	fb08 f10c 	mul.w	r1, r8, ip
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x124>
 8000ec0:	18eb      	adds	r3, r5, r3
 8000ec2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x122>
 8000ec8:	4299      	cmp	r1, r3
 8000eca:	f200 80cd 	bhi.w	8001068 <__udivmoddi4+0x2bc>
 8000ece:	4684      	mov	ip, r0
 8000ed0:	1a59      	subs	r1, r3, r1
 8000ed2:	b2a3      	uxth	r3, r4
 8000ed4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000edc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ee0:	fb08 f800 	mul.w	r8, r8, r0
 8000ee4:	45a0      	cmp	r8, r4
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x14c>
 8000ee8:	192c      	adds	r4, r5, r4
 8000eea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eee:	d202      	bcs.n	8000ef6 <__udivmoddi4+0x14a>
 8000ef0:	45a0      	cmp	r8, r4
 8000ef2:	f200 80b6 	bhi.w	8001062 <__udivmoddi4+0x2b6>
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	eba4 0408 	sub.w	r4, r4, r8
 8000efc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f00:	e79f      	b.n	8000e42 <__udivmoddi4+0x96>
 8000f02:	f1c7 0c20 	rsb	ip, r7, #32
 8000f06:	40bb      	lsls	r3, r7
 8000f08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000f0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000f10:	fa01 f407 	lsl.w	r4, r1, r7
 8000f14:	fa20 f50c 	lsr.w	r5, r0, ip
 8000f18:	fa21 f30c 	lsr.w	r3, r1, ip
 8000f1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000f20:	4325      	orrs	r5, r4
 8000f22:	fbb3 f9f8 	udiv	r9, r3, r8
 8000f26:	0c2c      	lsrs	r4, r5, #16
 8000f28:	fb08 3319 	mls	r3, r8, r9, r3
 8000f2c:	fa1f fa8e 	uxth.w	sl, lr
 8000f30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000f34:	fb09 f40a 	mul.w	r4, r9, sl
 8000f38:	429c      	cmp	r4, r3
 8000f3a:	fa02 f207 	lsl.w	r2, r2, r7
 8000f3e:	fa00 f107 	lsl.w	r1, r0, r7
 8000f42:	d90b      	bls.n	8000f5c <__udivmoddi4+0x1b0>
 8000f44:	eb1e 0303 	adds.w	r3, lr, r3
 8000f48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f4c:	f080 8087 	bcs.w	800105e <__udivmoddi4+0x2b2>
 8000f50:	429c      	cmp	r4, r3
 8000f52:	f240 8084 	bls.w	800105e <__udivmoddi4+0x2b2>
 8000f56:	f1a9 0902 	sub.w	r9, r9, #2
 8000f5a:	4473      	add	r3, lr
 8000f5c:	1b1b      	subs	r3, r3, r4
 8000f5e:	b2ad      	uxth	r5, r5
 8000f60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f64:	fb08 3310 	mls	r3, r8, r0, r3
 8000f68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000f6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000f70:	45a2      	cmp	sl, r4
 8000f72:	d908      	bls.n	8000f86 <__udivmoddi4+0x1da>
 8000f74:	eb1e 0404 	adds.w	r4, lr, r4
 8000f78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f7c:	d26b      	bcs.n	8001056 <__udivmoddi4+0x2aa>
 8000f7e:	45a2      	cmp	sl, r4
 8000f80:	d969      	bls.n	8001056 <__udivmoddi4+0x2aa>
 8000f82:	3802      	subs	r0, #2
 8000f84:	4474      	add	r4, lr
 8000f86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8e:	eba4 040a 	sub.w	r4, r4, sl
 8000f92:	454c      	cmp	r4, r9
 8000f94:	46c2      	mov	sl, r8
 8000f96:	464b      	mov	r3, r9
 8000f98:	d354      	bcc.n	8001044 <__udivmoddi4+0x298>
 8000f9a:	d051      	beq.n	8001040 <__udivmoddi4+0x294>
 8000f9c:	2e00      	cmp	r6, #0
 8000f9e:	d069      	beq.n	8001074 <__udivmoddi4+0x2c8>
 8000fa0:	ebb1 050a 	subs.w	r5, r1, sl
 8000fa4:	eb64 0403 	sbc.w	r4, r4, r3
 8000fa8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000fac:	40fd      	lsrs	r5, r7
 8000fae:	40fc      	lsrs	r4, r7
 8000fb0:	ea4c 0505 	orr.w	r5, ip, r5
 8000fb4:	e9c6 5400 	strd	r5, r4, [r6]
 8000fb8:	2700      	movs	r7, #0
 8000fba:	e747      	b.n	8000e4c <__udivmoddi4+0xa0>
 8000fbc:	f1c2 0320 	rsb	r3, r2, #32
 8000fc0:	fa20 f703 	lsr.w	r7, r0, r3
 8000fc4:	4095      	lsls	r5, r2
 8000fc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000fca:	fa21 f303 	lsr.w	r3, r1, r3
 8000fce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fd2:	4338      	orrs	r0, r7
 8000fd4:	0c01      	lsrs	r1, r0, #16
 8000fd6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000fda:	fa1f f885 	uxth.w	r8, r5
 8000fde:	fb0e 3317 	mls	r3, lr, r7, r3
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb07 f308 	mul.w	r3, r7, r8
 8000fea:	428b      	cmp	r3, r1
 8000fec:	fa04 f402 	lsl.w	r4, r4, r2
 8000ff0:	d907      	bls.n	8001002 <__udivmoddi4+0x256>
 8000ff2:	1869      	adds	r1, r5, r1
 8000ff4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ff8:	d22f      	bcs.n	800105a <__udivmoddi4+0x2ae>
 8000ffa:	428b      	cmp	r3, r1
 8000ffc:	d92d      	bls.n	800105a <__udivmoddi4+0x2ae>
 8000ffe:	3f02      	subs	r7, #2
 8001000:	4429      	add	r1, r5
 8001002:	1acb      	subs	r3, r1, r3
 8001004:	b281      	uxth	r1, r0
 8001006:	fbb3 f0fe 	udiv	r0, r3, lr
 800100a:	fb0e 3310 	mls	r3, lr, r0, r3
 800100e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001012:	fb00 f308 	mul.w	r3, r0, r8
 8001016:	428b      	cmp	r3, r1
 8001018:	d907      	bls.n	800102a <__udivmoddi4+0x27e>
 800101a:	1869      	adds	r1, r5, r1
 800101c:	f100 3cff 	add.w	ip, r0, #4294967295
 8001020:	d217      	bcs.n	8001052 <__udivmoddi4+0x2a6>
 8001022:	428b      	cmp	r3, r1
 8001024:	d915      	bls.n	8001052 <__udivmoddi4+0x2a6>
 8001026:	3802      	subs	r0, #2
 8001028:	4429      	add	r1, r5
 800102a:	1ac9      	subs	r1, r1, r3
 800102c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001030:	e73b      	b.n	8000eaa <__udivmoddi4+0xfe>
 8001032:	4637      	mov	r7, r6
 8001034:	4630      	mov	r0, r6
 8001036:	e709      	b.n	8000e4c <__udivmoddi4+0xa0>
 8001038:	4607      	mov	r7, r0
 800103a:	e6e7      	b.n	8000e0c <__udivmoddi4+0x60>
 800103c:	4618      	mov	r0, r3
 800103e:	e6fb      	b.n	8000e38 <__udivmoddi4+0x8c>
 8001040:	4541      	cmp	r1, r8
 8001042:	d2ab      	bcs.n	8000f9c <__udivmoddi4+0x1f0>
 8001044:	ebb8 0a02 	subs.w	sl, r8, r2
 8001048:	eb69 020e 	sbc.w	r2, r9, lr
 800104c:	3801      	subs	r0, #1
 800104e:	4613      	mov	r3, r2
 8001050:	e7a4      	b.n	8000f9c <__udivmoddi4+0x1f0>
 8001052:	4660      	mov	r0, ip
 8001054:	e7e9      	b.n	800102a <__udivmoddi4+0x27e>
 8001056:	4618      	mov	r0, r3
 8001058:	e795      	b.n	8000f86 <__udivmoddi4+0x1da>
 800105a:	4667      	mov	r7, ip
 800105c:	e7d1      	b.n	8001002 <__udivmoddi4+0x256>
 800105e:	4681      	mov	r9, r0
 8001060:	e77c      	b.n	8000f5c <__udivmoddi4+0x1b0>
 8001062:	3802      	subs	r0, #2
 8001064:	442c      	add	r4, r5
 8001066:	e747      	b.n	8000ef8 <__udivmoddi4+0x14c>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	442b      	add	r3, r5
 800106e:	e72f      	b.n	8000ed0 <__udivmoddi4+0x124>
 8001070:	4638      	mov	r0, r7
 8001072:	e708      	b.n	8000e86 <__udivmoddi4+0xda>
 8001074:	4637      	mov	r7, r6
 8001076:	e6e9      	b.n	8000e4c <__udivmoddi4+0xa0>

08001078 <__aeabi_idiv0>:
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop

0800107c <__aeabi_d2uiz>:
 800107c:	004a      	lsls	r2, r1, #1
 800107e:	d211      	bcs.n	80010a4 <__aeabi_d2uiz+0x28>
 8001080:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8001084:	d211      	bcs.n	80010aa <__aeabi_d2uiz+0x2e>
 8001086:	d50d      	bpl.n	80010a4 <__aeabi_d2uiz+0x28>
 8001088:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800108c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001090:	d40e      	bmi.n	80010b0 <__aeabi_d2uiz+0x34>
 8001092:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001096:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800109a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800109e:	fa23 f002 	lsr.w	r0, r3, r2
 80010a2:	4770      	bx	lr
 80010a4:	f04f 0000 	mov.w	r0, #0
 80010a8:	4770      	bx	lr
 80010aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80010ae:	d102      	bne.n	80010b6 <__aeabi_d2uiz+0x3a>
 80010b0:	f04f 30ff 	mov.w	r0, #4294967295
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <_Z20LatestAudioTimestampv>:
  *audio_samples_size = kMaxAudioSampleSize;
  *audio_samples = g_dummy_audio_data;
  return kTfLiteOk;
}

int32_t LatestAudioTimestamp() {
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  g_latest_audio_timestamp += 100;
 80010c0:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <_Z20LatestAudioTimestampv+0x1c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3364      	adds	r3, #100	; 0x64
 80010c6:	4a04      	ldr	r2, [pc, #16]	; (80010d8 <_Z20LatestAudioTimestampv+0x1c>)
 80010c8:	6013      	str	r3, [r2, #0]
  return g_latest_audio_timestamp;
 80010ca:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <_Z20LatestAudioTimestampv+0x1c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	20000218 	.word	0x20000218

080010dc <TfLiteIntArrayGetSizeInBytes>:
#ifndef TF_LITE_STATIC_MEMORY
#include <stdlib.h>
#include <string.h>
#endif  // TF_LITE_STATIC_MEMORY

int TfLiteIntArrayGetSizeInBytes(int size) {
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  static TfLiteIntArray dummy;
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3301      	adds	r3, #1
 80010e8:	009b      	lsls	r3, r3, #2
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <TfLiteTypeGetName>:
  }
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
  switch (type) {
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b0d      	cmp	r3, #13
 8001106:	d83b      	bhi.n	8001180 <TfLiteTypeGetName+0x88>
 8001108:	a201      	add	r2, pc, #4	; (adr r2, 8001110 <TfLiteTypeGetName+0x18>)
 800110a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800110e:	bf00      	nop
 8001110:	08001149 	.word	0x08001149
 8001114:	0800114d 	.word	0x0800114d
 8001118:	08001155 	.word	0x08001155
 800111c:	08001159 	.word	0x08001159
 8001120:	08001161 	.word	0x08001161
 8001124:	08001175 	.word	0x08001175
 8001128:	08001169 	.word	0x08001169
 800112c:	08001151 	.word	0x08001151
 8001130:	0800116d 	.word	0x0800116d
 8001134:	0800115d 	.word	0x0800115d
 8001138:	08001179 	.word	0x08001179
 800113c:	0800117d 	.word	0x0800117d
 8001140:	08001171 	.word	0x08001171
 8001144:	08001165 	.word	0x08001165
    case kTfLiteNoType:
      return "NOTYPE";
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <TfLiteTypeGetName+0x98>)
 800114a:	e01a      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteFloat32:
      return "FLOAT32";
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <TfLiteTypeGetName+0x9c>)
 800114e:	e018      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteInt16:
      return "INT16";
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <TfLiteTypeGetName+0xa0>)
 8001152:	e016      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteInt32:
      return "INT32";
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <TfLiteTypeGetName+0xa4>)
 8001156:	e014      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteUInt8:
      return "UINT8";
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <TfLiteTypeGetName+0xa8>)
 800115a:	e012      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteInt8:
      return "INT8";
 800115c:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <TfLiteTypeGetName+0xac>)
 800115e:	e010      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteInt64:
      return "INT64";
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <TfLiteTypeGetName+0xb0>)
 8001162:	e00e      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteUInt64:
      return "UINT64";
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <TfLiteTypeGetName+0xb4>)
 8001166:	e00c      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteBool:
      return "BOOL";
 8001168:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <TfLiteTypeGetName+0xb8>)
 800116a:	e00a      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteComplex64:
      return "COMPLEX64";
 800116c:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <TfLiteTypeGetName+0xbc>)
 800116e:	e008      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteComplex128:
      return "COMPLEX128";
 8001170:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <TfLiteTypeGetName+0xc0>)
 8001172:	e006      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteString:
      return "STRING";
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <TfLiteTypeGetName+0xc4>)
 8001176:	e004      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteFloat16:
      return "FLOAT16";
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <TfLiteTypeGetName+0xc8>)
 800117a:	e002      	b.n	8001182 <TfLiteTypeGetName+0x8a>
    case kTfLiteFloat64:
      return "FLOAT64";
 800117c:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <TfLiteTypeGetName+0xcc>)
 800117e:	e000      	b.n	8001182 <TfLiteTypeGetName+0x8a>
  }
  return "Unknown type";
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <TfLiteTypeGetName+0xd0>)
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	08016318 	.word	0x08016318
 8001194:	08016320 	.word	0x08016320
 8001198:	08016328 	.word	0x08016328
 800119c:	08016330 	.word	0x08016330
 80011a0:	08016338 	.word	0x08016338
 80011a4:	08016340 	.word	0x08016340
 80011a8:	08016348 	.word	0x08016348
 80011ac:	08016350 	.word	0x08016350
 80011b0:	08016358 	.word	0x08016358
 80011b4:	08016360 	.word	0x08016360
 80011b8:	0801636c 	.word	0x0801636c
 80011bc:	08016378 	.word	0x08016378
 80011c0:	08016380 	.word	0x08016380
 80011c4:	08016388 	.word	0x08016388
 80011c8:	08016390 	.word	0x08016390

080011cc <DebugLog>:

#ifndef TF_LITE_STRIP_ERROR_STRINGS
#include <cstdio>
#endif

extern "C" void DebugLog(const char* s) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  // Reusing TF_LITE_STRIP_ERROR_STRINGS to disable DebugLog completely to get
  // maximum reduction in binary size. This is because we have DebugLog calls
  // via TF_LITE_CHECK that are not stubbed out by TF_LITE_REPORT_ERROR.
  fprintf(stderr, "%s", s);
 80011d4:	4b05      	ldr	r3, [pc, #20]	; (80011ec <DebugLog+0x20>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	4619      	mov	r1, r3
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f012 fc87 	bl	8013af0 <fputs>
#endif
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000002c 	.word	0x2000002c

080011f0 <_ZNSt14numeric_limitsIaE3minEv>:
    struct numeric_limits<signed char>
    {
      static _GLIBCXX_USE_CONSTEXPR bool is_specialized = true;

      static _GLIBCXX_CONSTEXPR signed char
      min() _GLIBCXX_USE_NOEXCEPT { return -__SCHAR_MAX__ - 1; }
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <_ZNSt14numeric_limitsIaE3maxEv>:

      static _GLIBCXX_CONSTEXPR signed char
      max() _GLIBCXX_USE_NOEXCEPT { return __SCHAR_MAX__; }
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0
 8001206:	237f      	movs	r3, #127	; 0x7f
 8001208:	4618      	mov	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <_ZNSt14numeric_limitsIlE3minEv>:
    struct numeric_limits<long>
    {
      static _GLIBCXX_USE_CONSTEXPR bool is_specialized = true;

      static _GLIBCXX_CONSTEXPR long
      min() _GLIBCXX_USE_NOEXCEPT { return -__LONG_MAX__ - 1; }
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
 8001216:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800121a:	4618      	mov	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <_ZNSt14numeric_limitsIlE3maxEv>:

      static _GLIBCXX_CONSTEXPR long
      max() _GLIBCXX_USE_NOEXCEPT { return __LONG_MAX__; }
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
 8001228:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <_ZNSt14numeric_limitsIfE3maxEv>:

      static _GLIBCXX_CONSTEXPR float
      min() _GLIBCXX_USE_NOEXCEPT { return __FLT_MIN__; }

      static _GLIBCXX_CONSTEXPR float
      max() _GLIBCXX_USE_NOEXCEPT { return __FLT_MAX__; }
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
 800123c:	4b04      	ldr	r3, [pc, #16]	; (8001250 <_ZNSt14numeric_limitsIfE3maxEv+0x18>)
 800123e:	ee07 3a90 	vmov	s15, r3
 8001242:	eeb0 0a67 	vmov.f32	s0, s15
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	7f7fffff 	.word	0x7f7fffff

08001254 <_ZNSt14numeric_limitsIfE6lowestEv>:

#if __cplusplus >= 201103L
      static constexpr float
      lowest() noexcept { return -__FLT_MAX__; }
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
 8001258:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 800125c:	ee07 3a90 	vmov	s15, r3
 8001260:	eeb0 0a67 	vmov.f32	s0, s15
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <_ZSt3maxIlERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	429a      	cmp	r2, r3
 8001280:	da01      	bge.n	8001286 <_ZSt3maxIlERKT_S2_S2_+0x1a>
	return __b;
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	e000      	b.n	8001288 <_ZSt3maxIlERKT_S2_S2_+0x1c>
      return __a;
 8001286:	687b      	ldr	r3, [r7, #4]
    }
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>:

// This function implements the same computation as the ARMv7 NEON VQRDMULH
// instruction.
template <>
inline std::int32_t SaturatingRoundingDoublingHighMul(std::int32_t a,
                                                      std::int32_t b) {
 8001294:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001298:	b08c      	sub	sp, #48	; 0x30
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
 800129e:	6039      	str	r1, [r7, #0]
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d107      	bne.n	80012b8 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x24>
 80012a8:	f7ff ffb3 	bl	8001212 <_ZNSt14numeric_limitsIlE3minEv>
 80012ac:	4602      	mov	r2, r0
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d101      	bne.n	80012b8 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x24>
 80012b4:	2301      	movs	r3, #1
 80012b6:	e000      	b.n	80012ba <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x26>
 80012b8:	2300      	movs	r3, #0
 80012ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  std::int64_t a_64(a);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80012c4:	e9c7 3408 	strd	r3, r4, [r7, #32]
  std::int64_t b_64(b);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80012ce:	e9c7 3406 	strd	r3, r4, [r7, #24]
  std::int64_t ab_64 = a_64 * b_64;
 80012d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	fb02 f203 	mul.w	r2, r2, r3
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	6a39      	ldr	r1, [r7, #32]
 80012de:	fb01 f303 	mul.w	r3, r1, r3
 80012e2:	441a      	add	r2, r3
 80012e4:	6a39      	ldr	r1, [r7, #32]
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	fba1 3403 	umull	r3, r4, r1, r3
 80012ec:	4422      	add	r2, r4
 80012ee:	4614      	mov	r4, r2
 80012f0:	e9c7 3404 	strd	r3, r4, [r7, #16]
 80012f4:	e9c7 3404 	strd	r3, r4, [r7, #16]
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 80012f8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	f174 0300 	sbcs.w	r3, r4, #0
 8001302:	db02      	blt.n	800130a <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x76>
 8001304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001308:	e000      	b.n	800130c <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0x78>
 800130a:	4b19      	ldr	r3, [pc, #100]	; (8001370 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xdc>)
 800130c:	60fb      	str	r3, [r7, #12]
  std::int32_t ab_x2_high32 =
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4619      	mov	r1, r3
 8001312:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001316:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800131a:	eb13 0b01 	adds.w	fp, r3, r1
 800131e:	eb44 0c02 	adc.w	ip, r4, r2
 8001322:	465b      	mov	r3, fp
 8001324:	4664      	mov	r4, ip
 8001326:	2b00      	cmp	r3, #0
 8001328:	f174 0200 	sbcs.w	r2, r4, #0
 800132c:	da06      	bge.n	800133c <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xa8>
 800132e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	185b      	adds	r3, r3, r1
 8001338:	eb44 0402 	adc.w	r4, r4, r2
 800133c:	f04f 0100 	mov.w	r1, #0
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	0fd9      	lsrs	r1, r3, #31
 8001346:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
 800134a:	17e2      	asrs	r2, r4, #31
 800134c:	460b      	mov	r3, r1
 800134e:	4614      	mov	r4, r2
  std::int32_t ab_x2_high32 =
 8001350:	60bb      	str	r3, [r7, #8]
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8001352:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xce>
 800135a:	f7ff ff63 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800135e:	4603      	mov	r3, r0
 8001360:	e000      	b.n	8001364 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_+0xd0>
 8001362:	68bb      	ldr	r3, [r7, #8]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3730      	adds	r7, #48	; 0x30
 8001368:	46bd      	mov	sp, r7
 800136a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800136e:	bf00      	nop
 8001370:	c0000001 	.word	0xc0000001

08001374 <_ZN6tflite12RuntimeShapeD1Ev>:
    return this->size_ == comp.size_ &&
           std::memcmp(DimsData(), comp.DimsData(), size_ * sizeof(int32_t)) ==
               0;
  }

  ~RuntimeShape() {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    if (size_ > kMaxSmallSize) {
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b05      	cmp	r3, #5
 8001382:	dd08      	ble.n	8001396 <_ZN6tflite12RuntimeShapeD1Ev+0x22>
#ifdef TF_LITE_STATIC_MEMORY
      TFLITE_CHECK(false && "No shape resizing supported on this platform");
#else  // TF_LITE_STATIC_MEMORY
      delete[] dims_pointer_;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d004      	beq.n	8001396 <_ZN6tflite12RuntimeShapeD1Ev+0x22>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	4618      	mov	r0, r3
 8001392:	f012 f857 	bl	8013444 <_ZdaPv>
#endif  // TF_LITE_STATIC_MEMORY
    }
  }
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>:

  inline int32_t DimensionsCount() const { return size_; }
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <_ZNK6tflite12RuntimeShape4DimsEi>:
  inline int32_t Dims(int i) const {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
    TFLITE_DCHECK_GE(i, 0);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	da01      	bge.n	80013cc <_ZNK6tflite12RuntimeShape4DimsEi+0x14>
 80013c8:	f012 fb06 	bl	80139d8 <abort>
    TFLITE_DCHECK_LT(i, size_);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	dc01      	bgt.n	80013da <_ZNK6tflite12RuntimeShape4DimsEi+0x22>
 80013d6:	f012 faff 	bl	80139d8 <abort>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b05      	cmp	r3, #5
 80013e0:	dd06      	ble.n	80013f0 <_ZNK6tflite12RuntimeShape4DimsEi+0x38>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	e004      	b.n	80013fa <_ZNK6tflite12RuntimeShape4DimsEi+0x42>
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	685b      	ldr	r3, [r3, #4]
  }
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <_ZNK6tflite12RuntimeShape8DimsDataEv>:
  }

  inline int32_t* DimsData() {
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
  }
  inline const int32_t* DimsData() const {
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2b05      	cmp	r3, #5
 8001410:	dd02      	ble.n	8001418 <_ZNK6tflite12RuntimeShape8DimsDataEv+0x16>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	e001      	b.n	800141c <_ZNK6tflite12RuntimeShape8DimsDataEv+0x1a>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3304      	adds	r3, #4
  }
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <_ZNK6tflite12RuntimeShape14DimsDataUpTo5DEv>:
  // The caller must ensure that the shape is no bigger than 5-D.
  inline const int32_t* DimsDataUpTo5D() const { return dims_; }
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3304      	adds	r3, #4
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <_ZNK6tflite12RuntimeShape8FlatSizeEv>:
    BuildFrom<const std::initializer_list<int>>(init_list);
  }

  // Returns the total count of elements, that is the size when flattened into a
  // vector.
  inline int FlatSize() const {
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    int buffer_size = 1;
 8001448:	2301      	movs	r3, #1
 800144a:	617b      	str	r3, [r7, #20]
    const int* dims_data = reinterpret_cast<const int*>(DimsData());
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f7ff ffd8 	bl	8001402 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 8001452:	60f8      	str	r0, [r7, #12]
    for (int i = 0; i < size_; i++) {
 8001454:	2300      	movs	r3, #0
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	429a      	cmp	r2, r3
 8001460:	da0c      	bge.n	800147c <_ZNK6tflite12RuntimeShape8FlatSizeEv+0x3c>
      buffer_size *= dims_data[i];
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	4413      	add	r3, r2
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	fb02 f303 	mul.w	r3, r2, r3
 8001472:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size_; i++) {
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	3301      	adds	r3, #1
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	e7ed      	b.n	8001458 <_ZNK6tflite12RuntimeShape8FlatSizeEv+0x18>
    }
    return buffer_size;
 800147c:	697b      	ldr	r3, [r7, #20]
  }
 800147e:	4618      	mov	r0, r3
 8001480:	3718      	adds	r7, #24
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>:
    }
  }
  return offset;
}

inline int Offset(const RuntimeShape& shape, int i0, int i1, int i2, int i3) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8001494:	68f8      	ldr	r0, [r7, #12]
 8001496:	f7ff ff83 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800149a:	4603      	mov	r3, r0
 800149c:	2b04      	cmp	r3, #4
 800149e:	d001      	beq.n	80014a4 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x1e>
 80014a0:	f012 fa9a 	bl	80139d8 <abort>
  const int* dims_data = reinterpret_cast<const int*>(shape.DimsDataUpTo5D());
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f7ff ffbf 	bl	8001428 <_ZNK6tflite12RuntimeShape14DimsDataUpTo5DEv>
 80014aa:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db04      	blt.n	80014bc <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x36>
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	db01      	blt.n	80014c0 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x3a>
 80014bc:	f012 fa8c 	bl	80139d8 <abort>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	db05      	blt.n	80014d2 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x4c>
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	3304      	adds	r3, #4
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	db01      	blt.n	80014d6 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x50>
 80014d2:	f012 fa81 	bl	80139d8 <abort>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	db05      	blt.n	80014e8 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x62>
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	3308      	adds	r3, #8
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	683a      	ldr	r2, [r7, #0]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	db01      	blt.n	80014ec <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x66>
 80014e8:	f012 fa76 	bl	80139d8 <abort>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 80014ec:	6a3b      	ldr	r3, [r7, #32]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	db05      	blt.n	80014fe <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x78>
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	330c      	adds	r3, #12
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	6a3a      	ldr	r2, [r7, #32]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	db01      	blt.n	8001502 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii+0x7c>
 80014fe:	f012 fa6b 	bl	80139d8 <abort>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	3304      	adds	r3, #4
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	fb02 f203 	mul.w	r2, r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	3208      	adds	r2, #8
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	fb02 f203 	mul.w	r2, r2, r3
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	4413      	add	r3, r2
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	320c      	adds	r2, #12
 8001524:	6812      	ldr	r2, [r2, #0]
 8001526:	fb02 f203 	mul.w	r2, r2, r3
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	4413      	add	r3, r2
}
 800152e:	4618      	mov	r0, r3
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>:
  return MatchingArraySize(array1, index1, args...);
}

// Get common shape dim, DCHECKing that they all agree.
inline int MatchingDim(const RuntimeShape& shape1, int index1,
                       const RuntimeShape& shape2, int index2) {
 8001536:	b590      	push	{r4, r7, lr}
 8001538:	b087      	sub	sp, #28
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	60b9      	str	r1, [r7, #8]
 8001540:	607a      	str	r2, [r7, #4]
 8001542:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f7ff ff36 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 800154c:	4604      	mov	r4, r0
 800154e:	6839      	ldr	r1, [r7, #0]
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ff31 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001556:	4603      	mov	r3, r0
 8001558:	429c      	cmp	r4, r3
 800155a:	d001      	beq.n	8001560 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i+0x2a>
 800155c:	f012 fa3c 	bl	80139d8 <abort>
  return std::min(shape1.Dims(index1), shape2.Dims(index2));
 8001560:	68b9      	ldr	r1, [r7, #8]
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f7ff ff28 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001568:	4603      	mov	r3, r0
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	6839      	ldr	r1, [r7, #0]
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff ff22 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001574:	4603      	mov	r3, r0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	f107 0214 	add.w	r2, r7, #20
 800157c:	f107 0310 	add.w	r3, r7, #16
 8001580:	4611      	mov	r1, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f001 f96c 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 8001588:	4603      	mov	r3, r0
 800158a:	681b      	ldr	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	371c      	adds	r7, #28
 8001590:	46bd      	mov	sp, r7
 8001592:	bd90      	pop	{r4, r7, pc}

08001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>:
                                           quantized_multiplier);
}

inline int32_t MultiplyByQuantizedMultiplier(int32_t x,
                                             int32_t quantized_multiplier,
                                             int shift) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80015a6:	617b      	str	r3, [r7, #20]
  int right_shift = shift > 0 ? 0 : -shift;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	dc02      	bgt.n	80015b4 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x20>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	425b      	negs	r3, r3
 80015b2:	e000      	b.n	80015b6 <_ZN6tflite29MultiplyByQuantizedMultiplierElli+0x22>
 80015b4:	2300      	movs	r3, #0
 80015b6:	613b      	str	r3, [r7, #16]
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 80015b8:	68fa      	ldr	r2, [r7, #12]
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	68b9      	ldr	r1, [r7, #8]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fe66 	bl	8001294 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 80015c8:	4603      	mov	r3, r0
                                 x * (1 << left_shift), quantized_multiplier),
                             right_shift);
 80015ca:	6939      	ldr	r1, [r7, #16]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f001 f995 	bl	80028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 80015d2:	4603      	mov	r3, r0
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const DepthwiseParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b0ab      	sub	sp, #172	; 0xac
 80015e0:	af02      	add	r7, sp, #8
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
 80015e8:	603b      	str	r3, [r7, #0]
  // Get parameters.
  // TODO(b/141565753): Re-introduce ScopedProfilingLabel on Micro.
  const int stride_width = params.stride_width;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80015f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  const int stride_height = params.stride_height;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80015fa:	67fb      	str	r3, [r7, #124]	; 0x7c
  const int dilation_width_factor = params.dilation_width_factor;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001602:	67bb      	str	r3, [r7, #120]	; 0x78
  const int dilation_height_factor = params.dilation_height_factor;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800160a:	677b      	str	r3, [r7, #116]	; 0x74
  const int pad_width = params.padding_values.width;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001612:	673b      	str	r3, [r7, #112]	; 0x70
  const int pad_height = params.padding_values.height;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800161a:	66fb      	str	r3, [r7, #108]	; 0x6c
  const int depth_multiplier = params.depth_multiplier;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001622:	66bb      	str	r3, [r7, #104]	; 0x68
  const int32_t input_offset = params.input_offset;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	667b      	str	r3, [r7, #100]	; 0x64
  const int32_t output_offset = params.output_offset;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	663b      	str	r3, [r7, #96]	; 0x60
  const int32_t output_activation_min = params.quantized_activation_min;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001634:	61fb      	str	r3, [r7, #28]
  const int32_t output_activation_max = params.quantized_activation_max;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163a:	61bb      	str	r3, [r7, #24]

  // Check dimensions of the tensors.
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800163c:	6838      	ldr	r0, [r7, #0]
 800163e:	f7ff feaf 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8001642:	4603      	mov	r3, r0
 8001644:	2b04      	cmp	r3, #4
 8001646:	d001      	beq.n	800164c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x70>
 8001648:	f012 f9c6 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 800164c:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001650:	f7ff fea6 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8001654:	4603      	mov	r3, r0
 8001656:	2b04      	cmp	r3, #4
 8001658:	d001      	beq.n	800165e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x82>
 800165a:	f012 f9bd 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800165e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001662:	f7ff fe9d 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8001666:	4603      	mov	r3, r0
 8001668:	2b04      	cmp	r3, #4
 800166a:	d001      	beq.n	8001670 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x94>
 800166c:	f012 f9b4 	bl	80139d8 <abort>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8001670:	69fa      	ldr	r2, [r7, #28]
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	429a      	cmp	r2, r3
 8001676:	dd01      	ble.n	800167c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa0>
 8001678:	f012 f9ae 	bl	80139d8 <abort>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 800167c:	2300      	movs	r3, #0
 800167e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001682:	2100      	movs	r1, #0
 8001684:	6838      	ldr	r0, [r7, #0]
 8001686:	f7ff ff56 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800168a:	65f8      	str	r0, [r7, #92]	; 0x5c
  const int output_depth = MatchingDim(filter_shape, 3, output_shape, 3);
 800168c:	2303      	movs	r3, #3
 800168e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001692:	2103      	movs	r1, #3
 8001694:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001698:	f7ff ff4d 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800169c:	4603      	mov	r3, r0
 800169e:	617b      	str	r3, [r7, #20]
  const int input_height = input_shape.Dims(1);
 80016a0:	2101      	movs	r1, #1
 80016a2:	6838      	ldr	r0, [r7, #0]
 80016a4:	f7ff fe88 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016a8:	65b8      	str	r0, [r7, #88]	; 0x58
  const int input_width = input_shape.Dims(2);
 80016aa:	2102      	movs	r1, #2
 80016ac:	6838      	ldr	r0, [r7, #0]
 80016ae:	f7ff fe83 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016b2:	6578      	str	r0, [r7, #84]	; 0x54
  const int input_depth = input_shape.Dims(3);
 80016b4:	2103      	movs	r1, #3
 80016b6:	6838      	ldr	r0, [r7, #0]
 80016b8:	f7ff fe7e 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016bc:	6538      	str	r0, [r7, #80]	; 0x50
  const int filter_height = filter_shape.Dims(1);
 80016be:	2101      	movs	r1, #1
 80016c0:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80016c4:	f7ff fe78 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016c8:	64f8      	str	r0, [r7, #76]	; 0x4c
  const int filter_width = filter_shape.Dims(2);
 80016ca:	2102      	movs	r1, #2
 80016cc:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80016d0:	f7ff fe72 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016d4:	64b8      	str	r0, [r7, #72]	; 0x48
  const int output_height = output_shape.Dims(1);
 80016d6:	2101      	movs	r1, #1
 80016d8:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80016dc:	f7ff fe6c 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016e0:	6478      	str	r0, [r7, #68]	; 0x44
  const int output_width = output_shape.Dims(2);
 80016e2:	2102      	movs	r1, #2
 80016e4:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80016e8:	f7ff fe66 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 80016ec:	6438      	str	r0, [r7, #64]	; 0x40
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
 80016ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016f0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80016f2:	fb02 f203 	mul.w	r2, r2, r3
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d001      	beq.n	8001700 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x124>
 80016fc:	f012 f96c 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8001700:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001704:	f7ff fe9c 	bl	8001440 <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8001708:	4602      	mov	r2, r0
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	429a      	cmp	r2, r3
 800170e:	d001      	beq.n	8001714 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x138>
 8001710:	f012 f962 	bl	80139d8 <abort>

  for (int batch = 0; batch < batches; ++batch) {
 8001714:	2300      	movs	r3, #0
 8001716:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800171a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800171e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001720:	429a      	cmp	r2, r3
 8001722:	f280 811a 	bge.w	800195a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x37e>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8001726:	2300      	movs	r3, #0
 8001728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800172c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001732:	429a      	cmp	r2, r3
 8001734:	f280 810b 	bge.w	800194e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x372>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8001738:	2300      	movs	r3, #0
 800173a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800173e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001744:	429a      	cmp	r2, r3
 8001746:	f280 80fc 	bge.w	8001942 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x366>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800174a:	2300      	movs	r3, #0
 800174c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001750:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001754:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001756:	429a      	cmp	r2, r3
 8001758:	f280 80ed 	bge.w	8001936 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x35a>
          for (int m = 0; m < depth_multiplier; ++m) {
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001762:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001766:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001768:	429a      	cmp	r2, r3
 800176a:	f280 80de 	bge.w	800192a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x34e>
            const int output_channel = m + in_channel * depth_multiplier;
 800176e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001772:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001774:	fb02 f303 	mul.w	r3, r2, r3
 8001778:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800177c:	4413      	add	r3, r2
 800177e:	63fb      	str	r3, [r7, #60]	; 0x3c
            const int in_x_origin = (out_x * stride_width) - pad_width;
 8001780:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001784:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001788:	fb02 f203 	mul.w	r2, r2, r3
 800178c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	63bb      	str	r3, [r7, #56]	; 0x38
            const int in_y_origin = (out_y * stride_height) - pad_height;
 8001792:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001796:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001798:	fb02 f203 	mul.w	r2, r2, r3
 800179c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	637b      	str	r3, [r7, #52]	; 0x34
            int32_t acc = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 80017a6:	2300      	movs	r3, #0
 80017a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80017b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b2:	429a      	cmp	r2, r3
 80017b4:	da68      	bge.n	8001888 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2ac>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 80017b6:	2300      	movs	r3, #0
 80017b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80017bc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80017c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017c2:	429a      	cmp	r2, r3
 80017c4:	da5a      	bge.n	800187c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2a0>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
 80017c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80017cc:	fb02 f303 	mul.w	r3, r2, r3
 80017d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017d2:	4413      	add	r3, r2
 80017d4:	633b      	str	r3, [r7, #48]	; 0x30
                const int in_y =
                    in_y_origin + dilation_height_factor * filter_y;
 80017d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017d8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80017dc:	fb02 f303 	mul.w	r3, r2, r3
                const int in_y =
 80017e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017e2:	4413      	add	r3, r2
 80017e4:	62fb      	str	r3, [r7, #44]	; 0x2c
                // Zero padding by omitting the areas outside the image.
                const bool is_point_inside_image =
                    (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 80017e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	db0c      	blt.n	8001806 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22a>
 80017ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017f0:	429a      	cmp	r2, r3
 80017f2:	da08      	bge.n	8001806 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22a>
 80017f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	db05      	blt.n	8001806 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22a>
 80017fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017fe:	429a      	cmp	r2, r3
 8001800:	da01      	bge.n	8001806 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22a>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x22c>
 8001806:	2300      	movs	r3, #0
                const bool is_point_inside_image =
 8001808:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                    (in_y < input_height);
                if (is_point_inside_image) {
 800180c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001810:	2b00      	cmp	r3, #0
 8001812:	d02d      	beq.n	8001870 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x294>
                  int32_t input_val = input_data[Offset(
 8001814:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800181c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800181e:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8001822:	6838      	ldr	r0, [r7, #0]
 8001824:	f7ff fe2f 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
                      input_shape, batch, in_y, in_x, in_channel)];
 800182c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001830:	4413      	add	r3, r2
 8001832:	f993 3000 	ldrsb.w	r3, [r3]
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
                  int32_t filter_val = filter_data[Offset(
 8001838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001840:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001844:	2100      	movs	r1, #0
 8001846:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 800184a:	f7ff fe1c 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 800184e:	4603      	mov	r3, r0
 8001850:	461a      	mov	r2, r3
                      filter_shape, 0, filter_y, filter_x, output_channel)];
 8001852:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001856:	4413      	add	r3, r2
 8001858:	f993 3000 	ldrsb.w	r3, [r3]
 800185c:	623b      	str	r3, [r7, #32]
                  // long as the filter size (filter_y * filter_x * in_channel)
                  // does not exceed 2^16, which is the case in all the models
                  // we have seen so far.
                  // TODO(b/174275578): Add a check to make sure the
                  // accumulator depth is smaller than 2^16.
                  acc += filter_val * (input_val + input_offset);
 800185e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001860:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001862:	4413      	add	r3, r2
 8001864:	6a3a      	ldr	r2, [r7, #32]
 8001866:	fb02 f203 	mul.w	r2, r2, r3
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	4413      	add	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8001870:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001874:	3301      	adds	r3, #1
 8001876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800187a:	e79f      	b.n	80017bc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1e0>
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800187c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001880:	3301      	adds	r3, #1
 8001882:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001886:	e791      	b.n	80017ac <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x1d0>
                }
              }
            }
            if (bias_data) {
 8001888:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d008      	beq.n	80018a2 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c6>
              acc += bias_data[output_channel];
 8001890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001898:	4413      	add	r3, r2
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	4413      	add	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
            }
            acc = MultiplyByQuantizedMultiplier(
 80018a2:	6938      	ldr	r0, [r7, #16]
                acc, output_multiplier[output_channel],
 80018a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	4413      	add	r3, r2
            acc = MultiplyByQuantizedMultiplier(
 80018ac:	6819      	ldr	r1, [r3, #0]
                output_shift[output_channel]);
 80018ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	4413      	add	r3, r2
            acc = MultiplyByQuantizedMultiplier(
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	f7ff fe6b 	bl	8001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 80018be:	4603      	mov	r3, r0
 80018c0:	613b      	str	r3, [r7, #16]
            acc += output_offset;
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018c6:	4413      	add	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
            acc = std::max(acc, output_activation_min);
 80018ca:	f107 021c 	add.w	r2, r7, #28
 80018ce:	f107 0310 	add.w	r3, r7, #16
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fcc9 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 80018da:	4603      	mov	r3, r0
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	613b      	str	r3, [r7, #16]
            acc = std::min(acc, output_activation_max);
 80018e0:	f107 0218 	add.w	r2, r7, #24
 80018e4:	f107 0310 	add.w	r3, r7, #16
 80018e8:	4611      	mov	r1, r2
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 ffb8 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 80018f0:	4603      	mov	r3, r0
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	613b      	str	r3, [r7, #16]
            output_data[Offset(output_shape, batch, out_y, out_x,
                               output_channel)] = static_cast<int8_t>(acc);
 80018f6:	693c      	ldr	r4, [r7, #16]
            output_data[Offset(output_shape, batch, out_y, out_x,
 80018f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001900:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001904:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8001908:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800190c:	f7ff fdbb 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8001910:	4603      	mov	r3, r0
 8001912:	461a      	mov	r2, r3
                               output_channel)] = static_cast<int8_t>(acc);
 8001914:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001918:	4413      	add	r3, r2
 800191a:	b262      	sxtb	r2, r4
 800191c:	701a      	strb	r2, [r3, #0]
          for (int m = 0; m < depth_multiplier; ++m) {
 800191e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001922:	3301      	adds	r3, #1
 8001924:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001928:	e71b      	b.n	8001762 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x186>
        for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800192a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800192e:	3301      	adds	r3, #1
 8001930:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001934:	e70c      	b.n	8001750 <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x174>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8001936:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800193a:	3301      	adds	r3, #1
 800193c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001940:	e6fd      	b.n	800173e <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x162>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8001942:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001946:	3301      	adds	r3, #1
 8001948:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800194c:	e6ee      	b.n	800172c <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x150>
  for (int batch = 0; batch < batches; ++batch) {
 800194e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001952:	3301      	adds	r3, #1
 8001954:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001958:	e6df      	b.n	800171a <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
          }
        }
      }
    }
  }
}
 800195a:	bf00      	nop
 800195c:	37a4      	adds	r7, #164	; 0xa4
 800195e:	46bd      	mov	sp, r7
 8001960:	bd90      	pop	{r4, r7, pc}

08001962 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>:
inline void DepthwiseConv(
    const DepthwiseParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& filter_shape,
    const float* filter_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
 8001962:	b590      	push	{r4, r7, lr}
 8001964:	ed2d 8b02 	vpush	{d8}
 8001968:	b0a9      	sub	sp, #164	; 0xa4
 800196a:	af02      	add	r7, sp, #8
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
 8001972:	603b      	str	r3, [r7, #0]
  const int stride_width = params.stride_width;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800197a:	673b      	str	r3, [r7, #112]	; 0x70
  const int stride_height = params.stride_height;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001982:	66fb      	str	r3, [r7, #108]	; 0x6c
  const int dilation_width_factor = params.dilation_width_factor;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800198a:	66bb      	str	r3, [r7, #104]	; 0x68
  const int dilation_height_factor = params.dilation_height_factor;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001992:	667b      	str	r3, [r7, #100]	; 0x64
  const int pad_width = params.padding_values.width;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800199a:	663b      	str	r3, [r7, #96]	; 0x60
  const int pad_height = params.padding_values.height;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  const int depth_multiplier = params.depth_multiplier;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80019aa:	65bb      	str	r3, [r7, #88]	; 0x58
  const float output_activation_min = params.float_activation_min;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b0:	657b      	str	r3, [r7, #84]	; 0x54
  const float output_activation_max = params.float_activation_max;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b6:	653b      	str	r3, [r7, #80]	; 0x50
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 80019b8:	68b8      	ldr	r0, [r7, #8]
 80019ba:	f7ff fcf1 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d001      	beq.n	80019c8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x66>
 80019c4:	f012 f808 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f7ff fce9 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d001      	beq.n	80019d8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x76>
 80019d4:	f012 f800 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 80019d8:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80019dc:	f7ff fce0 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d001      	beq.n	80019ea <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x88>
 80019e6:	f011 fff7 	bl	80139d8 <abort>

  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 80019ea:	2300      	movs	r3, #0
 80019ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80019f0:	2100      	movs	r1, #0
 80019f2:	68b8      	ldr	r0, [r7, #8]
 80019f4:	f7ff fd9f 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 80019f8:	64f8      	str	r0, [r7, #76]	; 0x4c
  const int output_depth = MatchingDim(filter_shape, 3, output_shape, 3);
 80019fa:	2303      	movs	r3, #3
 80019fc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001a00:	2103      	movs	r1, #3
 8001a02:	6838      	ldr	r0, [r7, #0]
 8001a04:	f7ff fd97 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	613b      	str	r3, [r7, #16]
  const int input_height = input_shape.Dims(1);
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	68b8      	ldr	r0, [r7, #8]
 8001a10:	f7ff fcd2 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a14:	64b8      	str	r0, [r7, #72]	; 0x48
  const int input_width = input_shape.Dims(2);
 8001a16:	2102      	movs	r1, #2
 8001a18:	68b8      	ldr	r0, [r7, #8]
 8001a1a:	f7ff fccd 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a1e:	6478      	str	r0, [r7, #68]	; 0x44
  const int input_depth = input_shape.Dims(3);
 8001a20:	2103      	movs	r1, #3
 8001a22:	68b8      	ldr	r0, [r7, #8]
 8001a24:	f7ff fcc8 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a28:	6438      	str	r0, [r7, #64]	; 0x40
  const int filter_height = filter_shape.Dims(1);
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	6838      	ldr	r0, [r7, #0]
 8001a2e:	f7ff fcc3 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a32:	63f8      	str	r0, [r7, #60]	; 0x3c
  const int filter_width = filter_shape.Dims(2);
 8001a34:	2102      	movs	r1, #2
 8001a36:	6838      	ldr	r0, [r7, #0]
 8001a38:	f7ff fcbe 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a3c:	63b8      	str	r0, [r7, #56]	; 0x38
  const int output_height = output_shape.Dims(1);
 8001a3e:	2101      	movs	r1, #1
 8001a40:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001a44:	f7ff fcb8 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a48:	6378      	str	r0, [r7, #52]	; 0x34
  const int output_width = output_shape.Dims(2);
 8001a4a:	2102      	movs	r1, #2
 8001a4c:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001a50:	f7ff fcb2 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8001a54:	6338      	str	r0, [r7, #48]	; 0x30
  TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
 8001a56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001a5a:	fb02 f203 	mul.w	r2, r2, r3
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d001      	beq.n	8001a68 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x106>
 8001a64:	f011 ffb8 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8001a68:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001a6c:	f7ff fce8 	bl	8001440 <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d001      	beq.n	8001a7c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x11a>
 8001a78:	f011 ffae 	bl	80139d8 <abort>

  for (int b = 0; b < batches; ++b) {
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001a82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001a86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	f280 80eb 	bge.w	8001c64 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x302>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001a94:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	f280 80dc 	bge.w	8001c58 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2f6>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001aa6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aac:	429a      	cmp	r2, r3
 8001aae:	f280 80cd 	bge.w	8001c4c <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2ea>
        for (int ic = 0; ic < input_depth; ++ic) {
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001ab8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001abc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	f280 80be 	bge.w	8001c40 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2de>
          for (int m = 0; m < depth_multiplier; m++) {
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001aca:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001ace:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f280 80af 	bge.w	8001c34 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x2d2>
            const int oc = m + ic * depth_multiplier;
 8001ad6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001ada:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001adc:	fb02 f303 	mul.w	r3, r2, r3
 8001ae0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001ae4:	4413      	add	r3, r2
 8001ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
            const int in_x_origin = (out_x * stride_width) - pad_width;
 8001ae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001aec:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001aee:	fb02 f203 	mul.w	r2, r2, r3
 8001af2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	62bb      	str	r3, [r7, #40]	; 0x28
            const int in_y_origin = (out_y * stride_height) - pad_height;
 8001af8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001afc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001afe:	fb02 f203 	mul.w	r2, r2, r3
 8001b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24
            float total = 0.f;
 8001b08:	f04f 0300 	mov.w	r3, #0
 8001b0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8001b10:	2300      	movs	r3, #0
 8001b12:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001b14:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	da54      	bge.n	8001bc6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x264>
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001b20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b24:	429a      	cmp	r2, r3
 8001b26:	da4a      	bge.n	8001bbe <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x25c>
                const int in_x = in_x_origin + dilation_width_factor * filter_x;
 8001b28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b2a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b2c:	fb02 f303 	mul.w	r3, r2, r3
 8001b30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b32:	4413      	add	r3, r2
 8001b34:	623b      	str	r3, [r7, #32]
                const int in_y =
                    in_y_origin + dilation_height_factor * filter_y;
 8001b36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b38:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001b3a:	fb02 f303 	mul.w	r3, r2, r3
                const int in_y =
 8001b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b40:	4413      	add	r3, r2
 8001b42:	61fb      	str	r3, [r7, #28]
                // If the location is outside the bounds of the input image,
                // use zero as a default value.
                if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	db35      	blt.n	8001bb6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x254>
 8001b4a:	6a3a      	ldr	r2, [r7, #32]
 8001b4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	da31      	bge.n	8001bb6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x254>
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db2e      	blt.n	8001bb6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x254>
 8001b58:	69fa      	ldr	r2, [r7, #28]
 8001b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	da2a      	bge.n	8001bb6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x254>
                    (in_y < input_height)) {
                  float input_value =
                      input_data[Offset(input_shape, b, in_y, in_x, ic)];
 8001b60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	69fa      	ldr	r2, [r7, #28]
 8001b6a:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8001b6e:	68b8      	ldr	r0, [r7, #8]
 8001b70:	f7ff fc89 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8001b74:	4603      	mov	r3, r0
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	61bb      	str	r3, [r7, #24]
                  float filter_value = filter_data[Offset(
 8001b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b86:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001b88:	2100      	movs	r1, #0
 8001b8a:	6838      	ldr	r0, [r7, #0]
 8001b8c:	f7ff fc7b 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8001b90:	4603      	mov	r3, r0
                      filter_shape, 0, filter_y, filter_x, oc)];
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001b98:	4413      	add	r3, r2
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	617b      	str	r3, [r7, #20]
                  total += (input_value * filter_value);
 8001b9e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001ba2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001baa:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb2:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8001bb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bb8:	3301      	adds	r3, #1
 8001bba:	67bb      	str	r3, [r7, #120]	; 0x78
 8001bbc:	e7b0      	b.n	8001b20 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1be>
            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8001bbe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001bc4:	e7a6      	b.n	8001b14 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x1b2>
                }
              }
            }
            float bias_value = 0.0f;
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	677b      	str	r3, [r7, #116]	; 0x74
            if (bias_data) {
 8001bcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x280>
              bias_value = bias_data[oc];
 8001bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001bdc:	4413      	add	r3, r2
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	677b      	str	r3, [r7, #116]	; 0x74
            }
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
                ActivationFunctionWithMinMax(total + bias_value,
 8001be2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001be6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001bea:	ee37 8a27 	vadd.f32	s16, s14, s15
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
 8001bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bf6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001bfa:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 8001bfe:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001c02:	f7ff fc40 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8001c06:	4603      	mov	r3, r0
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001c0e:	18d4      	adds	r4, r2, r3
                ActivationFunctionWithMinMax(total + bias_value,
 8001c10:	ed97 1a14 	vldr	s2, [r7, #80]	; 0x50
 8001c14:	edd7 0a15 	vldr	s1, [r7, #84]	; 0x54
 8001c18:	eeb0 0a48 	vmov.f32	s0, s16
 8001c1c:	f000 fe4d 	bl	80028ba <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>
 8001c20:	eef0 7a40 	vmov.f32	s15, s0
            output_data[Offset(output_shape, b, out_y, out_x, oc)] =
 8001c24:	edc4 7a00 	vstr	s15, [r4]
          for (int m = 0; m < depth_multiplier; m++) {
 8001c28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001c32:	e74a      	b.n	8001aca <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x168>
        for (int ic = 0; ic < input_depth; ++ic) {
 8001c34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c38:	3301      	adds	r3, #1
 8001c3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001c3e:	e73b      	b.n	8001ab8 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x156>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8001c40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c44:	3301      	adds	r3, #1
 8001c46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001c4a:	e72c      	b.n	8001aa6 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x144>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8001c4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c50:	3301      	adds	r3, #1
 8001c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001c56:	e71d      	b.n	8001a94 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x132>
  for (int b = 0; b < batches; ++b) {
 8001c58:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001c62:	e70e      	b.n	8001a82 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x120>
          }
        }
      }
    }
  }
}
 8001c64:	bf00      	nop
 8001c66:	379c      	adds	r7, #156	; 0x9c
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	ecbd 8b02 	vpop	{d8}
 8001c6e:	bd90      	pop	{r4, r7, pc}

08001c70 <_ZN6tflite13reference_ops14depthwise_conv18DepthwiseConvRoundILNS_27DepthwiseConvOutputRoundingE1EEEllli>:
  return MultiplyByQuantizedMultiplier(x, quantized_multiplier, shift);
}

template <>
inline int32_t DepthwiseConvRound<DepthwiseConvOutputRounding::kAwayFromZero>(
    int32_t x, int32_t quantized_multiplier, int shift) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  return MultiplyByQuantizedMultiplier(x, quantized_multiplier, shift);
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	68b9      	ldr	r1, [r7, #8]
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f7ff fc87 	bl	8001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8001c86:	4603      	mov	r3, r0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph>:
inline void DepthwiseConv(
    const DepthwiseParams& params, const RuntimeShape& input_shape,
    const uint8_t* input_data, const RuntimeShape& filter_shape,
    const uint8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    uint8_t* output_data) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	; 0x28
 8001c94:	af06      	add	r7, sp, #24
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	607a      	str	r2, [r7, #4]
 8001c9c:	603b      	str	r3, [r7, #0]
  return depthwise_conv::DepthwiseConvBasicKernel<
      DepthwiseConvOutputRounding::kAwayFromZero>::Run(params, input_shape,
 8001c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ca0:	9304      	str	r3, [sp, #16]
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	9303      	str	r3, [sp, #12]
 8001ca6:	6a3b      	ldr	r3, [r7, #32]
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f000 feaa 	bl	8002a12 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph>
                                                       input_data, filter_shape,
                                                       filter_data, bias_shape,
                                                       bias_data, output_shape,
                                                       output_data);
 8001cbe:	bf00      	nop
}
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>:
                                  const TfLiteNode* node, int index,
                                  TfLiteTensor** tensor);
#endif  // TF_LITE_STATIC_MEMORY

inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
inline int SizeOfDimension(const TfLiteTensor* t, int dim) {
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	6039      	str	r1, [r7, #0]
  return t->dims->data[dim];
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	685b      	ldr	r3, [r3, #4]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>:

inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>:

// It's not guaranteed that padding is symmetric. It's important to keep
// offset for algorithms need all paddings.
inline int ComputePaddingWithOffset(int stride, int dilation_rate, int in_size,
                                    int filter_size, int out_size,
                                    int* offset) {
 8001d02:	b480      	push	{r7}
 8001d04:	b087      	sub	sp, #28
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	603b      	str	r3, [r7, #0]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	617b      	str	r3, [r7, #20]
  int total_padding =
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	3b01      	subs	r3, #1
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	fb02 f203 	mul.w	r2, r2, r3
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	441a      	add	r2, r3
  int total_padding =
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	613b      	str	r3, [r7, #16]
  total_padding = total_padding > 0 ? total_padding : 0;
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d38:	613b      	str	r3, [r7, #16]
  *offset = total_padding % 2;
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	bfb8      	it	lt
 8001d44:	425b      	neglt	r3, r3
 8001d46:	461a      	mov	r2, r3
 8001d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4a:	601a      	str	r2, [r3, #0]
  return total_padding / 2;
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	0fda      	lsrs	r2, r3, #31
 8001d50:	4413      	add	r3, r2
 8001d52:	105b      	asrs	r3, r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	371c      	adds	r7, #28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>:

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
 8001d60:	b480      	push	{r7}
 8001d62:	b087      	sub	sp, #28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	73fb      	strb	r3, [r7, #15]
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	6a3a      	ldr	r2, [r7, #32]
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	617b      	str	r3, [r7, #20]
  switch (padding) {
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d002      	beq.n	8001d8a <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x2a>
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d008      	beq.n	8001d9a <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x3a>
 8001d88:	e010      	b.n	8001dac <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x4c>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	4413      	add	r3, r2
 8001d90:	1e5a      	subs	r2, r3, #1
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d98:	e009      	b.n	8001dae <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x4e>
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
 8001d9a:	68ba      	ldr	r2, [r7, #8]
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	441a      	add	r2, r3
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	1ad2      	subs	r2, r2, r3
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001daa:	e000      	b.n	8001dae <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii+0x4e>
    default:
      return 0;
 8001dac:	2300      	movs	r3, #0
  }
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	371c      	adds	r7, #28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>:

inline TfLitePaddingValues ComputePaddingHeightWidth(
    int stride_height, int stride_width, int dilation_rate_height,
    int dilation_rate_width, int in_height, int in_width, int filter_height,
    int filter_width, TfLitePadding padding, int* out_height, int* out_width) {
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b088      	sub	sp, #32
 8001dbe:	af02      	add	r7, sp, #8
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
 8001dc6:	603b      	str	r3, [r7, #0]
  *out_width = ComputeOutSize(padding, in_width, filter_width, stride_width,
 8001dc8:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dd6:	f7ff ffc3 	bl	8001d60 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dde:	601a      	str	r2, [r3, #0]
                              dilation_rate_width);
  *out_height = ComputeOutSize(padding, in_height, filter_height, stride_height,
 8001de0:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001dee:	f7ff ffb7 	bl	8001d60 <_ZN6tflite14ComputeOutSizeE13TfLitePaddingiiii>
 8001df2:	4602      	mov	r2, r0
 8001df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df6:	601a      	str	r2, [r3, #0]
                               dilation_rate_height);

  TfLitePaddingValues padding_values;
  int offset = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
  padding_values.height =
      ComputePaddingWithOffset(stride_height, dilation_rate_height, in_height,
 8001dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f107 0214 	add.w	r2, r7, #20
 8001e04:	9201      	str	r2, [sp, #4]
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e0c:	6839      	ldr	r1, [r7, #0]
 8001e0e:	68b8      	ldr	r0, [r7, #8]
 8001e10:	f7ff ff77 	bl	8001d02 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>
 8001e14:	4602      	mov	r2, r0
  padding_values.height =
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	605a      	str	r2, [r3, #4]
                               filter_height, *out_height, &offset);
  padding_values.height_offset = offset;
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	60da      	str	r2, [r3, #12]
  padding_values.width =
      ComputePaddingWithOffset(stride_width, dilation_rate_width, in_width,
 8001e20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f107 0214 	add.w	r2, r7, #20
 8001e28:	9201      	str	r2, [sp, #4]
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e30:	6a39      	ldr	r1, [r7, #32]
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ff65 	bl	8001d02 <_ZN6tflite24ComputePaddingWithOffsetEiiiiiPi>
 8001e38:	4602      	mov	r2, r0
  padding_values.width =
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	601a      	str	r2, [r3, #0]
                               filter_width, *out_width, &offset);
  padding_values.width_offset = offset;
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	609a      	str	r2, [r3, #8]
  return padding_values;
 8001e44:	bf00      	nop
}
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b084      	sub	sp, #16
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context != nullptr);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x16>
 8001e60:	f011 fdba 	bl	80139d8 <abort>
  TFLITE_DCHECK(node != nullptr);
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x20>
 8001e6a:	f011 fdb5 	bl	80139d8 <abort>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	6819      	ldr	r1, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	4619      	mov	r1, r3
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	4790      	blx	r2
 8001e84:	4603      	mov	r3, r0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given input index in a node.
inline const TfLiteEvalTensor* GetEvalInput(const TfLiteContext* context,
                                            const TfLiteNode* node, int index) {
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
  return GetMutableEvalInput(context, node, index);
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	68b9      	ldr	r1, [r7, #8]
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f7ff ffd5 	bl	8001e4e <_ZN6tflite5micro19GetMutableEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8001ea4:	4603      	mov	r3, r0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	60f8      	str	r0, [r7, #12]
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context != nullptr);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d101      	bne.n	8001ec4 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x16>
 8001ec0:	f011 fd8a 	bl	80139d8 <abort>
  TFLITE_DCHECK(node != nullptr);
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x20>
 8001eca:	f011 fd85 	bl	80139d8 <abort>
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	6859      	ldr	r1, [r3, #4]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	440b      	add	r3, r1
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	4619      	mov	r1, r3
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	4790      	blx	r2
 8001ee4:	4603      	mov	r3, r0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE>:
};

TfLiteStatus CalculateOpData(TfLiteContext* context, TfLiteNode* node,
                             TfLiteDepthwiseConvParams* params, int width,
                             int height, int filter_width, int filter_height,
                             const TfLiteType data_type, OpData* data) {
 8001ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ef2:	b09d      	sub	sp, #116	; 0x74
 8001ef4:	af0a      	add	r7, sp, #40	; 0x28
 8001ef6:	6278      	str	r0, [r7, #36]	; 0x24
 8001ef8:	6239      	str	r1, [r7, #32]
 8001efa:	61fa      	str	r2, [r7, #28]
 8001efc:	61bb      	str	r3, [r7, #24]
  bool has_bias = node->inputs->size == 3;
 8001efe:	6a3b      	ldr	r3, [r7, #32]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	bf0c      	ite	eq
 8001f08:	2301      	moveq	r3, #1
 8001f0a:	2300      	movne	r3, #0
 8001f0c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  // Check number of inputs/outputs
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 8001f10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001f14:	f083 0301 	eor.w	r3, r3, #1
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00f      	beq.n	8001f3e <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x4e>
 8001f1e:	6a3b      	ldr	r3, [r7, #32]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d00a      	beq.n	8001f3e <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x4e>
 8001f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2a:	695c      	ldr	r4, [r3, #20]
 8001f2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f2e:	4b5d      	ldr	r3, [pc, #372]	; (80020a4 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1b4>)
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	2345      	movs	r3, #69	; 0x45
 8001f34:	4a5c      	ldr	r2, [pc, #368]	; (80020a8 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1b8>)
 8001f36:	495d      	ldr	r1, [pc, #372]	; (80020ac <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1bc>)
 8001f38:	47a0      	blx	r4
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e0ae      	b.n	800209c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1ac>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d012      	beq.n	8001f6e <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x7e>
 8001f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4a:	695c      	ldr	r4, [r3, #20]
 8001f4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2201      	movs	r2, #1
 8001f56:	9203      	str	r2, [sp, #12]
 8001f58:	9302      	str	r3, [sp, #8]
 8001f5a:	4b55      	ldr	r3, [pc, #340]	; (80020b0 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1c0>)
 8001f5c:	9301      	str	r3, [sp, #4]
 8001f5e:	4b55      	ldr	r3, [pc, #340]	; (80020b4 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1c4>)
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2346      	movs	r3, #70	; 0x46
 8001f64:	4a50      	ldr	r2, [pc, #320]	; (80020a8 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1b8>)
 8001f66:	4954      	ldr	r1, [pc, #336]	; (80020b8 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1c8>)
 8001f68:	47a0      	blx	r4
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e096      	b.n	800209c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1ac>

  int unused_output_height, unused_output_width;
  data->padding = ComputePaddingHeightWidth(
      params->stride_height, params->stride_width, 1, 1, height, width,
      filter_height, filter_width, params->padding, &unused_output_height,
      &unused_output_width);
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	6899      	ldr	r1, [r3, #8]
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	685d      	ldr	r5, [r3, #4]
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	781b      	ldrb	r3, [r3, #0]
  data->padding = ComputePaddingHeightWidth(
 8001f7a:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8001f7c:	f107 0008 	add.w	r0, r7, #8
 8001f80:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f84:	9207      	str	r2, [sp, #28]
 8001f86:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001f8a:	9206      	str	r2, [sp, #24]
 8001f8c:	9305      	str	r3, [sp, #20]
 8001f8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001f90:	9304      	str	r3, [sp, #16]
 8001f92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f94:	9303      	str	r3, [sp, #12]
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	9302      	str	r3, [sp, #8]
 8001f9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f9c:	9301      	str	r3, [sp, #4]
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	9300      	str	r3, [sp, #0]
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	462a      	mov	r2, r5
 8001fa6:	f7ff ff08 	bl	8001dba <_ZN6tflite25ComputePaddingHeightWidthEiiiiiiii13TfLitePaddingPiS1_>
 8001faa:	f107 0308 	add.w	r3, r7, #8
 8001fae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  // Note that quantized inference requires that all tensors have their
  // parameters set. This is usually done during quantized training.
  if (data_type != kTfLiteFloat32) {
 8001fb4:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d06e      	beq.n	800209a <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1aa>
    const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	6a39      	ldr	r1, [r7, #32]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f004 fb6d 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8001fc8:	6438      	str	r0, [r7, #64]	; 0x40
    TF_LITE_ENSURE(context, input != nullptr);
 8001fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10a      	bne.n	8001fe6 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0xf6>
 8001fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd2:	695c      	ldr	r4, [r3, #20]
 8001fd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001fd6:	4b39      	ldr	r3, [pc, #228]	; (80020bc <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1cc>)
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2352      	movs	r3, #82	; 0x52
 8001fdc:	4a32      	ldr	r2, [pc, #200]	; (80020a8 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1b8>)
 8001fde:	4933      	ldr	r1, [pc, #204]	; (80020ac <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1bc>)
 8001fe0:	47a0      	blx	r4
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e05a      	b.n	800209c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1ac>
    const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	2201      	movs	r2, #1
 8001fea:	6a39      	ldr	r1, [r7, #32]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f004 fb58 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8001ff2:	63f8      	str	r0, [r7, #60]	; 0x3c
    TF_LITE_ENSURE(context, filter != nullptr);
 8001ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10a      	bne.n	8002010 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x120>
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	695c      	ldr	r4, [r3, #20]
 8001ffe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002000:	4b2f      	ldr	r3, [pc, #188]	; (80020c0 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1d0>)
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	2354      	movs	r3, #84	; 0x54
 8002006:	4a28      	ldr	r2, [pc, #160]	; (80020a8 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1b8>)
 8002008:	4928      	ldr	r1, [pc, #160]	; (80020ac <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1bc>)
 800200a:	47a0      	blx	r4
 800200c:	2301      	movs	r3, #1
 800200e:	e045      	b.n	800209c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1ac>
    const TfLiteTensor* bias =
        GetOptionalInputTensor(context, node, kBiasTensor);
 8002010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002012:	2202      	movs	r2, #2
 8002014:	6a39      	ldr	r1, [r7, #32]
 8002016:	4618      	mov	r0, r3
 8002018:	f004 fb72 	bl	8006700 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
 800201c:	63b8      	str	r0, [r7, #56]	; 0x38
    TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002020:	2200      	movs	r2, #0
 8002022:	6a39      	ldr	r1, [r7, #32]
 8002024:	4618      	mov	r0, r3
 8002026:	f004 fb4c 	bl	80066c2 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800202a:	6378      	str	r0, [r7, #52]	; 0x34
    TF_LITE_ENSURE(context, output != nullptr);
 800202c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10a      	bne.n	8002048 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x158>
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	695c      	ldr	r4, [r3, #20]
 8002036:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002038:	4b22      	ldr	r3, [pc, #136]	; (80020c4 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1d4>)
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	2358      	movs	r3, #88	; 0x58
 800203e:	4a1a      	ldr	r2, [pc, #104]	; (80020a8 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1b8>)
 8002040:	491a      	ldr	r1, [pc, #104]	; (80020ac <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1bc>)
 8002042:	47a0      	blx	r4
 8002044:	2301      	movs	r3, #1
 8002046:	e029      	b.n	800209c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1ac>
    int num_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
 8002048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	633b      	str	r3, [r7, #48]	; 0x30

    return tflite::PopulateConvolutionQuantizationParams(
 8002050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	3310      	adds	r3, #16
 8002058:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800205a:	321c      	adds	r2, #28
 800205c:	603a      	str	r2, [r7, #0]
 800205e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8002060:	3120      	adds	r1, #32
 8002062:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002064:	302c      	adds	r0, #44	; 0x2c
 8002066:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002068:	3430      	adds	r4, #48	; 0x30
 800206a:	6f3d      	ldr	r5, [r7, #112]	; 0x70
 800206c:	6a6d      	ldr	r5, [r5, #36]	; 0x24
        context, input, filter, bias, output, params->activation,
        &data->output_multiplier, &data->output_shift,
        &data->output_activation_min, &data->output_activation_max,
        data->per_channel_output_multiplier,
        reinterpret_cast<int*>(data->per_channel_output_shift), num_channels);
 800206e:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 8002070:	6ab6      	ldr	r6, [r6, #40]	; 0x28
 8002072:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002074:	9208      	str	r2, [sp, #32]
 8002076:	9607      	str	r6, [sp, #28]
 8002078:	9506      	str	r5, [sp, #24]
 800207a:	9405      	str	r4, [sp, #20]
 800207c:	9004      	str	r0, [sp, #16]
 800207e:	9103      	str	r1, [sp, #12]
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	9202      	str	r2, [sp, #8]
 8002084:	9301      	str	r3, [sp, #4]
 8002086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800208c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800208e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f004 fb45 	bl	8006720 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i>
 8002096:	4603      	mov	r3, r0
 8002098:	e000      	b.n	800209c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE+0x1ac>
  }
  return kTfLiteOk;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	374c      	adds	r7, #76	; 0x4c
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020a4:	080163d8 	.word	0x080163d8
 80020a8:	080163a0 	.word	0x080163a0
 80020ac:	080163c0 	.word	0x080163c0
 80020b0:	08016418 	.word	0x08016418
 80020b4:	0801641c 	.word	0x0801641c
 80020b8:	080163fc 	.word	0x080163fc
 80020bc:	08016430 	.word	0x08016430
 80020c0:	08016444 	.word	0x08016444
 80020c4:	08016458 	.word	0x08016458

080020c8 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 80020dc:	f011 fc7c 	bl	80139d8 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e4:	2134      	movs	r1, #52	; 0x34
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	4798      	blx	r3
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b097      	sub	sp, #92	; 0x5c
 80020f8:	af06      	add	r7, sp, #24
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8002106:	f011 fc67 	bl	80139d8 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22>
 8002112:	f011 fc61 	bl	80139d8 <abort>

  auto* params =
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	63fb      	str	r3, [r7, #60]	; 0x3c
      reinterpret_cast<TfLiteDepthwiseConvParams*>(node->builtin_data);
  OpData* data = static_cast<OpData*>(node->user_data);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	63bb      	str	r3, [r7, #56]	; 0x38

  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	6839      	ldr	r1, [r7, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f004 faca 	bl	80066c2 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800212e:	6378      	str	r0, [r7, #52]	; 0x34
  TF_LITE_ENSURE(context, output != nullptr);
 8002130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10a      	bne.n	800214c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x58>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	695c      	ldr	r4, [r3, #20]
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	4b85      	ldr	r3, [pc, #532]	; (8002354 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	2373      	movs	r3, #115	; 0x73
 8002142:	4a85      	ldr	r2, [pc, #532]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8002144:	4985      	ldr	r1, [pc, #532]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 8002146:	47a0      	blx	r4
 8002148:	2301      	movs	r3, #1
 800214a:	e0ff      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	6839      	ldr	r1, [r7, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f004 faa5 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8002158:	6338      	str	r0, [r7, #48]	; 0x30
  TF_LITE_ENSURE(context, input != nullptr);
 800215a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800215c:	2b00      	cmp	r3, #0
 800215e:	d10a      	bne.n	8002176 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x82>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	695c      	ldr	r4, [r3, #20]
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	4b7e      	ldr	r3, [pc, #504]	; (8002360 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x26c>)
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	2375      	movs	r3, #117	; 0x75
 800216c:	4a7a      	ldr	r2, [pc, #488]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 800216e:	497b      	ldr	r1, [pc, #492]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 8002170:	47a0      	blx	r4
 8002172:	2301      	movs	r3, #1
 8002174:	e0ea      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
  const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	6839      	ldr	r1, [r7, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f004 fa90 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8002182:	62f8      	str	r0, [r7, #44]	; 0x2c
  TF_LITE_ENSURE(context, filter != nullptr);
 8002184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10a      	bne.n	80021a0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xac>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695c      	ldr	r4, [r3, #20]
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	4b74      	ldr	r3, [pc, #464]	; (8002364 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	2377      	movs	r3, #119	; 0x77
 8002196:	4a70      	ldr	r2, [pc, #448]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8002198:	4970      	ldr	r1, [pc, #448]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 800219a:	47a0      	blx	r4
 800219c:	2301      	movs	r3, #1
 800219e:	e0d5      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>

  const TfLiteType data_type = input->type;
 80021a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  int width = SizeOfDimension(input, 2);
 80021a8:	2102      	movs	r1, #2
 80021aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80021ac:	f7ff fd8b 	bl	8001cc6 <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 80021b0:	6278      	str	r0, [r7, #36]	; 0x24
  int height = SizeOfDimension(input, 1);
 80021b2:	2101      	movs	r1, #1
 80021b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80021b6:	f7ff fd86 	bl	8001cc6 <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 80021ba:	6238      	str	r0, [r7, #32]
  int filter_width = SizeOfDimension(filter, 2);
 80021bc:	2102      	movs	r1, #2
 80021be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80021c0:	f7ff fd81 	bl	8001cc6 <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 80021c4:	61f8      	str	r0, [r7, #28]
  int filter_height = SizeOfDimension(filter, 1);
 80021c6:	2101      	movs	r1, #1
 80021c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80021ca:	f7ff fd7c 	bl	8001cc6 <_ZN6tflite15SizeOfDimensionEPK12TfLiteTensori>
 80021ce:	61b8      	str	r0, [r7, #24]

  // Per channel quantization is only needed for int8_t inference. For other
  // quantized types, only a single scale and zero point is needed.
  const int num_channels = filter->dims->data[kDepthwiseConvQuantizedDimension];
 80021d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	617b      	str	r3, [r7, #20]
  // Dynamically allocate per-channel quantization parameters.
  data->per_channel_output_multiplier =
      reinterpret_cast<int32_t*>(context->AllocatePersistentBuffer(
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	697a      	ldr	r2, [r7, #20]
 80021e0:	0092      	lsls	r2, r2, #2
 80021e2:	4611      	mov	r1, r2
 80021e4:	4798      	blx	r3
 80021e6:	4602      	mov	r2, r0
  data->per_channel_output_multiplier =
 80021e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ea:	625a      	str	r2, [r3, #36]	; 0x24
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      reinterpret_cast<int32_t*>(context->AllocatePersistentBuffer(
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	0092      	lsls	r2, r2, #2
 80021f6:	4611      	mov	r1, r2
 80021f8:	4798      	blx	r3
 80021fa:	4602      	mov	r2, r0
  data->per_channel_output_shift =
 80021fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
          context, num_channels * sizeof(int32_t)));

  // All per-channel quantized tensors need valid zero point and scale arrays.
  if (input->type == kTfLiteInt8) {
 8002200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	2b09      	cmp	r3, #9
 8002206:	d17c      	bne.n	8002302 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x20e>
    TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 8002208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800220a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800220e:	2b01      	cmp	r3, #1
 8002210:	d013      	beq.n	800223a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x146>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695c      	ldr	r4, [r3, #20]
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800221a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800221e:	461a      	mov	r2, r3
 8002220:	2301      	movs	r3, #1
 8002222:	9303      	str	r3, [sp, #12]
 8002224:	9202      	str	r2, [sp, #8]
 8002226:	4b50      	ldr	r3, [pc, #320]	; (8002368 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	4b50      	ldr	r3, [pc, #320]	; (800236c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x278>)
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	238d      	movs	r3, #141	; 0x8d
 8002230:	4a49      	ldr	r2, [pc, #292]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8002232:	494f      	ldr	r1, [pc, #316]	; (8002370 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27c>)
 8002234:	47a0      	blx	r4
 8002236:	2301      	movs	r3, #1
 8002238:	e088      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
                      kTfLiteAffineQuantization);

    const auto* affine_quantization =
        reinterpret_cast<TfLiteAffineQuantization*>(
            filter->quantization.params);
 800223a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800223c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    const auto* affine_quantization =
 800223e:	60fb      	str	r3, [r7, #12]
    TF_LITE_ENSURE(context, affine_quantization);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d10a      	bne.n	800225c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x168>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695c      	ldr	r4, [r3, #20]
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	4b49      	ldr	r3, [pc, #292]	; (8002374 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x280>)
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	2392      	movs	r3, #146	; 0x92
 8002252:	4a41      	ldr	r2, [pc, #260]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8002254:	4941      	ldr	r1, [pc, #260]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 8002256:	47a0      	blx	r4
 8002258:	2301      	movs	r3, #1
 800225a:	e077      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d10a      	bne.n	800227a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x186>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	695c      	ldr	r4, [r3, #20]
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	4b43      	ldr	r3, [pc, #268]	; (8002378 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 800226c:	9300      	str	r3, [sp, #0]
 800226e:	2393      	movs	r3, #147	; 0x93
 8002270:	4a39      	ldr	r2, [pc, #228]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8002272:	493a      	ldr	r1, [pc, #232]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 8002274:	47a0      	blx	r4
 8002276:	2301      	movs	r3, #1
 8002278:	e068      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
    TF_LITE_ENSURE(context, affine_quantization->zero_point);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10a      	bne.n	8002298 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	695c      	ldr	r4, [r3, #20]
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	4b3c      	ldr	r3, [pc, #240]	; (800237c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	2394      	movs	r3, #148	; 0x94
 800228e:	4a32      	ldr	r2, [pc, #200]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 8002290:	4932      	ldr	r1, [pc, #200]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 8002292:	47a0      	blx	r4
 8002294:	2301      	movs	r3, #1
 8002296:	e059      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
    TF_LITE_ENSURE(
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d012      	beq.n	80022c8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1d4>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d00a      	beq.n	80022c8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1d4>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	695c      	ldr	r4, [r3, #20]
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4b31      	ldr	r3, [pc, #196]	; (8002380 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x28c>)
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	2398      	movs	r3, #152	; 0x98
 80022be:	4a26      	ldr	r2, [pc, #152]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 80022c0:	4926      	ldr	r1, [pc, #152]	; (800235c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 80022c2:	47a0      	blx	r4
 80022c4:	2301      	movs	r3, #1
 80022c6:	e041      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
        context, affine_quantization->scale->size == 1 ||
                     affine_quantization->scale->size ==
                         filter->dims->data[kDepthwiseConvQuantizedDimension]);
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size,
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d014      	beq.n	8002302 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x20e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695c      	ldr	r4, [r3, #20]
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	6852      	ldr	r2, [r2, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	9203      	str	r2, [sp, #12]
 80022ec:	9302      	str	r3, [sp, #8]
 80022ee:	4b25      	ldr	r3, [pc, #148]	; (8002384 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x290>)
 80022f0:	9301      	str	r3, [sp, #4]
 80022f2:	4b25      	ldr	r3, [pc, #148]	; (8002388 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	239a      	movs	r3, #154	; 0x9a
 80022f8:	4a17      	ldr	r2, [pc, #92]	; (8002358 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 80022fa:	491d      	ldr	r1, [pc, #116]	; (8002370 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27c>)
 80022fc:	47a0      	blx	r4
 80022fe:	2301      	movs	r3, #1
 8002300:	e024      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
                      affine_quantization->zero_point->size);
  }

  TF_LITE_ENSURE_STATUS(CalculateOpData(context, node, params, width, height,
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002306:	9304      	str	r3, [sp, #16]
 8002308:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800230c:	9303      	str	r3, [sp, #12]
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	9302      	str	r3, [sp, #8]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	9301      	str	r3, [sp, #4]
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800231e:	6839      	ldr	r1, [r7, #0]
 8002320:	f7ff fde6 	bl	8001ef0 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsiiii10TfLiteTypePNS0_6OpDataE>
 8002324:	4603      	mov	r3, r0
 8002326:	74fb      	strb	r3, [r7, #19]
 8002328:	7cfb      	ldrb	r3, [r7, #19]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x23e>
 800232e:	7cfb      	ldrb	r3, [r7, #19]
 8002330:	e00c      	b.n	800234c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x258>
                                        filter_width, filter_height, data_type,
                                        data));

  data->input_zero_point = input->params.zero_point;
 8002332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002334:	691a      	ldr	r2, [r3, #16]
 8002336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002338:	611a      	str	r2, [r3, #16]
  data->filter_zero_point = filter->params.zero_point;
 800233a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233c:	691a      	ldr	r2, [r3, #16]
 800233e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002340:	615a      	str	r2, [r3, #20]
  data->output_zero_point = output->params.zero_point;
 8002342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002344:	691a      	ldr	r2, [r3, #16]
 8002346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002348:	619a      	str	r2, [r3, #24]

  return kTfLiteOk;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3744      	adds	r7, #68	; 0x44
 8002350:	46bd      	mov	sp, r7
 8002352:	bd90      	pop	{r4, r7, pc}
 8002354:	08016458 	.word	0x08016458
 8002358:	080163a0 	.word	0x080163a0
 800235c:	080163c0 	.word	0x080163c0
 8002360:	08016430 	.word	0x08016430
 8002364:	08016444 	.word	0x08016444
 8002368:	0801646c 	.word	0x0801646c
 800236c:	08016488 	.word	0x08016488
 8002370:	080163fc 	.word	0x080163fc
 8002374:	080164a4 	.word	0x080164a4
 8002378:	080164b8 	.word	0x080164b8
 800237c:	080164d4 	.word	0x080164d4
 8002380:	080164f4 	.word	0x080164f4
 8002384:	08016578 	.word	0x08016578
 8002388:	080165a0 	.word	0x080165a0

0800238c <_ZN6tflite12_GLOBAL__N_19EvalFloatEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_>:

void EvalFloat(TfLiteContext* context, TfLiteNode* node,
               TfLiteDepthwiseConvParams* params, const OpData& data,
               const TfLiteEvalTensor* input, const TfLiteEvalTensor* filter,
               const TfLiteEvalTensor* bias, TfLiteEvalTensor* output) {
 800238c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238e:	b0b5      	sub	sp, #212	; 0xd4
 8002390:	af06      	add	r7, sp, #24
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	603b      	str	r3, [r7, #0]
  float output_activation_min, output_activation_max;
  CalculateActivationRange(params->activation, &output_activation_min,
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	7c1b      	ldrb	r3, [r3, #16]
 800239e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80023a2:	f107 0154 	add.w	r1, r7, #84	; 0x54
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 fcec 	bl	8002d84 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
                           &output_activation_max);

  tflite::DepthwiseParams op_params;
  // Padding type is ignored, but still set.
  op_params.padding_type = PaddingType::kSame;
 80023ac:	2301      	movs	r3, #1
 80023ae:	743b      	strb	r3, [r7, #16]
  op_params.padding_values.width = data.padding.width;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	827b      	strh	r3, [r7, #18]
  op_params.padding_values.height = data.padding.height;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	b21b      	sxth	r3, r3
 80023be:	82bb      	strh	r3, [r7, #20]
  op_params.stride_width = params->stride_width;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	b21b      	sxth	r3, r3
 80023c6:	837b      	strh	r3, [r7, #26]
  op_params.stride_height = params->stride_height;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	b21b      	sxth	r3, r3
 80023ce:	83bb      	strh	r3, [r7, #28]
  op_params.dilation_width_factor = params->dilation_width_factor;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	83fb      	strh	r3, [r7, #30]
  op_params.dilation_height_factor = params->dilation_height_factor;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	b21b      	sxth	r3, r3
 80023de:	843b      	strh	r3, [r7, #32]
  op_params.depth_multiplier = params->depth_multiplier;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	b21b      	sxth	r3, r3
 80023e6:	847b      	strh	r3, [r7, #34]	; 0x22
  op_params.float_activation_min = output_activation_min;
 80023e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023ea:	643b      	str	r3, [r7, #64]	; 0x40
  op_params.float_activation_max = output_activation_max;
 80023ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023ee:	647b      	str	r3, [r7, #68]	; 0x44

  tflite::reference_ops::DepthwiseConv(
      op_params, tflite::micro::GetTensorShape(input),
 80023f0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80023f4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80023f8:	4618      	mov	r0, r3
 80023fa:	f004 f83e 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 80023fe:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8002402:	f000 fd01 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 8002406:	4606      	mov	r6, r0
      tflite::micro::GetTensorData<float>(input),
      tflite::micro::GetTensorShape(filter),
 8002408:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800240c:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 8002410:	4618      	mov	r0, r3
 8002412:	f004 f832 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 8002416:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800241a:	f000 fcf5 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 800241e:	4604      	mov	r4, r0
      tflite::micro::GetTensorData<float>(filter),
      tflite::micro::GetTensorShape(bias),
 8002420:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002424:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8002428:	4618      	mov	r0, r3
 800242a:	f004 f826 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 800242e:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002432:	f000 fce9 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 8002436:	4605      	mov	r5, r0
      tflite::micro::GetTensorData<float>(bias),
      tflite::micro::GetTensorShape(output),
 8002438:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800243c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8002440:	4618      	mov	r0, r3
 8002442:	f004 f81a 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 8002446:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 800244a:	f000 fcec 	bl	8002e26 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 800244e:	4603      	mov	r3, r0
 8002450:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8002454:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002458:	f107 0010 	add.w	r0, r7, #16
 800245c:	9304      	str	r3, [sp, #16]
 800245e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002462:	9303      	str	r3, [sp, #12]
 8002464:	9502      	str	r5, [sp, #8]
 8002466:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	9400      	str	r4, [sp, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	4632      	mov	r2, r6
 8002472:	f7ff fa76 	bl	8001962 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>
      tflite::micro::GetTensorShape(output),
 8002476:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800247a:	4618      	mov	r0, r3
 800247c:	f7fe ff7a 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(bias),
 8002480:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe ff75 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(filter),
 800248a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe ff70 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      op_params, tflite::micro::GetTensorShape(input),
 8002494:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002498:	4618      	mov	r0, r3
 800249a:	f7fe ff6b 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorData<float>(output));
}
 800249e:	bf00      	nop
 80024a0:	37bc      	adds	r7, #188	; 0xbc
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024a6 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_>:
void EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
                             TfLiteDepthwiseConvParams* params,
                             const OpData& data, const TfLiteEvalTensor* input,
                             const TfLiteEvalTensor* filter,
                             const TfLiteEvalTensor* bias,
                             TfLiteEvalTensor* output) {
 80024a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024a8:	b0b7      	sub	sp, #220	; 0xdc
 80024aa:	af08      	add	r7, sp, #32
 80024ac:	6178      	str	r0, [r7, #20]
 80024ae:	6139      	str	r1, [r7, #16]
 80024b0:	60fa      	str	r2, [r7, #12]
 80024b2:	60bb      	str	r3, [r7, #8]
  DepthwiseParams op_params;
  op_params.padding_type = PaddingType::kSame;
 80024b4:	2301      	movs	r3, #1
 80024b6:	763b      	strb	r3, [r7, #24]
  op_params.padding_values.width = data.padding.width;
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	b21b      	sxth	r3, r3
 80024be:	837b      	strh	r3, [r7, #26]
  op_params.padding_values.height = data.padding.height;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	b21b      	sxth	r3, r3
 80024c6:	83bb      	strh	r3, [r7, #28]
  op_params.stride_width = params->stride_width;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	b21b      	sxth	r3, r3
 80024ce:	847b      	strh	r3, [r7, #34]	; 0x22
  op_params.stride_height = params->stride_height;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	84bb      	strh	r3, [r7, #36]	; 0x24
  op_params.dilation_width_factor = params->dilation_width_factor;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	b21b      	sxth	r3, r3
 80024de:	84fb      	strh	r3, [r7, #38]	; 0x26
  op_params.dilation_height_factor = params->dilation_height_factor;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	b21b      	sxth	r3, r3
 80024e6:	853b      	strh	r3, [r7, #40]	; 0x28
  op_params.depth_multiplier = params->depth_multiplier;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	b21b      	sxth	r3, r3
 80024ee:	857b      	strh	r3, [r7, #42]	; 0x2a
  op_params.input_offset = -data.input_zero_point;
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	425b      	negs	r3, r3
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  op_params.weights_offset = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	633b      	str	r3, [r7, #48]	; 0x30
  op_params.output_offset = data.output_zero_point;
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	637b      	str	r3, [r7, #52]	; 0x34
  // TODO(b/130439627): Use calculated value for clamping.
  op_params.quantized_activation_min = std::numeric_limits<int8_t>::min();
 8002502:	f7fe fe75 	bl	80011f0 <_ZNSt14numeric_limitsIaE3minEv>
 8002506:	4603      	mov	r3, r0
 8002508:	643b      	str	r3, [r7, #64]	; 0x40
  op_params.quantized_activation_max = std::numeric_limits<int8_t>::max();
 800250a:	f7fe fe7a 	bl	8001202 <_ZNSt14numeric_limitsIaE3maxEv>
 800250e:	4603      	mov	r3, r0
 8002510:	647b      	str	r3, [r7, #68]	; 0x44

  reference_integer_ops::DepthwiseConvPerChannel(
      op_params, data.per_channel_output_multiplier,
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	6a5c      	ldr	r4, [r3, #36]	; 0x24
      data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 800251a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800251e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002522:	4618      	mov	r0, r3
 8002524:	f003 ffa9 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::DepthwiseConvPerChannel(
 8002528:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800252c:	f000 fc8c 	bl	8002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8002530:	4606      	mov	r6, r0
      tflite::micro::GetTensorData<int8_t>(input),
      tflite::micro::GetTensorShape(filter),
 8002532:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002536:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 800253a:	4618      	mov	r0, r3
 800253c:	f003 ff9d 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::DepthwiseConvPerChannel(
 8002540:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8002544:	f000 fc80 	bl	8002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8002548:	6078      	str	r0, [r7, #4]
      tflite::micro::GetTensorData<int8_t>(filter),
      tflite::micro::GetTensorShape(bias),
 800254a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800254e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8002552:	4618      	mov	r0, r3
 8002554:	f003 ff91 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::DepthwiseConvPerChannel(
 8002558:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800255c:	f000 fc83 	bl	8002e66 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 8002560:	6038      	str	r0, [r7, #0]
      tflite::micro::GetTensorData<int32_t>(bias),
      tflite::micro::GetTensorShape(output),
 8002562:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002566:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800256a:	4618      	mov	r0, r3
 800256c:	f003 ff85 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::DepthwiseConvPerChannel(
 8002570:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8002574:	f000 fc86 	bl	8002e84 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8002578:	4603      	mov	r3, r0
 800257a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800257e:	f107 0018 	add.w	r0, r7, #24
 8002582:	9306      	str	r3, [sp, #24]
 8002584:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002588:	9305      	str	r3, [sp, #20]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	9304      	str	r3, [sp, #16]
 800258e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002592:	9303      	str	r3, [sp, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	9302      	str	r3, [sp, #8]
 8002598:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800259c:	9301      	str	r3, [sp, #4]
 800259e:	9600      	str	r6, [sp, #0]
 80025a0:	4613      	mov	r3, r2
 80025a2:	462a      	mov	r2, r5
 80025a4:	4621      	mov	r1, r4
 80025a6:	f7ff f819 	bl	80015dc <_ZN6tflite21reference_integer_ops23DepthwiseConvPerChannelERKNS_15DepthwiseParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
      tflite::micro::GetTensorShape(output),
 80025aa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe fee0 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(bias),
 80025b4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fe fedb 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(filter),
 80025be:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fed6 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
 80025c8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fed1 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorData<int8_t>(output));
}
 80025d2:	bf00      	nop
 80025d4:	37bc      	adds	r7, #188	; 0xbc
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025da <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_>:

void EvalQuantized(TfLiteContext* context, TfLiteNode* node,
                   TfLiteDepthwiseConvParams* params, const OpData& data,
                   const TfLiteEvalTensor* input,
                   const TfLiteEvalTensor* filter, const TfLiteEvalTensor* bias,
                   TfLiteEvalTensor* output) {
 80025da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025dc:	b0b7      	sub	sp, #220	; 0xdc
 80025de:	af06      	add	r7, sp, #24
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	607a      	str	r2, [r7, #4]
 80025e6:	603b      	str	r3, [r7, #0]
  const int32_t input_offset = -data.input_zero_point;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	425b      	negs	r3, r3
 80025ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  const int32_t filter_offset = -data.filter_zero_point;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	425b      	negs	r3, r3
 80025f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  const int32_t output_offset = data.output_zero_point;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

  tflite::DepthwiseParams op_params;
  // Padding type is ignored, but still set.
  op_params.padding_type = PaddingType::kSame;
 8002604:	2301      	movs	r3, #1
 8002606:	753b      	strb	r3, [r7, #20]
  op_params.padding_values.width = data.padding.width;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	b21b      	sxth	r3, r3
 800260e:	82fb      	strh	r3, [r7, #22]
  op_params.padding_values.height = data.padding.height;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	b21b      	sxth	r3, r3
 8002616:	833b      	strh	r3, [r7, #24]
  op_params.stride_width = params->stride_width;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	b21b      	sxth	r3, r3
 800261e:	83fb      	strh	r3, [r7, #30]
  op_params.stride_height = params->stride_height;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	b21b      	sxth	r3, r3
 8002626:	843b      	strh	r3, [r7, #32]
  op_params.dilation_width_factor = params->dilation_width_factor;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	b21b      	sxth	r3, r3
 800262e:	847b      	strh	r3, [r7, #34]	; 0x22
  op_params.dilation_height_factor = params->dilation_height_factor;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	b21b      	sxth	r3, r3
 8002636:	84bb      	strh	r3, [r7, #36]	; 0x24
  op_params.depth_multiplier = params->depth_multiplier;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	b21b      	sxth	r3, r3
 800263e:	84fb      	strh	r3, [r7, #38]	; 0x26
  op_params.quantized_activation_min = data.output_activation_min;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002644:	63fb      	str	r3, [r7, #60]	; 0x3c
  op_params.quantized_activation_max = data.output_activation_max;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	643b      	str	r3, [r7, #64]	; 0x40
  op_params.input_offset = input_offset;
 800264c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002650:	62bb      	str	r3, [r7, #40]	; 0x28
  op_params.weights_offset = filter_offset;
 8002652:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c
  op_params.output_offset = output_offset;
 8002658:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800265c:	633b      	str	r3, [r7, #48]	; 0x30
  op_params.output_multiplier = data.output_multiplier;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
  // Legacy ops used mixed left and right shifts. Now all are +ve-means-left.
  op_params.output_shift = -data.output_shift;
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	425b      	negs	r3, r3
 800266a:	63bb      	str	r3, [r7, #56]	; 0x38

  tflite::reference_ops::DepthwiseConv(
      op_params, tflite::micro::GetTensorShape(input),
 800266c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002670:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8002674:	4618      	mov	r0, r3
 8002676:	f003 ff00 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 800267a:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800267e:	f000 fc12 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 8002682:	4606      	mov	r6, r0
      tflite::micro::GetTensorData<uint8_t>(input),
      tflite::micro::GetTensorShape(filter),
 8002684:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002688:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800268c:	4618      	mov	r0, r3
 800268e:	f003 fef4 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 8002692:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8002696:	f000 fc06 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 800269a:	4604      	mov	r4, r0
      tflite::micro::GetTensorData<uint8_t>(filter),
      tflite::micro::GetTensorShape(bias),
 800269c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80026a0:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f003 fee8 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 80026aa:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 80026ae:	f000 fbda 	bl	8002e66 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 80026b2:	4605      	mov	r5, r0
      tflite::micro::GetTensorData<int32_t>(bias),
      tflite::micro::GetTensorShape(output),
 80026b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026b8:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 80026bc:	4618      	mov	r0, r3
 80026be:	f003 fedc 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::DepthwiseConv(
 80026c2:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 80026c6:	f000 fbfd 	bl	8002ec4 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80026d0:	f107 0154 	add.w	r1, r7, #84	; 0x54
 80026d4:	f107 0014 	add.w	r0, r7, #20
 80026d8:	9304      	str	r3, [sp, #16]
 80026da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026de:	9303      	str	r3, [sp, #12]
 80026e0:	9502      	str	r5, [sp, #8]
 80026e2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	9400      	str	r4, [sp, #0]
 80026ea:	4613      	mov	r3, r2
 80026ec:	4632      	mov	r2, r6
 80026ee:	f7ff facf 	bl	8001c90 <_ZN6tflite13reference_ops13DepthwiseConvERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph>
      tflite::micro::GetTensorShape(output),
 80026f2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe fe3c 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(bias),
 80026fc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002700:	4618      	mov	r0, r3
 8002702:	f7fe fe37 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(filter),
 8002706:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fe32 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      op_params, tflite::micro::GetTensorShape(input),
 8002710:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002714:	4618      	mov	r0, r3
 8002716:	f7fe fe2d 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorData<uint8_t>(output));
}
 800271a:	bf00      	nop
 800271c:	37c4      	adds	r7, #196	; 0xc4
 800271e:	46bd      	mov	sp, r7
 8002720:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002724 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8002724:	b5b0      	push	{r4, r5, r7, lr}
 8002726:	b08c      	sub	sp, #48	; 0x30
 8002728:	af04      	add	r7, sp, #16
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16>
 8002736:	f011 f94f 	bl	80139d8 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x22>
 8002742:	f011 f949 	bl	80139d8 <abort>

  auto* params =
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	61fb      	str	r3, [r7, #28]
      reinterpret_cast<TfLiteDepthwiseConvParams*>(node->builtin_data);
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	61bb      	str	r3, [r7, #24]

  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	6839      	ldr	r1, [r7, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fba8 	bl	8001eae <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 800275e:	6178      	str	r0, [r7, #20]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	6839      	ldr	r1, [r7, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff fb91 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 800276c:	6138      	str	r0, [r7, #16]
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kFilterTensor);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2201      	movs	r2, #1
 8002772:	6839      	ldr	r1, [r7, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff fb8a 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 800277a:	60f8      	str	r0, [r7, #12]
  const TfLiteEvalTensor* bias =
      (NumInputs(node) == 3)
 800277c:	6838      	ldr	r0, [r7, #0]
 800277e:	f7ff fab3 	bl	8001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 8002782:	4603      	mov	r3, r0
          ? tflite::micro::GetEvalInput(context, node, kBiasTensor)
 8002784:	2b03      	cmp	r3, #3
 8002786:	d107      	bne.n	8002798 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x74>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	6839      	ldr	r1, [r7, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fb7d 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8002794:	4603      	mov	r3, r0
 8002796:	e000      	b.n	800279a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x76>
 8002798:	2300      	movs	r3, #0
          : nullptr;
 800279a:	60bb      	str	r3, [r7, #8]

  // TODO(aselle): Consider whether float conv and quantized conv should be
  // separate ops to avoid dispatch overhead here.
  switch (input->type) {  // Already know in/out types are same.
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	7a1b      	ldrb	r3, [r3, #8]
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d021      	beq.n	80027e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xc4>
 80027a4:	2b09      	cmp	r3, #9
 80027a6:	d010      	beq.n	80027ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xa6>
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d12c      	bne.n	8002806 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xe2>
    case kTfLiteFloat32:
      EvalFloat(context, node, params, data, input, filter, bias, output);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	9303      	str	r3, [sp, #12]
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	9302      	str	r3, [sp, #8]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	6839      	ldr	r1, [r7, #0]
 80027c4:	f7ff fde2 	bl	800238c <_ZN6tflite12_GLOBAL__N_19EvalFloatEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_>
      break;
 80027c8:	e02d      	b.n	8002826 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x102>
    case kTfLiteInt8:
      EvalQuantizedPerChannel(context, node, params, data, input, filter, bias,
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	9303      	str	r3, [sp, #12]
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	69fa      	ldr	r2, [r7, #28]
 80027e0:	6839      	ldr	r1, [r7, #0]
 80027e2:	f7ff fe60 	bl	80024a6 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_>
                              output);
      break;
 80027e6:	e01e      	b.n	8002826 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x102>
    case kTfLiteUInt8:
      EvalQuantized(context, node, params, data, input, filter, bias, output);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	9303      	str	r3, [sp, #12]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	9302      	str	r3, [sp, #8]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	9301      	str	r3, [sp, #4]
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	6839      	ldr	r1, [r7, #0]
 8002800:	f7ff feeb 	bl	80025da <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeP25TfLiteDepthwiseConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_>
      break;
 8002804:	e00f      	b.n	8002826 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x102>
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695c      	ldr	r4, [r3, #20]
 800280a:	687d      	ldr	r5, [r7, #4]
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	7a1b      	ldrb	r3, [r3, #8]
 8002810:	4618      	mov	r0, r3
 8002812:	f7fe fc71 	bl	80010f8 <TfLiteTypeGetName>
 8002816:	4602      	mov	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	7a1b      	ldrb	r3, [r3, #8]
 800281c:	4904      	ldr	r1, [pc, #16]	; (8002830 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x10c>)
 800281e:	4628      	mov	r0, r5
 8002820:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 8002822:	2301      	movs	r3, #1
 8002824:	e000      	b.n	8002828 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x104>
  }
  return kTfLiteOk;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3720      	adds	r7, #32
 800282c:	46bd      	mov	sp, r7
 800282e:	bdb0      	pop	{r4, r5, r7, pc}
 8002830:	080165c4 	.word	0x080165c4

08002834 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>:

}  // namespace

TfLiteRegistration Register_DEPTHWISE_CONV_2D() {
 8002834:	b4b0      	push	{r4, r5, r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a07      	ldr	r2, [pc, #28]	; (800285c <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv+0x28>)
 8002840:	461c      	mov	r4, r3
 8002842:	4615      	mov	r5, r2
 8002844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002848:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800284c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bcb0      	pop	{r4, r5, r7}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	080165e0 	.word	0x080165e0

08002860 <_ZSt3minIlERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	429a      	cmp	r2, r3
 8002874:	da01      	bge.n	800287a <_ZSt3minIlERKT_S2_S2_+0x1a>
	return __b;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	e000      	b.n	800287c <_ZSt3minIlERKT_S2_S2_+0x1c>
      return __a;
 800287a:	687b      	ldr	r3, [r7, #4]
    }
 800287c:	4618      	mov	r0, r3
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <_ZSt3maxIfERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	ed93 7a00 	vldr	s14, [r3]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a6:	d501      	bpl.n	80028ac <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	e000      	b.n	80028ae <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 80028ac:	687b      	ldr	r3, [r7, #4]
    }
 80028ae:	4618      	mov	r0, r3
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>:
inline T ActivationFunctionWithMinMax(T x, T output_activation_min,
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b084      	sub	sp, #16
 80028be:	af00      	add	r7, sp, #0
 80028c0:	ed87 0a03 	vstr	s0, [r7, #12]
 80028c4:	edc7 0a02 	vstr	s1, [r7, #8]
 80028c8:	ed87 1a01 	vstr	s2, [r7, #4]
  return min(max(x, output_activation_min), output_activation_max);
 80028cc:	f107 0208 	add.w	r2, r7, #8
 80028d0:	f107 030c 	add.w	r3, r7, #12
 80028d4:	4611      	mov	r1, r2
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff ffd6 	bl	8002888 <_ZSt3maxIfERKT_S2_S2_>
 80028dc:	4602      	mov	r2, r0
 80028de:	1d3b      	adds	r3, r7, #4
 80028e0:	4619      	mov	r1, r3
 80028e2:	4610      	mov	r0, r2
 80028e4:	f000 f87c 	bl	80029e0 <_ZSt3minIfERKT_S2_S2_>
 80028e8:	4603      	mov	r3, r0
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	ee07 3a90 	vmov	s15, r3
}
 80028f0:	eeb0 0a67 	vmov.f32	s0, s15
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
	...

080028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>:
}

// Correctly-rounded-to-nearest division by a power-of-two.
// Also known as a rounding arithmetic right shift.
template <typename IntegerType, typename ExponentType>
inline IntegerType RoundingDivideByPOT(IntegerType x, ExponentType exponent) {
 80028fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028fe:	b089      	sub	sp, #36	; 0x24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  assert(exponent >= 0);
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	2a00      	cmp	r2, #0
 800290a:	da06      	bge.n	800291a <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0x1e>
 800290c:	4b30      	ldr	r3, [pc, #192]	; (80029d0 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xd4>)
 800290e:	4a31      	ldr	r2, [pc, #196]	; (80029d4 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xd8>)
 8002910:	f240 1171 	movw	r1, #369	; 0x171
 8002914:	4830      	ldr	r0, [pc, #192]	; (80029d8 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xdc>)
 8002916:	f011 f867 	bl	80139e8 <__assert_func>
  assert(exponent <= 31);
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	2a1f      	cmp	r2, #31
 800291e:	dd06      	ble.n	800292e <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0x32>
 8002920:	4b2e      	ldr	r3, [pc, #184]	; (80029dc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xe0>)
 8002922:	4a2c      	ldr	r2, [pc, #176]	; (80029d4 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xd8>)
 8002924:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8002928:	482b      	ldr	r0, [pc, #172]	; (80029d8 <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_+0xdc>)
 800292a:	f011 f85d 	bl	80139e8 <__assert_func>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800292e:	f04f 0101 	mov.w	r1, #1
 8002932:	f04f 0200 	mov.w	r2, #0
 8002936:	6838      	ldr	r0, [r7, #0]
 8002938:	f1a0 0620 	sub.w	r6, r0, #32
 800293c:	f1c0 0520 	rsb	r5, r0, #32
 8002940:	fa02 f400 	lsl.w	r4, r2, r0
 8002944:	fa01 f606 	lsl.w	r6, r1, r6
 8002948:	4334      	orrs	r4, r6
 800294a:	fa21 f505 	lsr.w	r5, r1, r5
 800294e:	432c      	orrs	r4, r5
 8002950:	fa01 f300 	lsl.w	r3, r1, r0
 8002954:	3b01      	subs	r3, #1
 8002956:	4618      	mov	r0, r3
 8002958:	f000 fac5 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800295c:	61f8      	str	r0, [r7, #28]
  const IntegerType zero = Dup<IntegerType>(0);
 800295e:	2000      	movs	r0, #0
 8002960:	f000 fac1 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 8002964:	61b8      	str	r0, [r7, #24]
  const IntegerType one = Dup<IntegerType>(1);
 8002966:	2001      	movs	r0, #1
 8002968:	f000 fabd 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800296c:	6178      	str	r0, [r7, #20]
  const IntegerType remainder = BitAnd(x, mask);
 800296e:	69f9      	ldr	r1, [r7, #28]
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 fac3 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 8002976:	6138      	str	r0, [r7, #16]
  const IntegerType threshold =
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
 8002978:	2101      	movs	r1, #1
 800297a:	69f8      	ldr	r0, [r7, #28]
 800297c:	f000 facc 	bl	8002f18 <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 8002980:	4604      	mov	r4, r0
 8002982:	69b9      	ldr	r1, [r7, #24]
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 fad6 	bl	8002f36 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 800298a:	4603      	mov	r3, r0
 800298c:	6979      	ldr	r1, [r7, #20]
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fab4 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 8002994:	4603      	mov	r3, r0
  const IntegerType threshold =
 8002996:	4619      	mov	r1, r3
 8002998:	4620      	mov	r0, r4
 800299a:	f000 fae0 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800299e:	60f8      	str	r0, [r7, #12]
  return Add(ShiftRight(x, exponent),
 80029a0:	6839      	ldr	r1, [r7, #0]
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 fab8 	bl	8002f18 <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 80029a8:	4604      	mov	r4, r0
 80029aa:	68f9      	ldr	r1, [r7, #12]
 80029ac:	6938      	ldr	r0, [r7, #16]
 80029ae:	f000 fae4 	bl	8002f7a <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 80029b2:	4603      	mov	r3, r0
 80029b4:	6979      	ldr	r1, [r7, #20]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 faa0 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 80029bc:	4603      	mov	r3, r0
             BitAnd(MaskIfGreaterThan(remainder, threshold), one));
 80029be:	4619      	mov	r1, r3
 80029c0:	4620      	mov	r0, r4
 80029c2:	f000 facc 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 80029c6:	4603      	mov	r3, r0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3724      	adds	r7, #36	; 0x24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029d0:	08016600 	.word	0x08016600
 80029d4:	08019358 	.word	0x08019358
 80029d8:	08016610 	.word	0x08016610
 80029dc:	0801662c 	.word	0x0801662c

080029e0 <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	ed93 7a00 	vldr	s14, [r3]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	edd3 7a00 	vldr	s15, [r3]
 80029f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fe:	d501      	bpl.n	8002a04 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	e000      	b.n	8002a06 <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8002a04:	687b      	ldr	r3, [r7, #4]
    }
 8002a06:	4618      	mov	r0, r3
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr

08002a12 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph>:
  static inline void Run(
 8002a12:	b590      	push	{r4, r7, lr}
 8002a14:	b0ad      	sub	sp, #180	; 0xb4
 8002a16:	af02      	add	r7, sp, #8
 8002a18:	60f8      	str	r0, [r7, #12]
 8002a1a:	60b9      	str	r1, [r7, #8]
 8002a1c:	607a      	str	r2, [r7, #4]
 8002a1e:	603b      	str	r3, [r7, #0]
    const int stride_width = params.stride_width;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002a26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    const int stride_height = params.stride_height;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002a30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    const int dilation_width_factor = params.dilation_width_factor;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002a3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    const int dilation_height_factor = params.dilation_height_factor;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002a44:	67fb      	str	r3, [r7, #124]	; 0x7c
    const int pad_width = params.padding_values.width;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a4c:	67bb      	str	r3, [r7, #120]	; 0x78
    const int pad_height = params.padding_values.height;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a54:	677b      	str	r3, [r7, #116]	; 0x74
    const int depth_multiplier = params.depth_multiplier;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002a5c:	673b      	str	r3, [r7, #112]	; 0x70
    const int32_t output_activation_min = params.quantized_activation_min;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a62:	61fb      	str	r3, [r7, #28]
    const int32_t output_activation_max = params.quantized_activation_max;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a68:	61bb      	str	r3, [r7, #24]
    const int32_t input_offset = params.input_offset;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	66fb      	str	r3, [r7, #108]	; 0x6c
    const int32_t filter_offset = params.weights_offset;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	66bb      	str	r3, [r7, #104]	; 0x68
    const int32_t output_offset = params.output_offset;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	667b      	str	r3, [r7, #100]	; 0x64
    const int32_t output_multiplier = params.output_multiplier;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	663b      	str	r3, [r7, #96]	; 0x60
    const int output_shift = params.output_shift;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a86:	65fb      	str	r3, [r7, #92]	; 0x5c
    TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8002a88:	68b8      	ldr	r0, [r7, #8]
 8002a8a:	f7fe fc89 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d001      	beq.n	8002a98 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x86>
 8002a94:	f010 ffa0 	bl	80139d8 <abort>
    TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 8002a98:	6838      	ldr	r0, [r7, #0]
 8002a9a:	f7fe fc81 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d001      	beq.n	8002aa8 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x96>
 8002aa4:	f010 ff98 	bl	80139d8 <abort>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8002aa8:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8002aac:	f7fe fc78 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d001      	beq.n	8002aba <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0xa8>
 8002ab6:	f010 ff8f 	bl	80139d8 <abort>
    TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8002aba:	69fa      	ldr	r2, [r7, #28]
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	dd01      	ble.n	8002ac6 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0xb4>
 8002ac2:	f010 ff89 	bl	80139d8 <abort>
    const int batches = MatchingDim(input_shape, 0, output_shape, 0);
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002acc:	2100      	movs	r1, #0
 8002ace:	68b8      	ldr	r0, [r7, #8]
 8002ad0:	f7fe fd31 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8002ad4:	65b8      	str	r0, [r7, #88]	; 0x58
    const int output_depth = MatchingDim(filter_shape, 3, output_shape, 3);
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002adc:	2103      	movs	r1, #3
 8002ade:	6838      	ldr	r0, [r7, #0]
 8002ae0:	f7fe fd29 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	617b      	str	r3, [r7, #20]
    const int input_height = input_shape.Dims(1);
 8002ae8:	2101      	movs	r1, #1
 8002aea:	68b8      	ldr	r0, [r7, #8]
 8002aec:	f7fe fc64 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002af0:	6578      	str	r0, [r7, #84]	; 0x54
    const int input_width = input_shape.Dims(2);
 8002af2:	2102      	movs	r1, #2
 8002af4:	68b8      	ldr	r0, [r7, #8]
 8002af6:	f7fe fc5f 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002afa:	6538      	str	r0, [r7, #80]	; 0x50
    const int input_depth = input_shape.Dims(3);
 8002afc:	2103      	movs	r1, #3
 8002afe:	68b8      	ldr	r0, [r7, #8]
 8002b00:	f7fe fc5a 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002b04:	64f8      	str	r0, [r7, #76]	; 0x4c
    const int filter_height = filter_shape.Dims(1);
 8002b06:	2101      	movs	r1, #1
 8002b08:	6838      	ldr	r0, [r7, #0]
 8002b0a:	f7fe fc55 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002b0e:	64b8      	str	r0, [r7, #72]	; 0x48
    const int filter_width = filter_shape.Dims(2);
 8002b10:	2102      	movs	r1, #2
 8002b12:	6838      	ldr	r0, [r7, #0]
 8002b14:	f7fe fc50 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002b18:	6478      	str	r0, [r7, #68]	; 0x44
    const int output_height = output_shape.Dims(1);
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8002b20:	f7fe fc4a 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002b24:	6438      	str	r0, [r7, #64]	; 0x40
    const int output_width = output_shape.Dims(2);
 8002b26:	2102      	movs	r1, #2
 8002b28:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8002b2c:	f7fe fc44 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8002b30:	63f8      	str	r0, [r7, #60]	; 0x3c
    TFLITE_DCHECK_EQ(output_depth, input_depth * depth_multiplier);
 8002b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b34:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002b36:	fb02 f203 	mul.w	r2, r2, r3
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d001      	beq.n	8002b44 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x132>
 8002b40:	f010 ff4a 	bl	80139d8 <abort>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8002b44:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8002b48:	f7fe fc7a 	bl	8001440 <_ZNK6tflite12RuntimeShape8FlatSizeEv>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x146>
 8002b54:	f010 ff40 	bl	80139d8 <abort>
    for (int b = 0; b < batches; ++b) {
 8002b58:	2300      	movs	r3, #0
 8002b5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002b5e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002b62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b64:	429a      	cmp	r2, r3
 8002b66:	f280 8109 	bge.w	8002d7c <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x36a>
      for (int out_y = 0; out_y < output_height; ++out_y) {
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002b70:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8002b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b76:	429a      	cmp	r2, r3
 8002b78:	f280 80fa 	bge.w	8002d70 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x35e>
        for (int out_x = 0; out_x < output_width; ++out_x) {
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002b82:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8002b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	f280 80eb 	bge.w	8002d64 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x352>
          for (int ic = 0; ic < input_depth; ++ic) {
 8002b8e:	2300      	movs	r3, #0
 8002b90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b94:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002b98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	f280 80dc 	bge.w	8002d58 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x346>
            for (int m = 0; m < depth_multiplier; m++) {
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002ba6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002baa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bac:	429a      	cmp	r2, r3
 8002bae:	f280 80cd 	bge.w	8002d4c <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x33a>
              const int oc = m + ic * depth_multiplier;
 8002bb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002bb6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002bb8:	fb02 f303 	mul.w	r3, r2, r3
 8002bbc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002bc0:	4413      	add	r3, r2
 8002bc2:	63bb      	str	r3, [r7, #56]	; 0x38
              const int in_x_origin = (out_x * stride_width) - pad_width;
 8002bc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002bc8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002bcc:	fb02 f203 	mul.w	r2, r2, r3
 8002bd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	637b      	str	r3, [r7, #52]	; 0x34
              const int in_y_origin = (out_y * stride_height) - pad_height;
 8002bd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002bda:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002bde:	fb02 f203 	mul.w	r2, r2, r3
 8002be2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	633b      	str	r3, [r7, #48]	; 0x30
              int32_t acc = 0;
 8002be8:	2300      	movs	r3, #0
 8002bea:	613b      	str	r3, [r7, #16]
              for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8002bec:	2300      	movs	r3, #0
 8002bee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002bf2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002bf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	da5e      	bge.n	8002cba <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x2a8>
                for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002c02:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002c06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	da50      	bge.n	8002cae <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x29c>
                      in_x_origin + dilation_width_factor * filter_x;
 8002c0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002c10:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002c14:	fb02 f303 	mul.w	r3, r2, r3
                  const int in_x =
 8002c18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c1a:	4413      	add	r3, r2
 8002c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
                      in_y_origin + dilation_height_factor * filter_y;
 8002c1e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c20:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002c24:	fb02 f303 	mul.w	r3, r2, r3
                  const int in_y =
 8002c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c2a:	4413      	add	r3, r2
 8002c2c:	62bb      	str	r3, [r7, #40]	; 0x28
                  if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8002c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	db36      	blt.n	8002ca2 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x290>
 8002c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	da32      	bge.n	8002ca2 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x290>
 8002c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	db2f      	blt.n	8002ca2 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x290>
 8002c42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c46:	429a      	cmp	r2, r3
 8002c48:	da2b      	bge.n	8002ca2 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x290>
                        input_data[Offset(input_shape, b, in_y, in_x, ic)];
 8002c4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c54:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c58:	68b8      	ldr	r0, [r7, #8]
 8002c5a:	f7fe fc14 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	461a      	mov	r2, r3
                    int32_t input_val =
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4413      	add	r3, r2
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	627b      	str	r3, [r7, #36]	; 0x24
                    int32_t filter_val = filter_data[Offset(
 8002c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c72:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002c76:	2100      	movs	r1, #0
 8002c78:	6838      	ldr	r0, [r7, #0]
 8002c7a:	f7fe fc04 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	461a      	mov	r2, r3
 8002c82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c86:	4413      	add	r3, r2
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	623b      	str	r3, [r7, #32]
                    acc += (filter_val + filter_offset) *
 8002c8c:	6a3a      	ldr	r2, [r7, #32]
 8002c8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c90:	4413      	add	r3, r2
                           (input_val + input_offset);
 8002c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c96:	440a      	add	r2, r1
                    acc += (filter_val + filter_offset) *
 8002c98:	fb02 f203 	mul.w	r2, r2, r3
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
                for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8002ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002cac:	e7a9      	b.n	8002c02 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x1f0>
              for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8002cae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002cb8:	e79b      	b.n	8002bf2 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x1e0>
              if (bias_data) {
 8002cba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d008      	beq.n	8002cd4 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x2c2>
                acc += bias_data[oc];
 8002cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002cca:	4413      	add	r3, r2
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	613b      	str	r3, [r7, #16]
              acc = DepthwiseConvRound<output_rounding>(acc, output_multiplier,
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002cd8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fe ffc8 	bl	8001c70 <_ZN6tflite13reference_ops14depthwise_conv18DepthwiseConvRoundILNS_27DepthwiseConvOutputRoundingE1EEEllli>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	613b      	str	r3, [r7, #16]
              acc += output_offset;
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ce8:	4413      	add	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]
              acc = std::max(acc, output_activation_min);
 8002cec:	f107 021c 	add.w	r2, r7, #28
 8002cf0:	f107 0310 	add.w	r3, r7, #16
 8002cf4:	4611      	mov	r1, r2
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe fab8 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	613b      	str	r3, [r7, #16]
              acc = std::min(acc, output_activation_max);
 8002d02:	f107 0218 	add.w	r2, r7, #24
 8002d06:	f107 0310 	add.w	r3, r7, #16
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fda7 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 8002d12:	4603      	mov	r3, r0
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	613b      	str	r3, [r7, #16]
              output_data[Offset(output_shape, b, out_y, out_x, oc)] =
 8002d18:	693c      	ldr	r4, [r7, #16]
 8002d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d22:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8002d26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002d2a:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8002d2e:	f7fe fbaa 	bl	8001486 <_ZN6tflite6OffsetERKNS_12RuntimeShapeEiiii>
 8002d32:	4603      	mov	r3, r0
 8002d34:	461a      	mov	r2, r3
 8002d36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002d3a:	4413      	add	r3, r2
 8002d3c:	b2e2      	uxtb	r2, r4
 8002d3e:	701a      	strb	r2, [r3, #0]
            for (int m = 0; m < depth_multiplier; m++) {
 8002d40:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d44:	3301      	adds	r3, #1
 8002d46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002d4a:	e72c      	b.n	8002ba6 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x194>
          for (int ic = 0; ic < input_depth; ++ic) {
 8002d4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d50:	3301      	adds	r3, #1
 8002d52:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d56:	e71d      	b.n	8002b94 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x182>
        for (int out_x = 0; out_x < output_width; ++out_x) {
 8002d58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002d62:	e70e      	b.n	8002b82 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x170>
      for (int out_y = 0; out_y < output_height; ++out_y) {
 8002d64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002d6e:	e6ff      	b.n	8002b70 <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x15e>
    for (int b = 0; b < batches; ++b) {
 8002d70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d74:	3301      	adds	r3, #1
 8002d76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002d7a:	e6f0      	b.n	8002b5e <_ZN6tflite13reference_ops14depthwise_conv24DepthwiseConvBasicKernelILNS_27DepthwiseConvOutputRoundingE1EE3RunERKNS_15DepthwiseParamsERKNS_12RuntimeShapeEPKhSA_SC_SA_PKlSA_Ph+0x14c>
  }
 8002d7c:	bf00      	nop
 8002d7e:	37ac      	adds	r7, #172	; 0xac
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd90      	pop	{r4, r7, pc}

08002d84 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>:
                                               int32_t* act_max);

// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	73fb      	strb	r3, [r7, #15]
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d10b      	bne.n	8002db0 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x2c>
    *activation_min = 0;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
    *activation_max = std::numeric_limits<T>::max();
 8002da0:	f7fe fa4a 	bl	8001238 <_ZNSt14numeric_limitsIfE3maxEv>
 8002da4:	eef0 7a40 	vmov.f32	s15, s0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	edc3 7a00 	vstr	s15, [r3]
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    *activation_max = std::numeric_limits<T>::max();
  }
}
 8002dae:	e023      	b.n	8002df8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
  } else if (activation == kTfLiteActRelu6) {
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d107      	bne.n	8002dc6 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x42>
    *activation_min = 0;
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	f04f 0200 	mov.w	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
    *activation_max = 6;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a0f      	ldr	r2, [pc, #60]	; (8002e00 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x7c>)
 8002dc2:	601a      	str	r2, [r3, #0]
}
 8002dc4:	e018      	b.n	8002df8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
  } else if (activation == kTfLiteActReluN1To1) {
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d107      	bne.n	8002ddc <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x58>
    *activation_min = -1;
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4a0d      	ldr	r2, [pc, #52]	; (8002e04 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x80>)
 8002dd0:	601a      	str	r2, [r3, #0]
    *activation_max = 1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002dd8:	601a      	str	r2, [r3, #0]
}
 8002dda:	e00d      	b.n	8002df8 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_+0x74>
    *activation_min = std::numeric_limits<T>::lowest();
 8002ddc:	f7fe fa3a 	bl	8001254 <_ZNSt14numeric_limitsIfE6lowestEv>
 8002de0:	eef0 7a40 	vmov.f32	s15, s0
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	edc3 7a00 	vstr	s15, [r3]
    *activation_max = std::numeric_limits<T>::max();
 8002dea:	f7fe fa25 	bl	8001238 <_ZNSt14numeric_limitsIfE3maxEv>
 8002dee:	eef0 7a40 	vmov.f32	s15, s0
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	edc3 7a00 	vstr	s15, [r3]
}
 8002df8:	bf00      	nop
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40c00000 	.word	0x40c00000
 8002e04:	bf800000 	.word	0xbf800000

08002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>:
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
}

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor+0x12>
 8002e16:	f010 fddf 	bl	80139d8 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x14>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	e000      	b.n	8002e3c <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor+0x16>
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor+0x12>
 8002e56:	f010 fdbf 	bl	80139d8 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b082      	sub	sp, #8
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor+0x12>
 8002e74:	f010 fdb0 	bl	80139d8 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d002      	beq.n	8002e98 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x14>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	e000      	b.n	8002e9a <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor+0x16>
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b082      	sub	sp, #8
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor+0x12>
 8002eb4:	f010 fd90 	bl	80139d8 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor+0x14>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	e000      	b.n	8002eda <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor+0x16>
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>:
tRawType Dup(typename FixedPointRawTypeTraits<tRawType>::ScalarRawType x) {
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  return x;
 8002eee:	687b      	ldr	r3, [r7, #4]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>:
tIntegerType BitAnd(tIntegerType a, tIntegerType b) {
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  return a & b;
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	4013      	ands	r3, r2
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <_ZN8gemmlowp10ShiftRightIlEET_S1_i>:
tIntegerType ShiftRight(tIntegerType a, int offset) {
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  return a >> offset;
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	fa42 f303 	asr.w	r3, r2, r3
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>:
tIntegerType MaskIfLessThan(tIntegerType a, tIntegerType b) {
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
 8002f3e:	6039      	str	r1, [r7, #0]
  return MaskIfNonZero<tIntegerType>(a < b);
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	bfb4      	ite	lt
 8002f48:	2301      	movlt	r3, #1
 8002f4a:	2300      	movge	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 f827 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 8002f54:	4603      	mov	r3, r0
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>:
tIntegerType Add(tIntegerType a, tIntegerType b) {
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
 8002f66:	6039      	str	r1, [r7, #0]
  return a + b;
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	4413      	add	r3, r2
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>:
tIntegerType MaskIfGreaterThan(tIntegerType a, tIntegerType b) {
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	6039      	str	r1, [r7, #0]
  return MaskIfNonZero<tIntegerType>(a > b);
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	bfcc      	ite	gt
 8002f8c:	2301      	movgt	r3, #1
 8002f8e:	2300      	movle	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 f805 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 8002f98:	4603      	mov	r3, r0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>:
tIntegerType MaskIfNonZero(tIntegerType a) {
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b082      	sub	sp, #8
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  return a ? BitNot(zero) : zero;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d004      	beq.n	8002fba <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_+0x18>
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	f000 f807 	bl	8002fc4 <_ZN8gemmlowp6BitNotIlEET_S1_>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	e000      	b.n	8002fbc <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_+0x1a>
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <_ZN8gemmlowp6BitNotIlEET_S1_>:
tIntegerType BitNot(tIntegerType a) {
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  return ~a;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	43db      	mvns	r3, r3
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
 8002fdc:	b40e      	push	{r1, r2, r3}
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b085      	sub	sp, #20
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  va_list args;
  va_start(args, format);
 8002fe6:	f107 0320 	add.w	r3, r7, #32
 8002fea:	60bb      	str	r3, [r7, #8]
  int code = Report(format, args);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	3308      	adds	r3, #8
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	69f9      	ldr	r1, [r7, #28]
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	4798      	blx	r3
 8002ffc:	60f8      	str	r0, [r7, #12]
  va_end(args);
  return code;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800300a:	b003      	add	sp, #12
 800300c:	4770      	bx	lr

0800300e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
 800300e:	b40c      	push	{r2, r3}
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  va_list args;
  va_start(args, format);
 800301a:	f107 031c 	add.w	r3, r7, #28
 800301e:	60bb      	str	r3, [r7, #8]
  int code = Report(format, args);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	3308      	adds	r3, #8
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	69b9      	ldr	r1, [r7, #24]
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	4798      	blx	r3
 8003030:	60f8      	str	r0, [r7, #12]
  va_end(args);
  return code;
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800303e:	b002      	add	sp, #8
 8003040:	4770      	bx	lr

08003042 <_ZN15FeatureProviderC1EiPa>:

#include "audio_provider.h"
#include "micro_features_generator.h"
#include "micro_model_settings.h"

FeatureProvider::FeatureProvider(int feature_size, int8_t* feature_data)
 8003042:	b480      	push	{r7}
 8003044:	b087      	sub	sp, #28
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	607a      	str	r2, [r7, #4]
    : feature_size_(feature_size),
      feature_data_(feature_data),
      is_first_run_(true) {
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2201      	movs	r2, #1
 800305e:	721a      	strb	r2, [r3, #8]
  // Initialize the feature data to default values.
  for (int n = 0; n < feature_size_; ++n) {
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	429a      	cmp	r2, r3
 800306c:	da09      	bge.n	8003082 <_ZN15FeatureProviderC1EiPa+0x40>
    feature_data_[n] = 0;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	4413      	add	r3, r2
 8003076:	2200      	movs	r2, #0
 8003078:	701a      	strb	r2, [r3, #0]
  for (int n = 0; n < feature_size_; ++n) {
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	3301      	adds	r3, #1
 800307e:	617b      	str	r3, [r7, #20]
 8003080:	e7f0      	b.n	8003064 <_ZN15FeatureProviderC1EiPa+0x22>
  }
}
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	4618      	mov	r0, r3
 8003086:	371c      	adds	r7, #28
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <_ZN15FeatureProviderD1Ev>:

FeatureProvider::~FeatureProvider() {}
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4618      	mov	r0, r3
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	4618      	mov	r0, r3
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <_ZNK11flatbuffers5Table9GetVTableEv>:

// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
 80030be:	b590      	push	{r4, r7, lr}
 80030c0:	b083      	sub	sp, #12
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
    return data_ - ReadScalar<soffset_t>(data_);
 80030c6:	687c      	ldr	r4, [r7, #4]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f000 fd07 	bl	8003ade <_ZN11flatbuffers10ReadScalarIlEET_PKv>
 80030d0:	4603      	mov	r3, r0
 80030d2:	425b      	negs	r3, r3
 80030d4:	4423      	add	r3, r4
  }
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd90      	pop	{r4, r7, pc}

080030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>:

  // This gets the field offset for any of the functions below it, or 0
  // if the field was not present.
  voffset_t GetOptionalFieldOffset(voffset_t field) const {
 80030de:	b580      	push	{r7, lr}
 80030e0:	b084      	sub	sp, #16
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
 80030e6:	460b      	mov	r3, r1
 80030e8:	807b      	strh	r3, [r7, #2]
    // The vtable offset is always at the start.
    auto vtable = GetVTable();
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7ff ffe7 	bl	80030be <_ZNK11flatbuffers5Table9GetVTableEv>
 80030f0:	60f8      	str	r0, [r7, #12]
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 fcd7 	bl	8003aa6 <_ZN11flatbuffers10ReadScalarItEET_PKv>
 80030f8:	4603      	mov	r3, r0
 80030fa:	817b      	strh	r3, [r7, #10]
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80030fc:	887a      	ldrh	r2, [r7, #2]
 80030fe:	897b      	ldrh	r3, [r7, #10]
 8003100:	429a      	cmp	r2, r3
 8003102:	d207      	bcs.n	8003114 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt+0x36>
 8003104:	887b      	ldrh	r3, [r7, #2]
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4413      	add	r3, r2
 800310a:	4618      	mov	r0, r3
 800310c:	f000 fccb 	bl	8003aa6 <_ZN11flatbuffers10ReadScalarItEET_PKv>
 8003110:	4603      	mov	r3, r0
 8003112:	e000      	b.n	8003116 <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt+0x38>
 8003114:	2300      	movs	r3, #0
  }
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <_ZNK6tflite22DepthwiseConv2DOptions7paddingEv>:
    VT_DEPTH_MULTIPLIER = 10,
    VT_FUSED_ACTIVATION_FUNCTION = 12,
    VT_DILATION_W_FACTOR = 14,
    VT_DILATION_H_FACTOR = 16
  };
  tflite::Padding padding() const {
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::Padding>(GetField<int8_t>(VT_PADDING, 0));
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	2104      	movs	r1, #4
 800312c:	4618      	mov	r0, r3
 800312e:	f000 fd4f 	bl	8003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8003132:	4603      	mov	r3, r0
 8003134:	b2db      	uxtb	r3, r3
  }
 8003136:	4618      	mov	r0, r3
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <_ZNK6tflite22DepthwiseConv2DOptions8stride_wEv>:
  int32_t stride_w() const {
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_STRIDE_W, 0);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	2106      	movs	r1, #6
 800314c:	4618      	mov	r0, r3
 800314e:	f000 fd11 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8003152:	4603      	mov	r3, r0
  }
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <_ZNK6tflite22DepthwiseConv2DOptions8stride_hEv>:
  int32_t stride_h() const {
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_STRIDE_H, 0);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	2108      	movs	r1, #8
 800316a:	4618      	mov	r0, r3
 800316c:	f000 fd02 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8003170:	4603      	mov	r3, r0
  }
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <_ZNK6tflite22DepthwiseConv2DOptions16depth_multiplierEv>:
  int32_t depth_multiplier() const {
 800317a:	b580      	push	{r7, lr}
 800317c:	b082      	sub	sp, #8
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_DEPTH_MULTIPLIER, 0);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	210a      	movs	r1, #10
 8003188:	4618      	mov	r0, r3
 800318a:	f000 fcf3 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800318e:	4603      	mov	r3, r0
  }
 8003190:	4618      	mov	r0, r3
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <_ZNK6tflite22DepthwiseConv2DOptions25fused_activation_functionEv>:
  tflite::ActivationFunctionType fused_activation_function() const {
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	210c      	movs	r1, #12
 80031a6:	4618      	mov	r0, r3
 80031a8:	f000 fd12 	bl	8003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 80031ac:	4603      	mov	r3, r0
 80031ae:	b2db      	uxtb	r3, r3
  }
 80031b0:	4618      	mov	r0, r3
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_ZNK6tflite22DepthwiseConv2DOptions17dilation_w_factorEv>:
  int32_t dilation_w_factor() const {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_DILATION_W_FACTOR, 1);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	210e      	movs	r1, #14
 80031c6:	4618      	mov	r0, r3
 80031c8:	f000 fcd4 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80031cc:	4603      	mov	r3, r0
  }
 80031ce:	4618      	mov	r0, r3
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <_ZNK6tflite22DepthwiseConv2DOptions17dilation_h_factorEv>:
  int32_t dilation_h_factor() const {
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_DILATION_H_FACTOR, 1);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	2110      	movs	r1, #16
 80031e4:	4618      	mov	r0, r3
 80031e6:	f000 fcc5 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 80031ea:	4603      	mov	r3, r0
  }
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <_ZNK6tflite21FullyConnectedOptions25fused_activation_functionEv>:
    VT_FUSED_ACTIVATION_FUNCTION = 4,
    VT_WEIGHTS_FORMAT = 6,
    VT_KEEP_NUM_DIMS = 8,
    VT_ASYMMETRIC_QUANTIZE_INPUTS = 10
  };
  tflite::ActivationFunctionType fused_activation_function() const {
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	2104      	movs	r1, #4
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fce4 	bl	8003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8003208:	4603      	mov	r3, r0
 800320a:	b2db      	uxtb	r3, r3
  }
 800320c:	4618      	mov	r0, r3
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <_ZNK6tflite21FullyConnectedOptions14weights_formatEv>:
  tflite::FullyConnectedOptionsWeightsFormat weights_format() const {
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::FullyConnectedOptionsWeightsFormat>(GetField<int8_t>(VT_WEIGHTS_FORMAT, 0));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	2106      	movs	r1, #6
 8003222:	4618      	mov	r0, r3
 8003224:	f000 fcd4 	bl	8003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8003228:	4603      	mov	r3, r0
 800322a:	b2db      	uxtb	r3, r3
  }
 800322c:	4618      	mov	r0, r3
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <_ZNK6tflite21FullyConnectedOptions13keep_num_dimsEv>:
  bool keep_num_dims() const {
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	2108      	movs	r1, #8
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fc67 	bl	8003b16 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	bf14      	ite	ne
 800324e:	2301      	movne	r3, #1
 8003250:	2300      	moveq	r3, #0
 8003252:	b2db      	uxtb	r3, r3
  }
 8003254:	4618      	mov	r0, r3
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <_ZNK6tflite21FullyConnectedOptions26asymmetric_quantize_inputsEv>:
  bool asymmetric_quantize_inputs() const {
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	210a      	movs	r1, #10
 800326a:	4618      	mov	r0, r3
 800326c:	f000 fc53 	bl	8003b16 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	bf14      	ite	ne
 8003276:	2301      	movne	r3, #1
 8003278:	2300      	moveq	r3, #0
 800327a:	b2db      	uxtb	r3, r3
  }
 800327c:	4618      	mov	r0, r3
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <_ZNK6tflite14SoftmaxOptions4betaEv>:
struct SoftmaxOptions FLATBUFFERS_FINAL_CLASS : private flatbuffers::Table {
  typedef SoftmaxOptionsT NativeTableType;
  enum FlatBuffersVTableOffset FLATBUFFERS_VTABLE_UNDERLYING_TYPE {
    VT_BETA = 4
  };
  float beta() const {
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
    return GetField<float>(VT_BETA, 0.0f);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	ed9f 0a06 	vldr	s0, [pc, #24]	; 80032a8 <_ZNK6tflite14SoftmaxOptions4betaEv+0x24>
 8003292:	2104      	movs	r1, #4
 8003294:	4618      	mov	r0, r3
 8003296:	f000 fcbb 	bl	8003c10 <_ZNK11flatbuffers5Table8GetFieldIfEET_tS2_>
 800329a:	eef0 7a40 	vmov.f32	s15, s0
  }
 800329e:	eeb0 0a67 	vmov.f32	s0, s15
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	00000000 	.word	0x00000000

080032ac <_ZNK6tflite14ReshapeOptions9new_shapeEv>:
struct ReshapeOptions FLATBUFFERS_FINAL_CLASS : private flatbuffers::Table {
  typedef ReshapeOptionsT NativeTableType;
  enum FlatBuffersVTableOffset FLATBUFFERS_VTABLE_UNDERLYING_TYPE {
    VT_NEW_SHAPE = 4
  };
  const flatbuffers::Vector<int32_t> *new_shape() const {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_NEW_SHAPE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2104      	movs	r1, #4
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 fc79 	bl	8003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 80032be:	4603      	mov	r3, r0
  }
 80032c0:	4618      	mov	r0, r3
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <_ZNK6tflite8Operator20builtin_options_typeEv>:
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
  }
  const flatbuffers::Vector<int32_t> *outputs() const {
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_OUTPUTS);
  }
  tflite::BuiltinOptions builtin_options_type() const {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::BuiltinOptions>(GetField<uint8_t>(VT_BUILTIN_OPTIONS_TYPE, 0));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	210a      	movs	r1, #10
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 fc1d 	bl	8003b16 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 80032dc:	4603      	mov	r3, r0
  }
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <_ZNK6tflite8Operator15builtin_optionsEv>:
  const void *builtin_options() const {
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
    return GetPointer<const void *>(VT_BUILTIN_OPTIONS);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	210c      	movs	r1, #12
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 fc2e 	bl	8003b54 <_ZNK11flatbuffers5Table10GetPointerIPKvEET_t>
 80032f8:	4603      	mov	r3, r0
  }
 80032fa:	4618      	mov	r0, r3
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <_ZNK6tflite8Operator41builtin_options_as_DepthwiseConv2DOptionsEv>:
  template<typename T> const T *builtin_options_as() const;
  const tflite::Conv2DOptions *builtin_options_as_Conv2DOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
  }
  const tflite::DepthwiseConv2DOptions *builtin_options_as_DepthwiseConv2DOptions() const {
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_DepthwiseConv2DOptions ? static_cast<const tflite::DepthwiseConv2DOptions *>(builtin_options()) : nullptr;
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffdc 	bl	80032c8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8003310:	4603      	mov	r3, r0
 8003312:	2b02      	cmp	r3, #2
 8003314:	d104      	bne.n	8003320 <_ZNK6tflite8Operator41builtin_options_as_DepthwiseConv2DOptionsEv+0x1e>
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7ff ffe5 	bl	80032e6 <_ZNK6tflite8Operator15builtin_optionsEv>
 800331c:	4603      	mov	r3, r0
 800331e:	e000      	b.n	8003322 <_ZNK6tflite8Operator41builtin_options_as_DepthwiseConv2DOptionsEv+0x20>
 8003320:	2300      	movs	r3, #0
  }
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv>:
    return builtin_options_type() == tflite::BuiltinOptions_SVDFOptions ? static_cast<const tflite::SVDFOptions *>(builtin_options()) : nullptr;
  }
  const tflite::RNNOptions *builtin_options_as_RNNOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_RNNOptions ? static_cast<const tflite::RNNOptions *>(builtin_options()) : nullptr;
  }
  const tflite::FullyConnectedOptions *builtin_options_as_FullyConnectedOptions() const {
 800332a:	b580      	push	{r7, lr}
 800332c:	b082      	sub	sp, #8
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff ffc8 	bl	80032c8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8003338:	4603      	mov	r3, r0
 800333a:	2b08      	cmp	r3, #8
 800333c:	d104      	bne.n	8003348 <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv+0x1e>
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f7ff ffd1 	bl	80032e6 <_ZNK6tflite8Operator15builtin_optionsEv>
 8003344:	4603      	mov	r3, r0
 8003346:	e000      	b.n	800334a <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv+0x20>
 8003348:	2300      	movs	r3, #0
  }
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <_ZNK6tflite8Operator33builtin_options_as_SoftmaxOptionsEv>:
  const tflite::SoftmaxOptions *builtin_options_as_SoftmaxOptions() const {
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_SoftmaxOptions ? static_cast<const tflite::SoftmaxOptions *>(builtin_options()) : nullptr;
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ffb4 	bl	80032c8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8003360:	4603      	mov	r3, r0
 8003362:	2b09      	cmp	r3, #9
 8003364:	d104      	bne.n	8003370 <_ZNK6tflite8Operator33builtin_options_as_SoftmaxOptionsEv+0x1e>
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff ffbd 	bl	80032e6 <_ZNK6tflite8Operator15builtin_optionsEv>
 800336c:	4603      	mov	r3, r0
 800336e:	e000      	b.n	8003372 <_ZNK6tflite8Operator33builtin_options_as_SoftmaxOptionsEv+0x20>
 8003370:	2300      	movs	r3, #0
  }
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv>:
    return builtin_options_type() == tflite::BuiltinOptions_ResizeBilinearOptions ? static_cast<const tflite::ResizeBilinearOptions *>(builtin_options()) : nullptr;
  }
  const tflite::CallOptions *builtin_options_as_CallOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_CallOptions ? static_cast<const tflite::CallOptions *>(builtin_options()) : nullptr;
  }
  const tflite::ReshapeOptions *builtin_options_as_ReshapeOptions() const {
 800337a:	b580      	push	{r7, lr}
 800337c:	b082      	sub	sp, #8
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff ffa0 	bl	80032c8 <_ZNK6tflite8Operator20builtin_options_typeEv>
 8003388:	4603      	mov	r3, r0
 800338a:	2b11      	cmp	r3, #17
 800338c:	d104      	bne.n	8003398 <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv+0x1e>
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff ffa9 	bl	80032e6 <_ZNK6tflite8Operator15builtin_optionsEv>
 8003394:	4603      	mov	r3, r0
 8003396:	e000      	b.n	800339a <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv+0x20>
 8003398:	2300      	movs	r3, #0
  }
 800339a:	4618      	mov	r0, r3
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>:
// parsed op data (e.g., when model parameters are invalid).
class SafeBuiltinDataAllocator {
 public:
  class BuiltinDataDeleter {
   public:
    explicit BuiltinDataDeleter(BuiltinDataAllocator* allocator)
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
        : allocator_(allocator) {}
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4618      	mov	r0, r3
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>:

    void operator()(void* data) { allocator_->Deallocate(data); }
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3304      	adds	r3, #4
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6839      	ldr	r1, [r7, #0]
 80033da:	4610      	mov	r0, r2
 80033dc:	4798      	blx	r3
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>:
  };

  template <typename T>
  using BuiltinDataPtr = std::unique_ptr<T, BuiltinDataDeleter>;

  explicit SafeBuiltinDataAllocator(BuiltinDataAllocator* allocator)
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]
      : allocator_(allocator) {}
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4618      	mov	r0, r3
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:

// All the Parse functions take some pointers as params and this function has
// the common DCHECKs to catch if any of those are nullptr.
void CheckParsePointerParams(const Operator* op, ErrorReporter* error_reporter,
                             BuiltinDataAllocator* allocator,
                             void** builtin_data) {
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(op != nullptr);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x18>
 8003418:	f010 fade 	bl	80139d8 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x22>
 8003422:	f010 fad9 	bl	80139d8 <abort>
  TFLITE_DCHECK(allocator != nullptr);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x2c>
 800342c:	f010 fad4 	bl	80139d8 <abort>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x36>
 8003436:	f010 facf 	bl	80139d8 <abort>
}
 800343a:	bf00      	nop
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc>:
// Copies the contents from the flatbuffer int vector `flatbuffer` into the
// int array `buffer`. `flat_vector` and `buffer` represent the same
// configuration operation for a given operation.
TfLiteStatus FlatBufferIntVectorToArray(
    int max_size_of_buffer, const flatbuffers::Vector<int32_t>* flat_vector,
    int* buffer, ErrorReporter* error_reporter, const char* op_name) {
 8003444:	b590      	push	{r4, r7, lr}
 8003446:	b087      	sub	sp, #28
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
 8003450:	603b      	str	r3, [r7, #0]
  if (!flat_vector) {
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d106      	bne.n	8003466 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x22>
    TF_LITE_REPORT_ERROR(error_reporter,
 8003458:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800345a:	4917      	ldr	r1, [pc, #92]	; (80034b8 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x74>)
 800345c:	6838      	ldr	r0, [r7, #0]
 800345e:	f7ff fdbd 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Input array not provided for operation '%s'.\n",
                         op_name);
    return kTfLiteError;
 8003462:	2301      	movs	r3, #1
 8003464:	e024      	b.n	80034b0 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x6c>
  } else {
    size_t num_dimensions = flat_vector->size();
 8003466:	68b8      	ldr	r0, [r7, #8]
 8003468:	f000 fbf4 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 800346c:	6138      	str	r0, [r7, #16]
    if (num_dimensions > max_size_of_buffer / sizeof(int)) {
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	089b      	lsrs	r3, r3, #2
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	429a      	cmp	r2, r3
 8003476:	d906      	bls.n	8003486 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x42>
      TF_LITE_REPORT_ERROR(
 8003478:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800347a:	4910      	ldr	r1, [pc, #64]	; (80034bc <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x78>)
 800347c:	6838      	ldr	r0, [r7, #0]
 800347e:	f7ff fdad 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
          error_reporter,
          "Found too many dimensions in the input array of operation '%s'.\n",
          op_name);
      return kTfLiteError;
 8003482:	2301      	movs	r3, #1
 8003484:	e014      	b.n	80034b0 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x6c>
    } else {
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	429a      	cmp	r2, r3
 8003490:	d20d      	bcs.n	80034ae <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x6a>
        buffer[i] = flat_vector->Get(i);
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	18d4      	adds	r4, r2, r3
 800349a:	6979      	ldr	r1, [r7, #20]
 800349c:	68b8      	ldr	r0, [r7, #8]
 800349e:	f000 fbe7 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 80034a2:	4603      	mov	r3, r0
 80034a4:	6023      	str	r3, [r4, #0]
      for (size_t i = 0; i < num_dimensions; ++i) {
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	3301      	adds	r3, #1
 80034aa:	617b      	str	r3, [r7, #20]
 80034ac:	e7ed      	b.n	800348a <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc+0x46>
      }
    }
  }
  return kTfLiteOk;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	371c      	adds	r7, #28
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd90      	pop	{r4, r7, pc}
 80034b8:	08016650 	.word	0x08016650
 80034bc:	08016680 	.word	0x08016680

080034c0 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>:

// Converts the flatbuffer activation to what is used at runtime.
TfLiteFusedActivation ConvertActivation(ActivationFunctionType activation) {
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	71fb      	strb	r3, [r7, #7]
  switch (activation) {
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	2b05      	cmp	r3, #5
 80034ce:	d81b      	bhi.n	8003508 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x48>
 80034d0:	a201      	add	r2, pc, #4	; (adr r2, 80034d8 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x18>)
 80034d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d6:	bf00      	nop
 80034d8:	080034f1 	.word	0x080034f1
 80034dc:	080034f5 	.word	0x080034f5
 80034e0:	080034f9 	.word	0x080034f9
 80034e4:	080034fd 	.word	0x080034fd
 80034e8:	08003501 	.word	0x08003501
 80034ec:	08003505 	.word	0x08003505
    case ActivationFunctionType_NONE:
      return kTfLiteActNone;
 80034f0:	2300      	movs	r3, #0
 80034f2:	e00a      	b.n	800350a <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_RELU:
      return kTfLiteActRelu;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e008      	b.n	800350a <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_RELU_N1_TO_1:
      return kTfLiteActReluN1To1;
 80034f8:	2302      	movs	r3, #2
 80034fa:	e006      	b.n	800350a <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_RELU6:
      return kTfLiteActRelu6;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e004      	b.n	800350a <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_TANH:
      return kTfLiteActTanh;
 8003500:	2304      	movs	r3, #4
 8003502:	e002      	b.n	800350a <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
    case ActivationFunctionType_SIGN_BIT:
      return kTfLiteActSignBit;
 8003504:	2305      	movs	r3, #5
 8003506:	e000      	b.n	800350a <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE+0x4a>
  }
  return kTfLiteActNone;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop

08003518 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>:

// Converts the flatbuffer padding enum to what is used at runtime.
TfLitePadding ConvertPadding(Padding padding) {
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	71fb      	strb	r3, [r7, #7]
  switch (padding) {
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d002      	beq.n	800352e <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x16>
 8003528:	2b01      	cmp	r3, #1
 800352a:	d002      	beq.n	8003532 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x1a>
 800352c:	e003      	b.n	8003536 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x1e>
    case Padding_SAME:
      return kTfLitePaddingSame;
 800352e:	2301      	movs	r3, #1
 8003530:	e002      	b.n	8003538 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x20>
    case Padding_VALID:
      return kTfLitePaddingValid;
 8003532:	2302      	movs	r3, #2
 8003534:	e000      	b.n	8003538 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE+0x20>
  }
  return kTfLitePaddingUnknown;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
 8003550:	73fb      	strb	r3, [r7, #15]
  switch (tensor_type) {
 8003552:	7bfb      	ldrb	r3, [r7, #15]
 8003554:	2b0c      	cmp	r3, #12
 8003556:	d85e      	bhi.n	8003616 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xd2>
 8003558:	a201      	add	r2, pc, #4	; (adr r2, 8003560 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x1c>)
 800355a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355e:	bf00      	nop
 8003560:	0800359f 	.word	0x0800359f
 8003564:	08003595 	.word	0x08003595
 8003568:	080035bd 	.word	0x080035bd
 800356c:	080035c7 	.word	0x080035c7
 8003570:	080035db 	.word	0x080035db
 8003574:	080035ef 	.word	0x080035ef
 8003578:	080035f9 	.word	0x080035f9
 800357c:	080035b3 	.word	0x080035b3
 8003580:	08003603 	.word	0x08003603
 8003584:	080035d1 	.word	0x080035d1
 8003588:	080035a9 	.word	0x080035a9
 800358c:	0800360d 	.word	0x0800360d
 8003590:	080035e5 	.word	0x080035e5
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	220a      	movs	r2, #10
 8003598:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 800359a:	2300      	movs	r3, #0
 800359c:	e045      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_FLOAT32:
      *type = kTfLiteFloat32;
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2201      	movs	r2, #1
 80035a2:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035a4:	2300      	movs	r3, #0
 80035a6:	e040      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_FLOAT64:
      *type = kTfLiteFloat64;
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	220b      	movs	r2, #11
 80035ac:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e03b      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_INT16:
      *type = kTfLiteInt16;
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2207      	movs	r2, #7
 80035b6:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035b8:	2300      	movs	r3, #0
 80035ba:	e036      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_INT32:
      *type = kTfLiteInt32;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2202      	movs	r2, #2
 80035c0:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035c2:	2300      	movs	r3, #0
 80035c4:	e031      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_UINT8:
      *type = kTfLiteUInt8;
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2203      	movs	r2, #3
 80035ca:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e02c      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_INT8:
      *type = kTfLiteInt8;
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2209      	movs	r2, #9
 80035d4:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035d6:	2300      	movs	r3, #0
 80035d8:	e027      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_INT64:
      *type = kTfLiteInt64;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	2204      	movs	r2, #4
 80035de:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035e0:	2300      	movs	r3, #0
 80035e2:	e022      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_UINT64:
      *type = kTfLiteUInt64;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	220d      	movs	r2, #13
 80035e8:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e01d      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_STRING:
      *type = kTfLiteString;
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2205      	movs	r2, #5
 80035f2:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035f4:	2300      	movs	r3, #0
 80035f6:	e018      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_BOOL:
      *type = kTfLiteBool;
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2206      	movs	r2, #6
 80035fc:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 80035fe:	2300      	movs	r3, #0
 8003600:	e013      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_COMPLEX64:
      *type = kTfLiteComplex64;
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2208      	movs	r2, #8
 8003606:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8003608:	2300      	movs	r3, #0
 800360a:	e00e      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    case TensorType_COMPLEX128:
      *type = kTfLiteComplex128;
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	220c      	movs	r2, #12
 8003610:	701a      	strb	r2, [r3, #0]
      return kTfLiteOk;
 8003612:	2300      	movs	r3, #0
 8003614:	e009      	b.n	800362a <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xe6>
    default:
      *type = kTfLiteNoType;
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
      TF_LITE_REPORT_ERROR(error_reporter,
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	461a      	mov	r2, r3
 8003620:	4904      	ldr	r1, [pc, #16]	; (8003634 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xf0>)
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff fcda 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
 8003628:	2301      	movs	r3, #1
  }
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	0801678c 	.word	0x0801678c

08003638 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseDepthwiseConv2D(const Operator* op,
                                  ErrorReporter* error_reporter,
                                  BuiltinDataAllocator* allocator,
                                  void** builtin_data) {
 8003638:	b5b0      	push	{r4, r5, r7, lr}
 800363a:	b08a      	sub	sp, #40	; 0x28
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
 8003644:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 8003646:	68b9      	ldr	r1, [r7, #8]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f7ff fed9 	bl	8003404 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 8003652:	f107 0318 	add.w	r3, r7, #24
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff fec4 	bl	80033e6 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>

  std::unique_ptr<TfLiteDepthwiseConvParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteDepthwiseConvParams>();
 800365e:	f107 0310 	add.w	r3, r7, #16
 8003662:	f107 0218 	add.w	r2, r7, #24
 8003666:	4611      	mov	r1, r2
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fb27 	bl	8003cbc <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI25TfLiteDepthwiseConvParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 800366e:	f107 0310 	add.w	r3, r7, #16
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f000 fb5e 	bl	8003d36 <_ZStneI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 800367a:	4603      	mov	r3, r0
 800367c:	f083 0301 	eor.w	r3, r3, #1
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00c      	beq.n	80036a0 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8003686:	68b8      	ldr	r0, [r7, #8]
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	4b3e      	ldr	r3, [pc, #248]	; (8003784 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x14c>)
 800368c:	9301      	str	r3, [sp, #4]
 800368e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8003692:	9300      	str	r3, [sp, #0]
 8003694:	4b3c      	ldr	r3, [pc, #240]	; (8003788 <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x150>)
 8003696:	4a3d      	ldr	r2, [pc, #244]	; (800378c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x154>)
 8003698:	f7ff fcb9 	bl	800300e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 800369c:	2401      	movs	r4, #1
 800369e:	e066      	b.n	800376e <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x136>

  const DepthwiseConv2DOptions* schema_params =
      op->builtin_options_as_DepthwiseConv2DOptions();
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f7ff fe2e 	bl	8003302 <_ZNK6tflite8Operator41builtin_options_as_DepthwiseConv2DOptionsEv>
 80036a6:	61f8      	str	r0, [r7, #28]

  if (schema_params != nullptr) {
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d056      	beq.n	800375c <_ZN6tflite20ParseDepthwiseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x124>
    params->padding = ConvertPadding(schema_params->padding());
 80036ae:	69f8      	ldr	r0, [r7, #28]
 80036b0:	f7ff fd35 	bl	800311e <_ZNK6tflite22DepthwiseConv2DOptions7paddingEv>
 80036b4:	4603      	mov	r3, r0
 80036b6:	461d      	mov	r5, r3
 80036b8:	f107 0310 	add.w	r3, r7, #16
 80036bc:	4618      	mov	r0, r3
 80036be:	f000 fb47 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 80036c2:	4604      	mov	r4, r0
 80036c4:	4628      	mov	r0, r5
 80036c6:	f7ff ff27 	bl	8003518 <_ZN6tflite12_GLOBAL__N_114ConvertPaddingENS_7PaddingE>
 80036ca:	4603      	mov	r3, r0
 80036cc:	7023      	strb	r3, [r4, #0]
    params->stride_width = schema_params->stride_w();
 80036ce:	f107 0310 	add.w	r3, r7, #16
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fb3c 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 80036d8:	4604      	mov	r4, r0
 80036da:	69f8      	ldr	r0, [r7, #28]
 80036dc:	f7ff fd2f 	bl	800313e <_ZNK6tflite22DepthwiseConv2DOptions8stride_wEv>
 80036e0:	4603      	mov	r3, r0
 80036e2:	6063      	str	r3, [r4, #4]
    params->stride_height = schema_params->stride_h();
 80036e4:	f107 0310 	add.w	r3, r7, #16
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 fb31 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 80036ee:	4604      	mov	r4, r0
 80036f0:	69f8      	ldr	r0, [r7, #28]
 80036f2:	f7ff fd33 	bl	800315c <_ZNK6tflite22DepthwiseConv2DOptions8stride_hEv>
 80036f6:	4603      	mov	r3, r0
 80036f8:	60a3      	str	r3, [r4, #8]
    params->depth_multiplier = schema_params->depth_multiplier();
 80036fa:	f107 0310 	add.w	r3, r7, #16
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 fb26 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003704:	4604      	mov	r4, r0
 8003706:	69f8      	ldr	r0, [r7, #28]
 8003708:	f7ff fd37 	bl	800317a <_ZNK6tflite22DepthwiseConv2DOptions16depth_multiplierEv>
 800370c:	4603      	mov	r3, r0
 800370e:	60e3      	str	r3, [r4, #12]
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
 8003710:	69f8      	ldr	r0, [r7, #28]
 8003712:	f7ff fd41 	bl	8003198 <_ZNK6tflite22DepthwiseConv2DOptions25fused_activation_functionEv>
 8003716:	4603      	mov	r3, r0
 8003718:	461d      	mov	r5, r3
    params->activation =
 800371a:	f107 0310 	add.w	r3, r7, #16
 800371e:	4618      	mov	r0, r3
 8003720:	f000 fb16 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003724:	4604      	mov	r4, r0
        ConvertActivation(schema_params->fused_activation_function());
 8003726:	4628      	mov	r0, r5
 8003728:	f7ff feca 	bl	80034c0 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
 800372c:	4603      	mov	r3, r0
    params->activation =
 800372e:	7423      	strb	r3, [r4, #16]

    params->dilation_width_factor = schema_params->dilation_w_factor();
 8003730:	f107 0310 	add.w	r3, r7, #16
 8003734:	4618      	mov	r0, r3
 8003736:	f000 fb0b 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800373a:	4604      	mov	r4, r0
 800373c:	69f8      	ldr	r0, [r7, #28]
 800373e:	f7ff fd3b 	bl	80031b8 <_ZNK6tflite22DepthwiseConv2DOptions17dilation_w_factorEv>
 8003742:	4603      	mov	r3, r0
 8003744:	6163      	str	r3, [r4, #20]
    params->dilation_height_factor = schema_params->dilation_h_factor();
 8003746:	f107 0310 	add.w	r3, r7, #16
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fb00 	bl	8003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003750:	4604      	mov	r4, r0
 8003752:	69f8      	ldr	r0, [r7, #28]
 8003754:	f7ff fd3f 	bl	80031d6 <_ZNK6tflite22DepthwiseConv2DOptions17dilation_h_factorEv>
 8003758:	4603      	mov	r3, r0
 800375a:	61a3      	str	r3, [r4, #24]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 800375c:	f107 0310 	add.w	r3, r7, #16
 8003760:	4618      	mov	r0, r3
 8003762:	f000 fb01 	bl	8003d68 <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8003766:	4602      	mov	r2, r0
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800376c:	2400      	movs	r4, #0
      params = safe_allocator.Allocate<TfLiteDepthwiseConvParams>();
 800376e:	f107 0310 	add.w	r3, r7, #16
 8003772:	4618      	mov	r0, r3
 8003774:	f000 fac0 	bl	8003cf8 <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8003778:	4623      	mov	r3, r4
}
 800377a:	4618      	mov	r0, r3
 800377c:	3720      	adds	r7, #32
 800377e:	46bd      	mov	sp, r7
 8003780:	bdb0      	pop	{r4, r5, r7, pc}
 8003782:	bf00      	nop
 8003784:	08016704 	.word	0x08016704
 8003788:	080166c4 	.word	0x080166c4
 800378c:	080166ec 	.word	0x080166ec

08003790 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
 8003790:	b5b0      	push	{r4, r5, r7, lr}
 8003792:	b08a      	sub	sp, #40	; 0x28
 8003794:	af02      	add	r7, sp, #8
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
 800379c:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 800379e:	68b9      	ldr	r1, [r7, #8]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f7ff fe2d 	bl	8003404 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 80037aa:	f107 0318 	add.w	r3, r7, #24
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fe18 	bl	80033e6 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>

  std::unique_ptr<TfLiteFullyConnectedParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteFullyConnectedParams>();
 80037b6:	f107 0310 	add.w	r3, r7, #16
 80037ba:	f107 0218 	add.w	r2, r7, #24
 80037be:	4611      	mov	r1, r2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 fae5 	bl	8003d90 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI26TfLiteFullyConnectedParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 80037c6:	f107 0310 	add.w	r3, r7, #16
 80037ca:	2100      	movs	r1, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 fb1c 	bl	8003e0a <_ZStneI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 80037d2:	4603      	mov	r3, r0
 80037d4:	f083 0301 	eor.w	r3, r3, #1
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d00c      	beq.n	80037f8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 80037de:	68b8      	ldr	r0, [r7, #8]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	4b36      	ldr	r3, [pc, #216]	; (80038bc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>)
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	f240 435c 	movw	r3, #1116	; 0x45c
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	4b34      	ldr	r3, [pc, #208]	; (80038c0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>)
 80037ee:	4a35      	ldr	r2, [pc, #212]	; (80038c4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x134>)
 80037f0:	f7ff fc0d 	bl	800300e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 80037f4:	2401      	movs	r4, #1
 80037f6:	e057      	b.n	80038a8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x118>

  const FullyConnectedOptions* schema_params =
      op->builtin_options_as_FullyConnectedOptions();
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f7ff fd96 	bl	800332a <_ZNK6tflite8Operator40builtin_options_as_FullyConnectedOptionsEv>
 80037fe:	61f8      	str	r0, [r7, #28]

  if (schema_params != nullptr) {
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d047      	beq.n	8003896 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
    params->activation =
        ConvertActivation(schema_params->fused_activation_function());
 8003806:	69f8      	ldr	r0, [r7, #28]
 8003808:	f7ff fcf4 	bl	80031f4 <_ZNK6tflite21FullyConnectedOptions25fused_activation_functionEv>
 800380c:	4603      	mov	r3, r0
 800380e:	461d      	mov	r5, r3
    params->activation =
 8003810:	f107 0310 	add.w	r3, r7, #16
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fb05 	bl	8003e24 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800381a:	4604      	mov	r4, r0
        ConvertActivation(schema_params->fused_activation_function());
 800381c:	4628      	mov	r0, r5
 800381e:	f7ff fe4f 	bl	80034c0 <_ZN6tflite12_GLOBAL__N_117ConvertActivationENS_22ActivationFunctionTypeE>
 8003822:	4603      	mov	r3, r0
    params->activation =
 8003824:	7023      	strb	r3, [r4, #0]
    params->keep_num_dims = schema_params->keep_num_dims();
 8003826:	f107 0310 	add.w	r3, r7, #16
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fafa 	bl	8003e24 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003830:	4604      	mov	r4, r0
 8003832:	69f8      	ldr	r0, [r7, #28]
 8003834:	f7ff fcfe 	bl	8003234 <_ZNK6tflite21FullyConnectedOptions13keep_num_dimsEv>
 8003838:	4603      	mov	r3, r0
 800383a:	70a3      	strb	r3, [r4, #2]
    params->asymmetric_quantize_inputs =
 800383c:	f107 0310 	add.w	r3, r7, #16
 8003840:	4618      	mov	r0, r3
 8003842:	f000 faef 	bl	8003e24 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003846:	4604      	mov	r4, r0
        schema_params->asymmetric_quantize_inputs();
 8003848:	69f8      	ldr	r0, [r7, #28]
 800384a:	f7ff fd07 	bl	800325c <_ZNK6tflite21FullyConnectedOptions26asymmetric_quantize_inputsEv>
 800384e:	4603      	mov	r3, r0
    params->asymmetric_quantize_inputs =
 8003850:	70e3      	strb	r3, [r4, #3]

    switch (schema_params->weights_format()) {
 8003852:	69f8      	ldr	r0, [r7, #28]
 8003854:	f7ff fcde 	bl	8003214 <_ZNK6tflite21FullyConnectedOptions14weights_formatEv>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d002      	beq.n	8003864 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
 800385e:	2b01      	cmp	r3, #1
 8003860:	d009      	beq.n	8003876 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe6>
 8003862:	e011      	b.n	8003888 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>
      case FullyConnectedOptionsWeightsFormat_DEFAULT:
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
 8003864:	f107 0310 	add.w	r3, r7, #16
 8003868:	4618      	mov	r0, r3
 800386a:	f000 fadb 	bl	8003e24 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800386e:	4603      	mov	r3, r0
 8003870:	2200      	movs	r2, #0
 8003872:	705a      	strb	r2, [r3, #1]
        break;
 8003874:	e00f      	b.n	8003896 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
      case FullyConnectedOptionsWeightsFormat_SHUFFLED4x16INT8:
        params->weights_format =
 8003876:	f107 0310 	add.w	r3, r7, #16
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fad2 	bl	8003e24 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003880:	4603      	mov	r3, r0
 8003882:	2201      	movs	r2, #1
 8003884:	705a      	strb	r2, [r3, #1]
            kTfLiteFullyConnectedWeightsFormatShuffled4x16Int8;
        break;
 8003886:	e006      	b.n	8003896 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x106>
      default:
        TF_LITE_REPORT_ERROR(error_reporter,
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	490f      	ldr	r1, [pc, #60]	; (80038c8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x138>)
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff fba5 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Unhandled fully-connected weights format.");
        return kTfLiteError;
 8003892:	2401      	movs	r4, #1
 8003894:	e008      	b.n	80038a8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x118>
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003896:	f107 0310 	add.w	r3, r7, #16
 800389a:	4618      	mov	r0, r3
 800389c:	f000 face 	bl	8003e3c <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 80038a0:	4602      	mov	r2, r0
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 80038a6:	2400      	movs	r4, #0
      params = safe_allocator.Allocate<TfLiteFullyConnectedParams>();
 80038a8:	f107 0310 	add.w	r3, r7, #16
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 fa8d 	bl	8003dcc <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 80038b2:	4623      	mov	r3, r4
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3720      	adds	r7, #32
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bdb0      	pop	{r4, r5, r7, pc}
 80038bc:	08016704 	.word	0x08016704
 80038c0:	080166c4 	.word	0x080166c4
 80038c4:	080166ec 	.word	0x080166ec
 80038c8:	080167b0 	.word	0x080167b0

080038cc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 80038cc:	b590      	push	{r4, r7, lr}
 80038ce:	b08d      	sub	sp, #52	; 0x34
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	607a      	str	r2, [r7, #4]
 80038d8:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 80038da:	68b9      	ldr	r1, [r7, #8]
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f7ff fd8f 	bl	8003404 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 80038e6:	f107 0318 	add.w	r3, r7, #24
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff fd7a 	bl	80033e6 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>

  std::unique_ptr<TfLiteReshapeParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteReshapeParams>();
 80038f2:	f107 0310 	add.w	r3, r7, #16
 80038f6:	f107 0218 	add.w	r2, r7, #24
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 fab1 	bl	8003e64 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI19TfLiteReshapeParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8003902:	f107 0310 	add.w	r3, r7, #16
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fae8 	bl	8003ede <_ZStneI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 800390e:	4603      	mov	r3, r0
 8003910:	f083 0301 	eor.w	r3, r3, #1
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00c      	beq.n	8003934 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 800391a:	68b8      	ldr	r0, [r7, #8]
 800391c:	68b9      	ldr	r1, [r7, #8]
 800391e:	4b27      	ldr	r3, [pc, #156]	; (80039bc <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf0>)
 8003920:	9301      	str	r3, [sp, #4]
 8003922:	f240 53ad 	movw	r3, #1453	; 0x5ad
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	4b25      	ldr	r3, [pc, #148]	; (80039c0 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>)
 800392a:	4a26      	ldr	r2, [pc, #152]	; (80039c4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf8>)
 800392c:	f7ff fb6f 	bl	800300e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8003930:	2401      	movs	r4, #1
 8003932:	e039      	b.n	80039a8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>

  const ReshapeOptions* schema_params = op->builtin_options_as_ReshapeOptions();
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f7ff fd20 	bl	800337a <_ZNK6tflite8Operator33builtin_options_as_ReshapeOptionsEv>
 800393a:	6278      	str	r0, [r7, #36]	; 0x24

  if (schema_params != nullptr) {
 800393c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393e:	2b00      	cmp	r3, #0
 8003940:	d029      	beq.n	8003996 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
    const flatbuffers::Vector<int32_t>* new_shape = schema_params->new_shape();
 8003942:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003944:	f7ff fcb2 	bl	80032ac <_ZNK6tflite14ReshapeOptions9new_shapeEv>
 8003948:	6238      	str	r0, [r7, #32]
    if (new_shape != nullptr) {
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d022      	beq.n	8003996 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
      TF_LITE_ENSURE_STATUS(
 8003950:	f107 0310 	add.w	r3, r7, #16
 8003954:	4618      	mov	r0, r3
 8003956:	f000 facf 	bl	8003ef8 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 800395a:	4603      	mov	r3, r0
 800395c:	4619      	mov	r1, r3
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	4b19      	ldr	r3, [pc, #100]	; (80039c8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xfc>)
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	460a      	mov	r2, r1
 8003968:	6a39      	ldr	r1, [r7, #32]
 800396a:	2020      	movs	r0, #32
 800396c:	f7ff fd6a 	bl	8003444 <_ZN6tflite12_GLOBAL__N_126FlatBufferIntVectorToArrayEiPKN11flatbuffers6VectorIlEEPiPNS_13ErrorReporterEPKc>
 8003970:	4603      	mov	r3, r0
 8003972:	77fb      	strb	r3, [r7, #31]
 8003974:	7ffb      	ldrb	r3, [r7, #31]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb2>
 800397a:	7ffc      	ldrb	r4, [r7, #31]
 800397c:	e014      	b.n	80039a8 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
          FlatBufferIntVectorToArray(sizeof(params->shape), new_shape,
                                     params->shape, error_reporter, "reshape"));
      params->num_dimensions = new_shape->size();
 800397e:	6a38      	ldr	r0, [r7, #32]
 8003980:	f000 f968 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 8003984:	4604      	mov	r4, r0
 8003986:	f107 0310 	add.w	r3, r7, #16
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fab4 	bl	8003ef8 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003990:	4603      	mov	r3, r0
 8003992:	4622      	mov	r2, r4
 8003994:	621a      	str	r2, [r3, #32]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003996:	f107 0310 	add.w	r3, r7, #16
 800399a:	4618      	mov	r0, r3
 800399c:	f000 fab8 	bl	8003f10 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 80039a0:	4602      	mov	r2, r0
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 80039a6:	2400      	movs	r4, #0
      params = safe_allocator.Allocate<TfLiteReshapeParams>();
 80039a8:	f107 0310 	add.w	r3, r7, #16
 80039ac:	4618      	mov	r0, r3
 80039ae:	f000 fa77 	bl	8003ea0 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 80039b2:	4623      	mov	r3, r4
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	372c      	adds	r7, #44	; 0x2c
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd90      	pop	{r4, r7, pc}
 80039bc:	08016704 	.word	0x08016704
 80039c0:	080166c4 	.word	0x080166c4
 80039c4:	080166ec 	.word	0x080166ec
 80039c8:	080167dc 	.word	0x080167dc

080039cc <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseSoftmax(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 80039cc:	b590      	push	{r4, r7, lr}
 80039ce:	b08b      	sub	sp, #44	; 0x2c
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	603b      	str	r3, [r7, #0]
  CheckParsePointerParams(op, error_reporter, allocator, builtin_data);
 80039da:	68b9      	ldr	r1, [r7, #8]
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f7ff fd0f 	bl	8003404 <_ZN6tflite12_GLOBAL__N_123CheckParsePointerParamsEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>

  SafeBuiltinDataAllocator safe_allocator(allocator);
 80039e6:	f107 0318 	add.w	r3, r7, #24
 80039ea:	6879      	ldr	r1, [r7, #4]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fcfa 	bl	80033e6 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocatorC1EPNS_20BuiltinDataAllocatorE>
  std::unique_ptr<TfLiteSoftmaxParams,
                  SafeBuiltinDataAllocator::BuiltinDataDeleter>
      params = safe_allocator.Allocate<TfLiteSoftmaxParams>();
 80039f2:	f107 0310 	add.w	r3, r7, #16
 80039f6:	f107 0218 	add.w	r2, r7, #24
 80039fa:	4611      	mov	r1, r2
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 fa9b 	bl	8003f38 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI19TfLiteSoftmaxParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>
  TF_LITE_ENSURE(error_reporter, params != nullptr);
 8003a02:	f107 0310 	add.w	r3, r7, #16
 8003a06:	2100      	movs	r1, #0
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 fad2 	bl	8003fb2 <_ZStneI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	f083 0301 	eor.w	r3, r3, #1
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00c      	beq.n	8003a34 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
 8003a1a:	68b8      	ldr	r0, [r7, #8]
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	4b19      	ldr	r3, [pc, #100]	; (8003a84 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>)
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	f240 6336 	movw	r3, #1590	; 0x636
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	4b17      	ldr	r3, [pc, #92]	; (8003a88 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>)
 8003a2a:	4a18      	ldr	r2, [pc, #96]	; (8003a8c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc0>)
 8003a2c:	f7ff faef 	bl	800300e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8003a30:	2401      	movs	r4, #1
 8003a32:	e01c      	b.n	8003a6e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa2>

  const SoftmaxOptions* schema_params = op->builtin_options_as_SoftmaxOptions();
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f7ff fc8c 	bl	8003352 <_ZNK6tflite8Operator33builtin_options_as_SoftmaxOptionsEv>
 8003a3a:	61f8      	str	r0, [r7, #28]

  if (schema_params != nullptr) {
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00c      	beq.n	8003a5c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
    params->beta = schema_params->beta();
 8003a42:	f107 0310 	add.w	r3, r7, #16
 8003a46:	4618      	mov	r0, r3
 8003a48:	f000 fac0 	bl	8003fcc <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>
 8003a4c:	4604      	mov	r4, r0
 8003a4e:	69f8      	ldr	r0, [r7, #28]
 8003a50:	f7ff fc18 	bl	8003284 <_ZNK6tflite14SoftmaxOptions4betaEv>
 8003a54:	eef0 7a40 	vmov.f32	s15, s0
 8003a58:	edc4 7a00 	vstr	s15, [r4]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003a5c:	f107 0310 	add.w	r3, r7, #16
 8003a60:	4618      	mov	r0, r3
 8003a62:	f000 fabf 	bl	8003fe4 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>
 8003a66:	4602      	mov	r2, r0
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8003a6c:	2400      	movs	r4, #0
      params = safe_allocator.Allocate<TfLiteSoftmaxParams>();
 8003a6e:	f107 0310 	add.w	r3, r7, #16
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 fa7e 	bl	8003f74 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>
 8003a78:	4623      	mov	r3, r4
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3724      	adds	r7, #36	; 0x24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd90      	pop	{r4, r7, pc}
 8003a82:	bf00      	nop
 8003a84:	08016704 	.word	0x08016704
 8003a88:	080166c4 	.word	0x080166c4
 8003a8c:	080166ec 	.word	0x080166ec

08003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>:
#if defined(_MSC_VER)
  #pragma warning(pop)
#endif


template<typename T> T EndianScalar(T t) {
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  #if FLATBUFFERS_LITTLEENDIAN
    return t;
 8003a98:	687b      	ldr	r3, [r7, #4]
  #else
    return EndianSwap(t);
  #endif
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <_ZN11flatbuffers10ReadScalarItEET_PKv>:

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b082      	sub	sp, #8
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	881b      	ldrh	r3, [r3, #0]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f000 fab5 	bl	8004022 <_ZN11flatbuffers12EndianScalarItEET_S1_>
 8003ab8:	4603      	mov	r3, r0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>:
T ReadScalar(const void *p) {
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b082      	sub	sp, #8
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff ffde 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8003ad4:	4603      	mov	r3, r0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <_ZN11flatbuffers10ReadScalarIlEET_PKv>:
T ReadScalar(const void *p) {
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b082      	sub	sp, #8
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f000 fa8e 	bl	800400c <_ZN11flatbuffers12EndianScalarIlEET_S1_>
 8003af0:	4603      	mov	r3, r0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <_ZN11flatbuffers10ReadScalarIhEET_PKv>:
T ReadScalar(const void *p) {
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b082      	sub	sp, #8
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 fa97 	bl	800403a <_ZN11flatbuffers12EndianScalarIhEET_S1_>
 8003b0c:	4603      	mov	r3, r0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>:

  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	460b      	mov	r3, r1
 8003b20:	807b      	strh	r3, [r7, #2]
 8003b22:	4613      	mov	r3, r2
 8003b24:	707b      	strb	r3, [r7, #1]
    auto field_offset = GetOptionalFieldOffset(field);
 8003b26:	887b      	ldrh	r3, [r7, #2]
 8003b28:	4619      	mov	r1, r3
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7ff fad7 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8003b30:	4603      	mov	r3, r0
 8003b32:	81fb      	strh	r3, [r7, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003b34:	89fb      	ldrh	r3, [r7, #14]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d007      	beq.n	8003b4a <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_+0x34>
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	89fb      	ldrh	r3, [r7, #14]
 8003b3e:	4413      	add	r3, r2
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff ffda 	bl	8003afa <_ZN11flatbuffers10ReadScalarIhEET_PKv>
 8003b46:	4603      	mov	r3, r0
 8003b48:	e000      	b.n	8003b4c <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_+0x36>
 8003b4a:	787b      	ldrb	r3, [r7, #1]
  }
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <_ZNK11flatbuffers5Table10GetPointerIPKvEET_t>:
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
                        : nullptr;
  }
  template<typename P> P GetPointer(voffset_t field) const {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8003b60:	887b      	ldrh	r3, [r7, #2]
 8003b62:	4619      	mov	r1, r3
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 fa74 	bl	8004052 <_ZN11flatbuffers5Table10GetPointerIPKvEET_t>
 8003b6a:	4603      	mov	r3, r0
  }
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3708      	adds	r7, #8
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	817b      	strh	r3, [r7, #10]
    auto field_offset = GetOptionalFieldOffset(field);
 8003b82:	897b      	ldrh	r3, [r7, #10]
 8003b84:	4619      	mov	r1, r3
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f7ff faa9 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	82fb      	strh	r3, [r7, #22]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003b90:	8afb      	ldrh	r3, [r7, #22]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d007      	beq.n	8003ba6 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_+0x32>
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	8afb      	ldrh	r3, [r7, #22]
 8003b9a:	4413      	add	r3, r2
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff ff9e 	bl	8003ade <_ZN11flatbuffers10ReadScalarIlEET_PKv>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	e000      	b.n	8003ba8 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_+0x34>
 8003ba6:	687b      	ldr	r3, [r7, #4]
  }
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8003bbc:	887b      	ldrh	r3, [r7, #2]
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 fa66 	bl	8004092 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 8003bc6:	4603      	mov	r3, r0
  }
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	807b      	strh	r3, [r7, #2]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	707b      	strb	r3, [r7, #1]
    auto field_offset = GetOptionalFieldOffset(field);
 8003be0:	887b      	ldrh	r3, [r7, #2]
 8003be2:	4619      	mov	r1, r3
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff fa7a 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8003bea:	4603      	mov	r3, r0
 8003bec:	81fb      	strh	r3, [r7, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003bee:	89fb      	ldrh	r3, [r7, #14]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d007      	beq.n	8003c04 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_+0x34>
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	89fb      	ldrh	r3, [r7, #14]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 fa69 	bl	80040d2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>
 8003c00:	4603      	mov	r3, r0
 8003c02:	e001      	b.n	8003c08 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_+0x38>
 8003c04:	f997 3001 	ldrsb.w	r3, [r7, #1]
  }
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <_ZNK11flatbuffers5Table8GetFieldIfEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8003c1e:	817b      	strh	r3, [r7, #10]
    auto field_offset = GetOptionalFieldOffset(field);
 8003c20:	897b      	ldrh	r3, [r7, #10]
 8003c22:	4619      	mov	r1, r3
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f7ff fa5a 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	82fb      	strh	r3, [r7, #22]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003c2e:	8afb      	ldrh	r3, [r7, #22]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <_ZNK11flatbuffers5Table8GetFieldIfEET_tS2_+0x36>
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	8afb      	ldrh	r3, [r7, #22]
 8003c38:	4413      	add	r3, r2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f000 fa58 	bl	80040f0 <_ZN11flatbuffers10ReadScalarIfEET_PKv>
 8003c40:	eef0 7a40 	vmov.f32	s15, s0
 8003c44:	e001      	b.n	8003c4a <_ZNK11flatbuffers5Table8GetFieldIfEET_tS2_+0x3a>
 8003c46:	edd7 7a01 	vldr	s15, [r7, #4]
  }
 8003c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff ff15 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8003c66:	4603      	mov	r3, r0
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>:
  return_type Get(uoffset_t i) const {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7ff ffea 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 8003c80:	4602      	mov	r2, r0
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d306      	bcc.n	8003c96 <_ZNK11flatbuffers6VectorIlE3GetEm+0x26>
 8003c88:	4b09      	ldr	r3, [pc, #36]	; (8003cb0 <_ZNK11flatbuffers6VectorIlE3GetEm+0x40>)
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <_ZNK11flatbuffers6VectorIlE3GetEm+0x44>)
 8003c8c:	f44f 7183 	mov.w	r1, #262	; 0x106
 8003c90:	4809      	ldr	r0, [pc, #36]	; (8003cb8 <_ZNK11flatbuffers6VectorIlE3GetEm+0x48>)
 8003c92:	f00f fea9 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 fa4e 	bl	8004138 <_ZNK11flatbuffers6VectorIlE4DataEv>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	6839      	ldr	r1, [r7, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 fa37 	bl	8004114 <_ZN11flatbuffers14IndirectHelperIlE4ReadEPKhm>
 8003ca6:	4603      	mov	r3, r0
  }
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3708      	adds	r7, #8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	080167e4 	.word	0x080167e4
 8003cb4:	080193d0 	.word	0x080193d0
 8003cb8:	080167f0 	.word	0x080167f0

08003cbc <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI25TfLiteDepthwiseConvParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 8003cbc:	b590      	push	{r4, r7, lr}
 8003cbe:	b085      	sub	sp, #20
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 fa56 	bl	800417c <_ZN6tflite20BuiltinDataAllocator11AllocatePODI25TfLiteDepthwiseConvParamsEEPT_v>
 8003cd0:	4604      	mov	r4, r0
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	f107 030c 	add.w	r3, r7, #12
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fb60 	bl	80033a2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 8003ce2:	f107 030c 	add.w	r3, r7, #12
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4621      	mov	r1, r4
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 fa75 	bl	80041da <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>
  }
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd90      	pop	{r4, r7, pc}

08003cf8 <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
	       is_convertible<_Up*, _Tp*>, is_same<_Dp, default_delete<_Tp>>>>
	unique_ptr(auto_ptr<_Up>&& __u) noexcept;
#endif

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
      {
	auto& __ptr = _M_t._M_ptr();
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 fa85 	bl	8004212 <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003d08:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d009      	beq.n	8003d26 <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x2e>
	  get_deleter()(__ptr);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fa8a 	bl	800422c <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4610      	mov	r0, r2
 8003d22:	f7ff fb4d 	bl	80033c0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]
      }
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <_ZStneI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
	       const unique_ptr<_Up, _Ep>& __y)
    { return __x.get() != __y.get(); }

  template<typename _Tp, typename _Dp>
    inline bool
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b082      	sub	sp, #8
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 fa96 	bl	8004272 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 8003d46:	4603      	mov	r3, r0
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
	return get();
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fa9b 	bl	8004294 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003d5e:	4603      	mov	r3, r0
      }
 8003d60:	4618      	mov	r0, r3
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
	pointer __p = get();
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f000 fa8f 	bl	8004294 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003d76:	60f8      	str	r0, [r7, #12]
	_M_t._M_ptr() = pointer();
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fa49 	bl	8004212 <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003d80:	4602      	mov	r2, r0
 8003d82:	2300      	movs	r3, #0
 8003d84:	6013      	str	r3, [r2, #0]
	return __p;
 8003d86:	68fb      	ldr	r3, [r7, #12]
      }
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI26TfLiteFullyConnectedParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 8003d90:	b590      	push	{r4, r7, lr}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fa85 	bl	80042ae <_ZN6tflite20BuiltinDataAllocator11AllocatePODI26TfLiteFullyConnectedParamsEEPT_v>
 8003da4:	4604      	mov	r4, r0
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	f107 030c 	add.w	r3, r7, #12
 8003dae:	4611      	mov	r1, r2
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff faf6 	bl	80033a2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 8003db6:	f107 030c 	add.w	r3, r7, #12
 8003dba:	461a      	mov	r2, r3
 8003dbc:	4621      	mov	r1, r4
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fa9b 	bl	80042fa <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>
  }
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd90      	pop	{r4, r7, pc}

08003dcc <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 faab 	bl	8004332 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003ddc:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d009      	beq.n	8003dfa <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x2e>
	  get_deleter()(__ptr);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fab0 	bl	800434c <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 8003dec:	4602      	mov	r2, r0
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4619      	mov	r1, r3
 8003df4:	4610      	mov	r0, r2
 8003df6:	f7ff fae3 	bl	80033c0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
      }
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4618      	mov	r0, r3
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <_ZStneI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b082      	sub	sp, #8
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
 8003e12:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 fabc 	bl	8004392 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	return get();
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 fac1 	bl	80043b4 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003e32:	4603      	mov	r3, r0
      }
 8003e34:	4618      	mov	r0, r3
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
	pointer __p = get();
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 fab5 	bl	80043b4 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003e4a:	60f8      	str	r0, [r7, #12]
	_M_t._M_ptr() = pointer();
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 fa6f 	bl	8004332 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003e54:	4602      	mov	r2, r0
 8003e56:	2300      	movs	r3, #0
 8003e58:	6013      	str	r3, [r2, #0]
	return __p;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
      }
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI19TfLiteReshapeParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 8003e64:	b590      	push	{r4, r7, lr}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 faab 	bl	80043ce <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteReshapeParamsEEPT_v>
 8003e78:	4604      	mov	r4, r0
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	f107 030c 	add.w	r3, r7, #12
 8003e82:	4611      	mov	r1, r2
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff fa8c 	bl	80033a2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 8003e8a:	f107 030c 	add.w	r3, r7, #12
 8003e8e:	461a      	mov	r2, r3
 8003e90:	4621      	mov	r1, r4
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 fac7 	bl	8004426 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>
  }
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd90      	pop	{r4, r7, pc}

08003ea0 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 fad7 	bl	800445e <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003eb0:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d009      	beq.n	8003ece <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x2e>
	  get_deleter()(__ptr);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fadc 	bl	8004478 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4610      	mov	r0, r2
 8003eca:	f7ff fa79 	bl	80033c0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]
      }
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <_ZStneI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
 8003ee6:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 fae8 	bl	80044be <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
	return get();
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 faed 	bl	80044e0 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003f06:	4603      	mov	r3, r0
      }
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	pointer __p = get();
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fae1 	bl	80044e0 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003f1e:	60f8      	str	r0, [r7, #12]
	_M_t._M_ptr() = pointer();
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fa9b 	bl	800445e <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6013      	str	r3, [r2, #0]
	return __p;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
      }
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator8AllocateI19TfLiteSoftmaxParamsEESt10unique_ptrIT_NS1_18BuiltinDataDeleterEEv>:
  BuiltinDataPtr<T> Allocate() {
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
    return BuiltinDataPtr<T>(allocator_->AllocatePOD<T>(),
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
                             BuiltinDataDeleter(allocator_));
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fad7 	bl	80044fa <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteSoftmaxParamsEEPT_v>
 8003f4c:	4604      	mov	r4, r0
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	f107 030c 	add.w	r3, r7, #12
 8003f56:	4611      	mov	r1, r2
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff fa22 	bl	80033a2 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterC1EPNS_20BuiltinDataAllocatorE>
 8003f5e:	f107 030c 	add.w	r3, r7, #12
 8003f62:	461a      	mov	r2, r3
 8003f64:	4621      	mov	r1, r4
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 faed 	bl	8004546 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>
  }
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd90      	pop	{r4, r7, pc}

08003f74 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev>:
      ~unique_ptr() noexcept
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 fafd 	bl	800457e <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003f84:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEED1Ev+0x2e>
	  get_deleter()(__ptr);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fb02 	bl	8004598 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	f7ff fa0f 	bl	80033c0 <_ZN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterclEPv>
	__ptr = pointer();
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
      }
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4618      	mov	r0, r3
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <_ZStneI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEbRKSt10unique_ptrIT_T0_EDn>:
    operator!=(const unique_ptr<_Tp, _Dp>& __x, nullptr_t) noexcept
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	6039      	str	r1, [r7, #0]
    { return (bool)__x; }
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fb0e 	bl	80045de <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3708      	adds	r7, #8
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEptEv>:
      operator->() const noexcept
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
	return get();
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 fb13 	bl	8004600 <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003fda:	4603      	mov	r3, r0
      }
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE7releaseEv>:
      release() noexcept
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
	pointer __p = get();
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fb07 	bl	8004600 <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8003ff2:	60f8      	str	r0, [r7, #12]
	_M_t._M_ptr() = pointer();
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fac1 	bl	800457e <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	2300      	movs	r3, #0
 8004000:	6013      	str	r3, [r2, #0]
	return __p;
 8004002:	68fb      	ldr	r3, [r7, #12]
      }
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <_ZN11flatbuffers12EndianScalarIlEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
    return t;
 8004014:	687b      	ldr	r3, [r7, #4]
}
 8004016:	4618      	mov	r0, r3
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr

08004022 <_ZN11flatbuffers12EndianScalarItEET_S1_>:
template<typename T> T EndianScalar(T t) {
 8004022:	b480      	push	{r7}
 8004024:	b083      	sub	sp, #12
 8004026:	af00      	add	r7, sp, #0
 8004028:	4603      	mov	r3, r0
 800402a:	80fb      	strh	r3, [r7, #6]
    return t;
 800402c:	88fb      	ldrh	r3, [r7, #6]
}
 800402e:	4618      	mov	r0, r3
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <_ZN11flatbuffers12EndianScalarIhEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800403a:	b480      	push	{r7}
 800403c:	b083      	sub	sp, #12
 800403e:	af00      	add	r7, sp, #0
 8004040:	4603      	mov	r3, r0
 8004042:	71fb      	strb	r3, [r7, #7]
    return t;
 8004044:	79fb      	ldrb	r3, [r7, #7]
}
 8004046:	4618      	mov	r0, r3
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <_ZN11flatbuffers5Table10GetPointerIPKvEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	460b      	mov	r3, r1
 800405c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800405e:	887b      	ldrh	r3, [r7, #2]
 8004060:	4619      	mov	r1, r3
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7ff f83b 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8004068:	4603      	mov	r3, r0
 800406a:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	89fb      	ldrh	r3, [r7, #14]
 8004070:	4413      	add	r3, r2
 8004072:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004074:	89fb      	ldrh	r3, [r7, #14]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d006      	beq.n	8004088 <_ZN11flatbuffers5Table10GetPointerIPKvEET_t+0x36>
 800407a:	68b8      	ldr	r0, [r7, #8]
 800407c:	f7ff fd21 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 8004080:	4602      	mov	r2, r0
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	4413      	add	r3, r2
                        : nullptr;
 8004086:	e000      	b.n	800408a <_ZN11flatbuffers5Table10GetPointerIPKvEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004088:	2300      	movs	r3, #0
  }
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 8004092:	b580      	push	{r7, lr}
 8004094:	b084      	sub	sp, #16
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
 800409a:	460b      	mov	r3, r1
 800409c:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800409e:	887b      	ldrh	r3, [r7, #2]
 80040a0:	4619      	mov	r1, r3
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7ff f81b 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 80040a8:	4603      	mov	r3, r0
 80040aa:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	89fb      	ldrh	r3, [r7, #14]
 80040b0:	4413      	add	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80040b4:	89fb      	ldrh	r3, [r7, #14]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d006      	beq.n	80040c8 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t+0x36>
 80040ba:	68b8      	ldr	r0, [r7, #8]
 80040bc:	f7ff fd01 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 80040c0:	4602      	mov	r2, r0
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	4413      	add	r3, r2
                        : nullptr;
 80040c6:	e000      	b.n	80040ca <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80040c8:	2300      	movs	r3, #0
  }
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <_ZN11flatbuffers10ReadScalarIaEET_PKv>:
T ReadScalar(const void *p) {
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b082      	sub	sp, #8
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f993 3000 	ldrsb.w	r3, [r3]
 80040e0:	4618      	mov	r0, r3
 80040e2:	f000 fa9a 	bl	800461a <_ZN11flatbuffers12EndianScalarIaEET_S1_>
 80040e6:	4603      	mov	r3, r0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <_ZN11flatbuffers10ReadScalarIfEET_PKv>:
T ReadScalar(const void *p) {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  return EndianScalar(*reinterpret_cast<const T *>(p));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	edd3 7a00 	vldr	s15, [r3]
 80040fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004102:	f000 fa97 	bl	8004634 <_ZN11flatbuffers12EndianScalarIfEET_S1_>
 8004106:	eef0 7a40 	vmov.f32	s15, s0
}
 800410a:	eeb0 0a67 	vmov.f32	s0, s15
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <_ZN11flatbuffers14IndirectHelperIlE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	4413      	add	r3, r2
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff ff6f 	bl	800400c <_ZN11flatbuffers12EndianScalarIlEET_S1_>
 800412e:	4603      	mov	r3, r0
  }
 8004130:	4618      	mov	r0, r3
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <_ZNK11flatbuffers6VectorIlE4DataEv>:
  const uint8_t *Data() const {
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3304      	adds	r3, #4
  }
 8004144:	4618      	mov	r0, r3
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4618      	mov	r0, r3
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr

08004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004166:	b480      	push	{r7}
 8004168:	b083      	sub	sp, #12
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4618      	mov	r0, r3
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <_ZN6tflite20BuiltinDataAllocator11AllocatePODI25TfLiteDepthwiseConvParamsEEPT_v>:
  // Allocate a structure, but make sure it is a POD structure that doesn't
  // require constructors to run. The reason we do this, is that Interpreter's C
  // extension part will take ownership so destructors  will not be run during
  // deallocation.
  template <typename T>
  T* AllocatePOD() {
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2204      	movs	r2, #4
 800418c:	211c      	movs	r1, #28
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	4798      	blx	r3
 8004192:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4619      	mov	r1, r3
 8004198:	201c      	movs	r0, #28
 800419a:	f7fe ff84 	bl	80030a6 <_ZnwjPv>
 800419e:	4601      	mov	r1, r0
 80041a0:	2900      	cmp	r1, #0
 80041a2:	d00a      	beq.n	80041ba <_ZN6tflite20BuiltinDataAllocator11AllocatePODI25TfLiteDepthwiseConvParamsEEPT_v+0x3e>
 80041a4:	460a      	mov	r2, r1
 80041a6:	2300      	movs	r3, #0
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	6053      	str	r3, [r2, #4]
 80041ac:	6093      	str	r3, [r2, #8]
 80041ae:	60d3      	str	r3, [r2, #12]
 80041b0:	6113      	str	r3, [r2, #16]
 80041b2:	6153      	str	r3, [r2, #20]
 80041b4:	6193      	str	r3, [r2, #24]
 80041b6:	460b      	mov	r3, r1
 80041b8:	e000      	b.n	80041bc <_ZN6tflite20BuiltinDataAllocator11AllocatePODI25TfLiteDepthwiseConvParamsEEPT_v+0x40>
 80041ba:	460b      	mov	r3, r1
  }
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <_ZSt4moveIRP25TfLiteDepthwiseConvParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4618      	mov	r0, r3
 80041d0:	370c      	adds	r7, #12
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>:
      unique_ptr(pointer __p,
 80041da:	b5b0      	push	{r4, r5, r7, lr}
 80041dc:	b084      	sub	sp, #16
 80041de:	af00      	add	r7, sp, #0
 80041e0:	60f8      	str	r0, [r7, #12]
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	607a      	str	r2, [r7, #4]
      : _M_t(std::move(__p), std::move(__d))
 80041e6:	68fc      	ldr	r4, [r7, #12]
 80041e8:	f107 0308 	add.w	r3, r7, #8
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff ffe9 	bl	80041c4 <_ZSt4moveIRP25TfLiteDepthwiseConvParamsEONSt16remove_referenceIT_E4typeEOS4_>
 80041f2:	4603      	mov	r3, r0
 80041f4:	681d      	ldr	r5, [r3, #0]
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7ff ffaa 	bl	8004150 <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 80041fc:	4603      	mov	r3, r0
 80041fe:	461a      	mov	r2, r3
 8004200:	4629      	mov	r1, r5
 8004202:	4620      	mov	r0, r4
 8004204:	f000 f81f 	bl	8004246 <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>
		      "rvalue deleter bound to reference"); }
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bdb0      	pop	{r4, r5, r7, pc}

08004212 <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8004212:	b580      	push	{r7, lr}
 8004214:	b082      	sub	sp, #8
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fa18 	bl	8004652 <_ZSt3getILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 8004222:	4603      	mov	r3, r0
 8004224:	4618      	mov	r0, r3
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <_ZNSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4618      	mov	r0, r3
 8004238:	f000 fa18 	bl	800466c <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800423c:	4603      	mov	r3, r0
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>:
      __uniq_ptr_impl(pointer __p, _Del&& __d)
 8004246:	b590      	push	{r4, r7, lr}
 8004248:	b085      	sub	sp, #20
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 8004252:	68fc      	ldr	r4, [r7, #12]
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7ff ff86 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800425a:	4602      	mov	r2, r0
 800425c:	f107 0308 	add.w	r3, r7, #8
 8004260:	4619      	mov	r1, r3
 8004262:	4620      	mov	r0, r4
 8004264:	f000 fa1a 	bl	800469c <_ZNSt5tupleIJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	bd90      	pop	{r4, r7, pc}

08004272 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f80a 	bl	8004294 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	bf14      	ite	ne
 8004286:	2301      	movne	r3, #1
 8004288:	2300      	moveq	r3, #0
 800428a:	b2db      	uxtb	r3, r3
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <_ZNKSt10unique_ptrI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 fa15 	bl	80046ce <_ZNKSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 80042a4:	4603      	mov	r3, r0
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <_ZN6tflite20BuiltinDataAllocator11AllocatePODI26TfLiteFullyConnectedParamsEEPT_v>:
  T* AllocatePOD() {
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2201      	movs	r2, #1
 80042be:	2104      	movs	r1, #4
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
 80042c4:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4619      	mov	r1, r3
 80042ca:	2004      	movs	r0, #4
 80042cc:	f7fe feeb 	bl	80030a6 <_ZnwjPv>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <_ZN6tflite20BuiltinDataAllocator11AllocatePODI26TfLiteFullyConnectedParamsEEPT_v+0x2e>
 80042d6:	4619      	mov	r1, r3
 80042d8:	2200      	movs	r2, #0
 80042da:	600a      	str	r2, [r1, #0]
  }
 80042dc:	4618      	mov	r0, r3
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <_ZSt4moveIRP26TfLiteFullyConnectedParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr

080042fa <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>:
      unique_ptr(pointer __p,
 80042fa:	b5b0      	push	{r4, r5, r7, lr}
 80042fc:	b084      	sub	sp, #16
 80042fe:	af00      	add	r7, sp, #0
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	607a      	str	r2, [r7, #4]
      : _M_t(std::move(__p), std::move(__d))
 8004306:	68fc      	ldr	r4, [r7, #12]
 8004308:	f107 0308 	add.w	r3, r7, #8
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff ffe9 	bl	80042e4 <_ZSt4moveIRP26TfLiteFullyConnectedParamsEONSt16remove_referenceIT_E4typeEOS4_>
 8004312:	4603      	mov	r3, r0
 8004314:	681d      	ldr	r5, [r3, #0]
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7ff ff1a 	bl	8004150 <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 800431c:	4603      	mov	r3, r0
 800431e:	461a      	mov	r2, r3
 8004320:	4629      	mov	r1, r5
 8004322:	4620      	mov	r0, r4
 8004324:	f000 f81f 	bl	8004366 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>
		      "rvalue deleter bound to reference"); }
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bdb0      	pop	{r4, r5, r7, pc}

08004332 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8004332:	b580      	push	{r7, lr}
 8004334:	b082      	sub	sp, #8
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4618      	mov	r0, r3
 800433e:	f000 f9d4 	bl	80046ea <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 8004342:	4603      	mov	r3, r0
 8004344:	4618      	mov	r0, r3
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <_ZNSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4618      	mov	r0, r3
 8004358:	f000 f9d4 	bl	8004704 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 800435c:	4603      	mov	r3, r0
 800435e:	4618      	mov	r0, r3
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>:
      __uniq_ptr_impl(pointer __p, _Del&& __d)
 8004366:	b590      	push	{r4, r7, lr}
 8004368:	b085      	sub	sp, #20
 800436a:	af00      	add	r7, sp, #0
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	60b9      	str	r1, [r7, #8]
 8004370:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 8004372:	68fc      	ldr	r4, [r7, #12]
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7ff fef6 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 800437a:	4602      	mov	r2, r0
 800437c:	f107 0308 	add.w	r3, r7, #8
 8004380:	4619      	mov	r1, r3
 8004382:	4620      	mov	r0, r4
 8004384:	f000 f9d6 	bl	8004734 <_ZNSt5tupleIJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	bd90      	pop	{r4, r7, pc}

08004392 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 8004392:	b580      	push	{r7, lr}
 8004394:	b082      	sub	sp, #8
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f80a 	bl	80043b4 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	bf14      	ite	ne
 80043a6:	2301      	movne	r3, #1
 80043a8:	2300      	moveq	r3, #0
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	4618      	mov	r0, r3
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <_ZNKSt10unique_ptrI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 f9d1 	bl	8004766 <_ZNKSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 80043c4:	4603      	mov	r3, r0
 80043c6:	4618      	mov	r0, r3
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteReshapeParamsEEPT_v>:
  T* AllocatePOD() {
 80043ce:	b590      	push	{r4, r7, lr}
 80043d0:	b085      	sub	sp, #20
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2204      	movs	r2, #4
 80043de:	2124      	movs	r1, #36	; 0x24
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
 80043e4:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	4619      	mov	r1, r3
 80043ea:	2024      	movs	r0, #36	; 0x24
 80043ec:	f7fe fe5b 	bl	80030a6 <_ZnwjPv>
 80043f0:	4604      	mov	r4, r0
 80043f2:	2c00      	cmp	r4, #0
 80043f4:	d007      	beq.n	8004406 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteReshapeParamsEEPT_v+0x38>
 80043f6:	4620      	mov	r0, r4
 80043f8:	2324      	movs	r3, #36	; 0x24
 80043fa:	461a      	mov	r2, r3
 80043fc:	2100      	movs	r1, #0
 80043fe:	f00f fbbe 	bl	8013b7e <memset>
 8004402:	4623      	mov	r3, r4
 8004404:	e000      	b.n	8004408 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteReshapeParamsEEPT_v+0x3a>
 8004406:	4623      	mov	r3, r4
  }
 8004408:	4618      	mov	r0, r3
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	bd90      	pop	{r4, r7, pc}

08004410 <_ZSt4moveIRP19TfLiteReshapeParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4618      	mov	r0, r3
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>:
      unique_ptr(pointer __p,
 8004426:	b5b0      	push	{r4, r5, r7, lr}
 8004428:	b084      	sub	sp, #16
 800442a:	af00      	add	r7, sp, #0
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	607a      	str	r2, [r7, #4]
      : _M_t(std::move(__p), std::move(__d))
 8004432:	68fc      	ldr	r4, [r7, #12]
 8004434:	f107 0308 	add.w	r3, r7, #8
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff ffe9 	bl	8004410 <_ZSt4moveIRP19TfLiteReshapeParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800443e:	4603      	mov	r3, r0
 8004440:	681d      	ldr	r5, [r3, #0]
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7ff fe84 	bl	8004150 <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 8004448:	4603      	mov	r3, r0
 800444a:	461a      	mov	r2, r3
 800444c:	4629      	mov	r1, r5
 800444e:	4620      	mov	r0, r4
 8004450:	f000 f81f 	bl	8004492 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>
		      "rvalue deleter bound to reference"); }
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4618      	mov	r0, r3
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bdb0      	pop	{r4, r5, r7, pc}

0800445e <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 800445e:	b580      	push	{r7, lr}
 8004460:	b082      	sub	sp, #8
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4618      	mov	r0, r3
 800446a:	f000 f98a 	bl	8004782 <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800446e:	4603      	mov	r3, r0
 8004470:	4618      	mov	r0, r3
 8004472:	3708      	adds	r7, #8
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <_ZNSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4618      	mov	r0, r3
 8004484:	f000 f98a 	bl	800479c <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 8004488:	4603      	mov	r3, r0
 800448a:	4618      	mov	r0, r3
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>:
      __uniq_ptr_impl(pointer __p, _Del&& __d)
 8004492:	b590      	push	{r4, r7, lr}
 8004494:	b085      	sub	sp, #20
 8004496:	af00      	add	r7, sp, #0
 8004498:	60f8      	str	r0, [r7, #12]
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 800449e:	68fc      	ldr	r4, [r7, #12]
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f7ff fe60 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 80044a6:	4602      	mov	r2, r0
 80044a8:	f107 0308 	add.w	r3, r7, #8
 80044ac:	4619      	mov	r1, r3
 80044ae:	4620      	mov	r0, r4
 80044b0:	f000 f98c 	bl	80047cc <_ZNSt5tupleIJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd90      	pop	{r4, r7, pc}

080044be <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 80044be:	b580      	push	{r7, lr}
 80044c0:	b082      	sub	sp, #8
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 f80a 	bl	80044e0 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	bf14      	ite	ne
 80044d2:	2301      	movne	r3, #1
 80044d4:	2300      	moveq	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	4618      	mov	r0, r3
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <_ZNKSt10unique_ptrI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 f987 	bl	80047fe <_ZNKSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 80044f0:	4603      	mov	r3, r0
 80044f2:	4618      	mov	r0, r3
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteSoftmaxParamsEEPT_v>:
  T* AllocatePOD() {
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b084      	sub	sp, #16
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2204      	movs	r2, #4
 800450a:	2104      	movs	r1, #4
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	4798      	blx	r3
 8004510:	60f8      	str	r0, [r7, #12]
    return new (allocated_memory) T();
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	4619      	mov	r1, r3
 8004516:	2004      	movs	r0, #4
 8004518:	f7fe fdc5 	bl	80030a6 <_ZnwjPv>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d002      	beq.n	8004528 <_ZN6tflite20BuiltinDataAllocator11AllocatePODI19TfLiteSoftmaxParamsEEPT_v+0x2e>
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	601a      	str	r2, [r3, #0]
  }
 8004528:	4618      	mov	r0, r3
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <_ZSt4moveIRP19TfLiteSoftmaxParamsEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4618      	mov	r0, r3
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1EPS0_OS4_>:
      unique_ptr(pointer __p,
 8004546:	b5b0      	push	{r4, r5, r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	60b9      	str	r1, [r7, #8]
 8004550:	607a      	str	r2, [r7, #4]
      : _M_t(std::move(__p), std::move(__d))
 8004552:	68fc      	ldr	r4, [r7, #12]
 8004554:	f107 0308 	add.w	r3, r7, #8
 8004558:	4618      	mov	r0, r3
 800455a:	f7ff ffe9 	bl	8004530 <_ZSt4moveIRP19TfLiteSoftmaxParamsEONSt16remove_referenceIT_E4typeEOS4_>
 800455e:	4603      	mov	r3, r0
 8004560:	681d      	ldr	r5, [r3, #0]
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7ff fdf4 	bl	8004150 <_ZSt4moveIRN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEONSt16remove_referenceIT_E4typeEOS6_>
 8004568:	4603      	mov	r3, r0
 800456a:	461a      	mov	r2, r3
 800456c:	4629      	mov	r1, r5
 800456e:	4620      	mov	r0, r4
 8004570:	f000 f81f 	bl	80045b2 <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>
		      "rvalue deleter bound to reference"); }
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bdb0      	pop	{r4, r5, r7, pc}

0800457e <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 800457e:	b580      	push	{r7, lr}
 8004580:	b082      	sub	sp, #8
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4618      	mov	r0, r3
 800458a:	f000 f946 	bl	800481a <_ZSt3getILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800458e:	4603      	mov	r3, r0
 8004590:	4618      	mov	r0, r3
 8004592:	3708      	adds	r7, #8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <_ZNSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE11get_deleterEv>:
      get_deleter() noexcept
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 f946 	bl	8004834 <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>
 80045a8:	4603      	mov	r3, r0
 80045aa:	4618      	mov	r0, r3
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEC1IS4_EEPS0_OT_>:
      __uniq_ptr_impl(pointer __p, _Del&& __d)
 80045b2:	b590      	push	{r4, r7, lr}
 80045b4:	b085      	sub	sp, #20
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	607a      	str	r2, [r7, #4]
	: _M_t(__p, std::forward<_Del>(__d)) { }
 80045be:	68fc      	ldr	r4, [r7, #12]
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7ff fdd0 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 80045c6:	4602      	mov	r2, r0
 80045c8:	f107 0308 	add.w	r3, r7, #8
 80045cc:	4619      	mov	r1, r3
 80045ce:	4620      	mov	r0, r4
 80045d0:	f000 f948 	bl	8004864 <_ZNSt5tupleIJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4618      	mov	r0, r3
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd90      	pop	{r4, r7, pc}

080045de <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEcvbEv>:
      explicit operator bool() const noexcept
 80045de:	b580      	push	{r7, lr}
 80045e0:	b082      	sub	sp, #8
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f80a 	bl	8004600 <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	bf14      	ite	ne
 80045f2:	2301      	movne	r3, #1
 80045f4:	2300      	moveq	r3, #0
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	4618      	mov	r0, r3
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <_ZNKSt10unique_ptrI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE3getEv>:
      get() const noexcept
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4618      	mov	r0, r3
 800460c:	f000 f943 	bl	8004896 <_ZNKSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>
 8004610:	4603      	mov	r3, r0
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <_ZN11flatbuffers12EndianScalarIaEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800461a:	b480      	push	{r7}
 800461c:	b083      	sub	sp, #12
 800461e:	af00      	add	r7, sp, #0
 8004620:	4603      	mov	r3, r0
 8004622:	71fb      	strb	r3, [r7, #7]
    return t;
 8004624:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004628:	4618      	mov	r0, r3
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <_ZN11flatbuffers12EndianScalarIfEET_S1_>:
template<typename T> T EndianScalar(T t) {
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	ed87 0a01 	vstr	s0, [r7, #4]
    return t;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	ee07 3a90 	vmov	s15, r3
}
 8004644:	eeb0 0a67 	vmov.f32	s0, s15
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <_ZSt3getILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }

  /// Return a reference to the ith element of a tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 8004652:	b580      	push	{r7, lr}
 8004654:	b082      	sub	sp, #8
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4618      	mov	r0, r3
 800465e:	f000 f928 	bl	80048b2 <_ZSt12__get_helperILj0EP25TfLiteDepthwiseConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 8004662:	4603      	mov	r3, r0
 8004664:	4618      	mov	r0, r3
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <_ZNSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4618      	mov	r0, r3
 8004678:	f000 f927 	bl	80048ca <_ZSt3getILj1EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 800467c:	4603      	mov	r3, r0
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <_ZSt7forwardIRP25TfLiteDepthwiseConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004686:	b480      	push	{r7}
 8004688:	b083      	sub	sp, #12
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4618      	mov	r0, r3
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <_ZNSt5tupleIJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
        constexpr tuple(_U1&& __a1, _U2&& __a2)
 800469c:	b5b0      	push	{r4, r5, r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 80046a8:	68fc      	ldr	r4, [r7, #12]
 80046aa:	68b8      	ldr	r0, [r7, #8]
 80046ac:	f7ff ffeb 	bl	8004686 <_ZSt7forwardIRP25TfLiteDepthwiseConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 80046b0:	4605      	mov	r5, r0
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7ff fd57 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 80046b8:	4603      	mov	r3, r0
 80046ba:	461a      	mov	r2, r3
 80046bc:	4629      	mov	r1, r5
 80046be:	4620      	mov	r0, r4
 80046c0:	f000 f910 	bl	80048e4 <_ZNSt11_Tuple_implILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bdb0      	pop	{r4, r5, r7, pc}

080046ce <_ZNKSt15__uniq_ptr_implI25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b082      	sub	sp, #8
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 f921 	bl	8004920 <_ZSt3getILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 80046de:	4603      	mov	r3, r0
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b082      	sub	sp, #8
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 f920 	bl	800493a <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 80046fa:	4603      	mov	r3, r0
 80046fc:	4618      	mov	r0, r3
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <_ZNSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f91f 	bl	8004952 <_ZSt3getILj1EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 8004714:	4603      	mov	r3, r0
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4618      	mov	r0, r3
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <_ZNSt5tupleIJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
        constexpr tuple(_U1&& __a1, _U2&& __a2)
 8004734:	b5b0      	push	{r4, r5, r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 8004740:	68fc      	ldr	r4, [r7, #12]
 8004742:	68b8      	ldr	r0, [r7, #8]
 8004744:	f7ff ffeb 	bl	800471e <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004748:	4605      	mov	r5, r0
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff fd0b 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004750:	4603      	mov	r3, r0
 8004752:	461a      	mov	r2, r3
 8004754:	4629      	mov	r1, r5
 8004756:	4620      	mov	r0, r4
 8004758:	f000 f908 	bl	800496c <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bdb0      	pop	{r4, r5, r7, pc}

08004766 <_ZNKSt15__uniq_ptr_implI26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8004766:	b580      	push	{r7, lr}
 8004768:	b082      	sub	sp, #8
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4618      	mov	r0, r3
 8004772:	f000 f919 	bl	80049a8 <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 8004776:	4603      	mov	r3, r0
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 8004782:	b580      	push	{r7, lr}
 8004784:	b082      	sub	sp, #8
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4618      	mov	r0, r3
 800478e:	f000 f918 	bl	80049c2 <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 8004792:	4603      	mov	r3, r0
 8004794:	4618      	mov	r0, r3
 8004796:	3708      	adds	r7, #8
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <_ZNSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 f917 	bl	80049da <_ZSt3getILj1EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80047ac:	4603      	mov	r3, r0
 80047ae:	4618      	mov	r0, r3
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4618      	mov	r0, r3
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <_ZNSt5tupleIJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
        constexpr tuple(_U1&& __a1, _U2&& __a2)
 80047cc:	b5b0      	push	{r4, r5, r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 80047d8:	68fc      	ldr	r4, [r7, #12]
 80047da:	68b8      	ldr	r0, [r7, #8]
 80047dc:	f7ff ffeb 	bl	80047b6 <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 80047e0:	4605      	mov	r5, r0
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7ff fcbf 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 80047e8:	4603      	mov	r3, r0
 80047ea:	461a      	mov	r2, r3
 80047ec:	4629      	mov	r1, r5
 80047ee:	4620      	mov	r0, r4
 80047f0:	f000 f900 	bl	80049f4 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4618      	mov	r0, r3
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bdb0      	pop	{r4, r5, r7, pc}

080047fe <_ZNKSt15__uniq_ptr_implI19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 80047fe:	b580      	push	{r7, lr}
 8004800:	b082      	sub	sp, #8
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4618      	mov	r0, r3
 800480a:	f000 f911 	bl	8004a30 <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 800480e:	4603      	mov	r3, r0
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4618      	mov	r0, r3
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <_ZSt3getILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800481a:	b580      	push	{r7, lr}
 800481c:	b082      	sub	sp, #8
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4618      	mov	r0, r3
 8004826:	f000 f910 	bl	8004a4a <_ZSt12__get_helperILj0EP19TfLiteSoftmaxParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800482a:	4603      	mov	r3, r0
 800482c:	4618      	mov	r0, r3
 800482e:	3708      	adds	r7, #8
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <_ZNSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4618      	mov	r0, r3
 8004840:	f000 f90f 	bl	8004a62 <_ZSt3getILj1EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 8004844:	4603      	mov	r3, r0
 8004846:	4618      	mov	r0, r3
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <_ZSt7forwardIRP19TfLiteSoftmaxParamsEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800484e:	b480      	push	{r7}
 8004850:	b083      	sub	sp, #12
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4618      	mov	r0, r3
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <_ZNSt5tupleIJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC1IRS1_S5_Lb1EEEOT_OT0_>:
        constexpr tuple(_U1&& __a1, _U2&& __a2)
 8004864:	b5b0      	push	{r4, r5, r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 8004870:	68fc      	ldr	r4, [r7, #12]
 8004872:	68b8      	ldr	r0, [r7, #8]
 8004874:	f7ff ffeb 	bl	800484e <_ZSt7forwardIRP19TfLiteSoftmaxParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004878:	4605      	mov	r5, r0
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7ff fc73 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004880:	4603      	mov	r3, r0
 8004882:	461a      	mov	r2, r3
 8004884:	4629      	mov	r1, r5
 8004886:	4620      	mov	r0, r4
 8004888:	f000 f8f8 	bl	8004a7c <_ZNSt11_Tuple_implILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bdb0      	pop	{r4, r5, r7, pc}

08004896 <_ZNKSt15__uniq_ptr_implI19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f000 f909 	bl	8004ab8 <_ZSt3getILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
 80048a6:	4603      	mov	r3, r0
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <_ZSt12__get_helperILj0EP25TfLiteDepthwiseConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b082      	sub	sp, #8
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f928 	bl	8004b10 <_ZNSt11_Tuple_implILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 80048c0:	4603      	mov	r3, r0
 80048c2:	4618      	mov	r0, r3
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <_ZSt3getILj1EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b082      	sub	sp, #8
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f000 f8fc 	bl	8004ad2 <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80048da:	4603      	mov	r3, r0
 80048dc:	4618      	mov	r0, r3
 80048de:	3708      	adds	r7, #8
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <_ZNSt11_Tuple_implILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 80048e4:	b590      	push	{r4, r7, lr}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 80048f0:	68fc      	ldr	r4, [r7, #12]
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff fc37 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 80048f8:	4603      	mov	r3, r0
 80048fa:	4619      	mov	r1, r3
 80048fc:	4620      	mov	r0, r4
 80048fe:	f000 f8f4 	bl	8004aea <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1d1c      	adds	r4, r3, #4
 8004906:	68b8      	ldr	r0, [r7, #8]
 8004908:	f7ff febd 	bl	8004686 <_ZSt7forwardIRP25TfLiteDepthwiseConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 800490c:	4603      	mov	r3, r0
 800490e:	4619      	mov	r1, r3
 8004910:	4620      	mov	r0, r4
 8004912:	f000 f90b 	bl	8004b2c <_ZNSt10_Head_baseILj0EP25TfLiteDepthwiseConvParamsLb0EEC1IRS1_EEOT_>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	4618      	mov	r0, r3
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	bd90      	pop	{r4, r7, pc}

08004920 <_ZSt3getILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:

  /// Return a const reference to the ith element of a const tuple.
  template<std::size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4618      	mov	r0, r3
 800492c:	f000 f90f 	bl	8004b4e <_ZSt12__get_helperILj0EP25TfLiteDepthwiseConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 8004930:	4603      	mov	r3, r0
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800493a:	b580      	push	{r7, lr}
 800493c:	b082      	sub	sp, #8
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f90f 	bl	8004b66 <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 8004948:	4603      	mov	r3, r0
 800494a:	4618      	mov	r0, r3
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <_ZSt3getILj1EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4618      	mov	r0, r3
 800495e:	f000 f8b8 	bl	8004ad2 <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8004962:	4603      	mov	r3, r0
 8004964:	4618      	mov	r0, r3
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 800496c:	b590      	push	{r4, r7, lr}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 8004978:	68fc      	ldr	r4, [r7, #12]
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f7ff fbf3 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004980:	4603      	mov	r3, r0
 8004982:	4619      	mov	r1, r3
 8004984:	4620      	mov	r0, r4
 8004986:	f000 f8b0 	bl	8004aea <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	1d1c      	adds	r4, r3, #4
 800498e:	68b8      	ldr	r0, [r7, #8]
 8004990:	f7ff fec5 	bl	800471e <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004994:	4603      	mov	r3, r0
 8004996:	4619      	mov	r1, r3
 8004998:	4620      	mov	r0, r4
 800499a:	f000 f8f2 	bl	8004b82 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EEC1IRS1_EEOT_>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd90      	pop	{r4, r7, pc}

080049a8 <_ZSt3getILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 f8f6 	bl	8004ba4 <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 80049b8:	4603      	mov	r3, r0
 80049ba:	4618      	mov	r0, r3
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b082      	sub	sp, #8
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f8f6 	bl	8004bbc <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 80049d0:	4603      	mov	r3, r0
 80049d2:	4618      	mov	r0, r3
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <_ZSt3getILj1EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 80049da:	b580      	push	{r7, lr}
 80049dc:	b082      	sub	sp, #8
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 f874 	bl	8004ad2 <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80049ea:	4603      	mov	r3, r0
 80049ec:	4618      	mov	r0, r3
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 80049f4:	b590      	push	{r4, r7, lr}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 8004a00:	68fc      	ldr	r4, [r7, #12]
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff fbaf 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4620      	mov	r0, r4
 8004a0e:	f000 f86c 	bl	8004aea <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	1d1c      	adds	r4, r3, #4
 8004a16:	68b8      	ldr	r0, [r7, #8]
 8004a18:	f7ff fecd 	bl	80047b6 <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4620      	mov	r0, r4
 8004a22:	f000 f8d9 	bl	8004bd8 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EEC1IRS1_EEOT_>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd90      	pop	{r4, r7, pc}

08004a30 <_ZSt3getILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 f8dd 	bl	8004bfa <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 8004a40:	4603      	mov	r3, r0
 8004a42:	4618      	mov	r0, r3
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <_ZSt12__get_helperILj0EP19TfLiteSoftmaxParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b082      	sub	sp, #8
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f8dd 	bl	8004c12 <_ZNSt11_Tuple_implILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <_ZSt3getILj1EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b082      	sub	sp, #8
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 f830 	bl	8004ad2 <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8004a72:	4603      	mov	r3, r0
 8004a74:	4618      	mov	r0, r3
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <_ZNSt11_Tuple_implILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IRS1_JS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 8004a7c:	b590      	push	{r4, r7, lr}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 8004a88:	68fc      	ldr	r4, [r7, #12]
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7ff fb6b 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004a90:	4603      	mov	r3, r0
 8004a92:	4619      	mov	r1, r3
 8004a94:	4620      	mov	r0, r4
 8004a96:	f000 f828 	bl	8004aea <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	1d1c      	adds	r4, r3, #4
 8004a9e:	68b8      	ldr	r0, [r7, #8]
 8004aa0:	f7ff fed5 	bl	800484e <_ZSt7forwardIRP19TfLiteSoftmaxParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	f000 f8c0 	bl	8004c2e <_ZNSt10_Head_baseILj0EP19TfLiteSoftmaxParamsLb0EEC1IRS1_EEOT_>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd90      	pop	{r4, r7, pc}

08004ab8 <_ZSt3getILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
    get(const tuple<_Elements...>& __t) noexcept
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 f8c4 	bl	8004c50 <_ZSt12__get_helperILj0EP19TfLiteSoftmaxParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	4618      	mov	r0, r3
 8004acc:	3708      	adds	r7, #8
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <_ZSt12__get_helperILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b082      	sub	sp, #8
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f8c4 	bl	8004c68 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS4_>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEEC2IS3_EEOT_>:
        constexpr _Tuple_impl(_UHead&& __head)
 8004aea:	b590      	push	{r4, r7, lr}
 8004aec:	b083      	sub	sp, #12
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
 8004af2:	6039      	str	r1, [r7, #0]
	: _Base(std::forward<_UHead>(__head)) { }
 8004af4:	687c      	ldr	r4, [r7, #4]
 8004af6:	6838      	ldr	r0, [r7, #0]
 8004af8:	f7ff fb35 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004afc:	4603      	mov	r3, r0
 8004afe:	4619      	mov	r1, r3
 8004b00:	4620      	mov	r0, r4
 8004b02:	f000 f8be 	bl	8004c82 <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EEC2IS3_EEOT_>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4618      	mov	r0, r3
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd90      	pop	{r4, r7, pc}

08004b10 <_ZNSt11_Tuple_implILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	3304      	adds	r3, #4
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 f8c1 	bl	8004ca4 <_ZNSt10_Head_baseILj0EP25TfLiteDepthwiseConvParamsLb0EE7_M_headERS2_>
 8004b22:	4603      	mov	r3, r0
 8004b24:	4618      	mov	r0, r3
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <_ZNSt10_Head_baseILj0EP25TfLiteDepthwiseConvParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 8004b36:	6838      	ldr	r0, [r7, #0]
 8004b38:	f7ff fda5 	bl	8004686 <_ZSt7forwardIRP25TfLiteDepthwiseConvParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4618      	mov	r0, r3
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <_ZSt12__get_helperILj0EP25TfLiteDepthwiseConvParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b082      	sub	sp, #8
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 f8af 	bl	8004cba <_ZNSt11_Tuple_implILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b082      	sub	sp, #8
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	3304      	adds	r3, #4
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 f8af 	bl	8004cd6 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERS2_>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b082      	sub	sp, #8
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 8004b8c:	6838      	ldr	r0, [r7, #0]
 8004b8e:	f7ff fdc6 	bl	800471e <_ZSt7forwardIRP26TfLiteFullyConnectedParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004b92:	4603      	mov	r3, r0
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <_ZSt12__get_helperILj0EP26TfLiteFullyConnectedParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 f89d 	bl	8004cec <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3304      	adds	r3, #4
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 f89d 	bl	8004d08 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERS2_>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3708      	adds	r7, #8
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 8004be2:	6838      	ldr	r0, [r7, #0]
 8004be4:	f7ff fde7 	bl	80047b6 <_ZSt7forwardIRP19TfLiteReshapeParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004be8:	4603      	mov	r3, r0
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <_ZSt12__get_helperILj0EP19TfLiteReshapeParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f88b 	bl	8004d1e <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <_ZNSt11_Tuple_implILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b082      	sub	sp, #8
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 f88b 	bl	8004d3a <_ZNSt10_Head_baseILj0EP19TfLiteSoftmaxParamsLb0EE7_M_headERS2_>
 8004c24:	4603      	mov	r3, r0
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <_ZNSt10_Head_baseILj0EP19TfLiteSoftmaxParamsLb0EEC1IRS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b082      	sub	sp, #8
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 8004c38:	6838      	ldr	r0, [r7, #0]
 8004c3a:	f7ff fe08 	bl	800484e <_ZSt7forwardIRP19TfLiteSoftmaxParamsEOT_RNSt16remove_referenceIS3_E4typeE>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	601a      	str	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <_ZSt12__get_helperILj0EP19TfLiteSoftmaxParamsJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f879 	bl	8004d50 <_ZNSt11_Tuple_implILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	4618      	mov	r0, r3
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <_ZNSt11_Tuple_implILj1EJN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f000 f87a 	bl	8004d6c <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EE7_M_headERS4_>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EEC2IS3_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b082      	sub	sp, #8
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 8004c8c:	6838      	ldr	r0, [r7, #0]
 8004c8e:	f7ff fa6a 	bl	8004166 <_ZSt7forwardIN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004c92:	4602      	mov	r2, r0
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6812      	ldr	r2, [r2, #0]
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <_ZNSt10_Head_baseILj0EP25TfLiteDepthwiseConvParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr

08004cba <_ZNSt11_Tuple_implILj0EJP25TfLiteDepthwiseConvParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b082      	sub	sp, #8
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 f85b 	bl	8004d82 <_ZNSt10_Head_baseILj0EP25TfLiteDepthwiseConvParamsLb0EE7_M_headERKS2_>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3708      	adds	r7, #8
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8004cd6:	b480      	push	{r7}
 8004cd8:	b083      	sub	sp, #12
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <_ZNSt11_Tuple_implILj0EJP26TfLiteFullyConnectedParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	3304      	adds	r3, #4
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 f84d 	bl	8004d98 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERKS2_>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4618      	mov	r0, r3
 8004d02:	3708      	adds	r7, #8
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4618      	mov	r0, r3
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <_ZNSt11_Tuple_implILj0EJP19TfLiteReshapeParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 f83f 	bl	8004dae <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERKS2_>
 8004d30:	4603      	mov	r3, r0
 8004d32:	4618      	mov	r0, r3
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <_ZNSt10_Head_baseILj0EP19TfLiteSoftmaxParamsLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8004d3a:	b480      	push	{r7}
 8004d3c:	b083      	sub	sp, #12
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <_ZNSt11_Tuple_implILj0EJP19TfLiteSoftmaxParamsN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterEEE7_M_headERKS6_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3304      	adds	r3, #4
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 f831 	bl	8004dc4 <_ZNSt10_Head_baseILj0EP19TfLiteSoftmaxParamsLb0EE7_M_headERKS2_>
 8004d62:	4603      	mov	r3, r0
 8004d64:	4618      	mov	r0, r3
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <_ZNSt10_Head_baseILj1EN6tflite12_GLOBAL__N_124SafeBuiltinDataAllocator18BuiltinDataDeleterELb0EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4618      	mov	r0, r3
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <_ZNSt10_Head_baseILj0EP25TfLiteDepthwiseConvParamsLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8004d82:	b480      	push	{r7}
 8004d84:	b083      	sub	sp, #12
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <_ZNSt10_Head_baseILj0EP26TfLiteFullyConnectedParamsLb0EE7_M_headERKS2_>:
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <_ZNSt10_Head_baseILj0EP19TfLiteReshapeParamsLb0EE7_M_headERKS2_>:
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <_ZNSt10_Head_baseILj0EP19TfLiteSoftmaxParamsLb0EE7_M_headERKS2_>:
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>:
}

// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b086      	sub	sp, #24
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
 8004de2:	6039      	str	r1, [r7, #0]
  const int dims_count = shape.DimensionsCount();
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7fc fadb 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004dea:	60f8      	str	r0, [r7, #12]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	db03      	blt.n	8004dfa <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x20>
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	db01      	blt.n	8004dfe <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x24>
 8004dfa:	f00e fded 	bl	80139d8 <abort>
  const auto* dims_data = shape.DimsData();
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7fc faff 	bl	8001402 <_ZNK6tflite12RuntimeShape8DimsDataEv>
 8004e04:	60b8      	str	r0, [r7, #8]
  int flat_size = 1;
 8004e06:	2301      	movs	r3, #1
 8004e08:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < dims_count; ++i) {
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	613b      	str	r3, [r7, #16]
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	da12      	bge.n	8004e3c <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x62>
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d005      	beq.n	8004e2a <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x50>
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	4413      	add	r3, r2
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	e000      	b.n	8004e2c <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x52>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	fb03 f302 	mul.w	r3, r3, r2
 8004e32:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < dims_count; ++i) {
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	3301      	adds	r3, #1
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	e7e8      	b.n	8004e0e <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi+0x34>
  }
  return flat_size;
 8004e3c:	697b      	ldr	r3, [r7, #20]
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3718      	adds	r7, #24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>:
inline void FullyConnected(
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const float* input_data, const RuntimeShape& weights_shape,
    const float* weights_data, const RuntimeShape& bias_shape,
    const float* bias_data, const RuntimeShape& output_shape,
    float* output_data) {
 8004e46:	b590      	push	{r4, r7, lr}
 8004e48:	b091      	sub	sp, #68	; 0x44
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	60f8      	str	r0, [r7, #12]
 8004e4e:	60b9      	str	r1, [r7, #8]
 8004e50:	607a      	str	r2, [r7, #4]
 8004e52:	603b      	str	r3, [r7, #0]
  const float output_activation_min = params.float_activation_min;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	62bb      	str	r3, [r7, #40]	; 0x28
  const float output_activation_max = params.float_activation_max;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	627b      	str	r3, [r7, #36]	; 0x24
  // TODO(b/62193649): This really should be:
  //     const int batches = ArraySize(output_dims, 1);
  // but the current --variable_batch hack consists in overwriting the 3rd
  // dimension with the runtime batch size, as we don't keep track for each
  // array of which dimension is the batch dimension in it.
  const int output_dims_count = output_shape.DimensionsCount();
 8004e60:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004e62:	f7fc fa9d 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004e66:	6238      	str	r0, [r7, #32]
  const int weights_dims_count = weights_shape.DimensionsCount();
 8004e68:	6838      	ldr	r0, [r7, #0]
 8004e6a:	f7fc fa99 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004e6e:	61f8      	str	r0, [r7, #28]
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
 8004e70:	6a3b      	ldr	r3, [r7, #32]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	4619      	mov	r1, r3
 8004e76:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004e78:	f7ff ffaf 	bl	8004dda <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 8004e7c:	61b8      	str	r0, [r7, #24]
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	1e99      	subs	r1, r3, #2
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	3b01      	subs	r3, #1
                                       output_shape, output_dims_count - 1);
 8004e86:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e88:	6838      	ldr	r0, [r7, #0]
 8004e8a:	f7fc fb54 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8004e8e:	6178      	str	r0, [r7, #20]
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	4619      	mov	r1, r3
 8004e96:	6838      	ldr	r0, [r7, #0]
 8004e98:	f7fc fa8e 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8004e9c:	6138      	str	r0, [r7, #16]
  for (int b = 0; b < batches; ++b) {
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ea2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	da5f      	bge.n	8004f6a <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x124>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8004eaa:	2300      	movs	r3, #0
 8004eac:	63bb      	str	r3, [r7, #56]	; 0x38
 8004eae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	da55      	bge.n	8004f62 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x11c>
      float total = 0.f;
 8004eb6:	f04f 0300 	mov.w	r3, #0
 8004eba:	637b      	str	r3, [r7, #52]	; 0x34
      for (int d = 0; d < accum_depth; ++d) {
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	633b      	str	r3, [r7, #48]	; 0x30
 8004ec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	da21      	bge.n	8004f0c <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xc6>
        total += input_data[b * accum_depth + d] *
 8004ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	fb02 f203 	mul.w	r2, r2, r3
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed2:	4413      	add	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	4413      	add	r3, r2
 8004eda:	ed93 7a00 	vldr	s14, [r3]
                 weights_data[out_c * accum_depth + d];
 8004ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	fb02 f203 	mul.w	r2, r2, r3
 8004ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee8:	4413      	add	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004eee:	4413      	add	r3, r2
 8004ef0:	edd3 7a00 	vldr	s15, [r3]
        total += input_data[b * accum_depth + d] *
 8004ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ef8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f00:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
      for (int d = 0; d < accum_depth; ++d) {
 8004f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f06:	3301      	adds	r3, #1
 8004f08:	633b      	str	r3, [r7, #48]	; 0x30
 8004f0a:	e7d9      	b.n	8004ec0 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x7a>
      }
      float bias_value = 0.0f;
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (bias_data) {
 8004f12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d005      	beq.n	8004f24 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0xde>
        bias_value = bias_data[out_c];
 8004f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f1e:	4413      	add	r3, r2
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 8004f24:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004f28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f34:	fb02 f203 	mul.w	r2, r2, r3
 8004f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f3a:	4413      	add	r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f40:	18d4      	adds	r4, r2, r3
 8004f42:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 8004f46:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8004f4a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f4e:	f7fd fcb4 	bl	80028ba <_ZN6tflite28ActivationFunctionWithMinMaxIfEET_S1_S1_S1_>
 8004f52:	eef0 7a40 	vmov.f32	s15, s0
 8004f56:	edc4 7a00 	vstr	s15, [r4]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f60:	e7a5      	b.n	8004eae <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x68>
  for (int b = 0; b < batches; ++b) {
 8004f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f64:	3301      	adds	r3, #1
 8004f66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f68:	e79b      	b.n	8004ea2 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf+0x5c>
          total + bias_value, output_activation_min, output_activation_max);
    }
  }
}
 8004f6a:	bf00      	nop
 8004f6c:	3744      	adds	r7, #68	; 0x44
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd90      	pop	{r4, r7, pc}

08004f72 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph>:
inline void FullyConnected(
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const uint8_t* input_data, const RuntimeShape& filter_shape,
    const uint8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    uint8_t* output_data) {
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b096      	sub	sp, #88	; 0x58
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	60f8      	str	r0, [r7, #12]
 8004f7a:	60b9      	str	r1, [r7, #8]
 8004f7c:	607a      	str	r2, [r7, #4]
 8004f7e:	603b      	str	r3, [r7, #0]
  const int32_t input_offset = params.input_offset;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	64bb      	str	r3, [r7, #72]	; 0x48
  const int32_t filter_offset = params.weights_offset;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	647b      	str	r3, [r7, #68]	; 0x44
  const int32_t output_offset = params.output_offset;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	643b      	str	r3, [r7, #64]	; 0x40
  const int32_t output_multiplier = params.output_multiplier;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	63fb      	str	r3, [r7, #60]	; 0x3c
  const int output_shift = params.output_shift;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  const int32_t output_activation_min = params.quantized_activation_min;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	61bb      	str	r3, [r7, #24]
  const int32_t output_activation_max = params.quantized_activation_max;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	617b      	str	r3, [r7, #20]
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
 8004faa:	6838      	ldr	r0, [r7, #0]
 8004fac:	f7fc f9f8 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	dc01      	bgt.n	8004fba <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x48>
 8004fb6:	f00e fd0f 	bl	80139d8 <abort>
  TFLITE_DCHECK_GE(output_shape.DimensionsCount(), 1);
 8004fba:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004fbc:	f7fc f9f0 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	dc01      	bgt.n	8004fca <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x58>
 8004fc6:	f00e fd07 	bl	80139d8 <abort>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	dd01      	ble.n	8004fd6 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x64>
 8004fd2:	f00e fd01 	bl	80139d8 <abort>
  // TODO(b/62193649): This really should be:
  //     const int batches = ArraySize(output_dims, 1);
  // but the current --variable_batch hack consists in overwriting the 3rd
  // dimension with the runtime batch size, as we don't keep track for each
  // array of which dimension is the batch dimension in it.
  const int output_dim_count = output_shape.DimensionsCount();
 8004fd6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004fd8:	f7fc f9e2 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004fdc:	6378      	str	r0, [r7, #52]	; 0x34
  const int filter_dim_count = filter_shape.DimensionsCount();
 8004fde:	6838      	ldr	r0, [r7, #0]
 8004fe0:	f7fc f9de 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8004fe4:	6338      	str	r0, [r7, #48]	; 0x30
  const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 8004fe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	4619      	mov	r1, r3
 8004fec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004fee:	f7ff fef4 	bl	8004dda <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 8004ff2:	62f8      	str	r0, [r7, #44]	; 0x2c
  const int output_depth = MatchingDim(filter_shape, filter_dim_count - 2,
 8004ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff6:	1e99      	subs	r1, r3, #2
 8004ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ffa:	3b01      	subs	r3, #1
                                       output_shape, output_dim_count - 1);
 8004ffc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ffe:	6838      	ldr	r0, [r7, #0]
 8005000:	f7fc fa99 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 8005004:	62b8      	str	r0, [r7, #40]	; 0x28
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8005006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005008:	3b01      	subs	r3, #1
 800500a:	4619      	mov	r1, r3
 800500c:	6838      	ldr	r0, [r7, #0]
 800500e:	f7fc f9d3 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8005012:	6278      	str	r0, [r7, #36]	; 0x24
  for (int b = 0; b < batches; ++b) {
 8005014:	2300      	movs	r3, #0
 8005016:	657b      	str	r3, [r7, #84]	; 0x54
 8005018:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800501a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800501c:	429a      	cmp	r2, r3
 800501e:	da73      	bge.n	8005108 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x196>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8005020:	2300      	movs	r3, #0
 8005022:	653b      	str	r3, [r7, #80]	; 0x50
 8005024:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005028:	429a      	cmp	r2, r3
 800502a:	da69      	bge.n	8005100 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x18e>
      int32_t acc = 0;
 800502c:	2300      	movs	r3, #0
 800502e:	613b      	str	r3, [r7, #16]
      for (int d = 0; d < accum_depth; ++d) {
 8005030:	2300      	movs	r3, #0
 8005032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005034:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005038:	429a      	cmp	r2, r3
 800503a:	da24      	bge.n	8005086 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x114>
        int32_t input_val = input_data[b * accum_depth + d];
 800503c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800503e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005040:	fb02 f203 	mul.w	r2, r2, r3
 8005044:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005046:	4413      	add	r3, r2
 8005048:	461a      	mov	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4413      	add	r3, r2
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	623b      	str	r3, [r7, #32]
        int32_t filter_val = filter_data[out_c * accum_depth + d];
 8005052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005056:	fb02 f203 	mul.w	r2, r2, r3
 800505a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800505c:	4413      	add	r3, r2
 800505e:	461a      	mov	r2, r3
 8005060:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005062:	4413      	add	r3, r2
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	61fb      	str	r3, [r7, #28]
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 8005068:	69fa      	ldr	r2, [r7, #28]
 800506a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800506c:	4413      	add	r3, r2
 800506e:	6a39      	ldr	r1, [r7, #32]
 8005070:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005072:	440a      	add	r2, r1
 8005074:	fb02 f203 	mul.w	r2, r2, r3
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	4413      	add	r3, r2
 800507c:	613b      	str	r3, [r7, #16]
      for (int d = 0; d < accum_depth; ++d) {
 800507e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005080:	3301      	adds	r3, #1
 8005082:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005084:	e7d6      	b.n	8005034 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0xc2>
      }
      if (bias_data) {
 8005086:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0x12a>
        acc += bias_data[out_c];
 800508c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005092:	4413      	add	r3, r2
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	4413      	add	r3, r2
 800509a:	613b      	str	r3, [r7, #16]
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7fc fa76 	bl	8001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 80050a8:	4603      	mov	r3, r0
 80050aa:	613b      	str	r3, [r7, #16]
      acc += output_offset;
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050b0:	4413      	add	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
      acc = std::max(acc, output_activation_min);
 80050b4:	f107 0218 	add.w	r2, r7, #24
 80050b8:	f107 0310 	add.w	r3, r7, #16
 80050bc:	4611      	mov	r1, r2
 80050be:	4618      	mov	r0, r3
 80050c0:	f7fc f8d4 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 80050c4:	4603      	mov	r3, r0
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	613b      	str	r3, [r7, #16]
      acc = std::min(acc, output_activation_max);
 80050ca:	f107 0214 	add.w	r2, r7, #20
 80050ce:	f107 0310 	add.w	r3, r7, #16
 80050d2:	4611      	mov	r1, r2
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7fd fbc3 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 80050da:	4603      	mov	r3, r0
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	613b      	str	r3, [r7, #16]
      output_data[out_c + output_depth * b] = static_cast<uint8_t>(acc);
 80050e0:	6939      	ldr	r1, [r7, #16]
 80050e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80050e6:	fb02 f203 	mul.w	r2, r2, r3
 80050ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050ec:	4413      	add	r3, r2
 80050ee:	461a      	mov	r2, r3
 80050f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050f2:	4413      	add	r3, r2
 80050f4:	b2ca      	uxtb	r2, r1
 80050f6:	701a      	strb	r2, [r3, #0]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 80050f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050fa:	3301      	adds	r3, #1
 80050fc:	653b      	str	r3, [r7, #80]	; 0x50
 80050fe:	e791      	b.n	8005024 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0xb2>
  for (int b = 0; b < batches; ++b) {
 8005100:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005102:	3301      	adds	r3, #1
 8005104:	657b      	str	r3, [r7, #84]	; 0x54
 8005106:	e787      	b.n	8005018 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph+0xa6>
    }
  }
}
 8005108:	bf00      	nop
 800510a:	3758      	adds	r7, #88	; 0x58
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps>:
inline void FullyConnected(
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const uint8_t* input_data, const RuntimeShape& filter_shape,
    const uint8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int16_t* output_data) {
 8005110:	b580      	push	{r7, lr}
 8005112:	b098      	sub	sp, #96	; 0x60
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
 800511c:	603b      	str	r3, [r7, #0]
  const int32_t input_offset = params.input_offset;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	653b      	str	r3, [r7, #80]	; 0x50
  const int32_t filter_offset = params.weights_offset;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	64fb      	str	r3, [r7, #76]	; 0x4c
  const int32_t output_offset = params.output_offset;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	623b      	str	r3, [r7, #32]
  const int32_t output_multiplier = params.output_multiplier;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	64bb      	str	r3, [r7, #72]	; 0x48
  const int output_shift = params.output_shift;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	647b      	str	r3, [r7, #68]	; 0x44
  const int32_t output_activation_min = params.quantized_activation_min;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	61fb      	str	r3, [r7, #28]
  const int32_t output_activation_max = params.quantized_activation_max;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	61bb      	str	r3, [r7, #24]

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8005148:	69fa      	ldr	r2, [r7, #28]
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	429a      	cmp	r2, r3
 800514e:	dd01      	ble.n	8005154 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x44>
 8005150:	f00e fc42 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(output_offset, 0);
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x4e>
 800515a:	f00e fc3d 	bl	80139d8 <abort>
  // TODO(b/62193649): This really should be:
  //     const int batches = ArraySize(output_dims, 1);
  // but the current --variable_batch hack consists in overwriting the 3rd
  // dimension with the runtime batch size, as we don't keep track for each
  // array of which dimension is the batch dimension in it.
  const int output_dim_count = output_shape.DimensionsCount();
 800515e:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8005160:	f7fc f91e 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8005164:	6438      	str	r0, [r7, #64]	; 0x40
  const int filter_dim_count = filter_shape.DimensionsCount();
 8005166:	6838      	ldr	r0, [r7, #0]
 8005168:	f7fc f91a 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800516c:	63f8      	str	r0, [r7, #60]	; 0x3c
  const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 800516e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005170:	3b01      	subs	r3, #1
 8005172:	4619      	mov	r1, r3
 8005174:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8005176:	f7ff fe30 	bl	8004dda <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 800517a:	63b8      	str	r0, [r7, #56]	; 0x38
  const int output_depth = MatchingDim(filter_shape, filter_dim_count - 2,
 800517c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800517e:	1e99      	subs	r1, r3, #2
 8005180:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005182:	3b01      	subs	r3, #1
                                       output_shape, output_dim_count - 1);
 8005184:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005186:	6838      	ldr	r0, [r7, #0]
 8005188:	f7fc f9d5 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800518c:	6378      	str	r0, [r7, #52]	; 0x34
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 800518e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005190:	3b01      	subs	r3, #1
 8005192:	4619      	mov	r1, r3
 8005194:	6838      	ldr	r0, [r7, #0]
 8005196:	f7fc f90f 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 800519a:	6338      	str	r0, [r7, #48]	; 0x30
  for (int b = 0; b < batches; ++b) {
 800519c:	2300      	movs	r3, #0
 800519e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80051a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a4:	429a      	cmp	r2, r3
 80051a6:	da7c      	bge.n	80052a2 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x192>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 80051a8:	2300      	movs	r3, #0
 80051aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80051ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051b0:	429a      	cmp	r2, r3
 80051b2:	da72      	bge.n	800529a <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x18a>
      // Internal accumulation.
      // Initialize accumulator with the bias-value.
      int32_t accum = bias_data[out_c];
 80051b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80051ba:	4413      	add	r3, r2
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	617b      	str	r3, [r7, #20]
      // Accumulation loop.
      for (int d = 0; d < accum_depth; ++d) {
 80051c0:	2300      	movs	r3, #0
 80051c2:	657b      	str	r3, [r7, #84]	; 0x54
 80051c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80051c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c8:	429a      	cmp	r2, r3
 80051ca:	da2c      	bge.n	8005226 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x116>
        int16_t input_val = input_data[b * accum_depth + d] + input_offset;
 80051cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051d0:	fb02 f203 	mul.w	r2, r2, r3
 80051d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051d6:	4413      	add	r3, r2
 80051d8:	461a      	mov	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	4413      	add	r3, r2
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	85fb      	strh	r3, [r7, #46]	; 0x2e
        int16_t filter_val =
            filter_data[out_c * accum_depth + d] + filter_offset;
 80051ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051f0:	fb02 f203 	mul.w	r2, r2, r3
 80051f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051f6:	4413      	add	r3, r2
 80051f8:	461a      	mov	r2, r3
 80051fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80051fc:	4413      	add	r3, r2
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	b29a      	uxth	r2, r3
 8005202:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005204:	b29b      	uxth	r3, r3
 8005206:	4413      	add	r3, r2
 8005208:	b29b      	uxth	r3, r3
        int16_t filter_val =
 800520a:	85bb      	strh	r3, [r7, #44]	; 0x2c
        accum += filter_val * input_val;
 800520c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8005210:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005214:	fb02 f203 	mul.w	r2, r2, r3
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	4413      	add	r3, r2
 800521c:	617b      	str	r3, [r7, #20]
      for (int d = 0; d < accum_depth; ++d) {
 800521e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005220:	3301      	adds	r3, #1
 8005222:	657b      	str	r3, [r7, #84]	; 0x54
 8005224:	e7ce      	b.n	80051c4 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0xb4>
      // Down-scale the final int32_t accumulator to the scale used by our
      // (16-bit, typically 3 integer bits) fixed-point format. The quantized
      // multiplier and shift here have been pre-computed offline
      // (e.g. by toco).
      accum =
          MultiplyByQuantizedMultiplier(accum, output_multiplier, output_shift);
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800522a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800522c:	4618      	mov	r0, r3
 800522e:	f7fc f9b1 	bl	8001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 8005232:	4603      	mov	r3, r0
      accum =
 8005234:	617b      	str	r3, [r7, #20]
      // Saturate, cast to int16_t, and store to output array.
      accum = std::max(accum, output_activation_min - output_offset);
 8005236:	69fa      	ldr	r2, [r7, #28]
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	627b      	str	r3, [r7, #36]	; 0x24
 800523e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8005242:	f107 0314 	add.w	r3, r7, #20
 8005246:	4611      	mov	r1, r2
 8005248:	4618      	mov	r0, r3
 800524a:	f7fc f80f 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800524e:	4603      	mov	r3, r0
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	617b      	str	r3, [r7, #20]
      accum = std::min(accum, output_activation_max - output_offset);
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	62bb      	str	r3, [r7, #40]	; 0x28
 800525c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005260:	f107 0314 	add.w	r3, r7, #20
 8005264:	4611      	mov	r1, r2
 8005266:	4618      	mov	r0, r3
 8005268:	f7fd fafa 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800526c:	4603      	mov	r3, r0
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	617b      	str	r3, [r7, #20]
      accum += output_offset;
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	4413      	add	r3, r2
 8005278:	617b      	str	r3, [r7, #20]
      output_data[out_c + output_depth * b] = accum;
 800527a:	6979      	ldr	r1, [r7, #20]
 800527c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800527e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005280:	fb02 f203 	mul.w	r2, r2, r3
 8005284:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005286:	4413      	add	r3, r2
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800528c:	4413      	add	r3, r2
 800528e:	b20a      	sxth	r2, r1
 8005290:	801a      	strh	r2, [r3, #0]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 8005292:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005294:	3301      	adds	r3, #1
 8005296:	65bb      	str	r3, [r7, #88]	; 0x58
 8005298:	e788      	b.n	80051ac <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x9c>
  for (int b = 0; b < batches; ++b) {
 800529a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800529c:	3301      	adds	r3, #1
 800529e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052a0:	e77e      	b.n	80051a0 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps+0x90>
    }
  }
}
 80052a2:	bf00      	nop
 80052a4:	3760      	adds	r7, #96	; 0x60
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa>:
inline void FullyConnected(
    const FullyConnectedParams& params, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b096      	sub	sp, #88	; 0x58
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	607a      	str	r2, [r7, #4]
 80052b6:	603b      	str	r3, [r7, #0]
  const int32_t input_offset = params.input_offset;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	64bb      	str	r3, [r7, #72]	; 0x48
  const int32_t filter_offset = params.weights_offset;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	647b      	str	r3, [r7, #68]	; 0x44
  const int32_t output_offset = params.output_offset;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	643b      	str	r3, [r7, #64]	; 0x40
  const int32_t output_multiplier = params.output_multiplier;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  const int output_shift = params.output_shift;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	63bb      	str	r3, [r7, #56]	; 0x38
  const int32_t output_activation_min = params.quantized_activation_min;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	623b      	str	r3, [r7, #32]
  const int32_t output_activation_max = params.quantized_activation_max;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	61fb      	str	r3, [r7, #28]
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
 80052e2:	6838      	ldr	r0, [r7, #0]
 80052e4:	f7fc f85c 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	dc01      	bgt.n	80052f2 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x48>
 80052ee:	f00e fb73 	bl	80139d8 <abort>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
 80052f2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80052f4:	f7fc f854 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d001      	beq.n	8005302 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x58>
 80052fe:	f00e fb6b 	bl	80139d8 <abort>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8005302:	6a3a      	ldr	r2, [r7, #32]
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	429a      	cmp	r2, r3
 8005308:	dd01      	ble.n	800530e <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x64>
 800530a:	f00e fb65 	bl	80139d8 <abort>
  const int filter_dim_count = filter_shape.DimensionsCount();
 800530e:	6838      	ldr	r0, [r7, #0]
 8005310:	f7fc f846 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 8005314:	6378      	str	r0, [r7, #52]	; 0x34
  const int batches = output_shape.Dims(0);
 8005316:	2100      	movs	r1, #0
 8005318:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800531a:	f7fc f84d 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 800531e:	6338      	str	r0, [r7, #48]	; 0x30
  const int output_depth = output_shape.Dims(1);
 8005320:	2101      	movs	r1, #1
 8005322:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005324:	f7fc f848 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8005328:	4603      	mov	r3, r0
 800532a:	61bb      	str	r3, [r7, #24]
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
 800532c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800532e:	3b02      	subs	r3, #2
 8005330:	4619      	mov	r1, r3
 8005332:	6838      	ldr	r0, [r7, #0]
 8005334:	f7fc f840 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8005338:	4602      	mov	r2, r0
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	429a      	cmp	r2, r3
 800533e:	da01      	bge.n	8005344 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x9a>
 8005340:	f00e fb4a 	bl	80139d8 <abort>
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 8005344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005346:	3b01      	subs	r3, #1
 8005348:	4619      	mov	r1, r3
 800534a:	6838      	ldr	r0, [r7, #0]
 800534c:	f7fc f834 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 8005350:	62f8      	str	r0, [r7, #44]	; 0x2c
  for (int b = 0; b < batches; ++b) {
 8005352:	2300      	movs	r3, #0
 8005354:	657b      	str	r3, [r7, #84]	; 0x54
 8005356:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535a:	429a      	cmp	r2, r3
 800535c:	da75      	bge.n	800544a <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x1a0>
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800535e:	2300      	movs	r3, #0
 8005360:	653b      	str	r3, [r7, #80]	; 0x50
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005366:	429a      	cmp	r2, r3
 8005368:	da6b      	bge.n	8005442 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x198>
      int32_t acc = 0;
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]
      for (int d = 0; d < accum_depth; ++d) {
 800536e:	2300      	movs	r3, #0
 8005370:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005372:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005376:	429a      	cmp	r2, r3
 8005378:	da26      	bge.n	80053c8 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x11e>
        int32_t input_val = input_data[b * accum_depth + d];
 800537a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800537c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800537e:	fb02 f203 	mul.w	r2, r2, r3
 8005382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005384:	4413      	add	r3, r2
 8005386:	461a      	mov	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4413      	add	r3, r2
 800538c:	f993 3000 	ldrsb.w	r3, [r3]
 8005390:	62bb      	str	r3, [r7, #40]	; 0x28
        int32_t filter_val = filter_data[out_c * accum_depth + d];
 8005392:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005394:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005396:	fb02 f203 	mul.w	r2, r2, r3
 800539a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800539c:	4413      	add	r3, r2
 800539e:	461a      	mov	r2, r3
 80053a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053a2:	4413      	add	r3, r2
 80053a4:	f993 3000 	ldrsb.w	r3, [r3]
 80053a8:	627b      	str	r3, [r7, #36]	; 0x24
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 80053aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053ae:	4413      	add	r3, r2
 80053b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053b4:	440a      	add	r2, r1
 80053b6:	fb02 f203 	mul.w	r2, r2, r3
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	4413      	add	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
      for (int d = 0; d < accum_depth; ++d) {
 80053c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053c2:	3301      	adds	r3, #1
 80053c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053c6:	e7d4      	b.n	8005372 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0xc8>
      }
      if (bias_data) {
 80053c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0x134>
        acc += bias_data[out_c];
 80053ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053d4:	4413      	add	r3, r2
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	4413      	add	r3, r2
 80053dc:	617b      	str	r3, [r7, #20]
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7fc f8d5 	bl	8001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 80053ea:	4603      	mov	r3, r0
 80053ec:	617b      	str	r3, [r7, #20]
      acc += output_offset;
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053f2:	4413      	add	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]
      acc = std::max(acc, output_activation_min);
 80053f6:	f107 0220 	add.w	r2, r7, #32
 80053fa:	f107 0314 	add.w	r3, r7, #20
 80053fe:	4611      	mov	r1, r2
 8005400:	4618      	mov	r0, r3
 8005402:	f7fb ff33 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 8005406:	4603      	mov	r3, r0
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	617b      	str	r3, [r7, #20]
      acc = std::min(acc, output_activation_max);
 800540c:	f107 021c 	add.w	r2, r7, #28
 8005410:	f107 0314 	add.w	r3, r7, #20
 8005414:	4611      	mov	r1, r2
 8005416:	4618      	mov	r0, r3
 8005418:	f7fd fa22 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800541c:	4603      	mov	r3, r0
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	617b      	str	r3, [r7, #20]
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
 8005422:	6979      	ldr	r1, [r7, #20]
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005428:	fb02 f203 	mul.w	r2, r2, r3
 800542c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800542e:	4413      	add	r3, r2
 8005430:	461a      	mov	r2, r3
 8005432:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005434:	4413      	add	r3, r2
 8005436:	b24a      	sxtb	r2, r1
 8005438:	701a      	strb	r2, [r3, #0]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800543a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800543c:	3301      	adds	r3, #1
 800543e:	653b      	str	r3, [r7, #80]	; 0x50
 8005440:	e78f      	b.n	8005362 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0xb8>
  for (int b = 0; b < batches; ++b) {
 8005442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005444:	3301      	adds	r3, #1
 8005446:	657b      	str	r3, [r7, #84]	; 0x54
 8005448:	e785      	b.n	8005356 <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa+0xac>
    }
  }
}
 800544a:	bf00      	nop
 800544c:	3758      	adds	r7, #88	; 0x58
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE>:
TfLiteStatus CalculateOpData(TfLiteContext* context,
                             TfLiteFusedActivation activation,
                             TfLiteType data_type, const TfLiteTensor* input,
                             const TfLiteTensor* filter,
                             const TfLiteTensor* bias, TfLiteTensor* output,
                             OpData* data) {
 8005452:	b590      	push	{r4, r7, lr}
 8005454:	b08d      	sub	sp, #52	; 0x34
 8005456:	af02      	add	r7, sp, #8
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	607b      	str	r3, [r7, #4]
 800545c:	460b      	mov	r3, r1
 800545e:	72fb      	strb	r3, [r7, #11]
 8005460:	4613      	mov	r3, r2
 8005462:	72bb      	strb	r3, [r7, #10]
  TfLiteStatus status = kTfLiteOk;
 8005464:	2300      	movs	r3, #0
 8005466:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (data_type != kTfLiteFloat32) {
 800546a:	7abb      	ldrb	r3, [r7, #10]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d04d      	beq.n	800550c <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE+0xba>
    double real_multiplier = 0.0;
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	f04f 0400 	mov.w	r4, #0
 8005478:	e9c7 3406 	strd	r3, r4, [r7, #24]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800547c:	f107 0318 	add.w	r3, r7, #24
 8005480:	9301      	str	r3, [sp, #4]
 8005482:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005484:	9300      	str	r3, [sp, #0]
 8005486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005488:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800548a:	6879      	ldr	r1, [r7, #4]
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f001 fadf 	bl	8006a50 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 8005492:	4603      	mov	r3, r0
 8005494:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005498:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800549c:	2b00      	cmp	r3, #0
 800549e:	d002      	beq.n	80054a6 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE+0x54>
 80054a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80054a4:	e034      	b.n	8005510 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE+0xbe>
        context, input, filter, bias, output, &real_multiplier));
    int exponent;
    QuantizeMultiplier(real_multiplier, &data->output_multiplier, &exponent);
 80054a6:	ed97 7b06 	vldr	d7, [r7, #24]
 80054aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ac:	f107 0214 	add.w	r2, r7, #20
 80054b0:	4611      	mov	r1, r2
 80054b2:	4618      	mov	r0, r3
 80054b4:	eeb0 0a47 	vmov.f32	s0, s14
 80054b8:	eef0 0a67 	vmov.f32	s1, s15
 80054bc:	f006 fbca 	bl	800bc54 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    data->output_shift = -exponent;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	425a      	negs	r2, r3
 80054c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054c6:	605a      	str	r2, [r3, #4]
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 80054c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ca:	f103 0208 	add.w	r2, r3, #8
 80054ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054d0:	330c      	adds	r3, #12
 80054d2:	7af9      	ldrb	r1, [r7, #11]
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	4613      	mov	r3, r2
 80054d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f001 fc46 	bl	8006d6c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 80054e0:	4603      	mov	r3, r0
 80054e2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80054e6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE+0xa2>
 80054ee:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80054f2:	e00d      	b.n	8005510 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE+0xbe>
        context, activation, output, &data->output_activation_min,
        &data->output_activation_max));

    data->input_zero_point = input->params.zero_point;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691a      	ldr	r2, [r3, #16]
 80054f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054fa:	615a      	str	r2, [r3, #20]
    data->filter_zero_point = filter->params.zero_point;
 80054fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005502:	619a      	str	r2, [r3, #24]
    data->output_zero_point = output->params.zero_point;
 8005504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800550a:	61da      	str	r2, [r3, #28]
  }
  return status;
 800550c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005510:	4618      	mov	r0, r3
 8005512:	372c      	adds	r7, #44	; 0x2c
 8005514:	46bd      	mov	sp, r7
 8005516:	bd90      	pop	{r4, r7, pc}

08005518 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005528:	2b00      	cmp	r3, #0
 800552a:	d101      	bne.n	8005530 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x18>
 800552c:	f00e fa54 	bl	80139d8 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005534:	2120      	movs	r1, #32
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	4798      	blx	r3
 800553a:	4603      	mov	r3, r0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 8005544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005546:	b08d      	sub	sp, #52	; 0x34
 8005548:	af04      	add	r7, sp, #16
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->user_data != nullptr);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16>
 8005556:	f00e fa3f 	bl	80139d8 <abort>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22>
 8005562:	f00e fa39 	bl	80139d8 <abort>

  OpData* data = static_cast<OpData*>(node->user_data);
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	61fb      	str	r3, [r7, #28]
  const auto params =
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	61bb      	str	r3, [r7, #24]
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	6839      	ldr	r1, [r7, #0]
 8005578:	4618      	mov	r0, r3
 800557a:	f001 f892 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 800557e:	6178      	str	r0, [r7, #20]
  TF_LITE_ENSURE(context, input != nullptr);
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10a      	bne.n	800559c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x58>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	695c      	ldr	r4, [r3, #20]
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	4b3e      	ldr	r3, [pc, #248]	; (8005688 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x144>)
 800558e:	9300      	str	r3, [sp, #0]
 8005590:	235c      	movs	r3, #92	; 0x5c
 8005592:	4a3e      	ldr	r2, [pc, #248]	; (800568c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x148>)
 8005594:	493e      	ldr	r1, [pc, #248]	; (8005690 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x14c>)
 8005596:	47a0      	blx	r4
 8005598:	2301      	movs	r3, #1
 800559a:	e071      	b.n	8005680 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13c>
  const TfLiteTensor* filter = GetInput(context, node, kWeightsTensor);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	6839      	ldr	r1, [r7, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f001 f87d 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 80055a8:	6138      	str	r0, [r7, #16]
  TF_LITE_ENSURE(context, filter != nullptr);
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10a      	bne.n	80055c6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x82>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	695c      	ldr	r4, [r3, #20]
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	4b37      	ldr	r3, [pc, #220]	; (8005694 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x150>)
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	235e      	movs	r3, #94	; 0x5e
 80055bc:	4a33      	ldr	r2, [pc, #204]	; (800568c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x148>)
 80055be:	4934      	ldr	r1, [pc, #208]	; (8005690 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x14c>)
 80055c0:	47a0      	blx	r4
 80055c2:	2301      	movs	r3, #1
 80055c4:	e05c      	b.n	8005680 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13c>
  const TfLiteTensor* bias = GetOptionalInputTensor(context, node, kBiasTensor);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2202      	movs	r2, #2
 80055ca:	6839      	ldr	r1, [r7, #0]
 80055cc:	4618      	mov	r0, r3
 80055ce:	f001 f897 	bl	8006700 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
 80055d2:	60f8      	str	r0, [r7, #12]
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	6839      	ldr	r1, [r7, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f001 f871 	bl	80066c2 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 80055e0:	60b8      	str	r0, [r7, #8]
  TF_LITE_ENSURE(context, output != nullptr);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10a      	bne.n	80055fe <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xba>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	695c      	ldr	r4, [r3, #20]
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	4b2a      	ldr	r3, [pc, #168]	; (8005698 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x154>)
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	2361      	movs	r3, #97	; 0x61
 80055f4:	4a25      	ldr	r2, [pc, #148]	; (800568c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x148>)
 80055f6:	4926      	ldr	r1, [pc, #152]	; (8005690 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x14c>)
 80055f8:	47a0      	blx	r4
 80055fa:	2301      	movs	r3, #1
 80055fc:	e040      	b.n	8005680 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13c>

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	781a      	ldrb	r2, [r3, #0]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	429a      	cmp	r2, r3
 8005608:	d01b      	beq.n	8005642 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xfe>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	695c      	ldr	r4, [r3, #20]
 800560e:	687d      	ldr	r5, [r7, #4]
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f7fb fd6f 	bl	80010f8 <TfLiteTypeGetName>
 800561a:	4606      	mov	r6, r0
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	4618      	mov	r0, r3
 8005622:	f7fb fd69 	bl	80010f8 <TfLiteTypeGetName>
 8005626:	4603      	mov	r3, r0
 8005628:	9303      	str	r3, [sp, #12]
 800562a:	9602      	str	r6, [sp, #8]
 800562c:	4b1b      	ldr	r3, [pc, #108]	; (800569c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x158>)
 800562e:	9301      	str	r3, [sp, #4]
 8005630:	4b1b      	ldr	r3, [pc, #108]	; (80056a0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x15c>)
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	2363      	movs	r3, #99	; 0x63
 8005636:	4a15      	ldr	r2, [pc, #84]	; (800568c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x148>)
 8005638:	491a      	ldr	r1, [pc, #104]	; (80056a4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x160>)
 800563a:	4628      	mov	r0, r5
 800563c:	47a0      	blx	r4
 800563e:	2301      	movs	r3, #1
 8005640:	e01e      	b.n	8005680 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13c>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	781a      	ldrb	r2, [r3, #0]
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d007      	beq.n	800565e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x11a>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	4914      	ldr	r1, [pc, #80]	; (80056a8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x164>)
 8005656:	4610      	mov	r0, r2
 8005658:	4798      	blx	r3
 800565a:	2301      	movs	r3, #1
 800565c:	e010      	b.n	8005680 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x13c>
                     "Hybrid models are not supported on TFLite Micro.");

  return CalculateOpData(context, params->activation, input->type, input,
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	7819      	ldrb	r1, [r3, #0]
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	781a      	ldrb	r2, [r3, #0]
                         filter, bias, output, data);
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	9303      	str	r3, [sp, #12]
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	9302      	str	r3, [sp, #8]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	9301      	str	r3, [sp, #4]
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f7ff feea 	bl	8005452 <_ZN6tflite12_GLOBAL__N_115CalculateOpDataEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS7_S7_PS5_PNS0_6OpDataE>
 800567e:	4603      	mov	r3, r0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3724      	adds	r7, #36	; 0x24
 8005684:	46bd      	mov	sp, r7
 8005686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005688:	08016844 	.word	0x08016844
 800568c:	0801680c 	.word	0x0801680c
 8005690:	0801682c 	.word	0x0801682c
 8005694:	08016858 	.word	0x08016858
 8005698:	0801686c 	.word	0x0801686c
 800569c:	0801689c 	.word	0x0801689c
 80056a0:	080168ac 	.word	0x080168ac
 80056a4:	08016880 	.word	0x08016880
 80056a8:	080168b8 	.word	0x080168b8

080056ac <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_>:
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
                               const OpData& data,
                               const TfLiteEvalTensor* input,
                               const TfLiteEvalTensor* filter,
                               const TfLiteEvalTensor* bias,
                               TfLiteEvalTensor* output) {
 80056ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ae:	b0ad      	sub	sp, #180	; 0xb4
 80056b0:	af06      	add	r7, sp, #24
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]
 80056b8:	603b      	str	r3, [r7, #0]
  tflite::FullyConnectedParams op_params;
  op_params.input_offset = -data.input_zero_point;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	425b      	negs	r3, r3
 80056c0:	613b      	str	r3, [r7, #16]
  op_params.weights_offset = -data.filter_zero_point;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	425b      	negs	r3, r3
 80056c8:	617b      	str	r3, [r7, #20]
  op_params.output_offset = data.output_zero_point;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	61bb      	str	r3, [r7, #24]
  op_params.output_multiplier = data.output_multiplier;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	61fb      	str	r3, [r7, #28]
  // TODO(b/138810107): Figure out whether output shift should be inverted
  op_params.output_shift = -data.output_shift;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	425b      	negs	r3, r3
 80056dc:	623b      	str	r3, [r7, #32]
  op_params.quantized_activation_min = data.output_activation_min;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
  op_params.quantized_activation_max = data.output_activation_max;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	62bb      	str	r3, [r7, #40]	; 0x28

  reference_integer_ops::FullyConnected(
      op_params, tflite::micro::GetTensorShape(input),
 80056ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80056ee:	6839      	ldr	r1, [r7, #0]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 fec2 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::FullyConnected(
 80056f6:	6838      	ldr	r0, [r7, #0]
 80056f8:	f7fd fba6 	bl	8002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 80056fc:	4606      	mov	r6, r0
      tflite::micro::GetTensorData<int8_t>(input),
      tflite::micro::GetTensorShape(filter),
 80056fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005702:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8005706:	4618      	mov	r0, r3
 8005708:	f000 feb7 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::FullyConnected(
 800570c:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8005710:	f7fd fb9a 	bl	8002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 8005714:	4604      	mov	r4, r0
      tflite::micro::GetTensorData<int8_t>(filter),
      tflite::micro::GetTensorShape(bias),
 8005716:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800571a:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800571e:	4618      	mov	r0, r3
 8005720:	f000 feab 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::FullyConnected(
 8005724:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8005728:	f7fd fb9d 	bl	8002e66 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 800572c:	4605      	mov	r5, r0
      tflite::micro::GetTensorData<int32_t>(bias),
      tflite::micro::GetTensorShape(output),
 800572e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005732:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8005736:	4618      	mov	r0, r3
 8005738:	f000 fe9f 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  reference_integer_ops::FullyConnected(
 800573c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8005740:	f7fd fba0 	bl	8002e84 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 8005744:	4603      	mov	r3, r0
 8005746:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800574a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800574e:	f107 0010 	add.w	r0, r7, #16
 8005752:	9304      	str	r3, [sp, #16]
 8005754:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005758:	9303      	str	r3, [sp, #12]
 800575a:	9502      	str	r5, [sp, #8]
 800575c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005760:	9301      	str	r3, [sp, #4]
 8005762:	9400      	str	r4, [sp, #0]
 8005764:	4613      	mov	r3, r2
 8005766:	4632      	mov	r2, r6
 8005768:	f7ff fd9f 	bl	80052aa <_ZN6tflite21reference_integer_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKaS6_S8_S6_PKlS6_Pa>
      tflite::micro::GetTensorShape(output),
 800576c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005770:	4618      	mov	r0, r3
 8005772:	f7fb fdff 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(bias),
 8005776:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800577a:	4618      	mov	r0, r3
 800577c:	f7fb fdfa 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(filter),
 8005780:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005784:	4618      	mov	r0, r3
 8005786:	f7fb fdf5 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      op_params, tflite::micro::GetTensorShape(input),
 800578a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800578e:	4618      	mov	r0, r3
 8005790:	f7fb fdf0 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorData<int8_t>(output));
  return kTfLiteOk;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	379c      	adds	r7, #156	; 0x9c
 800579a:	46bd      	mov	sp, r7
 800579c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080057a0 <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_>:

TfLiteStatus EvalQuantized(TfLiteContext* context, TfLiteNode* node,
                           const OpData& data, const TfLiteEvalTensor* input,
                           const TfLiteEvalTensor* filter,
                           const TfLiteEvalTensor* bias,
                           TfLiteEvalTensor* output) {
 80057a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057a2:	b0c9      	sub	sp, #292	; 0x124
 80057a4:	af06      	add	r7, sp, #24
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	f107 0008 	add.w	r0, r7, #8
 80057ac:	6001      	str	r1, [r0, #0]
 80057ae:	1d39      	adds	r1, r7, #4
 80057b0:	600a      	str	r2, [r1, #0]
 80057b2:	463a      	mov	r2, r7
 80057b4:	6013      	str	r3, [r2, #0]
  const int32_t input_offset = -data.input_zero_point;
 80057b6:	1d3b      	adds	r3, r7, #4
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	425b      	negs	r3, r3
 80057be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  const int32_t filter_offset = -data.filter_zero_point;
 80057c2:	1d3b      	adds	r3, r7, #4
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	425b      	negs	r3, r3
 80057ca:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
  const int32_t output_offset = data.output_zero_point;
 80057ce:	1d3b      	adds	r3, r7, #4
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	69db      	ldr	r3, [r3, #28]
 80057d4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc

  tflite::FullyConnectedParams op_params;
  op_params.input_offset = input_offset;
 80057d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057dc:	617b      	str	r3, [r7, #20]
  op_params.weights_offset = filter_offset;
 80057de:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80057e2:	61bb      	str	r3, [r7, #24]
  op_params.output_offset = output_offset;
 80057e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057e8:	61fb      	str	r3, [r7, #28]
  op_params.output_multiplier = data.output_multiplier;
 80057ea:	1d3b      	adds	r3, r7, #4
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	623b      	str	r3, [r7, #32]
  // Legacy ops used mixed left and right shifts. Now all are +ve-means-left.
  op_params.output_shift = -data.output_shift;
 80057f2:	1d3b      	adds	r3, r7, #4
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	425b      	negs	r3, r3
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24
  op_params.quantized_activation_min = data.output_activation_min;
 80057fc:	1d3b      	adds	r3, r7, #4
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	62bb      	str	r3, [r7, #40]	; 0x28
  op_params.quantized_activation_max = data.output_activation_max;
 8005804:	1d3b      	adds	r3, r7, #4
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tflite::micro::GetTensorData<uint8_t>(filter),   \
      tflite::micro::GetTensorShape(bias),             \
      tflite::micro::GetTensorData<int32_t>(bias),     \
      tflite::micro::GetTensorShape(output),           \
      tflite::micro::GetTensorData<output_data_type>(output))
  switch (output->type) {
 800580c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005810:	7a1b      	ldrb	r3, [r3, #8]
 8005812:	2b03      	cmp	r3, #3
 8005814:	d002      	beq.n	800581c <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x7c>
 8005816:	2b07      	cmp	r3, #7
 8005818:	d058      	beq.n	80058cc <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x12c>
 800581a:	e0af      	b.n	800597c <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x1dc>
    case kTfLiteUInt8:
      TF_LITE_FULLY_CONNECTED(uint8_t);
 800581c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005820:	463b      	mov	r3, r7
 8005822:	6819      	ldr	r1, [r3, #0]
 8005824:	4610      	mov	r0, r2
 8005826:	f000 fe28 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800582a:	463b      	mov	r3, r7
 800582c:	6818      	ldr	r0, [r3, #0]
 800582e:	f7fd fb3a 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 8005832:	4606      	mov	r6, r0
 8005834:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005838:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 800583c:	4618      	mov	r0, r3
 800583e:	f000 fe1c 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8005842:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8005846:	f7fd fb2e 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 800584a:	4604      	mov	r4, r0
 800584c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005850:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fe10 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800585a:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800585e:	f7fd fb02 	bl	8002e66 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 8005862:	4605      	mov	r5, r0
 8005864:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005868:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 800586c:	4618      	mov	r0, r3
 800586e:	f000 fe04 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8005872:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8005876:	f7fd fb25 	bl	8002ec4 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 800587a:	4603      	mov	r3, r0
 800587c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8005880:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8005884:	f107 0014 	add.w	r0, r7, #20
 8005888:	9304      	str	r3, [sp, #16]
 800588a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800588e:	9303      	str	r3, [sp, #12]
 8005890:	9502      	str	r5, [sp, #8]
 8005892:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005896:	9301      	str	r3, [sp, #4]
 8005898:	9400      	str	r4, [sp, #0]
 800589a:	4613      	mov	r3, r2
 800589c:	4632      	mov	r2, r6
 800589e:	f7ff fb68 	bl	8004f72 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ph>
 80058a2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fb fd64 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
 80058ac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7fb fd5f 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
 80058b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7fb fd5a 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
 80058c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7fb fd55 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      break;
 80058ca:	e069      	b.n	80059a0 <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x200>
    case kTfLiteInt16:
      TF_LITE_FULLY_CONNECTED(int16_t);
 80058cc:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 80058d0:	463b      	mov	r3, r7
 80058d2:	6819      	ldr	r1, [r3, #0]
 80058d4:	4610      	mov	r0, r2
 80058d6:	f000 fdd0 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 80058da:	463b      	mov	r3, r7
 80058dc:	6818      	ldr	r0, [r3, #0]
 80058de:	f7fd fae2 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 80058e2:	4606      	mov	r6, r0
 80058e4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80058e8:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 80058ec:	4618      	mov	r0, r3
 80058ee:	f000 fdc4 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 80058f2:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 80058f6:	f7fd fad6 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 80058fa:	4604      	mov	r4, r0
 80058fc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005900:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 8005904:	4618      	mov	r0, r3
 8005906:	f000 fdb8 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800590a:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800590e:	f7fd faaa 	bl	8002e66 <_ZN6tflite5micro13GetTensorDataIlEEPKT_PK16TfLiteEvalTensor>
 8005912:	4605      	mov	r5, r0
 8005914:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005918:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 800591c:	4618      	mov	r0, r3
 800591e:	f000 fdac 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 8005922:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 8005926:	f000 f943 	bl	8005bb0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 800592a:	4603      	mov	r3, r0
 800592c:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 8005930:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8005934:	f107 0014 	add.w	r0, r7, #20
 8005938:	9304      	str	r3, [sp, #16]
 800593a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800593e:	9303      	str	r3, [sp, #12]
 8005940:	9502      	str	r5, [sp, #8]
 8005942:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005946:	9301      	str	r3, [sp, #4]
 8005948:	9400      	str	r4, [sp, #0]
 800594a:	4613      	mov	r3, r2
 800594c:	4632      	mov	r2, r6
 800594e:	f7ff fbdf 	bl	8005110 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKhS6_S8_S6_PKlS6_Ps>
 8005952:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005956:	4618      	mov	r0, r3
 8005958:	f7fb fd0c 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
 800595c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005960:	4618      	mov	r0, r3
 8005962:	f7fb fd07 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
 8005966:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800596a:	4618      	mov	r0, r3
 800596c:	f7fb fd02 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
 8005970:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005974:	4618      	mov	r0, r3
 8005976:	f7fb fcfd 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      break;
 800597a:	e011      	b.n	80059a0 <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x200>
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	695c      	ldr	r4, [r3, #20]
 8005980:	68fd      	ldr	r5, [r7, #12]
 8005982:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005986:	7a1b      	ldrb	r3, [r3, #8]
 8005988:	4618      	mov	r0, r3
 800598a:	f7fb fbb5 	bl	80010f8 <TfLiteTypeGetName>
 800598e:	4602      	mov	r2, r0
 8005990:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005994:	7a1b      	ldrb	r3, [r3, #8]
 8005996:	4905      	ldr	r1, [pc, #20]	; (80059ac <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x20c>)
 8005998:	4628      	mov	r0, r5
 800599a:	47a0      	blx	r4
                         TfLiteTypeGetName(output->type), output->type);
      return kTfLiteError;
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_+0x202>
  }

  return kTfLiteOk;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ac:	08016908 	.word	0x08016908

080059b0 <_ZN6tflite12_GLOBAL__N_19EvalFloatEP13TfLiteContextP10TfLiteNode21TfLiteFusedActivationPK16TfLiteEvalTensorS8_S8_PS6_>:

TfLiteStatus EvalFloat(TfLiteContext* context, TfLiteNode* node,
                       TfLiteFusedActivation activation,
                       const TfLiteEvalTensor* input,
                       const TfLiteEvalTensor* filter,
                       const TfLiteEvalTensor* bias, TfLiteEvalTensor* output) {
 80059b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059b2:	b0af      	sub	sp, #188	; 0xbc
 80059b4:	af06      	add	r7, sp, #24
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	603b      	str	r3, [r7, #0]
 80059bc:	4613      	mov	r3, r2
 80059be:	71fb      	strb	r3, [r7, #7]
  float output_activation_min, output_activation_max;
  CalculateActivationRange(activation, &output_activation_min,
 80059c0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059c4:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80059c8:	79fb      	ldrb	r3, [r7, #7]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fd f9da 	bl	8002d84 <_ZN6tflite24CalculateActivationRangeIfEEv21TfLiteFusedActivationPT_S3_>
                           &output_activation_max);
  tflite::FullyConnectedParams op_params;
  op_params.float_activation_min = output_activation_min;
 80059d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  op_params.float_activation_max = output_activation_max;
 80059d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d6:	633b      	str	r3, [r7, #48]	; 0x30
  tflite::reference_ops::FullyConnected(
      op_params, tflite::micro::GetTensorShape(input),
 80059d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80059dc:	6839      	ldr	r1, [r7, #0]
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fd4b 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::FullyConnected(
 80059e4:	6838      	ldr	r0, [r7, #0]
 80059e6:	f7fd fa0f 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 80059ea:	4606      	mov	r6, r0
      tflite::micro::GetTensorData<float>(input),
      tflite::micro::GetTensorShape(filter),
 80059ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80059f0:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80059f4:	4618      	mov	r0, r3
 80059f6:	f000 fd40 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::FullyConnected(
 80059fa:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80059fe:	f7fd fa03 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 8005a02:	4604      	mov	r4, r0
      tflite::micro::GetTensorData<float>(filter),
      tflite::micro::GetTensorShape(bias),
 8005a04:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005a08:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f000 fd34 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::FullyConnected(
 8005a12:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8005a16:	f7fd f9f7 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 8005a1a:	4605      	mov	r5, r0
      tflite::micro::GetTensorData<float>(bias),
      tflite::micro::GetTensorShape(output),
 8005a1c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005a20:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8005a24:	4618      	mov	r0, r3
 8005a26:	f000 fd28 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::FullyConnected(
 8005a2a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8005a2e:	f7fd f9fa 	bl	8002e26 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 8005a32:	4603      	mov	r3, r0
 8005a34:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005a38:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8005a3c:	f107 0010 	add.w	r0, r7, #16
 8005a40:	9304      	str	r3, [sp, #16]
 8005a42:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005a46:	9303      	str	r3, [sp, #12]
 8005a48:	9502      	str	r5, [sp, #8]
 8005a4a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005a4e:	9301      	str	r3, [sp, #4]
 8005a50:	9400      	str	r4, [sp, #0]
 8005a52:	4613      	mov	r3, r2
 8005a54:	4632      	mov	r2, r6
 8005a56:	f7ff f9f6 	bl	8004e46 <_ZN6tflite13reference_ops14FullyConnectedERKNS_20FullyConnectedParamsERKNS_12RuntimeShapeEPKfS6_S8_S6_S8_S6_Pf>
      tflite::micro::GetTensorShape(output),
 8005a5a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fb fc88 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(bias),
 8005a64:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7fb fc83 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorShape(filter),
 8005a6e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fb fc7e 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      op_params, tflite::micro::GetTensorShape(input),
 8005a78:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fb fc79 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
      tflite::micro::GetTensorData<float>(output));
  return kTfLiteOk;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	37a4      	adds	r7, #164	; 0xa4
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a8c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8005a8c:	b5b0      	push	{r4, r5, r7, lr}
 8005a8e:	b08c      	sub	sp, #48	; 0x30
 8005a90:	af04      	add	r7, sp, #16
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(node->builtin_data != nullptr);
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x16>
 8005a9e:	f00d ff9b 	bl	80139d8 <abort>
  const auto* params =
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	61fb      	str	r3, [r7, #28]
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	6839      	ldr	r1, [r7, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fc f9ed 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8005ab4:	61b8      	str	r0, [r7, #24]
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kWeightsTensor);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	6839      	ldr	r1, [r7, #0]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7fc f9e6 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8005ac2:	6178      	str	r0, [r7, #20]
  const TfLiteEvalTensor* bias =
      tflite::micro::GetEvalInput(context, node, kBiasTensor);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	6839      	ldr	r1, [r7, #0]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fc f9df 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 8005ad0:	6138      	str	r0, [r7, #16]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	6839      	ldr	r1, [r7, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fc f9e8 	bl	8001eae <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 8005ade:	60f8      	str	r0, [r7, #12]

  TFLITE_DCHECK(node->user_data != nullptr);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d101      	bne.n	8005aec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x60>
 8005ae8:	f00d ff76 	bl	80139d8 <abort>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	60bb      	str	r3, [r7, #8]

  // Checks in Prepare ensure input, output and filter types are all the same.
  switch (input->type) {
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	7a1b      	ldrb	r3, [r3, #8]
 8005af6:	2b03      	cmp	r3, #3
 8005af8:	d020      	beq.n	8005b3c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb0>
 8005afa:	2b09      	cmp	r3, #9
 8005afc:	d010      	beq.n	8005b20 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x94>
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d12a      	bne.n	8005b58 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xcc>
    case kTfLiteFloat32:
      return EvalFloat(context, node, params->activation, input, filter, bias,
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	781a      	ldrb	r2, [r3, #0]
                       output);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	9302      	str	r3, [sp, #8]
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	9301      	str	r3, [sp, #4]
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	6839      	ldr	r1, [r7, #0]
 8005b18:	f7ff ff4a 	bl	80059b0 <_ZN6tflite12_GLOBAL__N_19EvalFloatEP13TfLiteContextP10TfLiteNode21TfLiteFusedActivationPK16TfLiteEvalTensorS8_S8_PS6_>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	e02a      	b.n	8005b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xea>
    case kTfLiteInt8:
      return EvalQuantizedInt8(context, node, data, input, filter, bias,
 8005b20:	6878      	ldr	r0, [r7, #4]
                               output);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	9302      	str	r3, [sp, #8]
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	9301      	str	r3, [sp, #4]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	6839      	ldr	r1, [r7, #0]
 8005b34:	f7ff fdba 	bl	80056ac <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	e01c      	b.n	8005b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xea>

    case kTfLiteUInt8:
      return EvalQuantized(context, node, data, input, filter, bias, output);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	9302      	str	r3, [sp, #8]
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	6839      	ldr	r1, [r7, #0]
 8005b50:	f7ff fe26 	bl	80057a0 <_ZN6tflite12_GLOBAL__N_113EvalQuantizedEP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_>
 8005b54:	4603      	mov	r3, r0
 8005b56:	e00e      	b.n	8005b76 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xea>

    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	695c      	ldr	r4, [r3, #20]
 8005b5c:	687d      	ldr	r5, [r7, #4]
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	7a1b      	ldrb	r3, [r3, #8]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fb fac8 	bl	80010f8 <TfLiteTypeGetName>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	7a1b      	ldrb	r3, [r3, #8]
 8005b6e:	4904      	ldr	r1, [pc, #16]	; (8005b80 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xf4>)
 8005b70:	4628      	mov	r0, r5
 8005b72:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 8005b74:	2301      	movs	r3, #1
  }
  return kTfLiteOk;
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3720      	adds	r7, #32
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	08016908 	.word	0x08016908

08005b84 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
 8005b84:	b4b0      	push	{r4, r5, r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a07      	ldr	r2, [pc, #28]	; (8005bac <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x28>)
 8005b90:	461c      	mov	r4, r3
 8005b92:	4615      	mov	r5, r2
 8005b94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b98:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005b9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	370c      	adds	r7, #12
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bcb0      	pop	{r4, r5, r7}
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	08016924 	.word	0x08016924

08005bb0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>:
T* GetTensorData(TfLiteEvalTensor* tensor) {
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d002      	beq.n	8005bc4 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x14>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	e000      	b.n	8005bc6 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor+0x16>
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
	...

08005bd4 <_ZN6tflite13MemoryPlannerC1Ev>:
// The goal is for applications to be able to experiment with different layout
// strategies without changing their client code, by swapping out classes that
// implement this interface.=
class MemoryPlanner {
 public:
  MemoryPlanner() {}
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	4a04      	ldr	r2, [pc, #16]	; (8005bf0 <_ZN6tflite13MemoryPlannerC1Ev+0x1c>)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4618      	mov	r0, r3
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	080194c8 	.word	0x080194c8

08005bf4 <_ZN6tflite13MemoryPlannerD1Ev>:
  virtual ~MemoryPlanner() {}
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	4a04      	ldr	r2, [pc, #16]	; (8005c10 <_ZN6tflite13MemoryPlannerD1Ev+0x1c>)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	601a      	str	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4618      	mov	r0, r3
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr
 8005c10:	080194c8 	.word	0x080194c8

08005c14 <_ZN6tflite13MemoryPlannerD0Ev>:
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff ffe9 	bl	8005bf4 <_ZN6tflite13MemoryPlannerD1Ev>
 8005c22:	2104      	movs	r1, #4
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f00d fc14 	bl	8013452 <_ZdlPvj>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3708      	adds	r7, #8
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <_ZN6tflite19GreedyMemoryPlanner15per_buffer_sizeEv>:
    int requirements_index;
    int next_entry_index;
  };

  // Number of bytes required in order to plan a buffer.
  static size_t per_buffer_size() {
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
    const int per_buffer_size =
 8005c3a:	2328      	movs	r3, #40	; 0x28
 8005c3c:	607b      	str	r3, [r7, #4]
        sizeof(BufferRequirements) +  // requirements_
        sizeof(int) +                 // buffer_sizes_sorted_
        sizeof(int) +                 // buffer_ids_sorted_
        sizeof(ListEntry) +           // buffers_sorted_by_offset_
        sizeof(int);                  // buffer_offsets_;
    return per_buffer_size;
 8005c3e:	2328      	movs	r3, #40	; 0x28
  }
 8005c40:	4618      	mov	r0, r3
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <_ZN6tflite18ReverseSortInPlaceEPiS0_i>:
namespace tflite {

// Simple stable in-place sort function. Not time-efficient for large arrays.
// Would normally be in an anonymous namespace to keep it private, but we want
// to be able to test it externally.
void ReverseSortInPlace(int* values, int* ids, int size) {
 8005c4c:	b480      	push	{r7}
 8005c4e:	b089      	sub	sp, #36	; 0x24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  bool any_swapped;
  do {
    any_swapped = false;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	77fb      	strb	r3, [r7, #31]
    for (int i = 1; i < size; ++i) {
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	61bb      	str	r3, [r7, #24]
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	da4c      	bge.n	8005d02 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xb6>
      if (values[i - 1] < values[i]) {
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4413      	add	r3, r2
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	68f9      	ldr	r1, [r7, #12]
 8005c7e:	440b      	add	r3, r1
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	da39      	bge.n	8005cfa <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xae>
        const int value_temp = values[i - 1];
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4413      	add	r3, r2
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	617b      	str	r3, [r7, #20]
        values[i - 1] = values[i];
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	441a      	add	r2, r3
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	68f9      	ldr	r1, [r7, #12]
 8005cac:	440b      	add	r3, r1
 8005cae:	6812      	ldr	r2, [r2, #0]
 8005cb0:	601a      	str	r2, [r3, #0]
        values[i] = value_temp;
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	4413      	add	r3, r2
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	601a      	str	r2, [r3, #0]
        const int id_temp = ids[i - 1];
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	68ba      	ldr	r2, [r7, #8]
 8005cca:	4413      	add	r3, r2
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	613b      	str	r3, [r7, #16]
        ids[i - 1] = ids[i];
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	441a      	add	r2, r3
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	68b9      	ldr	r1, [r7, #8]
 8005ce4:	440b      	add	r3, r1
 8005ce6:	6812      	ldr	r2, [r2, #0]
 8005ce8:	601a      	str	r2, [r3, #0]
        ids[i] = id_temp;
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	601a      	str	r2, [r3, #0]
        any_swapped = true;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	77fb      	strb	r3, [r7, #31]
    for (int i = 1; i < size; ++i) {
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	61bb      	str	r3, [r7, #24]
 8005d00:	e7ae      	b.n	8005c60 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0x14>
  do {
 8005d02:	7ffb      	ldrb	r3, [r7, #31]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d000      	beq.n	8005d0a <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xbe>
 8005d08:	e7a6      	b.n	8005c58 <_ZN6tflite18ReverseSortInPlaceEPiS0_i+0xc>
      }
    }
  } while (any_swapped);
}
 8005d0a:	bf00      	nop
 8005d0c:	3724      	adds	r7, #36	; 0x24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
	...

08005d18 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:

GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
 8005d18:	b590      	push	{r4, r7, lr}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
                                         int scratch_buffer_size)
    : buffer_count_(0), need_to_calculate_offsets_(true) {
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7ff ff54 	bl	8005bd4 <_ZN6tflite13MemoryPlannerC1Ev>
 8005d2c:	4a22      	ldr	r2, [pc, #136]	; (8005db8 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0xa0>)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	609a      	str	r2, [r3, #8]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  // Allocate the arrays we need within the scratch buffer arena.
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 8005d40:	687c      	ldr	r4, [r7, #4]
 8005d42:	f7ff ff77 	bl	8005c34 <_ZN6tflite19GreedyMemoryPlanner15per_buffer_sizeEv>
 8005d46:	4603      	mov	r3, r0
 8005d48:	fbb4 f3f3 	udiv	r3, r4, r3
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	605a      	str	r2, [r3, #4]

  unsigned char* next_free = scratch_buffer;
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	617b      	str	r3, [r7, #20]
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	60da      	str	r2, [r3, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	011b      	lsls	r3, r3, #4
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	4413      	add	r3, r2
 8005d66:	617b      	str	r3, [r7, #20]

  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	611a      	str	r2, [r3, #16]
  next_free += sizeof(int) * max_buffer_count_;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	4413      	add	r3, r2
 8005d78:	617b      	str	r3, [r7, #20]

  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	615a      	str	r2, [r3, #20]
  next_free += sizeof(int) * max_buffer_count_;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	4413      	add	r3, r2
 8005d8a:	617b      	str	r3, [r7, #20]

  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	619a      	str	r2, [r3, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	461a      	mov	r2, r3
 8005d98:	4613      	mov	r3, r2
 8005d9a:	005b      	lsls	r3, r3, #1
 8005d9c:	4413      	add	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	461a      	mov	r2, r3
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	4413      	add	r3, r2
 8005da6:	617b      	str	r3, [r7, #20]

  buffer_offsets_ = reinterpret_cast<int*>(next_free);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	697a      	ldr	r2, [r7, #20]
 8005dac:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	4618      	mov	r0, r3
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd90      	pop	{r4, r7, pc}
 8005db8:	080194a8 	.word	0x080194a8

08005dbc <_ZN6tflite19GreedyMemoryPlannerD1Ev>:

GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	4a05      	ldr	r2, [pc, #20]	; (8005ddc <_ZN6tflite19GreedyMemoryPlannerD1Ev+0x20>)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	601a      	str	r2, [r3, #0]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7ff ff11 	bl	8005bf4 <_ZN6tflite13MemoryPlannerD1Ev>
  // We don't own the scratch buffer, so don't deallocate anything.
}
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	080194a8 	.word	0x080194a8

08005de0 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
}
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7ff ffe7 	bl	8005dbc <_ZN6tflite19GreedyMemoryPlannerD1Ev>
 8005dee:	212c      	movs	r1, #44	; 0x2c
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f00d fb2e 	bl	8013452 <_ZdlPvj>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used) {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	603b      	str	r3, [r7, #0]
  if (buffer_count_ >= max_buffer_count_) {
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	689a      	ldr	r2, [r3, #8]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	db08      	blt.n	8005e2c <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x2c>
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4913      	ldr	r1, [pc, #76]	; (8005e70 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x70>)
 8005e22:	68b8      	ldr	r0, [r7, #8]
 8005e24:	f7fd f8da 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         max_buffer_count_);
    return kTfLiteError;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e01d      	b.n	8005e68 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x68>
  }
  BufferRequirements* current = &requirements_[buffer_count_];
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	68da      	ldr	r2, [r3, #12]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	4413      	add	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]
  current->size = size;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	601a      	str	r2, [r3, #0]
  current->first_time_used = first_time_used;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	609a      	str	r2, [r3, #8]
  current->last_time_used = last_time_used;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	6a3a      	ldr	r2, [r7, #32]
 8005e4a:	60da      	str	r2, [r3, #12]
  current->offline_offset = kOnlinePlannedBuffer;
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e52:	605a      	str	r2, [r3, #4]
  ++buffer_count_;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	609a      	str	r2, [r3, #8]
  need_to_calculate_offsets_ = true;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  return kTfLiteOk;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	08016980 	.word	0x08016980

08005e74 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:

TfLiteStatus GreedyMemoryPlanner::AddBuffer(
    tflite::ErrorReporter* error_reporter, int size, int first_time_used,
    int last_time_used, int offline_offset) {
 8005e74:	b590      	push	{r4, r7, lr}
 8005e76:	b089      	sub	sp, #36	; 0x24
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
 8005e80:	603b      	str	r3, [r7, #0]
  BufferRequirements* current = &requirements_[buffer_count_];
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	68da      	ldr	r2, [r3, #12]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	011b      	lsls	r3, r3, #4
 8005e8c:	4413      	add	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3308      	adds	r3, #8
 8005e96:	681c      	ldr	r4, [r3, #0]
 8005e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	47a0      	blx	r4
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	bf14      	ite	ne
 8005eac:	2301      	movne	r3, #1
 8005eae:	2300      	moveq	r3, #0
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x46>
      kTfLiteOk) {
    return kTfLiteError;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e003      	b.n	8005ec2 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x4e>
  }
  current->offline_offset = offline_offset;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ebe:	605a      	str	r2, [r3, #4]
  return kTfLiteOk;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	371c      	adds	r7, #28
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd90      	pop	{r4, r7, pc}

08005eca <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>:

bool GreedyMemoryPlanner::DoesEntryOverlapInTime(
    const GreedyMemoryPlanner::ListEntry* entry, const int first_time_used,
    const int last_time_used) const {
 8005eca:	b480      	push	{r7}
 8005ecc:	b087      	sub	sp, #28
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	60f8      	str	r0, [r7, #12]
 8005ed2:	60b9      	str	r1, [r7, #8]
 8005ed4:	607a      	str	r2, [r7, #4]
 8005ed6:	603b      	str	r3, [r7, #0]
  const BufferRequirements* entry_requirements =
      &requirements_[entry->requirements_index];
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	011b      	lsls	r3, r3, #4
  const BufferRequirements* entry_requirements =
 8005ee2:	4413      	add	r3, r2
 8005ee4:	617b      	str	r3, [r7, #20]
  if (entry_requirements->first_time_used > last_time_used) {
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	da01      	bge.n	8005ef4 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x2a>
    return false;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	e007      	b.n	8005f04 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x3a>
  }
  if (first_time_used > entry_requirements->last_time_used) {
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	dd01      	ble.n	8005f02 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x38>
    return false;
 8005efe:	2300      	movs	r3, #0
 8005f00:	e000      	b.n	8005f04 <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii+0x3a>
  }
  return true;
 8005f02:	2301      	movs	r3, #1
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	371c      	adds	r7, #28
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>:

GreedyMemoryPlanner::ListEntry*
GreedyMemoryPlanner::NextSimultaneouslyActiveBuffer(
    const GreedyMemoryPlanner::ListEntry* start, const int first_time_used,
    const int last_time_used) {
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
 8005f1c:	603b      	str	r3, [r7, #0]
  ListEntry* result = nullptr;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	617b      	str	r3, [r7, #20]
  ListEntry* candidate_next_entry;
  if (start == nullptr) {
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10b      	bne.n	8005f40 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x30>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	699a      	ldr	r2, [r3, #24]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	4619      	mov	r1, r3
 8005f32:	460b      	mov	r3, r1
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	440b      	add	r3, r1
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	4413      	add	r3, r2
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	e011      	b.n	8005f64 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x54>
  } else {
    if (start->next_entry_index == -1) {
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f48:	d101      	bne.n	8005f4e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x3e>
      return nullptr;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	e029      	b.n	8005fa2 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x92>
    }
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	699a      	ldr	r2, [r3, #24]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	4619      	mov	r1, r3
 8005f58:	460b      	mov	r3, r1
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	440b      	add	r3, r1
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	613b      	str	r3, [r7, #16]
  }
  do {
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6939      	ldr	r1, [r7, #16]
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f7ff ffad 	bl	8005eca <_ZNK6tflite19GreedyMemoryPlanner22DoesEntryOverlapInTimeEPKNS0_9ListEntryEii>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d002      	beq.n	8005f7c <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x6c>
                               last_time_used)) {
      result = candidate_next_entry;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	617b      	str	r3, [r7, #20]
      break;
 8005f7a:	e011      	b.n	8005fa0 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x90>
    }
    if (candidate_next_entry->next_entry_index == -1) {
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f84:	d00b      	beq.n	8005f9e <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x8e>
      break;
    }
    candidate_next_entry =
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	699a      	ldr	r2, [r3, #24]
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	4619      	mov	r1, r3
 8005f90:	460b      	mov	r3, r1
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	440b      	add	r3, r1
 8005f96:	009b      	lsls	r3, r3, #2
    candidate_next_entry =
 8005f98:	4413      	add	r3, r2
 8005f9a:	613b      	str	r3, [r7, #16]
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 8005f9c:	e7e2      	b.n	8005f64 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii+0x54>
      break;
 8005f9e:	bf00      	nop
  } while (true);
  return result;
 8005fa0:	697b      	ldr	r3, [r7, #20]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3718      	adds	r7, #24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:

void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b098      	sub	sp, #96	; 0x60
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fb8:	f083 0301 	eor.w	r3, r3, #1
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f040 815f 	bne.w	8006282 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2d8>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f000 815a 	beq.w	8006282 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2d8>
    return;
  }
  need_to_calculate_offsets_ = false;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  // This helps find a more compact layout. Intuitively, you can think
  // about putting the large buffers in place first, and then the
  // smaller buffers can fit in the gaps, rather than fragmenting the
  // gaps with small buffers at the beginning. Add offline planned offsets
  // first in the list, since they have a predetermined offset.
  int idx_from_tail = buffer_count_;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	65fb      	str	r3, [r7, #92]	; 0x5c
  int idx_from_head = 0;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	65bb      	str	r3, [r7, #88]	; 0x58
  for (int i = 0; i < buffer_count_; ++i) {
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	657b      	str	r3, [r7, #84]	; 0x54
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005fea:	429a      	cmp	r2, r3
 8005fec:	da4d      	bge.n	800608a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe0>
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	4413      	add	r3, r2
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffe:	d11e      	bne.n	800603e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x94>
      idx_from_tail--;
 8006000:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006002:	3b01      	subs	r3, #1
 8006004:	65fb      	str	r3, [r7, #92]	; 0x5c
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68da      	ldr	r2, [r3, #12]
 800600a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800600c:	011b      	lsls	r3, r3, #4
 800600e:	441a      	add	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6919      	ldr	r1, [r3, #16]
 8006014:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	440b      	add	r3, r1
 800601a:	6812      	ldr	r2, [r2, #0]
 800601c:	601a      	str	r2, [r3, #0]
      buffer_ids_sorted_[idx_from_tail] = i;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800602a:	601a      	str	r2, [r3, #0]
      buffer_offsets_[i] = -1;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006030:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4413      	add	r3, r2
 8006036:	f04f 32ff 	mov.w	r2, #4294967295
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	e021      	b.n	8006082 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xd8>
    } else {
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	68da      	ldr	r2, [r3, #12]
 8006042:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006044:	011b      	lsls	r3, r3, #4
 8006046:	441a      	add	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6919      	ldr	r1, [r3, #16]
 800604c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	440b      	add	r3, r1
 8006052:	6812      	ldr	r2, [r2, #0]
 8006054:	601a      	str	r2, [r3, #0]
      buffer_ids_sorted_[idx_from_head] = i;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	695a      	ldr	r2, [r3, #20]
 800605a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006062:	601a      	str	r2, [r3, #0]
      buffer_offsets_[i] = requirements_[i].offline_offset;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68da      	ldr	r2, [r3, #12]
 8006068:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800606a:	011b      	lsls	r3, r3, #4
 800606c:	441a      	add	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006072:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	440b      	add	r3, r1
 8006078:	6852      	ldr	r2, [r2, #4]
 800607a:	601a      	str	r2, [r3, #0]
      idx_from_head++;
 800607c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800607e:	3301      	adds	r3, #1
 8006080:	65bb      	str	r3, [r7, #88]	; 0x58
  for (int i = 0; i < buffer_count_; ++i) {
 8006082:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006084:	3301      	adds	r3, #1
 8006086:	657b      	str	r3, [r7, #84]	; 0x54
 8006088:	e7ac      	b.n	8005fe4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x3a>
    }
  }

  // This sorting algorithm is naive, and may end up taking a very long time
  // with hundreds of buffers. Do not sort the offline planned offsets.
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691a      	ldr	r2, [r3, #16]
 800608e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	18d0      	adds	r0, r2, r3
                     &buffer_ids_sorted_[idx_from_head],
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695a      	ldr	r2, [r3, #20]
 8006098:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800609a:	009b      	lsls	r3, r3, #2
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 800609c:	18d1      	adds	r1, r2, r3
                     buffer_count_ - idx_from_head);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	689a      	ldr	r2, [r3, #8]
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 80060a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	461a      	mov	r2, r3
 80060a8:	f7ff fdd0 	bl	8005c4c <_ZN6tflite18ReverseSortInPlaceEPiS0_i>
  // buffer_ids_sorted_.
  //   - If there are no offline planned offsets, the largest buffer will be
  //     first, and the buffers will be handled in size order.
  //   - If offline offsets are present, these will be handled first in order
  //     for the greedy algorithm to utilized gaps in the offline plan.
  first_entry_index_ = 0;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	621a      	str	r2, [r3, #32]
  next_free_entry_ = 1;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	61da      	str	r2, [r3, #28]
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	699a      	ldr	r2, [r3, #24]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a1b      	ldr	r3, [r3, #32]
 80060c0:	4619      	mov	r1, r3
 80060c2:	460b      	mov	r3, r1
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	440b      	add	r3, r1
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	4413      	add	r3, r2
 80060cc:	653b      	str	r3, [r7, #80]	; 0x50
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 80060ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060d0:	f04f 32ff 	mov.w	r2, #4294967295
 80060d4:	609a      	str	r2, [r3, #8]
  int buffer_id = buffer_ids_sorted_[0];
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  first_entry->requirements_index = buffer_id;
 80060de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80060e2:	605a      	str	r2, [r3, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ea:	011b      	lsls	r3, r3, #4
 80060ec:	4413      	add	r3, r2
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f4:	d106      	bne.n	8006104 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x15a>
    buffer_offsets_[buffer_id] = 0;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	4413      	add	r3, r2
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]
  }
  first_entry->offset = buffer_offsets_[buffer_id];
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	4413      	add	r3, r2
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006112:	601a      	str	r2, [r3, #0]

  // Work through the rest of the buffers to find a good gap to place each one.
  for (int i = 1; i < buffer_count_; ++i) {
 8006114:	2301      	movs	r3, #1
 8006116:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800611e:	429a      	cmp	r2, r3
 8006120:	f280 80b0 	bge.w	8006284 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2da>
    // The id is the order the buffer was originally added by the client.
    buffer_id = buffer_ids_sorted_[i];
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	695a      	ldr	r2, [r3, #20]
 8006128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	4413      	add	r3, r2
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	63fb      	str	r3, [r7, #60]	; 0x3c
    // Look at what size and time range the buffer needs to be active.
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	68da      	ldr	r2, [r3, #12]
 8006136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006138:	011b      	lsls	r3, r3, #4
 800613a:	4413      	add	r3, r2
 800613c:	63bb      	str	r3, [r7, #56]	; 0x38
    const int wanted_size = wanted_requirements->size;
 800613e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	637b      	str	r3, [r7, #52]	; 0x34
    const int wanted_first_time_used = wanted_requirements->first_time_used;
 8006144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	633b      	str	r3, [r7, #48]	; 0x30
    const int wanted_last_time_used = wanted_requirements->last_time_used;
 800614a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	62fb      	str	r3, [r7, #44]	; 0x2c
    // buffers are stored in the order of their starting position in the arena
    // so that it's easy to find the next buffer in memory, and so the gap.
    // The candidate_entry variable holds the buffer that we're considering
    // placing the current buffer after.

    int candidate_offset = 0;
 8006150:	2300      	movs	r3, #0
 8006152:	64bb      	str	r3, [r7, #72]	; 0x48
    // Loop through the offset-ordered list of buffers, looking for gaps.
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 8006154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615c:	d12d      	bne.n	80061ba <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x210>
      ListEntry* prior_entry = nullptr;
 800615e:	2300      	movs	r3, #0
 8006160:	647b      	str	r3, [r7, #68]	; 0x44
      while (true) {
        // Find out what the next active buffer is.
        ListEntry* next_entry = NextSimultaneouslyActiveBuffer(
            prior_entry, wanted_first_time_used, wanted_last_time_used);
 8006162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006166:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f7ff fed1 	bl	8005f10 <_ZN6tflite19GreedyMemoryPlanner30NextSimultaneouslyActiveBufferEPKNS0_9ListEntryEii>
 800616e:	62b8      	str	r0, [r7, #40]	; 0x28

        if (prior_entry) {
 8006170:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006172:	2b00      	cmp	r3, #0
 8006174:	d012      	beq.n	800619c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1f2>
          BufferRequirements* candidate_requirements =
              &requirements_[prior_entry->requirements_index];
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68da      	ldr	r2, [r3, #12]
 800617a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	011b      	lsls	r3, r3, #4
          BufferRequirements* candidate_requirements =
 8006180:	4413      	add	r3, r2
 8006182:	627b      	str	r3, [r7, #36]	; 0x24
          const int prior_entry_offset =
              prior_entry->offset + candidate_requirements->size;
 8006184:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	681b      	ldr	r3, [r3, #0]
          const int prior_entry_offset =
 800618c:	4413      	add	r3, r2
 800618e:	623b      	str	r3, [r7, #32]
          if (prior_entry_offset > candidate_offset) {
 8006190:	6a3a      	ldr	r2, [r7, #32]
 8006192:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006194:	429a      	cmp	r2, r3
 8006196:	dd01      	ble.n	800619c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1f2>
            candidate_offset = prior_entry_offset;
 8006198:	6a3b      	ldr	r3, [r7, #32]
 800619a:	64bb      	str	r3, [r7, #72]	; 0x48
          }
        }
        if (next_entry == nullptr) {
 800619c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00f      	beq.n	80061c2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x218>
          // We're at the end of the list, so we can always append the buffer
          // here.
          break;
        }
        // Find out how much space there is between us and the next buffer.
        const int gap = next_entry->offset - candidate_offset;
 80061a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	61fb      	str	r3, [r7, #28]
        if (gap >= wanted_size) {
 80061ac:	69fa      	ldr	r2, [r7, #28]
 80061ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061b0:	429a      	cmp	r2, r3
 80061b2:	da08      	bge.n	80061c6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x21c>
          // This entry has a big enough gap between it and the next, so
          // use it!
          break;
        }
        // The gap wasn't big enough, so move on to another candidate.
        prior_entry = next_entry;
 80061b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061b6:	647b      	str	r3, [r7, #68]	; 0x44
      }
 80061b8:	e7d3      	b.n	8006162 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1b8>
    } else {
      // Offline planned offset are to be considered constant
      candidate_offset = wanted_requirements->offline_offset;
 80061ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	64bb      	str	r3, [r7, #72]	; 0x48
 80061c0:	e002      	b.n	80061c8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x21e>
          break;
 80061c2:	bf00      	nop
 80061c4:	e000      	b.n	80061c8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x21e>
          break;
 80061c6:	bf00      	nop
    }
    // At this point, we've either found a gap (possibly at the end of the
    // list) and want to place the buffer there, or there are no other active
    // buffers in this time range and so we can put it at offset zero.
    // Record the buffer's offset in our plan.
    buffer_offsets_[buffer_id] = candidate_offset;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061d4:	601a      	str	r2, [r3, #0]
    // Add the newly-placed buffer to our offset-ordered list, so that
    // subsequent passes can fit in their buffers around it.
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699a      	ldr	r2, [r3, #24]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	4619      	mov	r1, r3
 80061e0:	460b      	mov	r3, r1
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	440b      	add	r3, r1
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	4413      	add	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
    new_entry->offset = candidate_offset;
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061f0:	601a      	str	r2, [r3, #0]
    new_entry->requirements_index = buffer_id;
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80061f6:	605a      	str	r2, [r3, #4]
    const int new_entry_index = next_free_entry_;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	617b      	str	r3, [r7, #20]
    ++next_free_entry_;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	69db      	ldr	r3, [r3, #28]
 8006202:	1c5a      	adds	r2, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	61da      	str	r2, [r3, #28]

    if (first_entry->offset > candidate_offset) {
 8006208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800620e:	429a      	cmp	r2, r3
 8006210:	da09      	bge.n	8006226 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x27c>
      // The new entry offset is smaller than the first entry offset =>
      // replace the first entry
      first_entry = new_entry;
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	653b      	str	r3, [r7, #80]	; 0x50
      first_entry->next_entry_index = first_entry_index_;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a1a      	ldr	r2, [r3, #32]
 800621a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800621c:	609a      	str	r2, [r3, #8]
      first_entry_index_ = new_entry_index;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	621a      	str	r2, [r3, #32]
 8006224:	e029      	b.n	800627a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2d0>
    } else {
      ListEntry* current_entry = first_entry;
 8006226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006228:	643b      	str	r3, [r7, #64]	; 0x40
      // Make sure that we insert the buffer at the correct place in the
      // buffer-offset-ordered list
      while (true) {
        const int next_entry_index = current_entry->next_entry_index;
 800622a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	613b      	str	r3, [r7, #16]
        if (next_entry_index == -1) {
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006236:	d107      	bne.n	8006248 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x29e>
          // We're at the end of the list, so just add the new entry here.
          current_entry->next_entry_index = new_entry_index;
 8006238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	609a      	str	r2, [r3, #8]
          new_entry->next_entry_index = -1;
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	f04f 32ff 	mov.w	r2, #4294967295
 8006244:	609a      	str	r2, [r3, #8]
          break;
 8006246:	e018      	b.n	800627a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2d0>
        }
        // not at the end of the list -> take a look at next entry
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6999      	ldr	r1, [r3, #24]
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	4613      	mov	r3, r2
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	4413      	add	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	440b      	add	r3, r1
 8006258:	60fb      	str	r3, [r7, #12]
        if (next_entry->offset > candidate_offset) {
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006260:	429a      	cmp	r2, r3
 8006262:	da07      	bge.n	8006274 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2ca>
          // We're at the right spot to do an insertion and retain the sorting
          // order, so place the new entry here.
          new_entry->next_entry_index = current_entry->next_entry_index;
 8006264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	609a      	str	r2, [r3, #8]
          current_entry->next_entry_index = new_entry_index;
 800626c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800626e:	697a      	ldr	r2, [r7, #20]
 8006270:	609a      	str	r2, [r3, #8]
          break;
 8006272:	e002      	b.n	800627a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x2d0>
        }
        current_entry = next_entry;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	643b      	str	r3, [r7, #64]	; 0x40
      }
 8006278:	e7d7      	b.n	800622a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x280>
  for (int i = 1; i < buffer_count_; ++i) {
 800627a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800627c:	3301      	adds	r3, #1
 800627e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006280:	e74a      	b.n	8006118 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
    return;
 8006282:	bf00      	nop
    }
  }
}
 8006284:	3760      	adds	r7, #96	; 0x60
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:

size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 800628a:	b580      	push	{r7, lr}
 800628c:	b086      	sub	sp, #24
 800628e:	af00      	add	r7, sp, #0
 8006290:	6078      	str	r0, [r7, #4]
  CalculateOffsetsIfNeeded();
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7ff fe89 	bl	8005faa <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d101      	bne.n	80062a4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x1a>
    return 0;
 80062a0:	2300      	movs	r3, #0
 80062a2:	e035      	b.n	8006310 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x86>
  }
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	699a      	ldr	r2, [r3, #24]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	4619      	mov	r1, r3
 80062ae:	460b      	mov	r3, r1
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	440b      	add	r3, r1
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	4413      	add	r3, r2
 80062b8:	617b      	str	r3, [r7, #20]
  size_t max_size = 0;
 80062ba:	2300      	movs	r3, #0
 80062bc:	613b      	str	r3, [r7, #16]
  while (entry) {
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d024      	beq.n	800630e <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x84>
    BufferRequirements* requirements =
        &requirements_[entry->requirements_index];
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68da      	ldr	r2, [r3, #12]
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	011b      	lsls	r3, r3, #4
    BufferRequirements* requirements =
 80062ce:	4413      	add	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]
    // TODO(b/148246793): Update all size and offset variables types from
    //                    int to size_t
    const size_t current_size = entry->offset + requirements->size;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4413      	add	r3, r2
 80062dc:	60bb      	str	r3, [r7, #8]
    if (current_size > max_size) {
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d901      	bls.n	80062ea <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x60>
      max_size = current_size;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	613b      	str	r3, [r7, #16]
    }
    if (entry->next_entry_index == -1) {
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f2:	d00b      	beq.n	800630c <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x82>
      break;
    }
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699a      	ldr	r2, [r3, #24]
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	4619      	mov	r1, r3
 80062fe:	460b      	mov	r3, r1
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	440b      	add	r3, r1
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	4413      	add	r3, r2
 8006308:	617b      	str	r3, [r7, #20]
  while (entry) {
 800630a:	e7d8      	b.n	80062be <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x34>
      break;
 800630c:	bf00      	nop
  }
  return max_size;
 800630e:	693b      	ldr	r3, [r7, #16]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3718      	adds	r7, #24
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
    line[kLineWidth] = 0;
    TF_LITE_REPORT_ERROR(error_reporter, "%s", (const char*)line);
  }
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	4618      	mov	r0, r3
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
 800633c:	603b      	str	r3, [r7, #0]
  CalculateOffsetsIfNeeded();
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7ff fe33 	bl	8005faa <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	db04      	blt.n	8006354 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x24>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	429a      	cmp	r2, r3
 8006352:	db08      	blt.n	8006366 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x36>
    TF_LITE_REPORT_ERROR(error_reporter,
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	4909      	ldr	r1, [pc, #36]	; (8006380 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x50>)
 800635c:	68b8      	ldr	r0, [r7, #8]
 800635e:	f7fc fe3d 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
 8006362:	2301      	movs	r3, #1
 8006364:	e008      	b.n	8006378 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x48>
  }
  *offset = buffer_offsets_[buffer_index];
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	4413      	add	r3, r2
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	3710      	adds	r7, #16
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	08016a10 	.word	0x08016a10

08006384 <_ZN6tflite12RuntimeShapeC1Ev>:
  RuntimeShape() : size_(0) {}
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	601a      	str	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4618      	mov	r0, r3
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <_ZN6tflite12RuntimeShapeC1EiPKl>:
  RuntimeShape(int dimensions_count, const int32_t* dims_data) : size_(0) {
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2200      	movs	r2, #0
 80063b0:	601a      	str	r2, [r3, #0]
    ReplaceWith(dimensions_count, dims_data);
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 f846 	bl	8006448 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>
  }
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	4618      	mov	r0, r3
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}

080063c6 <_ZN6tflite12RuntimeShape8DimsDataEv>:
  inline int32_t* DimsData() {
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b05      	cmp	r3, #5
 80063d4:	dd02      	ble.n	80063dc <_ZN6tflite12RuntimeShape8DimsDataEv+0x16>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	e001      	b.n	80063e0 <_ZN6tflite12RuntimeShape8DimsDataEv+0x1a>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3304      	adds	r3, #4
  }
 80063e0:	4618      	mov	r0, r3
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <_ZN6tflite12RuntimeShape6ResizeEi>:
  inline void Resize(int dimensions_count) {
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
    if (size_ > kMaxSmallSize) {
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2b05      	cmp	r3, #5
 80063fc:	dd08      	ble.n	8006410 <_ZN6tflite12RuntimeShape6ResizeEi+0x24>
      delete[] dims_pointer_;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d004      	beq.n	8006410 <_ZN6tflite12RuntimeShape6ResizeEi+0x24>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	4618      	mov	r0, r3
 800640c:	f00d f81a 	bl	8013444 <_ZdaPv>
    size_ = dimensions_count;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	683a      	ldr	r2, [r7, #0]
 8006414:	601a      	str	r2, [r3, #0]
    if (dimensions_count > kMaxSmallSize) {
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	2b05      	cmp	r3, #5
 800641a:	dd0e      	ble.n	800643a <_ZN6tflite12RuntimeShape6ResizeEi+0x4e>
      dims_pointer_ = new int32_t[dimensions_count];
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	4a09      	ldr	r2, [pc, #36]	; (8006444 <_ZN6tflite12RuntimeShape6ResizeEi+0x58>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d801      	bhi.n	8006428 <_ZN6tflite12RuntimeShape6ResizeEi+0x3c>
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	e001      	b.n	800642c <_ZN6tflite12RuntimeShape6ResizeEi+0x40>
 8006428:	f04f 33ff 	mov.w	r3, #4294967295
 800642c:	4618      	mov	r0, r3
 800642e:	f00d f80e 	bl	801344e <_Znaj>
 8006432:	4603      	mov	r3, r0
 8006434:	461a      	mov	r2, r3
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	605a      	str	r2, [r3, #4]
  }
 800643a:	bf00      	nop
 800643c:	3708      	adds	r7, #8
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	1ffffffe 	.word	0x1ffffffe

08006448 <_ZN6tflite12RuntimeShape11ReplaceWithEiPKl>:
  inline void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
    Resize(dimensions_count);
 8006454:	68b9      	ldr	r1, [r7, #8]
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f7ff ffc8 	bl	80063ec <_ZN6tflite12RuntimeShape6ResizeEi>
    int32_t* dst_dims = DimsData();
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f7ff ffb2 	bl	80063c6 <_ZN6tflite12RuntimeShape8DimsDataEv>
 8006462:	6178      	str	r0, [r7, #20]
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	461a      	mov	r2, r3
 800646a:	6879      	ldr	r1, [r7, #4]
 800646c:	6978      	ldr	r0, [r7, #20]
 800646e:	f00d fb7b 	bl	8013b68 <memcpy>
  }
 8006472:	bf00      	nop
 8006474:	3718      	adds	r7, #24
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 800647a:	b580      	push	{r7, lr}
 800647c:	b086      	sub	sp, #24
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	6039      	str	r1, [r7, #0]
  if (tensor == nullptr || tensor->dims == nullptr) {
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x18>
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d103      	bne.n	800649a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
    return RuntimeShape();
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7ff ff76 	bl	8006384 <_ZN6tflite12RuntimeShapeC1Ev>
 8006498:	e00d      	b.n	80064b6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x3c>
  }
  TfLiteIntArray* dims = tensor->dims;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	617b      	str	r3, [r7, #20]
  const int dims_size = dims->size;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	613b      	str	r3, [r7, #16]
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	3304      	adds	r3, #4
 80064aa:	60fb      	str	r3, [r7, #12]
  return RuntimeShape(dims_size, dims_data);
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	6939      	ldr	r1, [r7, #16]
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff ff75 	bl	80063a0 <_ZN6tflite12RuntimeShapeC1EiPKl>
}
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <_ZNSt14numeric_limitsIhE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return 0; }
 80064be:	b480      	push	{r7}
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	2300      	movs	r3, #0
 80064c4:	4618      	mov	r0, r3
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <_ZNSt14numeric_limitsIhE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SCHAR_MAX__ * 2U + 1; }
 80064ce:	b480      	push	{r7}
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	23ff      	movs	r3, #255	; 0xff
 80064d4:	4618      	mov	r0, r3
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
	...

080064e0 <_ZNSt14numeric_limitsIsE3minEv>:
      min() _GLIBCXX_USE_NOEXCEPT { return -__SHRT_MAX__ - 1; }
 80064e0:	b480      	push	{r7}
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	4b02      	ldr	r3, [pc, #8]	; (80064f0 <_ZNSt14numeric_limitsIsE3minEv+0x10>)
 80064e6:	4618      	mov	r0, r3
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	ffff8000 	.word	0xffff8000

080064f4 <_ZNSt14numeric_limitsIsE3maxEv>:
      max() _GLIBCXX_USE_NOEXCEPT { return __SHRT_MAX__; }
 80064f4:	b480      	push	{r7}
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80064fc:	4618      	mov	r0, r3
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <_ZN6tflite13NumDimensionsEPK12TfLiteTensor>:
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4618      	mov	r0, r3
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <_ZN6tflite11NumElementsEPK14TfLiteIntArray>:
inline int64_t NumElements(const TfLiteIntArray* dims) {
 8006520:	b490      	push	{r4, r7}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  int64_t count = 1;
 8006528:	f04f 0301 	mov.w	r3, #1
 800652c:	f04f 0400 	mov.w	r4, #0
 8006530:	e9c7 3404 	strd	r3, r4, [r7, #16]
  for (int i = 0; i < dims->size; ++i) {
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	429a      	cmp	r2, r3
 8006540:	da1a      	bge.n	8006578 <_ZN6tflite11NumElementsEPK14TfLiteIntArray+0x58>
    count *= dims->data[i];
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	fb03 f102 	mul.w	r1, r3, r2
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	fb04 f202 	mul.w	r2, r4, r2
 800655c:	440a      	add	r2, r1
 800655e:	6939      	ldr	r1, [r7, #16]
 8006560:	fba1 3403 	umull	r3, r4, r1, r3
 8006564:	4422      	add	r2, r4
 8006566:	4614      	mov	r4, r2
 8006568:	e9c7 3404 	strd	r3, r4, [r7, #16]
 800656c:	e9c7 3404 	strd	r3, r4, [r7, #16]
  for (int i = 0; i < dims->size; ++i) {
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	3301      	adds	r3, #1
 8006574:	60fb      	str	r3, [r7, #12]
 8006576:	e7df      	b.n	8006538 <_ZN6tflite11NumElementsEPK14TfLiteIntArray+0x18>
  return count;
 8006578:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
}
 800657c:	4618      	mov	r0, r3
 800657e:	4621      	mov	r1, r4
 8006580:	3718      	adds	r7, #24
 8006582:	46bd      	mov	sp, r7
 8006584:	bc90      	pop	{r4, r7}
 8006586:	4770      	bx	lr

08006588 <_ZN6tflite11NumElementsEPK12TfLiteTensor>:
inline int64_t NumElements(const TfLiteTensor* t) {
 8006588:	b590      	push	{r4, r7, lr}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  return NumElements(t->dims);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	4618      	mov	r0, r3
 8006596:	f7ff ffc3 	bl	8006520 <_ZN6tflite11NumElementsEPK14TfLiteIntArray>
 800659a:	4603      	mov	r3, r0
 800659c:	460c      	mov	r4, r1
}
 800659e:	4618      	mov	r0, r3
 80065a0:	4621      	mov	r1, r4
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd90      	pop	{r4, r7, pc}

080065a8 <_ZSt3absd>:
// 2294. <cstdlib> should declare abs(double)

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80065a8:	b490      	push	{r4, r7}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	ed87 0b00 	vstr	d0, [r7]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	f022 4400 	bic.w	r4, r2, #2147483648	; 0x80000000
 80065ba:	ec44 3b17 	vmov	d7, r3, r4
 80065be:	eeb0 0a47 	vmov.f32	s0, s14
 80065c2:	eef0 0a67 	vmov.f32	s1, s15
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bc90      	pop	{r4, r7}
 80065cc:	4770      	bx	lr

080065ce <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b082      	sub	sp, #8
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	ed87 0a01 	vstr	s0, [r7, #4]
 80065d8:	ed97 0a01 	vldr	s0, [r7, #4]
 80065dc:	f00d f87c 	bl	80136d8 <roundf>
 80065e0:	eef0 7a40 	vmov.f32	s15, s0
 80065e4:	eeb0 0a67 	vmov.f32	s0, s15
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti>:

namespace {

// Assumes tensor_index is a valid index (in bounds)
inline TfLiteTensor* GetTensorAtIndex(const TfLiteContext* context,
                                      int tensor_index) {
 80065ee:	b580      	push	{r7, lr}
 80065f0:	b082      	sub	sp, #8
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
 80065f6:	6039      	str	r1, [r7, #0]
  if (context->tensors != nullptr) {
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d005      	beq.n	800660c <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti+0x1e>
    return &context->tensors[tensor_index];
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	689a      	ldr	r2, [r3, #8]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	019b      	lsls	r3, r3, #6
 8006608:	4413      	add	r3, r2
 800660a:	e005      	b.n	8006618 <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti+0x2a>
  } else {
    return context->GetTensor(context, tensor_index);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006610:	6839      	ldr	r1, [r7, #0]
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	4798      	blx	r3
 8006616:	4603      	mov	r3, r0
  }
}
 8006618:	4618      	mov	r0, r3
 800661a:	3708      	adds	r7, #8
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>:
}

// Same as above but returns -1 for invalid inputs instead of status + logging
// error.
inline int ValidateTensorIndexing(const TfLiteContext* context, int index,
                                  int max_size, const int* tensor_indices) {
 8006620:	b480      	push	{r7}
 8006622:	b087      	sub	sp, #28
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
 800662c:	603b      	str	r3, [r7, #0]
  if (index >= 0 && index < max_size) {
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	2b00      	cmp	r3, #0
 8006632:	db0f      	blt.n	8006654 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
 8006634:	68ba      	ldr	r2, [r7, #8]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	429a      	cmp	r2, r3
 800663a:	da0b      	bge.n	8006654 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
    const int tensor_index = tensor_indices[index];
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	4413      	add	r3, r2
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	617b      	str	r3, [r7, #20]
    if (tensor_index != kTfLiteOptionalTensor) {
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664e:	d001      	beq.n	8006654 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x34>
      return tensor_index;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	e001      	b.n	8006658 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi+0x38>
    }
  }
  return -1;
 8006654:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006658:	4618      	mov	r0, r3
 800665a:	371c      	adds	r7, #28
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei>:

inline TfLiteTensor* GetMutableInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	607a      	str	r2, [r7, #4]
  const int tensor_index = ValidateTensorIndexing(
      context, index, node->inputs->size, node->inputs->data);
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	681b      	ldr	r3, [r3, #0]
  const int tensor_index = ValidateTensorIndexing(
 8006674:	681a      	ldr	r2, [r3, #0]
      context, index, node->inputs->size, node->inputs->data);
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	681b      	ldr	r3, [r3, #0]
  const int tensor_index = ValidateTensorIndexing(
 800667a:	3304      	adds	r3, #4
      context, index, node->inputs->size, node->inputs->data);
 800667c:	6879      	ldr	r1, [r7, #4]
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f7ff ffce 	bl	8006620 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>
 8006684:	6178      	str	r0, [r7, #20]
  if (tensor_index < 0) {
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	2b00      	cmp	r3, #0
 800668a:	da01      	bge.n	8006690 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
    return nullptr;
 800668c:	2300      	movs	r3, #0
 800668e:	e004      	b.n	800669a <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei+0x36>
  }
  return GetTensorAtIndex(context, tensor_index);
 8006690:	6979      	ldr	r1, [r7, #20]
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	f7ff ffab 	bl	80065ee <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti>
 8006698:	4603      	mov	r3, r0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3718      	adds	r7, #24
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
}

}  // anonymous namespace.

const TfLiteTensor* GetInput(const TfLiteContext* context,
                             const TfLiteNode* node, int index) {
 80066a2:	b580      	push	{r7, lr}
 80066a4:	b084      	sub	sp, #16
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	60f8      	str	r0, [r7, #12]
 80066aa:	60b9      	str	r1, [r7, #8]
 80066ac:	607a      	str	r2, [r7, #4]
  return GetMutableInput(context, node, index);
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	68b9      	ldr	r1, [r7, #8]
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f7ff ffd6 	bl	8006664 <_ZN6tflite12_GLOBAL__N_115GetMutableInputEPK13TfLiteContextPK10TfLiteNodei>
 80066b8:	4603      	mov	r3, r0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
  TfLiteTensor* tensor = GetMutableInput(context, node, index);
  return tensor->is_variable ? tensor : nullptr;
}

TfLiteTensor* GetOutput(TfLiteContext* context, const TfLiteNode* node,
                        int index) {
 80066c2:	b580      	push	{r7, lr}
 80066c4:	b086      	sub	sp, #24
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	60f8      	str	r0, [r7, #12]
 80066ca:	60b9      	str	r1, [r7, #8]
 80066cc:	607a      	str	r2, [r7, #4]
  const int tensor_index = ValidateTensorIndexing(
      context, index, node->outputs->size, node->outputs->data);
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	685b      	ldr	r3, [r3, #4]
  const int tensor_index = ValidateTensorIndexing(
 80066d2:	681a      	ldr	r2, [r3, #0]
      context, index, node->outputs->size, node->outputs->data);
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	685b      	ldr	r3, [r3, #4]
  const int tensor_index = ValidateTensorIndexing(
 80066d8:	3304      	adds	r3, #4
      context, index, node->outputs->size, node->outputs->data);
 80066da:	6879      	ldr	r1, [r7, #4]
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f7ff ff9f 	bl	8006620 <_ZN6tflite12_GLOBAL__N_122ValidateTensorIndexingEPK13TfLiteContextiiPKi>
 80066e2:	6178      	str	r0, [r7, #20]
  if (tensor_index < 0) {
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	da01      	bge.n	80066ee <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2c>
    return nullptr;
 80066ea:	2300      	movs	r3, #0
 80066ec:	e004      	b.n	80066f8 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x36>
  }
  return GetTensorAtIndex(context, tensor_index);
 80066ee:	6979      	ldr	r1, [r7, #20]
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f7ff ff7c 	bl	80065ee <_ZN6tflite12_GLOBAL__N_116GetTensorAtIndexEPK13TfLiteContexti>
 80066f6:	4603      	mov	r3, r0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3718      	adds	r7, #24
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
  *tensor = GetTensorAtIndex(context, tensor_index);
  return kTfLiteOk;
}

const TfLiteTensor* GetOptionalInputTensor(const TfLiteContext* context,
                                           const TfLiteNode* node, int index) {
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]
  return GetInput(context, node, index);
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	68b9      	ldr	r1, [r7, #8]
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f7ff ffc6 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8006716:	4603      	mov	r3, r0
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i>:
TfLiteStatus PopulateConvolutionQuantizationParams(
    TfLiteContext* context, const TfLiteTensor* input,
    const TfLiteTensor* filter, const TfLiteTensor* bias, TfLiteTensor* output,
    const TfLiteFusedActivation& activation, int32_t* multiplier, int* shift,
    int32_t* output_activation_min, int32_t* output_activation_max,
    int32_t* per_channel_multiplier, int* per_channel_shift, int num_channels) {
 8006720:	b5b0      	push	{r4, r5, r7, lr}
 8006722:	b09a      	sub	sp, #104	; 0x68
 8006724:	af04      	add	r7, sp, #16
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
 800672c:	603b      	str	r3, [r7, #0]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006734:	2b01      	cmp	r3, #1
 8006736:	d013      	beq.n	8006760 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x40>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	695c      	ldr	r4, [r3, #20]
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006744:	461a      	mov	r2, r3
 8006746:	2301      	movs	r3, #1
 8006748:	9303      	str	r3, [sp, #12]
 800674a:	9202      	str	r2, [sp, #8]
 800674c:	4b97      	ldr	r3, [pc, #604]	; (80069ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x28c>)
 800674e:	9301      	str	r3, [sp, #4]
 8006750:	4b97      	ldr	r3, [pc, #604]	; (80069b0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x290>)
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	23d2      	movs	r3, #210	; 0xd2
 8006756:	4a97      	ldr	r2, [pc, #604]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 8006758:	4997      	ldr	r1, [pc, #604]	; (80069b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 800675a:	47a0      	blx	r4
 800675c:	2301      	movs	r3, #1
 800675e:	e171      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
                    kTfLiteAffineQuantization);
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006766:	2b01      	cmp	r3, #1
 8006768:	d013      	beq.n	8006792 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x72>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	695c      	ldr	r4, [r3, #20]
 800676e:	68f8      	ldr	r0, [r7, #12]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006776:	461a      	mov	r2, r3
 8006778:	2301      	movs	r3, #1
 800677a:	9303      	str	r3, [sp, #12]
 800677c:	9202      	str	r2, [sp, #8]
 800677e:	4b8b      	ldr	r3, [pc, #556]	; (80069ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x28c>)
 8006780:	9301      	str	r3, [sp, #4]
 8006782:	4b8e      	ldr	r3, [pc, #568]	; (80069bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x29c>)
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	23d4      	movs	r3, #212	; 0xd4
 8006788:	4a8a      	ldr	r2, [pc, #552]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 800678a:	498b      	ldr	r1, [pc, #556]	; (80069b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 800678c:	47a0      	blx	r4
 800678e:	2301      	movs	r3, #1
 8006790:	e158      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
  // TF_LITE_ENSURE_EQ(context, bias->quantization.type,
  // kTfLiteAffineQuantization);

  // Check data type.
  const auto* affine_quantization =
      reinterpret_cast<TfLiteAffineQuantization*>(filter->quantization.params);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  const auto* affine_quantization =
 8006796:	62bb      	str	r3, [r7, #40]	; 0x28
  TF_LITE_ENSURE(context, affine_quantization);
 8006798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10a      	bne.n	80067b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x94>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	695c      	ldr	r4, [r3, #20]
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	4b86      	ldr	r3, [pc, #536]	; (80069c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a0>)
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	23de      	movs	r3, #222	; 0xde
 80067aa:	4a82      	ldr	r2, [pc, #520]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 80067ac:	4985      	ldr	r1, [pc, #532]	; (80069c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a4>)
 80067ae:	47a0      	blx	r4
 80067b0:	2301      	movs	r3, #1
 80067b2:	e147      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 80067b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10a      	bne.n	80067d2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xb2>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	695c      	ldr	r4, [r3, #20]
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	4b81      	ldr	r3, [pc, #516]	; (80069c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a8>)
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	23df      	movs	r3, #223	; 0xdf
 80067c8:	4a7a      	ldr	r2, [pc, #488]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 80067ca:	497e      	ldr	r1, [pc, #504]	; (80069c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a4>)
 80067cc:	47a0      	blx	r4
 80067ce:	2301      	movs	r3, #1
 80067d0:	e138      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
  const bool is_per_channel = affine_quantization->scale->size > 1;
 80067d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2b01      	cmp	r3, #1
 80067da:	bfcc      	ite	gt
 80067dc:	2301      	movgt	r3, #1
 80067de:	2300      	movle	r3, #0
 80067e0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (is_per_channel) {
 80067e4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d067      	beq.n	80068bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x19c>
    //  Currently only Int8/Int16 is supported for per channel quantization.
    TF_LITE_ENSURE(context,
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	2b09      	cmp	r3, #9
 80067f2:	d00e      	beq.n	8006812 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xf2>
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b07      	cmp	r3, #7
 80067fa:	d00a      	beq.n	8006812 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xf2>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	695c      	ldr	r4, [r3, #20]
 8006800:	68f8      	ldr	r0, [r7, #12]
 8006802:	4b72      	ldr	r3, [pc, #456]	; (80069cc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2ac>)
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	23e4      	movs	r3, #228	; 0xe4
 8006808:	4a6a      	ldr	r2, [pc, #424]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 800680a:	496e      	ldr	r1, [pc, #440]	; (80069c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2a4>)
 800680c:	47a0      	blx	r4
 800680e:	2301      	movs	r3, #1
 8006810:	e118      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
                   input->type == kTfLiteInt8 || input->type == kTfLiteInt16);
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	2b09      	cmp	r3, #9
 8006818:	d012      	beq.n	8006840 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x120>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	695c      	ldr	r4, [r3, #20]
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	461a      	mov	r2, r3
 8006826:	2309      	movs	r3, #9
 8006828:	9303      	str	r3, [sp, #12]
 800682a:	9202      	str	r2, [sp, #8]
 800682c:	4b68      	ldr	r3, [pc, #416]	; (80069d0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b0>)
 800682e:	9301      	str	r3, [sp, #4]
 8006830:	4b68      	ldr	r3, [pc, #416]	; (80069d4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b4>)
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	23e5      	movs	r3, #229	; 0xe5
 8006836:	4a5f      	ldr	r2, [pc, #380]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 8006838:	495f      	ldr	r1, [pc, #380]	; (80069b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 800683a:	47a0      	blx	r4
 800683c:	2301      	movs	r3, #1
 800683e:	e101      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
 8006840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800684a:	429a      	cmp	r2, r3
 800684c:	d013      	beq.n	8006876 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x156>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	695c      	ldr	r4, [r3, #20]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800685e:	9203      	str	r2, [sp, #12]
 8006860:	9302      	str	r3, [sp, #8]
 8006862:	4b5d      	ldr	r3, [pc, #372]	; (80069d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b8>)
 8006864:	9301      	str	r3, [sp, #4]
 8006866:	4b5d      	ldr	r3, [pc, #372]	; (80069dc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2bc>)
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	23e6      	movs	r3, #230	; 0xe6
 800686c:	4a51      	ldr	r2, [pc, #324]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 800686e:	4952      	ldr	r1, [pc, #328]	; (80069b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 8006870:	47a0      	blx	r4
 8006872:	2301      	movs	r3, #1
 8006874:	e0e6      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
    TF_LITE_ENSURE_EQ(
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	689a      	ldr	r2, [r3, #8]
 800687a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	685a      	ldr	r2, [r3, #4]
 8006884:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006888:	429a      	cmp	r2, r3
 800688a:	d017      	beq.n	80068bc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x19c>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	695c      	ldr	r4, [r3, #20]
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6899      	ldr	r1, [r3, #8]
 800689a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	440b      	add	r3, r1
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	9303      	str	r3, [sp, #12]
 80068a6:	9202      	str	r2, [sp, #8]
 80068a8:	4b4d      	ldr	r3, [pc, #308]	; (80069e0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c0>)
 80068aa:	9301      	str	r3, [sp, #4]
 80068ac:	4b4a      	ldr	r3, [pc, #296]	; (80069d8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2b8>)
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	23e9      	movs	r3, #233	; 0xe9
 80068b2:	4a40      	ldr	r2, [pc, #256]	; (80069b4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x294>)
 80068b4:	4940      	ldr	r1, [pc, #256]	; (80069b8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x298>)
 80068b6:	47a0      	blx	r4
 80068b8:	2301      	movs	r3, #1
 80068ba:	e0c3      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
        context, num_channels,
        filter->dims->data[affine_quantization->quantized_dimension]);
  }

  // Populate multiplier and shift using affine quantization.
  const float input_scale = input->params.scale;
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  const float output_scale = output->params.scale;
 80068c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	64bb      	str	r3, [r7, #72]	; 0x48
  const float* filter_scales = affine_quantization->scale->data;
 80068c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	3304      	adds	r3, #4
 80068ce:	647b      	str	r3, [r7, #68]	; 0x44
  for (int i = 0; i < num_channels; ++i) {
 80068d0:	2300      	movs	r3, #0
 80068d2:	657b      	str	r3, [r7, #84]	; 0x54
 80068d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80068da:	429a      	cmp	r2, r3
 80068dc:	da47      	bge.n	800696e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x24e>
    // If per-tensor quantization parameter is specified, broadcast it along the
    // quantization dimension (channels_out).
    const float scale = is_per_channel ? filter_scales[i] : filter_scales[0];
 80068de:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d005      	beq.n	80068f2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1d2>
 80068e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068ec:	4413      	add	r3, r2
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	e001      	b.n	80068f6 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1d6>
 80068f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	643b      	str	r3, [r7, #64]	; 0x40
    const double filter_scale = static_cast<double>(scale);
 80068f8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80068fa:	f7f9 fe35 	bl	8000568 <__aeabi_f2d>
 80068fe:	4603      	mov	r3, r0
 8006900:	460c      	mov	r4, r1
 8006902:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    const double effective_output_scale = static_cast<double>(input_scale) *
 8006906:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8006908:	f7f9 fe2e 	bl	8000568 <__aeabi_f2d>
 800690c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006910:	f7f9 fe82 	bl	8000618 <__aeabi_dmul>
 8006914:	4603      	mov	r3, r0
 8006916:	460c      	mov	r4, r1
 8006918:	4625      	mov	r5, r4
 800691a:	461c      	mov	r4, r3
                                          filter_scale /
                                          static_cast<double>(output_scale);
 800691c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800691e:	f7f9 fe23 	bl	8000568 <__aeabi_f2d>
 8006922:	4602      	mov	r2, r0
 8006924:	460b      	mov	r3, r1
    const double effective_output_scale = static_cast<double>(input_scale) *
 8006926:	4620      	mov	r0, r4
 8006928:	4629      	mov	r1, r5
 800692a:	f7f9 ff9f 	bl	800086c <__aeabi_ddiv>
 800692e:	4603      	mov	r3, r0
 8006930:	460c      	mov	r4, r1
 8006932:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    int32_t significand;
    int channel_shift;
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 8006936:	f107 0220 	add.w	r2, r7, #32
 800693a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800693e:	4611      	mov	r1, r2
 8006940:	4618      	mov	r0, r3
 8006942:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8006946:	f005 f985 	bl	800bc54 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    per_channel_multiplier[i] = significand;
 800694a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006952:	4413      	add	r3, r2
 8006954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006956:	601a      	str	r2, [r3, #0]
    per_channel_shift[i] = channel_shift;
 8006958:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8006960:	4413      	add	r3, r2
 8006962:	6a3a      	ldr	r2, [r7, #32]
 8006964:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < num_channels; ++i) {
 8006966:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006968:	3301      	adds	r3, #1
 800696a:	657b      	str	r3, [r7, #84]	; 0x54
 800696c:	e7b2      	b.n	80068d4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1b4>
  }

  // Populate scalar quantization parameters.
  // This check on legacy quantization parameters is kept only for backward
  // compatibility.
  if (input->type == kTfLiteUInt8) {
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	2b03      	cmp	r3, #3
 8006974:	d146      	bne.n	8006a04 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e4>
    // Check bias scale == input scale * filter scale.
    double real_multiplier = 0.0;
 8006976:	f04f 0300 	mov.w	r3, #0
 800697a:	f04f 0400 	mov.w	r4, #0
 800697e:	e9c7 3406 	strd	r3, r4, [r7, #24]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f107 0318 	add.w	r3, r7, #24
 8006988:	9301      	str	r3, [sp, #4]
 800698a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800698c:	9300      	str	r3, [sp, #0]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	68b9      	ldr	r1, [r7, #8]
 8006994:	f000 f85c 	bl	8006a50 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 8006998:	4603      	mov	r3, r0
 800699a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800699e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d01e      	beq.n	80069e4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c4>
 80069a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80069aa:	e04b      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
 80069ac:	08016b08 	.word	0x08016b08
 80069b0:	08016b24 	.word	0x08016b24
 80069b4:	08016ad0 	.word	0x08016ad0
 80069b8:	08016aec 	.word	0x08016aec
 80069bc:	08016b40 	.word	0x08016b40
 80069c0:	08016b74 	.word	0x08016b74
 80069c4:	08016b5c 	.word	0x08016b5c
 80069c8:	08016b88 	.word	0x08016b88
 80069cc:	08016ba4 	.word	0x08016ba4
 80069d0:	08016be0 	.word	0x08016be0
 80069d4:	08016bec 	.word	0x08016bec
 80069d8:	08016bfc 	.word	0x08016bfc
 80069dc:	08016c0c 	.word	0x08016c0c
 80069e0:	08016c30 	.word	0x08016c30
        context, input, filter, bias, output, &real_multiplier));
    int exponent;

    // Populate quantization parameters with multiplier and shift.
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
 80069e4:	ed97 7b06 	vldr	d7, [r7, #24]
 80069e8:	f107 0314 	add.w	r3, r7, #20
 80069ec:	4619      	mov	r1, r3
 80069ee:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80069f0:	eeb0 0a47 	vmov.f32	s0, s14
 80069f4:	eef0 0a67 	vmov.f32	s1, s15
 80069f8:	f005 f92c 	bl	800bc54 <_ZN6tflite18QuantizeMultiplierEdPlPi>
    *shift = -exponent;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	425a      	negs	r2, r3
 8006a00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a02:	601a      	str	r2, [r3, #0]
  }
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b09      	cmp	r3, #9
 8006a0a:	d007      	beq.n	8006a1c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2fc>
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	2b03      	cmp	r3, #3
 8006a12:	d003      	beq.n	8006a1c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2fc>
      input->type == kTfLiteInt16) {
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	781b      	ldrb	r3, [r3, #0]
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 8006a18:	2b07      	cmp	r3, #7
 8006a1a:	d112      	bne.n	8006a42 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x322>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a20:	7819      	ldrb	r1, [r3, #0]
 8006a22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a28:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006a2a:	f000 f99f 	bl	8006d6c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006a34:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x322>
 8006a3c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006a40:	e000      	b.n	8006a44 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x324>
        context, activation, output, output_activation_min,
        output_activation_max));
  }
  return kTfLiteOk;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3758      	adds	r7, #88	; 0x58
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8006a4c:	0000      	movs	r0, r0
	...

08006a50 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 8006a50:	b5b0      	push	{r4, r5, r7, lr}
 8006a52:	b08e      	sub	sp, #56	; 0x38
 8006a54:	af02      	add	r7, sp, #8
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
 8006a5c:	603b      	str	r3, [r7, #0]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7f9 fd80 	bl	8000568 <__aeabi_f2d>
 8006a68:	4604      	mov	r4, r0
 8006a6a:	460d      	mov	r5, r1
                                     static_cast<double>(filter->params.scale);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	4618      	mov	r0, r3
 8006a72:	f7f9 fd79 	bl	8000568 <__aeabi_f2d>
 8006a76:	4602      	mov	r2, r0
 8006a78:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 8006a7a:	4620      	mov	r0, r4
 8006a7c:	4629      	mov	r1, r5
 8006a7e:	f7f9 fdcb 	bl	8000618 <__aeabi_dmul>
 8006a82:	4603      	mov	r3, r0
 8006a84:	460c      	mov	r4, r1
 8006a86:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d04b      	beq.n	8006b28 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xd8>
    const double bias_scale = static_cast<double>(bias->params.scale);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7f9 fd67 	bl	8000568 <__aeabi_f2d>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	460c      	mov	r4, r1
 8006a9e:	e9c7 3408 	strd	r3, r4, [r7, #32]
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 8006aa2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006aa6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006aaa:	f7f9 fbfd 	bl	80002a8 <__aeabi_dsub>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	460c      	mov	r4, r1
 8006ab2:	ec44 3b17 	vmov	d7, r3, r4
 8006ab6:	eeb0 0a47 	vmov.f32	s0, s14
 8006aba:	eef0 0a67 	vmov.f32	s1, s15
 8006abe:	f7ff fd73 	bl	80065a8 <_ZSt3absd>
 8006ac2:	ed87 0b06 	vstr	d0, [r7, #24]
    const double output_scale = static_cast<double>(output->params.scale);
 8006ac6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7f9 fd4c 	bl	8000568 <__aeabi_f2d>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	e9c7 3404 	strd	r3, r4, [r7, #16]

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 8006ad8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006adc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006ae0:	f7f9 fec4 	bl	800086c <__aeabi_ddiv>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	4618      	mov	r0, r3
 8006aea:	4621      	mov	r1, r4
 8006aec:	2301      	movs	r3, #1
 8006aee:	461c      	mov	r4, r3
 8006af0:	a318      	add	r3, pc, #96	; (adr r3, 8006b54 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x104>)
 8006af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af6:	f7fa f80b 	bl	8000b10 <__aeabi_dcmple>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d101      	bne.n	8006b04 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xb4>
 8006b00:	2300      	movs	r3, #0
 8006b02:	461c      	mov	r4, r3
 8006b04:	b2e3      	uxtb	r3, r4
 8006b06:	f083 0301 	eor.w	r3, r3, #1
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00b      	beq.n	8006b28 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xd8>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	695c      	ldr	r4, [r3, #20]
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	4b0c      	ldr	r3, [pc, #48]	; (8006b48 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xf8>)
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	f240 1335 	movw	r3, #309	; 0x135
 8006b1e:	4a0b      	ldr	r2, [pc, #44]	; (8006b4c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xfc>)
 8006b20:	490b      	ldr	r1, [pc, #44]	; (8006b50 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x100>)
 8006b22:	47a0      	blx	r4
 8006b24:	2301      	movs	r3, #1
 8006b26:	e008      	b.n	8006b3a <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xea>
  }
  return GetQuantizedConvolutionMultipler(context, input, filter, output,
 8006b28:	68f8      	ldr	r0, [r7, #12]
                                          multiplier);
 8006b2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b2c:	9300      	str	r3, [sp, #0]
 8006b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	68b9      	ldr	r1, [r7, #8]
 8006b34:	f000 f812 	bl	8006b5c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>
 8006b38:	4603      	mov	r3, r0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3730      	adds	r7, #48	; 0x30
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bdb0      	pop	{r4, r5, r7, pc}
 8006b42:	bf00      	nop
 8006b44:	f3af 8000 	nop.w
 8006b48:	08016c70 	.word	0x08016c70
 8006b4c:	08016ad0 	.word	0x08016ad0
 8006b50:	08016b5c 	.word	0x08016b5c
 8006b54:	47ae147b 	.word	0x47ae147b
 8006b58:	3f947ae1 	.word	0x3f947ae1

08006b5c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd>:

TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 8006b5c:	b590      	push	{r4, r7, lr}
 8006b5e:	b089      	sub	sp, #36	; 0x24
 8006b60:	af02      	add	r7, sp, #8
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
 8006b68:	603b      	str	r3, [r7, #0]
  const double input_product_scale =
      static_cast<double>(input->params.scale * filter->params.scale);
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	ed93 7a03 	vldr	s14, [r3, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	edd3 7a03 	vldr	s15, [r3, #12]
 8006b76:	ee67 7a27 	vmul.f32	s15, s14, s15
  const double input_product_scale =
 8006b7a:	ee17 0a90 	vmov	r0, s15
 8006b7e:	f7f9 fcf3 	bl	8000568 <__aeabi_f2d>
 8006b82:	4603      	mov	r3, r0
 8006b84:	460c      	mov	r4, r1
 8006b86:	e9c7 3404 	strd	r3, r4, [r7, #16]
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	461c      	mov	r4, r3
 8006b8e:	f04f 0200 	mov.w	r2, #0
 8006b92:	f04f 0300 	mov.w	r3, #0
 8006b96:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006b9a:	f7f9 ffc3 	bl	8000b24 <__aeabi_dcmpge>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x4c>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	461c      	mov	r4, r3
 8006ba8:	b2e3      	uxtb	r3, r4
 8006baa:	f083 0301 	eor.w	r3, r3, #1
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00b      	beq.n	8006bcc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x70>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	695c      	ldr	r4, [r3, #20]
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	4b10      	ldr	r3, [pc, #64]	; (8006bfc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa0>)
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	f44f 73a1 	mov.w	r3, #322	; 0x142
 8006bc2:	4a0f      	ldr	r2, [pc, #60]	; (8006c00 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa4>)
 8006bc4:	490f      	ldr	r1, [pc, #60]	; (8006c04 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0xa8>)
 8006bc6:	47a0      	blx	r4
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e012      	b.n	8006bf2 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_PS2_Pd+0x96>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7f9 fcc9 	bl	8000568 <__aeabi_f2d>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	460c      	mov	r4, r1
 8006bda:	461a      	mov	r2, r3
 8006bdc:	4623      	mov	r3, r4
 8006bde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006be2:	f7f9 fe43 	bl	800086c <__aeabi_ddiv>
 8006be6:	4603      	mov	r3, r0
 8006be8:	460c      	mov	r4, r1
 8006bea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bec:	e9c2 3400 	strd	r3, r4, [r2]

  return kTfLiteOk;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	371c      	adds	r7, #28
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd90      	pop	{r4, r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	08016c94 	.word	0x08016c94
 8006c00:	08016ad0 	.word	0x08016ad0
 8006c04:	08016b5c 	.word	0x08016b5c

08006c08 <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>:
                                           TfLiteTensor* output,
                                           int32_t* act_min, int32_t* act_max) {
  const auto scale = output->params.scale;
  const auto zero_point = output->params.zero_point;

  auto quantize = [scale, zero_point](float f) {
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	ed87 0a00 	vstr	s0, [r7]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	edd3 7a00 	vldr	s15, [r3]
    return zero_point + static_cast<int32_t>(TfLiteRound(f / scale));
 8006c1a:	ed97 7a00 	vldr	s14, [r7]
 8006c1e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006c22:	eeb0 0a66 	vmov.f32	s0, s13
 8006c26:	f000 f8f5 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 8006c2a:	eef0 7a40 	vmov.f32	s15, s0
 8006c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006c32:	ee17 2a90 	vmov	r2, s15
  auto quantize = [scale, zero_point](float f) {
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	685b      	ldr	r3, [r3, #4]
  };
 8006c3a:	4413      	add	r3, r2
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_>:
                                           int32_t* act_min, int32_t* act_max) {
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b08e      	sub	sp, #56	; 0x38
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60b9      	str	r1, [r7, #8]
 8006c4c:	607a      	str	r2, [r7, #4]
 8006c4e:	603b      	str	r3, [r7, #0]
 8006c50:	4603      	mov	r3, r0
 8006c52:	73fb      	strb	r3, [r7, #15]
  const auto scale = output->params.scale;
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	637b      	str	r3, [r7, #52]	; 0x34
  const auto zero_point = output->params.zero_point;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	633b      	str	r3, [r7, #48]	; 0x30
  };
 8006c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c66:	61bb      	str	r3, [r7, #24]

  if (activation == kTfLiteActRelu) {
 8006c68:	7bfb      	ldrb	r3, [r7, #15]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d118      	bne.n	8006ca0 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x5c>
    *act_min = std::max(qmin, quantize(0.0));
 8006c6e:	f107 0314 	add.w	r3, r7, #20
 8006c72:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8006d68 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x124>
 8006c76:	4618      	mov	r0, r3
 8006c78:	f7ff ffc6 	bl	8006c08 <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	61fb      	str	r3, [r7, #28]
 8006c80:	f107 021c 	add.w	r2, r7, #28
 8006c84:	f107 0308 	add.w	r3, r7, #8
 8006c88:	4611      	mov	r1, r2
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7fa faee 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 8006c90:	4603      	mov	r3, r0
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c96:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c9c:	601a      	str	r2, [r3, #0]
    *act_max = std::min(qmax, quantize(1.0));
  } else {
    *act_min = qmin;
    *act_max = qmax;
  }
}
 8006c9e:	e05f      	b.n	8006d60 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x11c>
  } else if (activation == kTfLiteActRelu6) {
 8006ca0:	7bfb      	ldrb	r3, [r7, #15]
 8006ca2:	2b03      	cmp	r3, #3
 8006ca4:	d129      	bne.n	8006cfa <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0xb6>
    *act_min = std::max(qmin, quantize(0.0));
 8006ca6:	f107 0314 	add.w	r3, r7, #20
 8006caa:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8006d68 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x124>
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7ff ffaa 	bl	8006c08 <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	623b      	str	r3, [r7, #32]
 8006cb8:	f107 0220 	add.w	r2, r7, #32
 8006cbc:	f107 0308 	add.w	r3, r7, #8
 8006cc0:	4611      	mov	r1, r2
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7fa fad2 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cce:	601a      	str	r2, [r3, #0]
    *act_max = std::min(qmax, quantize(6.0));
 8006cd0:	f107 0314 	add.w	r3, r7, #20
 8006cd4:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff ff95 	bl	8006c08 <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ce2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8006ce6:	1d3b      	adds	r3, r7, #4
 8006ce8:	4611      	mov	r1, r2
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fb fdb8 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cf6:	601a      	str	r2, [r3, #0]
}
 8006cf8:	e032      	b.n	8006d60 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x11c>
  } else if (activation == kTfLiteActReluN1To1) {
 8006cfa:	7bfb      	ldrb	r3, [r7, #15]
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d129      	bne.n	8006d54 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x110>
    *act_min = std::max(qmin, quantize(-1.0));
 8006d00:	f107 0314 	add.w	r3, r7, #20
 8006d04:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7ff ff7d 	bl	8006c08 <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d12:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006d16:	f107 0308 	add.w	r3, r7, #8
 8006d1a:	4611      	mov	r1, r2
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7fa faa5 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 8006d22:	4603      	mov	r3, r0
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d28:	601a      	str	r2, [r3, #0]
    *act_max = std::min(qmax, quantize(1.0));
 8006d2a:	f107 0314 	add.w	r3, r7, #20
 8006d2e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff ff68 	bl	8006c08 <_ZZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_ENKUlfE_clEf>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d3c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8006d40:	1d3b      	adds	r3, r7, #4
 8006d42:	4611      	mov	r1, r2
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fb fd8b 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d50:	601a      	str	r2, [r3, #0]
}
 8006d52:	e005      	b.n	8006d60 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_+0x11c>
    *act_min = qmin;
 8006d54:	68ba      	ldr	r2, [r7, #8]
 8006d56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d58:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d5e:	601a      	str	r2, [r3, #0]
}
 8006d60:	bf00      	nop
 8006d62:	3738      	adds	r7, #56	; 0x38
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	00000000 	.word	0x00000000

08006d6c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
 8006d6c:	b590      	push	{r4, r7, lr}
 8006d6e:	b089      	sub	sp, #36	; 0x24
 8006d70:	af02      	add	r7, sp, #8
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	607a      	str	r2, [r7, #4]
 8006d76:	603b      	str	r3, [r7, #0]
 8006d78:	460b      	mov	r3, r1
 8006d7a:	72fb      	strb	r3, [r7, #11]
  int32_t qmin = 0;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	617b      	str	r3, [r7, #20]
  int32_t qmax = 0;
 8006d80:	2300      	movs	r3, #0
 8006d82:	613b      	str	r3, [r7, #16]
  if (output->type == kTfLiteUInt8) {
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	2b03      	cmp	r3, #3
 8006d8a:	d108      	bne.n	8006d9e <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x32>
    qmin = std::numeric_limits<uint8_t>::min();
 8006d8c:	f7ff fb97 	bl	80064be <_ZNSt14numeric_limitsIhE3minEv>
 8006d90:	4603      	mov	r3, r0
 8006d92:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<uint8_t>::max();
 8006d94:	f7ff fb9b 	bl	80064ce <_ZNSt14numeric_limitsIhE3maxEv>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	e025      	b.n	8006dea <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else if (output->type == kTfLiteInt8) {
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	2b09      	cmp	r3, #9
 8006da4:	d108      	bne.n	8006db8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x4c>
    qmin = std::numeric_limits<int8_t>::min();
 8006da6:	f7fa fa23 	bl	80011f0 <_ZNSt14numeric_limitsIaE3minEv>
 8006daa:	4603      	mov	r3, r0
 8006dac:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<int8_t>::max();
 8006dae:	f7fa fa28 	bl	8001202 <_ZNSt14numeric_limitsIaE3maxEv>
 8006db2:	4603      	mov	r3, r0
 8006db4:	613b      	str	r3, [r7, #16]
 8006db6:	e018      	b.n	8006dea <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else if (output->type == kTfLiteInt16) {
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	2b07      	cmp	r3, #7
 8006dbe:	d108      	bne.n	8006dd2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x66>
    qmin = std::numeric_limits<int16_t>::min();
 8006dc0:	f7ff fb8e 	bl	80064e0 <_ZNSt14numeric_limitsIsE3minEv>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	617b      	str	r3, [r7, #20]
    qmax = std::numeric_limits<int16_t>::max();
 8006dc8:	f7ff fb94 	bl	80064f4 <_ZNSt14numeric_limitsIsE3maxEv>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	613b      	str	r3, [r7, #16]
 8006dd0:	e00b      	b.n	8006dea <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x7e>
  } else {
    TF_LITE_ENSURE(context, false);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	695c      	ldr	r4, [r3, #20]
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	4b0b      	ldr	r3, [pc, #44]	; (8006e08 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x9c>)
 8006dda:	9300      	str	r3, [sp, #0]
 8006ddc:	f240 1375 	movw	r3, #373	; 0x175
 8006de0:	4a0a      	ldr	r2, [pc, #40]	; (8006e0c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa0>)
 8006de2:	490b      	ldr	r1, [pc, #44]	; (8006e10 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa4>)
 8006de4:	47a0      	blx	r4
 8006de6:	2301      	movs	r3, #1
 8006de8:	e00a      	b.n	8006e00 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x94>
  }

  CalculateActivationRangeQuantizedImpl(activation, qmin, qmax, output, act_min,
 8006dea:	7af8      	ldrb	r0, [r7, #11]
 8006dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dee:	9301      	str	r3, [sp, #4]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	9300      	str	r3, [sp, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	6979      	ldr	r1, [r7, #20]
 8006dfa:	f7ff ff23 	bl	8006c44 <_ZN6tflite12_GLOBAL__N_137CalculateActivationRangeQuantizedImplE21TfLiteFusedActivationllP12TfLiteTensorPlS4_>
                                        act_max);
  return kTfLiteOk;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	371c      	adds	r7, #28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd90      	pop	{r4, r7, pc}
 8006e08:	08016cb0 	.word	0x08016cb0
 8006e0c:	08016ad0 	.word	0x08016ad0
 8006e10:	08016b5c 	.word	0x08016b5c

08006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>:
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8006e1e:	ed97 0a01 	vldr	s0, [r7, #4]
 8006e22:	f7ff fbd4 	bl	80065ce <_ZSt5roundf>
 8006e26:	eef0 7a40 	vmov.f32	s15, s0
 8006e2a:	eeb0 0a67 	vmov.f32	s0, s15
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <_ZN6tflite13ErrorReporterD1Ev>:
/// Subclass ErrorReporter to provide another reporting destination.
/// For example, if you have a GUI program, you might redirect to a buffer
/// that drives a GUI error log box.
class ErrorReporter {
 public:
  virtual ~ErrorReporter() {}
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	4a04      	ldr	r2, [pc, #16]	; (8006e50 <_ZN6tflite13ErrorReporterD1Ev+0x1c>)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4618      	mov	r0, r3
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr
 8006e50:	08019554 	.word	0x08019554

08006e54 <_ZN6tflite13ErrorReporterD0Ev>:
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f7ff ffe9 	bl	8006e34 <_ZN6tflite13ErrorReporterD1Ev>
 8006e62:	2104      	movs	r1, #4
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f00c faf4 	bl	8013452 <_ZdlPvj>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3708      	adds	r7, #8
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <_ZN6tflite18MicroErrorReporterD1Ev>:

namespace tflite {

class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	4a05      	ldr	r2, [pc, #20]	; (8006e94 <_ZN6tflite18MicroErrorReporterD1Ev+0x20>)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	601a      	str	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7ff ffd5 	bl	8006e34 <_ZN6tflite13ErrorReporterD1Ev>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	08019fb0 	.word	0x08019fb0

08006e98 <_ZN6tflite18MicroErrorReporterD0Ev>:
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f7ff ffe7 	bl	8006e74 <_ZN6tflite18MicroErrorReporterD1Ev>
 8006ea6:	2104      	movs	r1, #4
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f00c fad2 	bl	8013452 <_ZdlPvj>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3708      	adds	r7, #8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <_ZN11flatbuffers11EndianCheckEv>:
inline void EndianCheck() {
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
  int endiantest = 1;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	607b      	str	r3, [r7, #4]
  FLATBUFFERS_ASSERT(*reinterpret_cast<char *>(&endiantest) ==
 8006ec2:	1d3b      	adds	r3, r7, #4
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d005      	beq.n	8006ed6 <_ZN11flatbuffers11EndianCheckEv+0x1e>
 8006eca:	4b05      	ldr	r3, [pc, #20]	; (8006ee0 <_ZN11flatbuffers11EndianCheckEv+0x28>)
 8006ecc:	4a05      	ldr	r2, [pc, #20]	; (8006ee4 <_ZN11flatbuffers11EndianCheckEv+0x2c>)
 8006ece:	214e      	movs	r1, #78	; 0x4e
 8006ed0:	4805      	ldr	r0, [pc, #20]	; (8006ee8 <_ZN11flatbuffers11EndianCheckEv+0x30>)
 8006ed2:	f00c fd89 	bl	80139e8 <__assert_func>
}
 8006ed6:	bf00      	nop
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	08016d2c 	.word	0x08016d2c
 8006ee4:	08019560 	.word	0x08019560
 8006ee8:	08016d70 	.word	0x08016d70

08006eec <_ZNK6tflite5Model7versionEv>:
    VT_BUFFERS = 12,
    VT_METADATA_BUFFER = 14,
    VT_METADATA = 16,
    VT_SIGNATURE_DEFS = 18
  };
  uint32_t version() const {
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_VERSION, 0);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	2104      	movs	r1, #4
 8006efa:	4618      	mov	r0, r3
 8006efc:	f000 fd9f 	bl	8007a3e <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 8006f00:	4603      	mov	r3, r0
  }
 8006f02:	4618      	mov	r0, r3
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <_ZN6tflite8GetModelEPKv>:
  }
  value = nullptr;
  type = BuiltinOptions_NONE;
}

inline const tflite::Model *GetModel(const void *buf) {
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b082      	sub	sp, #8
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  return flatbuffers::GetRoot<tflite::Model>(buf);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fdb1 	bl	8007a7a <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>
 8006f18:	4603      	mov	r3, r0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // Returns optional delegates for resolving and handling ops in the flatbuffer
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b084      	sub	sp, #16
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	60f8      	str	r0, [r7, #12]
 8006f2a:	60b9      	str	r1, [r7, #8]
 8006f2c:	607a      	str	r2, [r7, #4]
    return TfLiteDelegatePtrVector();
 8006f2e:	68f8      	ldr	r0, [r7, #12]
 8006f30:	f000 fdaf 	bl	8007a92 <_ZNSt6vectorISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>
  }
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <_ZN6tflite10OpResolverD1Ev>:

  virtual ~OpResolver() {}
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	4a04      	ldr	r2, [pc, #16]	; (8006f58 <_ZN6tflite10OpResolverD1Ev+0x1c>)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr
 8006f58:	08019538 	.word	0x08019538

08006f5c <_ZN6tflite10OpResolverD0Ev>:
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f7ff ffe9 	bl	8006f3c <_ZN6tflite10OpResolverD1Ev>
 8006f6a:	2104      	movs	r1, #4
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f00c fa70 	bl	8013452 <_ZdlPvj>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4618      	mov	r0, r3
 8006f76:	3708      	adds	r7, #8
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	460b      	mov	r3, r1
 8006f86:	607a      	str	r2, [r7, #4]
 8006f88:	72fb      	strb	r3, [r7, #11]
                                   int version) const final {
    return FindOp(op);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	3314      	adds	r3, #20
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	7afa      	ldrb	r2, [r7, #11]
 8006f94:	4611      	mov	r1, r2
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	4798      	blx	r3
 8006f9a:	4603      	mov	r3, r0
  }
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
    return FindOp(op);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3318      	adds	r3, #24
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68b9      	ldr	r1, [r7, #8]
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	4798      	blx	r3
 8006fbe:	4603      	mov	r3, r0
  }
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <_ZN6tflite15MicroOpResolverD1Ev>:

  // Returns the operator specific parsing function for the OpData for a
  // BuiltinOperator (if registered), else nullptr.
  virtual BuiltinParseFunction GetOpDataParser(BuiltinOperator op) const = 0;

  ~MicroOpResolver() override {}
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	4a05      	ldr	r2, [pc, #20]	; (8006fe8 <_ZN6tflite15MicroOpResolverD1Ev+0x20>)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7ff ffaf 	bl	8006f3c <_ZN6tflite10OpResolverD1Ev>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3708      	adds	r7, #8
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	08019510 	.word	0x08019510

08006fec <_ZN6tflite15MicroOpResolverD0Ev>:
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f7ff ffe7 	bl	8006fc8 <_ZN6tflite15MicroOpResolverD1Ev>
 8006ffa:	2104      	movs	r1, #4
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f00c fa28 	bl	8013452 <_ZdlPvj>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4618      	mov	r0, r3
 8007006:	3708      	adds	r7, #8
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <__tcf_0>:
  interpreter.AllocateTensors();

  // Get information about the memory area to use for the model's input.
  TfLiteTensor* input = interpreter.input(0);
  static FeatureProvider static_feature_provider(kFeatureElementCount,
                                                   feature_buffer);
 800700c:	b580      	push	{r7, lr}
 800700e:	af00      	add	r7, sp, #0
 8007010:	4801      	ldr	r0, [pc, #4]	; (8007018 <__tcf_0+0xc>)
 8007012:	f7fc f83d 	bl	8003090 <_ZN15FeatureProviderD1Ev>
 8007016:	bd80      	pop	{r7, pc}
 8007018:	200003bc 	.word	0x200003bc

0800701c <main>:
{
 800701c:	b590      	push	{r4, r7, lr}
 800701e:	f5ad 5d45 	sub.w	sp, sp, #12608	; 0x3140
 8007022:	b08b      	sub	sp, #44	; 0x2c
 8007024:	af04      	add	r7, sp, #16
	FeatureProvider* feature_provider = nullptr;
 8007026:	2300      	movs	r3, #0
 8007028:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 800702c:	f102 020c 	add.w	r2, r2, #12
 8007030:	6013      	str	r3, [r2, #0]
	RecognizeCommands* recognizer = nullptr;
 8007032:	2300      	movs	r3, #0
 8007034:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 8007038:	f102 0208 	add.w	r2, r2, #8
 800703c:	6013      	str	r3, [r2, #0]
  HAL_Init();
 800703e:	f008 ff02 	bl	800fe46 <HAL_Init>
  SystemClock_Config();
 8007042:	f000 fabf 	bl	80075c4 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 8007046:	f000 fcaf 	bl	80079a8 <_ZL12MX_GPIO_Initv>
  MX_TIM16_Init();
 800704a:	f000 fc4d 	bl	80078e8 <_ZL13MX_TIM16_Initv>
  MX_USART2_UART_Init();
 800704e:	f000 fc77 	bl	8007940 <_ZL19MX_USART2_UART_Initv>
  MX_CRC_Init();
 8007052:	f000 fbbf 	bl	80077d4 <_ZL11MX_CRC_Initv>
  MX_ADC1_Init();
 8007056:	f000 fb4f 	bl	80076f8 <_ZL12MX_ADC1_Initv>
  MX_TIM1_Init();
 800705a:	f000 fbe3 	bl	8007824 <_ZL12MX_TIM1_Initv>
  tflite::MicroErrorReporter micro_error_reporter;
 800705e:	4abd      	ldr	r2, [pc, #756]	; (8007354 <main+0x338>)
 8007060:	f507 5325 	add.w	r3, r7, #10560	; 0x2940
 8007064:	f103 0304 	add.w	r3, r3, #4
 8007068:	601a      	str	r2, [r3, #0]
  tflite::ErrorReporter* error_reporter = &micro_error_reporter;
 800706a:	f507 5325 	add.w	r3, r7, #10560	; 0x2940
 800706e:	f103 0304 	add.w	r3, r3, #4
 8007072:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 8007076:	f102 0204 	add.w	r2, r2, #4
 800707a:	6013      	str	r3, [r2, #0]
  const tflite::Model* model = ::tflite::GetModel(g_model);
 800707c:	48b6      	ldr	r0, [pc, #728]	; (8007358 <main+0x33c>)
 800707e:	f7ff ff44 	bl	8006f0a <_ZN6tflite8GetModelEPKv>
 8007082:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007086:	6018      	str	r0, [r3, #0]
  if (model->version() != TFLITE_SCHEMA_VERSION)
 8007088:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	f7ff ff2d 	bl	8006eec <_ZNK6tflite5Model7versionEv>
 8007092:	4603      	mov	r3, r0
 8007094:	2b03      	cmp	r3, #3
 8007096:	bf14      	ite	ne
 8007098:	2301      	movne	r3, #1
 800709a:	2300      	moveq	r3, #0
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00d      	beq.n	80070be <main+0xa2>
	  TF_LITE_REPORT_ERROR(&micro_error_reporter,
 80070a2:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 80070a6:	6818      	ldr	r0, [r3, #0]
 80070a8:	f7ff ff20 	bl	8006eec <_ZNK6tflite5Model7versionEv>
 80070ac:	4602      	mov	r2, r0
 80070ae:	f507 5025 	add.w	r0, r7, #10560	; 0x2940
 80070b2:	f100 0004 	add.w	r0, r0, #4
 80070b6:	2303      	movs	r3, #3
 80070b8:	49a8      	ldr	r1, [pc, #672]	; (800735c <main+0x340>)
 80070ba:	f7fb ff8f 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
  tflite::MicroMutableOpResolver<4> micro_op_resolver;
 80070be:	f507 5322 	add.w	r3, r7, #10368	; 0x2880
 80070c2:	f103 0320 	add.w	r3, r3, #32
 80070c6:	2100      	movs	r1, #0
 80070c8:	4618      	mov	r0, r3
 80070ca:	f000 fd11 	bl	8007af0 <_ZN6tflite22MicroMutableOpResolverILj4EEC1EPNS_13ErrorReporterE>
  micro_op_resolver.AddDepthwiseConv2D();
 80070ce:	f507 5322 	add.w	r3, r7, #10368	; 0x2880
 80070d2:	f103 0320 	add.w	r3, r3, #32
 80070d6:	4618      	mov	r0, r3
 80070d8:	f000 fd2a 	bl	8007b30 <_ZN6tflite22MicroMutableOpResolverILj4EE18AddDepthwiseConv2DEv>
    return AddBuiltin(BuiltinOperator_FLOOR,
                      tflite::ops::micro::Register_FLOOR(), ParseFloor);
  }

  TfLiteStatus AddFullyConnected(
      const TfLiteRegistration& registration = Register_FULLY_CONNECTED()) {
 80070dc:	f507 5343 	add.w	r3, r7, #12480	; 0x30c0
 80070e0:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7fe fd4d 	bl	8005b84 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
  micro_op_resolver.AddFullyConnected();
 80070ea:	f507 5243 	add.w	r2, r7, #12480	; 0x30c0
 80070ee:	f102 0230 	add.w	r2, r2, #48	; 0x30
 80070f2:	f507 5322 	add.w	r3, r7, #10368	; 0x2880
 80070f6:	f103 0320 	add.w	r3, r3, #32
 80070fa:	4611      	mov	r1, r2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fd2f 	bl	8007b60 <_ZN6tflite22MicroMutableOpResolverILj4EE17AddFullyConnectedERK18TfLiteRegistration>
  micro_op_resolver.AddReshape();
 8007102:	f507 5322 	add.w	r3, r7, #10368	; 0x2880
 8007106:	f103 0320 	add.w	r3, r3, #32
 800710a:	4618      	mov	r0, r3
 800710c:	f000 fd3a 	bl	8007b84 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddReshapeEv>
  micro_op_resolver.AddSoftmax();
 8007110:	f507 5322 	add.w	r3, r7, #10368	; 0x2880
 8007114:	f103 0320 	add.w	r3, r3, #32
 8007118:	4618      	mov	r0, r3
 800711a:	f000 fd4b 	bl	8007bb4 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddSoftmaxEv>
  const int tensor_arena_size = 10 * 1024;
 800711e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8007122:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 8007126:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800712a:	6013      	str	r3, [r2, #0]
									 &micro_error_reporter);
 800712c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007130:	3b38      	subs	r3, #56	; 0x38
 8007132:	f507 5122 	add.w	r1, r7, #10368	; 0x2880
 8007136:	f101 0120 	add.w	r1, r1, #32
 800713a:	f107 0018 	add.w	r0, r7, #24
 800713e:	3810      	subs	r0, #16
 8007140:	2200      	movs	r2, #0
 8007142:	9202      	str	r2, [sp, #8]
 8007144:	f507 5225 	add.w	r2, r7, #10560	; 0x2940
 8007148:	f102 0204 	add.w	r2, r2, #4
 800714c:	9201      	str	r2, [sp, #4]
 800714e:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8007152:	9200      	str	r2, [sp, #0]
 8007154:	460a      	mov	r2, r1
 8007156:	f507 5145 	add.w	r1, r7, #12608	; 0x3140
 800715a:	6809      	ldr	r1, [r1, #0]
 800715c:	f003 fd96 	bl	800ac8c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE>
  interpreter.AllocateTensors();
 8007160:	f107 0318 	add.w	r3, r7, #24
 8007164:	3b10      	subs	r3, #16
 8007166:	4618      	mov	r0, r3
 8007168:	f003 fe72 	bl	800ae50 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
  TfLiteTensor* input = interpreter.input(0);
 800716c:	f107 0318 	add.w	r3, r7, #24
 8007170:	3b10      	subs	r3, #16
 8007172:	2100      	movs	r1, #0
 8007174:	4618      	mov	r0, r3
 8007176:	f004 f83b 	bl	800b1f0 <_ZN6tflite16MicroInterpreter5inputEj>
 800717a:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 800717e:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007182:	6018      	str	r0, [r3, #0]
                                                   feature_buffer);
 8007184:	4b76      	ldr	r3, [pc, #472]	; (8007360 <main+0x344>)
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	f3bf 8f5b 	dmb	ish
 800718c:	b2db      	uxtb	r3, r3
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	bf0c      	ite	eq
 8007196:	2301      	moveq	r3, #1
 8007198:	2300      	movne	r3, #0
 800719a:	b2db      	uxtb	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	d01a      	beq.n	80071d6 <main+0x1ba>
 80071a0:	486f      	ldr	r0, [pc, #444]	; (8007360 <main+0x344>)
 80071a2:	f00c f969 	bl	8013478 <__cxa_guard_acquire>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bf14      	ite	ne
 80071ac:	2301      	movne	r3, #1
 80071ae:	2300      	moveq	r3, #0
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00f      	beq.n	80071d6 <main+0x1ba>
 80071b6:	f507 5325 	add.w	r3, r7, #10560	; 0x2940
 80071ba:	f103 0308 	add.w	r3, r3, #8
 80071be:	461a      	mov	r2, r3
 80071c0:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 80071c4:	4867      	ldr	r0, [pc, #412]	; (8007364 <main+0x348>)
 80071c6:	f7fb ff3c 	bl	8003042 <_ZN15FeatureProviderC1EiPa>
 80071ca:	4865      	ldr	r0, [pc, #404]	; (8007360 <main+0x344>)
 80071cc:	f00c f960 	bl	8013490 <__cxa_guard_release>
 80071d0:	4865      	ldr	r0, [pc, #404]	; (8007368 <main+0x34c>)
 80071d2:	f00c fc27 	bl	8013a24 <atexit>
  feature_provider = &static_feature_provider;
 80071d6:	4b63      	ldr	r3, [pc, #396]	; (8007364 <main+0x348>)
 80071d8:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 80071dc:	f102 020c 	add.w	r2, r2, #12
 80071e0:	6013      	str	r3, [r2, #0]

  static RecognizeCommands static_recognizer(error_reporter);
 80071e2:	4b62      	ldr	r3, [pc, #392]	; (800736c <main+0x350>)
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	f3bf 8f5b 	dmb	ish
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	f003 0301 	and.w	r3, r3, #1
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	bf0c      	ite	eq
 80071f4:	2301      	moveq	r3, #1
 80071f6:	2300      	movne	r3, #0
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d01d      	beq.n	800723a <main+0x21e>
 80071fe:	485b      	ldr	r0, [pc, #364]	; (800736c <main+0x350>)
 8007200:	f00c f93a 	bl	8013478 <__cxa_guard_acquire>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	bf14      	ite	ne
 800720a:	2301      	movne	r3, #1
 800720c:	2300      	moveq	r3, #0
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d012      	beq.n	800723a <main+0x21e>
 8007214:	2303      	movs	r3, #3
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	23c8      	movs	r3, #200	; 0xc8
 8007220:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007224:	f507 5145 	add.w	r1, r7, #12608	; 0x3140
 8007228:	f101 0104 	add.w	r1, r1, #4
 800722c:	6809      	ldr	r1, [r1, #0]
 800722e:	4850      	ldr	r0, [pc, #320]	; (8007370 <main+0x354>)
 8007230:	f005 f802 	bl	800c238 <_ZN17RecognizeCommandsC1EPN6tflite13ErrorReporterElhll>
 8007234:	484d      	ldr	r0, [pc, #308]	; (800736c <main+0x350>)
 8007236:	f00c f92b 	bl	8013490 <__cxa_guard_release>
  recognizer = &static_recognizer;
 800723a:	4b4d      	ldr	r3, [pc, #308]	; (8007370 <main+0x354>)
 800723c:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 8007240:	f102 0208 	add.w	r2, r2, #8
 8007244:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

   //float convF;
   //uint32_t converted;
   HAL_TIM_Base_Start (&htim1);
 8007246:	484b      	ldr	r0, [pc, #300]	; (8007374 <main+0x358>)
 8007248:	f00b fa3e 	bl	80126c8 <HAL_TIM_Base_Start>
   //volatile int bit;
   __HAL_TIM_ENABLE_IT(&htim1,TIM_IT_CC1);
 800724c:	4b49      	ldr	r3, [pc, #292]	; (8007374 <main+0x358>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68da      	ldr	r2, [r3, #12]
 8007252:	4b48      	ldr	r3, [pc, #288]	; (8007374 <main+0x358>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f042 0202 	orr.w	r2, r2, #2
 800725a:	60da      	str	r2, [r3, #12]
   int32_t previous_time = 0;
 800725c:	2300      	movs	r3, #0
 800725e:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 8007262:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8007266:	6013      	str	r3, [r2, #0]
   HAL_UART_Transmit(&huart2,(uint8_t *)"STRT!\r\n", 7, 100);
 8007268:	2364      	movs	r3, #100	; 0x64
 800726a:	2207      	movs	r2, #7
 800726c:	4942      	ldr	r1, [pc, #264]	; (8007378 <main+0x35c>)
 800726e:	4843      	ldr	r0, [pc, #268]	; (800737c <main+0x360>)
 8007270:	f00b fce2 	bl	8012c38 <HAL_UART_Transmit>

   const int8_t* go_features_data = g_go_micro_f2e59fea_nohash_1_data;
 8007274:	4b42      	ldr	r3, [pc, #264]	; (8007380 <main+0x364>)
 8007276:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 800727a:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800727e:	6013      	str	r3, [r2, #0]
   const int8_t* stop_features_data = g_stop_micro_f2e59fea_nohash_1_data;
 8007280:	4b40      	ldr	r3, [pc, #256]	; (8007384 <main+0x368>)
 8007282:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 8007286:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800728a:	6013      	str	r3, [r2, #0]
   const int8_t* right_features_data = g_right_micro_f2e59fea_nohash_1_data;
 800728c:	4b3e      	ldr	r3, [pc, #248]	; (8007388 <main+0x36c>)
 800728e:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 8007292:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8007296:	6013      	str	r3, [r2, #0]
   const int8_t* left_features_data = g_left_micro_f2e59fea_nohash_1_data;
 8007298:	4b3c      	ldr	r3, [pc, #240]	; (800738c <main+0x370>)
 800729a:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 800729e:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80072a2:	6013      	str	r3, [r2, #0]

   int counter = 0;
 80072a4:	2300      	movs	r3, #0
 80072a6:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 80072aa:	f102 0214 	add.w	r2, r2, #20
 80072ae:	6013      	str	r3, [r2, #0]



   		if(bit){
*/
	    const int32_t current_time = LatestAudioTimestamp();
 80072b0:	f7f9 ff04 	bl	80010bc <_Z20LatestAudioTimestampv>
 80072b4:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80072b8:	f103 0320 	add.w	r3, r3, #32
 80072bc:	6018      	str	r0, [r3, #0]
	   	int how_many_new_slices = 0;
 80072be:	2300      	movs	r3, #0
 80072c0:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 80072c4:	f102 021c 	add.w	r2, r2, #28
 80072c8:	6013      	str	r3, [r2, #0]

		// Copy a spectrogram created from a .wav audio file of someone saying "Yes",
		// into the memory area used for the input.
		//const int8_t* yes_features_data = g_go_micro_f2e59fea_nohash_1_data;

		for (size_t i = 0; i < input->bytes; ++i)
 80072ca:	2300      	movs	r3, #0
 80072cc:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 80072d0:	f102 0210 	add.w	r2, r2, #16
 80072d4:	6013      	str	r3, [r2, #0]
 80072d6:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80072da:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 80072e6:	f102 0210 	add.w	r2, r2, #16
 80072ea:	6812      	ldr	r2, [r2, #0]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	f080 80c0 	bcs.w	8007472 <main+0x456>
		{
			if(counter > 20)
 80072f2:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 80072f6:	f103 0314 	add.w	r3, r3, #20
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2b14      	cmp	r3, #20
 80072fe:	dd06      	ble.n	800730e <main+0x2f2>
				counter = 0;
 8007300:	2300      	movs	r3, #0
 8007302:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 8007306:	f102 0214 	add.w	r2, r2, #20
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	e0a5      	b.n	800745a <main+0x43e>
			else if(counter >15)
 800730e:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007312:	f103 0314 	add.w	r3, r3, #20
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b0f      	cmp	r3, #15
 800731a:	dd39      	ble.n	8007390 <main+0x374>
				input->data.int8[i] = stop_features_data[i];
 800731c:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 8007320:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 800732a:	f103 0310 	add.w	r3, r3, #16
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	441a      	add	r2, r3
 8007332:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 8007336:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6859      	ldr	r1, [r3, #4]
 800733e:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007342:	f103 0310 	add.w	r3, r3, #16
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	440b      	add	r3, r1
 800734a:	f992 2000 	ldrsb.w	r2, [r2]
 800734e:	701a      	strb	r2, [r3, #0]
 8007350:	e083      	b.n	800745a <main+0x43e>
 8007352:	bf00      	nop
 8007354:	08019fb0 	.word	0x08019fb0
 8007358:	08019fbc 	.word	0x08019fbc
 800735c:	08016da0 	.word	0x08016da0
 8007360:	200003c8 	.word	0x200003c8
 8007364:	200003bc 	.word	0x200003bc
 8007368:	0800700d 	.word	0x0800700d
 800736c:	2000064c 	.word	0x2000064c
 8007370:	200003cc 	.word	0x200003cc
 8007374:	200002a4 	.word	0x200002a4
 8007378:	08016de8 	.word	0x08016de8
 800737c:	2000033c 	.word	0x2000033c
 8007380:	08020948 	.word	0x08020948
 8007384:	080210f0 	.word	0x080210f0
 8007388:	08021898 	.word	0x08021898
 800738c:	08022040 	.word	0x08022040
			else if(counter >10)
 8007390:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007394:	f103 0314 	add.w	r3, r3, #20
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2b0a      	cmp	r3, #10
 800739c:	dd1a      	ble.n	80073d4 <main+0x3b8>
				input->data.int8[i] = left_features_data[i];
 800739e:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80073a2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 80073ac:	f103 0310 	add.w	r3, r3, #16
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	441a      	add	r2, r3
 80073b4:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80073b8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6859      	ldr	r1, [r3, #4]
 80073c0:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 80073c4:	f103 0310 	add.w	r3, r3, #16
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	440b      	add	r3, r1
 80073cc:	f992 2000 	ldrsb.w	r2, [r2]
 80073d0:	701a      	strb	r2, [r3, #0]
 80073d2:	e042      	b.n	800745a <main+0x43e>
			else if(counter >5)
 80073d4:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 80073d8:	f103 0314 	add.w	r3, r3, #20
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b05      	cmp	r3, #5
 80073e0:	dd1a      	ble.n	8007418 <main+0x3fc>
				input->data.int8[i] = right_features_data[i];
 80073e2:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80073e6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 80073f0:	f103 0310 	add.w	r3, r3, #16
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	441a      	add	r2, r3
 80073f8:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80073fc:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6859      	ldr	r1, [r3, #4]
 8007404:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007408:	f103 0310 	add.w	r3, r3, #16
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	440b      	add	r3, r1
 8007410:	f992 2000 	ldrsb.w	r2, [r2]
 8007414:	701a      	strb	r2, [r3, #0]
 8007416:	e020      	b.n	800745a <main+0x43e>
			else if(counter >0)
 8007418:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 800741c:	f103 0314 	add.w	r3, r3, #20
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2b00      	cmp	r3, #0
 8007424:	dd19      	ble.n	800745a <main+0x43e>
				input->data.int8[i] = go_features_data[i];
 8007426:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 800742a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007434:	f103 0310 	add.w	r3, r3, #16
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	441a      	add	r2, r3
 800743c:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 8007440:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6859      	ldr	r1, [r3, #4]
 8007448:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 800744c:	f103 0310 	add.w	r3, r3, #16
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	440b      	add	r3, r1
 8007454:	f992 2000 	ldrsb.w	r2, [r2]
 8007458:	701a      	strb	r2, [r3, #0]
		for (size_t i = 0; i < input->bytes; ++i)
 800745a:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 800745e:	f103 0310 	add.w	r3, r3, #16
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3301      	adds	r3, #1
 8007466:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 800746a:	f102 0210 	add.w	r2, r2, #16
 800746e:	6013      	str	r3, [r2, #0]
 8007470:	e731      	b.n	80072d6 <main+0x2ba>
		}

		counter++;
 8007472:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 8007476:	f103 0314 	add.w	r3, r3, #20
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3301      	adds	r3, #1
 800747e:	f507 5245 	add.w	r2, r7, #12608	; 0x3140
 8007482:	f102 0214 	add.w	r2, r2, #20
 8007486:	6013      	str	r3, [r2, #0]

		// Run the model on this input and make sure it succeeds.
		TfLiteStatus invoke_status = interpreter.Invoke();
 8007488:	f107 0318 	add.w	r3, r7, #24
 800748c:	3b10      	subs	r3, #16
 800748e:	4618      	mov	r0, r3
 8007490:	f003 fe10 	bl	800b0b4 <_ZN6tflite16MicroInterpreter6InvokeEv>
 8007494:	4603      	mov	r3, r0
 8007496:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 800749a:	f102 021b 	add.w	r2, r2, #27
 800749e:	7013      	strb	r3, [r2, #0]
		if (invoke_status != kTfLiteOk)
 80074a0:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80074a4:	f103 031b 	add.w	r3, r3, #27
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d007      	beq.n	80074be <main+0x4a2>
		{
		  TF_LITE_REPORT_ERROR(&micro_error_reporter, "Invoke failed\n");
 80074ae:	f507 5325 	add.w	r3, r7, #10560	; 0x2940
 80074b2:	f103 0304 	add.w	r3, r3, #4
 80074b6:	493f      	ldr	r1, [pc, #252]	; (80075b4 <main+0x598>)
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fb fd8f 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
		}

		// Get the output from the model, and make sure it's the expected size and
		// type.
		TfLiteTensor* output = interpreter.output(0);
 80074be:	f107 0318 	add.w	r3, r7, #24
 80074c2:	3b10      	subs	r3, #16
 80074c4:	2100      	movs	r1, #0
 80074c6:	4618      	mov	r0, r3
 80074c8:	f003 fef8 	bl	800b2bc <_ZN6tflite16MicroInterpreter6outputEj>
 80074cc:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 80074d0:	f103 0314 	add.w	r3, r3, #20
 80074d4:	6018      	str	r0, [r3, #0]

		const char* found_command = nullptr;
 80074d6:	f107 0318 	add.w	r3, r7, #24
 80074da:	3b14      	subs	r3, #20
 80074dc:	2200      	movs	r2, #0
 80074de:	601a      	str	r2, [r3, #0]
		uint8_t score = 0;
 80074e0:	f107 0318 	add.w	r3, r7, #24
 80074e4:	3b15      	subs	r3, #21
 80074e6:	2200      	movs	r2, #0
 80074e8:	701a      	strb	r2, [r3, #0]
		bool is_new_command = false;
 80074ea:	f107 0318 	add.w	r3, r7, #24
 80074ee:	3b16      	subs	r3, #22
 80074f0:	2200      	movs	r2, #0
 80074f2:	701a      	strb	r2, [r3, #0]
		TfLiteStatus process_status = recognizer->ProcessLatestResults(
		output, current_time, &found_command, &score, &is_new_command);
 80074f4:	f107 0218 	add.w	r2, r7, #24
 80074f8:	3a14      	subs	r2, #20
 80074fa:	f107 0318 	add.w	r3, r7, #24
 80074fe:	3b16      	subs	r3, #22
 8007500:	9301      	str	r3, [sp, #4]
 8007502:	f107 0318 	add.w	r3, r7, #24
 8007506:	3b15      	subs	r3, #21
 8007508:	9300      	str	r3, [sp, #0]
 800750a:	4613      	mov	r3, r2
 800750c:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 8007510:	f102 0220 	add.w	r2, r2, #32
 8007514:	6812      	ldr	r2, [r2, #0]
 8007516:	f507 5144 	add.w	r1, r7, #12544	; 0x3100
 800751a:	f101 0114 	add.w	r1, r1, #20
 800751e:	6809      	ldr	r1, [r1, #0]
 8007520:	f507 5045 	add.w	r0, r7, #12608	; 0x3140
 8007524:	f100 0008 	add.w	r0, r0, #8
 8007528:	6800      	ldr	r0, [r0, #0]
 800752a:	f004 feb3 	bl	800c294 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb>
 800752e:	4603      	mov	r3, r0
 8007530:	f507 5244 	add.w	r2, r7, #12544	; 0x3100
 8007534:	f102 0213 	add.w	r2, r2, #19
 8007538:	7013      	strb	r3, [r2, #0]
		if (process_status != kTfLiteOk)
 800753a:	f507 5344 	add.w	r3, r7, #12544	; 0x3100
 800753e:	f103 0313 	add.w	r3, r3, #19
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d01e      	beq.n	8007586 <main+0x56a>
		{
			error_reporter->Report("RecognizeCommands::ProcessLatestResults() failed");
 8007548:	491b      	ldr	r1, [pc, #108]	; (80075b8 <main+0x59c>)
 800754a:	f507 5345 	add.w	r3, r7, #12608	; 0x3140
 800754e:	f103 0304 	add.w	r3, r3, #4
 8007552:	6818      	ldr	r0, [r3, #0]
 8007554:	f7fb fd42 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
		    return -1;
 8007558:	f04f 34ff 	mov.w	r4, #4294967295
									 &micro_error_reporter);
 800755c:	f107 0318 	add.w	r3, r7, #24
 8007560:	3b10      	subs	r3, #16
 8007562:	4618      	mov	r0, r3
 8007564:	f003 fbe0 	bl	800ad28 <_ZN6tflite16MicroInterpreterD1Ev>
  tflite::MicroMutableOpResolver<4> micro_op_resolver;
 8007568:	f507 5322 	add.w	r3, r7, #10368	; 0x2880
 800756c:	f103 0320 	add.w	r3, r3, #32
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fc3d 	bl	8007df0 <_ZN6tflite22MicroMutableOpResolverILj4EED1Ev>
  tflite::MicroErrorReporter micro_error_reporter;
 8007576:	f507 5325 	add.w	r3, r7, #10560	; 0x2940
 800757a:	f103 0304 	add.w	r3, r3, #4
 800757e:	4618      	mov	r0, r3
 8007580:	f7ff fc78 	bl	8006e74 <_ZN6tflite18MicroErrorReporterD1Ev>
 8007584:	e00f      	b.n	80075a6 <main+0x58a>
		}

		HAL_UART_Transmit(&huart2, (uint8_t *)"\n\r Heard: ", 10, 100);
 8007586:	2364      	movs	r3, #100	; 0x64
 8007588:	220a      	movs	r2, #10
 800758a:	490c      	ldr	r1, [pc, #48]	; (80075bc <main+0x5a0>)
 800758c:	480c      	ldr	r0, [pc, #48]	; (80075c0 <main+0x5a4>)
 800758e:	f00b fb53 	bl	8012c38 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t *)found_command, 2, 100);
 8007592:	f107 0318 	add.w	r3, r7, #24
 8007596:	3b14      	subs	r3, #20
 8007598:	6819      	ldr	r1, [r3, #0]
 800759a:	2364      	movs	r3, #100	; 0x64
 800759c:	2202      	movs	r2, #2
 800759e:	4808      	ldr	r0, [pc, #32]	; (80075c0 <main+0x5a4>)
 80075a0:	f00b fb4a 	bl	8012c38 <HAL_UART_Transmit>
		//HAL_UART_Transmit(&huart2,(uint8_t *)"DONE!\r\n", 7, 100);

		//}

   		*/
   	}
 80075a4:	e684      	b.n	80072b0 <main+0x294>
 80075a6:	4623      	mov	r3, r4
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  //}
  /* USER CODE END 3 */
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	f507 5745 	add.w	r7, r7, #12608	; 0x3140
 80075ae:	371c      	adds	r7, #28
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd90      	pop	{r4, r7, pc}
 80075b4:	08016df0 	.word	0x08016df0
 80075b8:	08016e00 	.word	0x08016e00
 80075bc:	08016e34 	.word	0x08016e34
 80075c0:	2000033c 	.word	0x2000033c

080075c4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b0ac      	sub	sp, #176	; 0xb0
 80075c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80075ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80075ce:	2244      	movs	r2, #68	; 0x44
 80075d0:	2100      	movs	r1, #0
 80075d2:	4618      	mov	r0, r3
 80075d4:	f00c fad3 	bl	8013b7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80075d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80075dc:	2200      	movs	r2, #0
 80075de:	601a      	str	r2, [r3, #0]
 80075e0:	605a      	str	r2, [r3, #4]
 80075e2:	609a      	str	r2, [r3, #8]
 80075e4:	60da      	str	r2, [r3, #12]
 80075e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80075e8:	1d3b      	adds	r3, r7, #4
 80075ea:	2254      	movs	r2, #84	; 0x54
 80075ec:	2100      	movs	r1, #0
 80075ee:	4618      	mov	r0, r3
 80075f0:	f00c fac5 	bl	8013b7e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80075f4:	f009 fe86 	bl	8011304 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80075f8:	4b3e      	ldr	r3, [pc, #248]	; (80076f4 <_Z18SystemClock_Configv+0x130>)
 80075fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075fe:	4a3d      	ldr	r2, [pc, #244]	; (80076f4 <_Z18SystemClock_Configv+0x130>)
 8007600:	f023 0318 	bic.w	r3, r3, #24
 8007604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8007608:	2314      	movs	r3, #20
 800760a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800760c:	2301      	movs	r3, #1
 800760e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007610:	2301      	movs	r3, #1
 8007612:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007616:	2300      	movs	r3, #0
 8007618:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800761c:	2360      	movs	r3, #96	; 0x60
 800761e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007622:	2302      	movs	r3, #2
 8007624:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8007628:	2301      	movs	r3, #1
 800762a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 800762e:	2301      	movs	r3, #1
 8007630:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8007634:	2328      	movs	r3, #40	; 0x28
 8007636:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800763a:	2307      	movs	r3, #7
 800763c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007640:	2302      	movs	r3, #2
 8007642:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007646:	2302      	movs	r3, #2
 8007648:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800764c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8007650:	4618      	mov	r0, r3
 8007652:	f009 fecb 	bl	80113ec <HAL_RCC_OscConfig>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	bf14      	ite	ne
 800765c:	2301      	movne	r3, #1
 800765e:	2300      	moveq	r3, #0
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d001      	beq.n	800766a <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8007666:	f000 f9e3 	bl	8007a30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800766a:	230f      	movs	r3, #15
 800766c:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800766e:	2303      	movs	r3, #3
 8007670:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007672:	2300      	movs	r3, #0
 8007674:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007676:	2300      	movs	r3, #0
 8007678:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800767a:	2300      	movs	r3, #0
 800767c:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800767e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007682:	2104      	movs	r1, #4
 8007684:	4618      	mov	r0, r3
 8007686:	f00a fad1 	bl	8011c2c <HAL_RCC_ClockConfig>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	bf14      	ite	ne
 8007690:	2301      	movne	r3, #1
 8007692:	2300      	moveq	r3, #0
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d001      	beq.n	800769e <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 800769a:	f000 f9c9 	bl	8007a30 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 800769e:	f244 0302 	movw	r3, #16386	; 0x4002
 80076a2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80076a4:	2300      	movs	r3, #0
 80076a6:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80076a8:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80076ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80076ae:	1d3b      	adds	r3, r7, #4
 80076b0:	4618      	mov	r0, r3
 80076b2:	f00a fcbf 	bl	8012034 <HAL_RCCEx_PeriphCLKConfig>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	bf14      	ite	ne
 80076bc:	2301      	movne	r3, #1
 80076be:	2300      	moveq	r3, #0
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <_Z18SystemClock_Configv+0x106>
  {
    Error_Handler();
 80076c6:	f000 f9b3 	bl	8007a30 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80076ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80076ce:	f009 fe37 	bl	8011340 <HAL_PWREx_ControlVoltageScaling>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	bf14      	ite	ne
 80076d8:	2301      	movne	r3, #1
 80076da:	2300      	moveq	r3, #0
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d001      	beq.n	80076e6 <_Z18SystemClock_Configv+0x122>
  {
    Error_Handler();
 80076e2:	f000 f9a5 	bl	8007a30 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80076e6:	f00a fe97 	bl	8012418 <HAL_RCCEx_EnableMSIPLLMode>
}
 80076ea:	bf00      	nop
 80076ec:	37b0      	adds	r7, #176	; 0xb0
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	40021000 	.word	0x40021000

080076f8 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80076fe:	463b      	mov	r3, r7
 8007700:	2200      	movs	r2, #0
 8007702:	601a      	str	r2, [r3, #0]
 8007704:	605a      	str	r2, [r3, #4]
 8007706:	609a      	str	r2, [r3, #8]
 8007708:	60da      	str	r2, [r3, #12]
 800770a:	611a      	str	r2, [r3, #16]
 800770c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800770e:	4b2e      	ldr	r3, [pc, #184]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007710:	4a2e      	ldr	r2, [pc, #184]	; (80077cc <_ZL12MX_ADC1_Initv+0xd4>)
 8007712:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8007714:	4b2c      	ldr	r3, [pc, #176]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007716:	2200      	movs	r2, #0
 8007718:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800771a:	4b2b      	ldr	r3, [pc, #172]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 800771c:	2200      	movs	r2, #0
 800771e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007720:	4b29      	ldr	r3, [pc, #164]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007722:	2200      	movs	r2, #0
 8007724:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007726:	4b28      	ldr	r3, [pc, #160]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007728:	2200      	movs	r2, #0
 800772a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800772c:	4b26      	ldr	r3, [pc, #152]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 800772e:	2204      	movs	r2, #4
 8007730:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8007732:	4b25      	ldr	r3, [pc, #148]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007734:	2200      	movs	r2, #0
 8007736:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007738:	4b23      	ldr	r3, [pc, #140]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 800773a:	2200      	movs	r2, #0
 800773c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800773e:	4b22      	ldr	r3, [pc, #136]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007740:	2201      	movs	r2, #1
 8007742:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007744:	4b20      	ldr	r3, [pc, #128]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800774c:	4b1e      	ldr	r3, [pc, #120]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 800774e:	2200      	movs	r2, #0
 8007750:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007752:	4b1d      	ldr	r3, [pc, #116]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007754:	2200      	movs	r2, #0
 8007756:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007758:	4b1b      	ldr	r3, [pc, #108]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 800775a:	2200      	movs	r2, #0
 800775c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8007760:	4b19      	ldr	r3, [pc, #100]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007762:	2200      	movs	r2, #0
 8007764:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8007766:	4b18      	ldr	r3, [pc, #96]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007768:	2200      	movs	r2, #0
 800776a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800776e:	4816      	ldr	r0, [pc, #88]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 8007770:	f008 fd6a 	bl	8010248 <HAL_ADC_Init>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	bf14      	ite	ne
 800777a:	2301      	movne	r3, #1
 800777c:	2300      	moveq	r3, #0
 800777e:	b2db      	uxtb	r3, r3
 8007780:	2b00      	cmp	r3, #0
 8007782:	d001      	beq.n	8007788 <_ZL12MX_ADC1_Initv+0x90>
  {
    Error_Handler();
 8007784:	f000 f954 	bl	8007a30 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8007788:	4b11      	ldr	r3, [pc, #68]	; (80077d0 <_ZL12MX_ADC1_Initv+0xd8>)
 800778a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800778c:	2306      	movs	r3, #6
 800778e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8007790:	2300      	movs	r3, #0
 8007792:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8007794:	237f      	movs	r3, #127	; 0x7f
 8007796:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8007798:	2304      	movs	r3, #4
 800779a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800779c:	2300      	movs	r3, #0
 800779e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80077a0:	463b      	mov	r3, r7
 80077a2:	4619      	mov	r1, r3
 80077a4:	4808      	ldr	r0, [pc, #32]	; (80077c8 <_ZL12MX_ADC1_Initv+0xd0>)
 80077a6:	f008 fe95 	bl	80104d4 <HAL_ADC_ConfigChannel>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	bf14      	ite	ne
 80077b0:	2301      	movne	r3, #1
 80077b2:	2300      	moveq	r3, #0
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 80077ba:	f000 f939 	bl	8007a30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80077be:	bf00      	nop
 80077c0:	3718      	adds	r7, #24
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	2000021c 	.word	0x2000021c
 80077cc:	50040000 	.word	0x50040000
 80077d0:	32601000 	.word	0x32601000

080077d4 <_ZL11MX_CRC_Initv>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80077d8:	4b10      	ldr	r3, [pc, #64]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077da:	4a11      	ldr	r2, [pc, #68]	; (8007820 <_ZL11MX_CRC_Initv+0x4c>)
 80077dc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80077de:	4b0f      	ldr	r3, [pc, #60]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077e0:	2200      	movs	r2, #0
 80077e2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80077e4:	4b0d      	ldr	r3, [pc, #52]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077e6:	2200      	movs	r2, #0
 80077e8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80077ea:	4b0c      	ldr	r3, [pc, #48]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077ec:	2200      	movs	r2, #0
 80077ee:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80077f0:	4b0a      	ldr	r3, [pc, #40]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80077f6:	4b09      	ldr	r3, [pc, #36]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077f8:	2201      	movs	r2, #1
 80077fa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80077fc:	4807      	ldr	r0, [pc, #28]	; (800781c <_ZL11MX_CRC_Initv+0x48>)
 80077fe:	f009 fb2d 	bl	8010e5c <HAL_CRC_Init>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	bf14      	ite	ne
 8007808:	2301      	movne	r3, #1
 800780a:	2300      	moveq	r3, #0
 800780c:	b2db      	uxtb	r3, r3
 800780e:	2b00      	cmp	r3, #0
 8007810:	d001      	beq.n	8007816 <_ZL11MX_CRC_Initv+0x42>
  {
    Error_Handler();
 8007812:	f000 f90d 	bl	8007a30 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007816:	bf00      	nop
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	20000280 	.word	0x20000280
 8007820:	40023000 	.word	0x40023000

08007824 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b088      	sub	sp, #32
 8007828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800782a:	f107 0310 	add.w	r3, r7, #16
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]
 8007832:	605a      	str	r2, [r3, #4]
 8007834:	609a      	str	r2, [r3, #8]
 8007836:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007838:	1d3b      	adds	r3, r7, #4
 800783a:	2200      	movs	r2, #0
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	605a      	str	r2, [r3, #4]
 8007840:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007842:	4b27      	ldr	r3, [pc, #156]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 8007844:	4a27      	ldr	r2, [pc, #156]	; (80078e4 <_ZL12MX_TIM1_Initv+0xc0>)
 8007846:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 499;
 8007848:	4b25      	ldr	r3, [pc, #148]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 800784a:	f240 12f3 	movw	r2, #499	; 0x1f3
 800784e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007850:	4b23      	ldr	r3, [pc, #140]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 8007852:	2200      	movs	r2, #0
 8007854:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19;
 8007856:	4b22      	ldr	r3, [pc, #136]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 8007858:	2213      	movs	r2, #19
 800785a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800785c:	4b20      	ldr	r3, [pc, #128]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 800785e:	2200      	movs	r2, #0
 8007860:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007862:	4b1f      	ldr	r3, [pc, #124]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 8007864:	2200      	movs	r2, #0
 8007866:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007868:	4b1d      	ldr	r3, [pc, #116]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 800786a:	2200      	movs	r2, #0
 800786c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800786e:	481c      	ldr	r0, [pc, #112]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 8007870:	f00a fed2 	bl	8012618 <HAL_TIM_Base_Init>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	bf14      	ite	ne
 800787a:	2301      	movne	r3, #1
 800787c:	2300      	moveq	r3, #0
 800787e:	b2db      	uxtb	r3, r3
 8007880:	2b00      	cmp	r3, #0
 8007882:	d001      	beq.n	8007888 <_ZL12MX_TIM1_Initv+0x64>
  {
    Error_Handler();
 8007884:	f000 f8d4 	bl	8007a30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800788c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800788e:	f107 0310 	add.w	r3, r7, #16
 8007892:	4619      	mov	r1, r3
 8007894:	4812      	ldr	r0, [pc, #72]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 8007896:	f00a ff63 	bl	8012760 <HAL_TIM_ConfigClockSource>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	bf14      	ite	ne
 80078a0:	2301      	movne	r3, #1
 80078a2:	2300      	moveq	r3, #0
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d001      	beq.n	80078ae <_ZL12MX_TIM1_Initv+0x8a>
  {
    Error_Handler();
 80078aa:	f000 f8c1 	bl	8007a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80078ae:	2300      	movs	r3, #0
 80078b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80078b2:	2300      	movs	r3, #0
 80078b4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80078b6:	2300      	movs	r3, #0
 80078b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80078ba:	1d3b      	adds	r3, r7, #4
 80078bc:	4619      	mov	r1, r3
 80078be:	4808      	ldr	r0, [pc, #32]	; (80078e0 <_ZL12MX_TIM1_Initv+0xbc>)
 80078c0:	f00b f906 	bl	8012ad0 <HAL_TIMEx_MasterConfigSynchronization>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	bf14      	ite	ne
 80078ca:	2301      	movne	r3, #1
 80078cc:	2300      	moveq	r3, #0
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d001      	beq.n	80078d8 <_ZL12MX_TIM1_Initv+0xb4>
  {
    Error_Handler();
 80078d4:	f000 f8ac 	bl	8007a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80078d8:	bf00      	nop
 80078da:	3720      	adds	r7, #32
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	200002a4 	.word	0x200002a4
 80078e4:	40012c00 	.word	0x40012c00

080078e8 <_ZL13MX_TIM16_Initv>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80078ec:	4b12      	ldr	r3, [pc, #72]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 80078ee:	4a13      	ldr	r2, [pc, #76]	; (800793c <_ZL13MX_TIM16_Initv+0x54>)
 80078f0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 79;
 80078f2:	4b11      	ldr	r3, [pc, #68]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 80078f4:	224f      	movs	r2, #79	; 0x4f
 80078f6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80078f8:	4b0f      	ldr	r3, [pc, #60]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80078fe:	4b0e      	ldr	r3, [pc, #56]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 8007900:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007904:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007906:	4b0c      	ldr	r3, [pc, #48]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 8007908:	2200      	movs	r2, #0
 800790a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800790c:	4b0a      	ldr	r3, [pc, #40]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 800790e:	2200      	movs	r2, #0
 8007910:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007912:	4b09      	ldr	r3, [pc, #36]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 8007914:	2200      	movs	r2, #0
 8007916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007918:	4807      	ldr	r0, [pc, #28]	; (8007938 <_ZL13MX_TIM16_Initv+0x50>)
 800791a:	f00a fe7d 	bl	8012618 <HAL_TIM_Base_Init>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	bf14      	ite	ne
 8007924:	2301      	movne	r3, #1
 8007926:	2300      	moveq	r3, #0
 8007928:	b2db      	uxtb	r3, r3
 800792a:	2b00      	cmp	r3, #0
 800792c:	d001      	beq.n	8007932 <_ZL13MX_TIM16_Initv+0x4a>
  {
    Error_Handler();
 800792e:	f000 f87f 	bl	8007a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8007932:	bf00      	nop
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	200002f0 	.word	0x200002f0
 800793c:	40014400 	.word	0x40014400

08007940 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007944:	4b16      	ldr	r3, [pc, #88]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007946:	4a17      	ldr	r2, [pc, #92]	; (80079a4 <_ZL19MX_USART2_UART_Initv+0x64>)
 8007948:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800794a:	4b15      	ldr	r3, [pc, #84]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 800794c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007950:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007952:	4b13      	ldr	r3, [pc, #76]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007954:	2200      	movs	r2, #0
 8007956:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007958:	4b11      	ldr	r3, [pc, #68]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 800795a:	2200      	movs	r2, #0
 800795c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800795e:	4b10      	ldr	r3, [pc, #64]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007960:	2200      	movs	r2, #0
 8007962:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007964:	4b0e      	ldr	r3, [pc, #56]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007966:	220c      	movs	r2, #12
 8007968:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800796a:	4b0d      	ldr	r3, [pc, #52]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 800796c:	2200      	movs	r2, #0
 800796e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007970:	4b0b      	ldr	r3, [pc, #44]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007972:	2200      	movs	r2, #0
 8007974:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007976:	4b0a      	ldr	r3, [pc, #40]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007978:	2200      	movs	r2, #0
 800797a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800797c:	4b08      	ldr	r3, [pc, #32]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 800797e:	2200      	movs	r2, #0
 8007980:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007982:	4807      	ldr	r0, [pc, #28]	; (80079a0 <_ZL19MX_USART2_UART_Initv+0x60>)
 8007984:	f00b f90a 	bl	8012b9c <HAL_UART_Init>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	bf14      	ite	ne
 800798e:	2301      	movne	r3, #1
 8007990:	2300      	moveq	r3, #0
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b00      	cmp	r3, #0
 8007996:	d001      	beq.n	800799c <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8007998:	f000 f84a 	bl	8007a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800799c:	bf00      	nop
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	2000033c 	.word	0x2000033c
 80079a4:	40004400 	.word	0x40004400

080079a8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b088      	sub	sp, #32
 80079ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079ae:	f107 030c 	add.w	r3, r7, #12
 80079b2:	2200      	movs	r2, #0
 80079b4:	601a      	str	r2, [r3, #0]
 80079b6:	605a      	str	r2, [r3, #4]
 80079b8:	609a      	str	r2, [r3, #8]
 80079ba:	60da      	str	r2, [r3, #12]
 80079bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80079be:	4b1a      	ldr	r3, [pc, #104]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079c2:	4a19      	ldr	r2, [pc, #100]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079c4:	f043 0304 	orr.w	r3, r3, #4
 80079c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079ca:	4b17      	ldr	r3, [pc, #92]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ce:	f003 0304 	and.w	r3, r3, #4
 80079d2:	60bb      	str	r3, [r7, #8]
 80079d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80079d6:	4b14      	ldr	r3, [pc, #80]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079da:	4a13      	ldr	r2, [pc, #76]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079dc:	f043 0301 	orr.w	r3, r3, #1
 80079e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079e2:	4b11      	ldr	r3, [pc, #68]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079e6:	f003 0301 	and.w	r3, r3, #1
 80079ea:	607b      	str	r3, [r7, #4]
 80079ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80079ee:	4b0e      	ldr	r3, [pc, #56]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079f2:	4a0d      	ldr	r2, [pc, #52]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079f4:	f043 0302 	orr.w	r3, r3, #2
 80079f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079fa:	4b0b      	ldr	r3, [pc, #44]	; (8007a28 <_ZL12MX_GPIO_Initv+0x80>)
 80079fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079fe:	f003 0302 	and.w	r3, r3, #2
 8007a02:	603b      	str	r3, [r7, #0]
 8007a04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007a06:	2320      	movs	r3, #32
 8007a08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a12:	f107 030c 	add.w	r3, r7, #12
 8007a16:	4619      	mov	r1, r3
 8007a18:	4804      	ldr	r0, [pc, #16]	; (8007a2c <_ZL12MX_GPIO_Initv+0x84>)
 8007a1a:	f009 fb09 	bl	8011030 <HAL_GPIO_Init>

}
 8007a1e:	bf00      	nop
 8007a20:	3720      	adds	r7, #32
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	40021000 	.word	0x40021000
 8007a2c:	48000400 	.word	0x48000400

08007a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a30:	b480      	push	{r7}
 8007a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007a34:	bf00      	nop
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr

08007a3e <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>:
  template<typename T> T GetField(voffset_t field, T defaultval) const {
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b086      	sub	sp, #24
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	60f8      	str	r0, [r7, #12]
 8007a46:	460b      	mov	r3, r1
 8007a48:	607a      	str	r2, [r7, #4]
 8007a4a:	817b      	strh	r3, [r7, #10]
    auto field_offset = GetOptionalFieldOffset(field);
 8007a4c:	897b      	ldrh	r3, [r7, #10]
 8007a4e:	4619      	mov	r1, r3
 8007a50:	68f8      	ldr	r0, [r7, #12]
 8007a52:	f7fb fb44 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 8007a56:	4603      	mov	r3, r0
 8007a58:	82fb      	strh	r3, [r7, #22]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8007a5a:	8afb      	ldrh	r3, [r7, #22]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d007      	beq.n	8007a70 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_+0x32>
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	8afb      	ldrh	r3, [r7, #22]
 8007a64:	4413      	add	r3, r2
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7fc f82b 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	e000      	b.n	8007a72 <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_+0x34>
 8007a70:	687b      	ldr	r3, [r7, #4]
  }
 8007a72:	4618      	mov	r0, r3
 8007a74:	3718      	adds	r7, #24
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <_ZN11flatbuffers7GetRootIN6tflite5ModelEEEPKT_PKv>:
template<typename T> const T *GetRoot(const void *buf) {
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b082      	sub	sp, #8
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  return GetMutableRoot<T>(const_cast<void *>(buf));
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 f8ae 	bl	8007be4 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>
 8007a88:	4603      	mov	r3, r0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <_ZNSt6vectorISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>:
      // (assign() and get_allocator() are also listed in this section)

      /**
       *  @brief  Creates a %vector with no elements.
       */
      vector()
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b082      	sub	sp, #8
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
#if __cplusplus >= 201103L
      noexcept(is_nothrow_default_constructible<_Alloc>::value)
#endif
      : _Base() { }
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f000 f8b3 	bl	8007c08 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3708      	adds	r7, #8
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <_ZN6tflite10OpResolverC1Ev>:
class OpResolver {
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	4a04      	ldr	r2, [pc, #16]	; (8007ac8 <_ZN6tflite10OpResolverC1Ev+0x1c>)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	601a      	str	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4618      	mov	r0, r3
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr
 8007ac8:	08019538 	.word	0x08019538

08007acc <_ZN6tflite15MicroOpResolverC1Ev>:
class MicroOpResolver : public OpResolver {
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff ffe8 	bl	8007aac <_ZN6tflite10OpResolverC1Ev>
 8007adc:	4a03      	ldr	r2, [pc, #12]	; (8007aec <_ZN6tflite15MicroOpResolverC1Ev+0x20>)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	08019510 	.word	0x08019510

08007af0 <_ZN6tflite22MicroMutableOpResolverILj4EEC1EPNS_13ErrorReporterE>:
  explicit MicroMutableOpResolver(ErrorReporter* error_reporter = nullptr)
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
      : error_reporter_(error_reporter) {}
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7ff ffe5 	bl	8007acc <_ZN6tflite15MicroOpResolverC1Ev>
 8007b02:	4a0a      	ldr	r2, [pc, #40]	; (8007b2c <_ZN6tflite22MicroMutableOpResolverILj4EEC1EPNS_13ErrorReporterE+0x3c>)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	601a      	str	r2, [r3, #0]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4618      	mov	r0, r3
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	080194e8 	.word	0x080194e8

08007b30 <_ZN6tflite22MicroMutableOpResolverILj4EE18AddDepthwiseConv2DEv>:
  TfLiteStatus AddDepthwiseConv2D() {
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b08a      	sub	sp, #40	; 0x28
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
                      Register_DEPTHWISE_CONV_2D(), ParseDepthwiseConv2D);
 8007b38:	f107 0308 	add.w	r3, r7, #8
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7fa fe79 	bl	8002834 <_ZN6tflite26Register_DEPTHWISE_CONV_2DEv>
 8007b42:	f107 0208 	add.w	r2, r7, #8
 8007b46:	4b05      	ldr	r3, [pc, #20]	; (8007b5c <_ZN6tflite22MicroMutableOpResolverILj4EE18AddDepthwiseConv2DEv+0x2c>)
 8007b48:	2104      	movs	r1, #4
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 f86a 	bl	8007c24 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8007b50:	4603      	mov	r3, r0
  }
 8007b52:	4618      	mov	r0, r3
 8007b54:	3728      	adds	r7, #40	; 0x28
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	08003639 	.word	0x08003639

08007b60 <_ZN6tflite22MicroMutableOpResolverILj4EE17AddFullyConnectedERK18TfLiteRegistration>:
  TfLiteStatus AddFullyConnected(
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
    return AddBuiltin(BuiltinOperator_FULLY_CONNECTED, registration,
                      ParseFullyConnected);
 8007b6a:	4b05      	ldr	r3, [pc, #20]	; (8007b80 <_ZN6tflite22MicroMutableOpResolverILj4EE17AddFullyConnectedERK18TfLiteRegistration+0x20>)
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	2109      	movs	r1, #9
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 f857 	bl	8007c24 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8007b76:	4603      	mov	r3, r0
  }
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3708      	adds	r7, #8
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	08003791 	.word	0x08003791

08007b84 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddReshapeEv>:
  TfLiteStatus AddRelu6() {
    return AddBuiltin(BuiltinOperator_RELU6,
                      tflite::ops::micro::Register_RELU6(), ParseRelu6);
  }

  TfLiteStatus AddReshape() {
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b08a      	sub	sp, #40	; 0x28
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_RESHAPE,
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
 8007b8c:	f107 0308 	add.w	r3, r7, #8
 8007b90:	4618      	mov	r0, r3
 8007b92:	f004 ff59 	bl	800ca48 <_ZN6tflite3ops5micro16Register_RESHAPEEv>
 8007b96:	f107 0208 	add.w	r2, r7, #8
 8007b9a:	4b05      	ldr	r3, [pc, #20]	; (8007bb0 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddReshapeEv+0x2c>)
 8007b9c:	2116      	movs	r1, #22
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 f840 	bl	8007c24 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8007ba4:	4603      	mov	r3, r0
  }
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3728      	adds	r7, #40	; 0x28
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	080038cd 	.word	0x080038cd

08007bb4 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddSoftmaxEv>:
  TfLiteStatus AddSin() {
    return AddBuiltin(BuiltinOperator_SIN, tflite::ops::micro::Register_SIN(),
                      ParseSin);
  }

  TfLiteStatus AddSoftmax() {
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b08a      	sub	sp, #40	; 0x28
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
    return AddBuiltin(BuiltinOperator_SOFTMAX, Register_SOFTMAX(),
 8007bbc:	f107 0308 	add.w	r3, r7, #8
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f006 fb7d 	bl	800e2c0 <_ZN6tflite16Register_SOFTMAXEv>
                      ParseSoftmax);
 8007bc6:	f107 0208 	add.w	r2, r7, #8
 8007bca:	4b05      	ldr	r3, [pc, #20]	; (8007be0 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddSoftmaxEv+0x2c>)
 8007bcc:	2119      	movs	r1, #25
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f828 	bl	8007c24 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>
 8007bd4:	4603      	mov	r3, r0
  }
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3728      	adds	r7, #40	; 0x28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	bf00      	nop
 8007be0:	080039cd 	.word	0x080039cd

08007be4 <_ZN11flatbuffers14GetMutableRootIN6tflite5ModelEEEPT_Pv>:
template<typename T> T *GetMutableRoot(void *buf) {
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  EndianCheck();
 8007bec:	f7ff f964 	bl	8006eb8 <_ZN11flatbuffers11EndianCheckEv>
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fb ff4b 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4413      	add	r3, r2
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3708      	adds	r7, #8
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EEC1Ev>:
      _Vector_base()
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
      : _M_impl() { }
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4618      	mov	r0, r3
 8007c14:	f000 f894 	bl	8007d40 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EE12_Vector_implC1Ev>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
	...

08007c24 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE>:
  unsigned int GetRegistrationLength() { return registrations_len_; }

 private:
  TF_LITE_REMOVE_VIRTUAL_DELETE

  TfLiteStatus AddBuiltin(tflite::BuiltinOperator op,
 8007c24:	b5b0      	push	{r4, r5, r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	607a      	str	r2, [r7, #4]
 8007c2e:	603b      	str	r3, [r7, #0]
 8007c30:	460b      	mov	r3, r1
 8007c32:	72fb      	strb	r3, [r7, #11]
                          const TfLiteRegistration& registration,
                          MicroOpResolver::BuiltinParseFunction parser) {
    if (op == BuiltinOperator_CUSTOM) {
 8007c34:	7afb      	ldrb	r3, [r7, #11]
 8007c36:	2b20      	cmp	r3, #32
 8007c38:	d10d      	bne.n	8007c56 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x32>
      if (error_reporter_ != nullptr) {
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d006      	beq.n	8007c52 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x2e>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007c4a:	493a      	ldr	r1, [pc, #232]	; (8007d34 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x110>)
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7fb f9c5 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Invalid parameter BuiltinOperator_CUSTOM to the "
                             "AddBuiltin function.");
      }
      return kTfLiteError;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e06a      	b.n	8007d2c <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x108>
    }

    if (FindOp(op) != nullptr) {
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	3314      	adds	r3, #20
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	7afa      	ldrb	r2, [r7, #11]
 8007c60:	4611      	mov	r1, r2
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	4798      	blx	r3
 8007c66:	4603      	mov	r3, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	bf14      	ite	ne
 8007c6c:	2301      	movne	r3, #1
 8007c6e:	2300      	moveq	r3, #0
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00e      	beq.n	8007c94 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x70>
      if (error_reporter_ != nullptr) {
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d007      	beq.n	8007c90 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x6c>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007c86:	7afa      	ldrb	r2, [r7, #11]
 8007c88:	492b      	ldr	r1, [pc, #172]	; (8007d38 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x114>)
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7fb f9a6 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Calling AddBuiltin with the same op more than "
                             "once is not supported (Op: #%d).",
                             op);
      }
      return kTfLiteError;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e04b      	b.n	8007d2c <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x108>
    }

    if (registrations_len_ >= tOpCount) {
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c9a:	2b03      	cmp	r3, #3
 8007c9c:	d90e      	bls.n	8007cbc <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x98>
      if (error_reporter_) {
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d007      	beq.n	8007cb8 <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x94>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 8007cae:	7afa      	ldrb	r2, [r7, #11]
 8007cb0:	2304      	movs	r3, #4
 8007cb2:	4922      	ldr	r1, [pc, #136]	; (8007d3c <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x118>)
 8007cb4:	f7fb f992 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Couldn't register builtin op #%d, resolver size "
                             "is too small (%d).",
                             op, tOpCount);
      }
      return kTfLiteError;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e037      	b.n	8007d2c <_ZN6tflite22MicroMutableOpResolverILj4EE10AddBuiltinENS_15BuiltinOperatorERK18TfLiteRegistrationPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvE+0x108>
    }

    registrations_[registrations_len_] = registration;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	015b      	lsls	r3, r3, #5
 8007cc6:	4413      	add	r3, r2
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	1d1c      	adds	r4, r3, #4
 8007ccc:	4615      	mov	r5, r2
 8007cce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007cd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007cd2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007cd6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ce0:	7afa      	ldrb	r2, [r7, #11]
 8007ce2:	68f9      	ldr	r1, [r7, #12]
 8007ce4:	015b      	lsls	r3, r3, #5
 8007ce6:	440b      	add	r3, r1
 8007ce8:	3318      	adds	r3, #24
 8007cea:	601a      	str	r2, [r3, #0]
    registrations_len_++;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cf2:	1c5a      	adds	r2, r3, #1
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    builtin_codes_[num_buitin_ops_] = op;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4413      	add	r3, r2
 8007d04:	7afa      	ldrb	r2, [r7, #11]
 8007d06:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
    builtin_parsers_[num_buitin_ops_] = parser;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	3322      	adds	r3, #34	; 0x22
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	683a      	ldr	r2, [r7, #0]
 8007d1a:	605a      	str	r2, [r3, #4]
    num_buitin_ops_++;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d22:	1c5a      	adds	r2, r3, #1
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return kTfLiteOk;
 8007d2a:	2300      	movs	r3, #0
  }
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bdb0      	pop	{r4, r5, r7, pc}
 8007d34:	08016e40 	.word	0x08016e40
 8007d38:	08016e88 	.word	0x08016e88
 8007d3c:	08016ed8 	.word	0x08016ed8

08007d40 <_ZNSt12_Vector_baseISt10unique_ptrI14TfLiteDelegatePFvPS1_EESaIS5_EE12_Vector_implC1Ev>:
	_Vector_impl()
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_start(), _M_finish(), _M_end_of_storage()
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f839 	bl	8007dc0 <_ZNSaISt10unique_ptrI14TfLiteDelegatePFvPS0_EEEC1Ev>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	605a      	str	r2, [r3, #4]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	609a      	str	r2, [r3, #8]
	{ }
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4618      	mov	r0, r3
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE>:
  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
 8007d6a:	b480      	push	{r7}
 8007d6c:	b085      	sub	sp, #20
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	460b      	mov	r3, r1
 8007d74:	70fb      	strb	r3, [r7, #3]
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 8007d76:	78fb      	ldrb	r3, [r7, #3]
 8007d78:	2b20      	cmp	r3, #32
 8007d7a:	d101      	bne.n	8007d80 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE+0x16>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	e019      	b.n	8007db4 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE+0x4a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8007d80:	2300      	movs	r3, #0
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d210      	bcs.n	8007db2 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE+0x48>
      const TfLiteRegistration& registration = registrations_[i];
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	015b      	lsls	r3, r3, #5
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	4413      	add	r3, r2
 8007d98:	3304      	adds	r3, #4
 8007d9a:	60bb      	str	r3, [r7, #8]
      if (registration.builtin_code == op) {
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	695a      	ldr	r2, [r3, #20]
 8007da0:	78fb      	ldrb	r3, [r7, #3]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d101      	bne.n	8007daa <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE+0x40>
        return &registration;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	e004      	b.n	8007db4 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE+0x4a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	3301      	adds	r3, #1
 8007dae:	60fb      	str	r3, [r7, #12]
 8007db0:	e7e8      	b.n	8007d84 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpENS_15BuiltinOperatorE+0x1a>
    return nullptr;
 8007db2:	2300      	movs	r3, #0
  }
 8007db4:	4618      	mov	r0, r3
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <_ZNSaISt10unique_ptrI14TfLiteDelegatePFvPS0_EEEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 f805 	bl	8007dd8 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrI14TfLiteDelegatePFvPS2_EEEC1Ev>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3708      	adds	r7, #8
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <_ZN9__gnu_cxx13new_allocatorISt10unique_ptrI14TfLiteDelegatePFvPS2_EEEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4618      	mov	r0, r3
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
	...

08007df0 <_ZN6tflite22MicroMutableOpResolverILj4EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	4a05      	ldr	r2, [pc, #20]	; (8007e10 <_ZN6tflite22MicroMutableOpResolverILj4EED1Ev+0x20>)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	601a      	str	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4618      	mov	r0, r3
 8007e02:	f7ff f8e1 	bl	8006fc8 <_ZN6tflite15MicroOpResolverD1Ev>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	080194e8 	.word	0x080194e8

08007e14 <_ZN6tflite22MicroMutableOpResolverILj4EED0Ev>:
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f7ff ffe7 	bl	8007df0 <_ZN6tflite22MicroMutableOpResolverILj4EED1Ev>
 8007e22:	21a4      	movs	r1, #164	; 0xa4
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f00b fb14 	bl	8013452 <_ZdlPvj>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8007e3e:	2300      	movs	r3, #0
 8007e40:	60fb      	str	r3, [r7, #12]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d218      	bcs.n	8007e80 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpEPKc+0x4c>
      const TfLiteRegistration& registration = registrations_[i];
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	015b      	lsls	r3, r3, #5
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	4413      	add	r3, r2
 8007e56:	3304      	adds	r3, #4
 8007e58:	60bb      	str	r3, [r7, #8]
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	695b      	ldr	r3, [r3, #20]
 8007e5e:	2b20      	cmp	r3, #32
 8007e60:	d10a      	bne.n	8007e78 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpEPKc+0x44>
          (strcmp(registration.custom_name, op) == 0)) {
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	699b      	ldr	r3, [r3, #24]
 8007e66:	6839      	ldr	r1, [r7, #0]
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7f8 f9b1 	bl	80001d0 <strcmp>
 8007e6e:	4603      	mov	r3, r0
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d101      	bne.n	8007e78 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpEPKc+0x44>
        return &registration;
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	e004      	b.n	8007e82 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpEPKc+0x4e>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	60fb      	str	r3, [r7, #12]
 8007e7e:	e7e0      	b.n	8007e42 <_ZNK6tflite22MicroMutableOpResolverILj4EE6FindOpEPKc+0xe>
    return nullptr;
 8007e80:	2300      	movs	r3, #0
  }
 8007e82:	4618      	mov	r0, r3
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <_ZNK6tflite22MicroMutableOpResolverILj4EE15GetOpDataParserENS_15BuiltinOperatorE>:
  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b084      	sub	sp, #16
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
 8007e92:	460b      	mov	r3, r1
 8007e94:	70fb      	strb	r3, [r7, #3]
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e9c:	2b04      	cmp	r3, #4
 8007e9e:	d901      	bls.n	8007ea4 <_ZNK6tflite22MicroMutableOpResolverILj4EE15GetOpDataParserENS_15BuiltinOperatorE+0x1a>
 8007ea0:	f00b fd9a 	bl	80139d8 <abort>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	60fb      	str	r3, [r7, #12]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d212      	bcs.n	8007eda <_ZNK6tflite22MicroMutableOpResolverILj4EE15GetOpDataParserENS_15BuiltinOperatorE+0x50>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	4413      	add	r3, r2
 8007eba:	3388      	adds	r3, #136	; 0x88
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	78fa      	ldrb	r2, [r7, #3]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d106      	bne.n	8007ed2 <_ZNK6tflite22MicroMutableOpResolverILj4EE15GetOpDataParserENS_15BuiltinOperatorE+0x48>
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	3322      	adds	r3, #34	; 0x22
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	4413      	add	r3, r2
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	e004      	b.n	8007edc <_ZNK6tflite22MicroMutableOpResolverILj4EE15GetOpDataParserENS_15BuiltinOperatorE+0x52>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	60fb      	str	r3, [r7, #12]
 8007ed8:	e7e6      	b.n	8007ea8 <_ZNK6tflite22MicroMutableOpResolverILj4EE15GetOpDataParserENS_15BuiltinOperatorE+0x1e>
    return nullptr;
 8007eda:	2300      	movs	r3, #0
  }
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <_ZNK6tflite6Tensor5shapeEv>:
  const flatbuffers::Vector<int32_t> *shape() const {
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b082      	sub	sp, #8
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_SHAPE);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2104      	movs	r1, #4
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f7fb fe5d 	bl	8003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 8007ef6:	4603      	mov	r3, r0
  }
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3708      	adds	r7, #8
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <_ZNK6tflite6Tensor4typeEv>:
  tflite::TensorType type() const {
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_TYPE, 0));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	2106      	movs	r1, #6
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fb fe5e 	bl	8003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 8007f14:	4603      	mov	r3, r0
 8007f16:	b2db      	uxtb	r3, r3
  }
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3708      	adds	r7, #8
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <_ZN6tflite14AlignPointerUpEPhj>:
#include "tensor_ctypes.h"
#include "schema_generated.h"

namespace tflite {

uint8_t* AlignPointerUp(uint8_t* data, size_t alignment) {
 8007f20:	b480      	push	{r7}
 8007f22:	b085      	sub	sp, #20
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	60fb      	str	r3, [r7, #12]
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	1e5a      	subs	r2, r3, #1
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f3c:	683a      	ldr	r2, [r7, #0]
 8007f3e:	fb02 f303 	mul.w	r3, r2, r3
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
 8007f42:	60bb      	str	r3, [r7, #8]
  return aligned_result;
 8007f44:	68bb      	ldr	r3, [r7, #8]
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3714      	adds	r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr

08007f52 <_ZN6tflite16AlignPointerDownEPhj>:

uint8_t* AlignPointerDown(uint8_t* data, size_t alignment) {
 8007f52:	b480      	push	{r7}
 8007f54:	b085      	sub	sp, #20
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
 8007f5a:	6039      	str	r1, [r7, #0]
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	60fb      	str	r3, [r7, #12]
  uint8_t* aligned_result =
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	fb02 f303 	mul.w	r3, r2, r3
  uint8_t* aligned_result =
 8007f6e:	60bb      	str	r3, [r7, #8]
  return aligned_result;
 8007f70:	68bb      	ldr	r3, [r7, #8]
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <_ZN6tflite11AlignSizeUpEjj>:

size_t AlignSizeUp(size_t size, size_t alignment) {
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
 8007f86:	6039      	str	r1, [r7, #0]
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	1e5a      	subs	r2, r3, #1
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	fb02 f303 	mul.w	r3, r2, r3
 8007f9c:	60fb      	str	r3, [r7, #12]
  return aligned_size;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3714      	adds	r7, #20
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	6039      	str	r1, [r7, #0]
 8007fb6:	71fb      	strb	r3, [r7, #7]
  switch (type) {
 8007fb8:	79fb      	ldrb	r3, [r7, #7]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	2b0c      	cmp	r3, #12
 8007fbe:	d845      	bhi.n	800804c <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa0>
 8007fc0:	a201      	add	r2, pc, #4	; (adr r2, 8007fc8 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1c>)
 8007fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc6:	bf00      	nop
 8007fc8:	08007ffd 	.word	0x08007ffd
 8007fcc:	0800800d 	.word	0x0800800d
 8007fd0:	08008015 	.word	0x08008015
 8007fd4:	08008025 	.word	0x08008025
 8007fd8:	0800804d 	.word	0x0800804d
 8007fdc:	08008035 	.word	0x08008035
 8007fe0:	08008005 	.word	0x08008005
 8007fe4:	0800803d 	.word	0x0800803d
 8007fe8:	0800801d 	.word	0x0800801d
 8007fec:	0800804d 	.word	0x0800804d
 8007ff0:	0800804d 	.word	0x0800804d
 8007ff4:	08008045 	.word	0x08008045
 8007ff8:	0800802d 	.word	0x0800802d
    case kTfLiteFloat32:
      *size = sizeof(float);
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	2204      	movs	r2, #4
 8008000:	601a      	str	r2, [r3, #0]
      break;
 8008002:	e025      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteInt16:
      *size = sizeof(int16_t);
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	2202      	movs	r2, #2
 8008008:	601a      	str	r2, [r3, #0]
      break;
 800800a:	e021      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteInt32:
      *size = sizeof(int32_t);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	2204      	movs	r2, #4
 8008010:	601a      	str	r2, [r3, #0]
      break;
 8008012:	e01d      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteUInt8:
      *size = sizeof(uint8_t);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	2201      	movs	r2, #1
 8008018:	601a      	str	r2, [r3, #0]
      break;
 800801a:	e019      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteInt8:
      *size = sizeof(int8_t);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	2201      	movs	r2, #1
 8008020:	601a      	str	r2, [r3, #0]
      break;
 8008022:	e015      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteInt64:
      *size = sizeof(int64_t);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2208      	movs	r2, #8
 8008028:	601a      	str	r2, [r3, #0]
      break;
 800802a:	e011      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteUInt64:
      *size = sizeof(uint64_t);
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	2208      	movs	r2, #8
 8008030:	601a      	str	r2, [r3, #0]
      break;
 8008032:	e00d      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteBool:
      *size = sizeof(bool);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2201      	movs	r2, #1
 8008038:	601a      	str	r2, [r3, #0]
      break;
 800803a:	e009      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteComplex64:
      *size = sizeof(float) * 2;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	2208      	movs	r2, #8
 8008040:	601a      	str	r2, [r3, #0]
      break;
 8008042:	e005      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    case kTfLiteComplex128:
      *size = sizeof(double) * 2;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	2210      	movs	r2, #16
 8008048:	601a      	str	r2, [r3, #0]
      break;
 800804a:	e001      	b.n	8008050 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa4>
    default:
      return kTfLiteError;
 800804c:	2301      	movs	r3, #1
 800804e:	e000      	b.n	8008052 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0xa6>
  }
  return kTfLiteOk;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	370c      	adds	r7, #12
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop

08008060 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
 800806c:	603b      	str	r3, [r7, #0]
  int element_count = 1;
 800806e:	2301      	movs	r3, #1
 8008070:	61fb      	str	r3, [r7, #28]
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
 8008072:	68f8      	ldr	r0, [r7, #12]
 8008074:	f7ff ff36 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 8008078:	4603      	mov	r3, r0
 800807a:	2b00      	cmp	r3, #0
 800807c:	bf14      	ite	ne
 800807e:	2301      	movne	r3, #1
 8008080:	2300      	moveq	r3, #0
 8008082:	b2db      	uxtb	r3, r3
 8008084:	2b00      	cmp	r3, #0
 8008086:	d022      	beq.n	80080ce <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x6e>
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 8008088:	2300      	movs	r3, #0
 800808a:	61bb      	str	r3, [r7, #24]
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f7ff ff29 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 8008092:	4603      	mov	r3, r0
 8008094:	4618      	mov	r0, r3
 8008096:	f000 f884 	bl	80081a2 <_ZNK11flatbuffers6VectorIlE6LengthEv>
 800809a:	4602      	mov	r2, r0
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	4293      	cmp	r3, r2
 80080a0:	bf34      	ite	cc
 80080a2:	2301      	movcc	r3, #1
 80080a4:	2300      	movcs	r3, #0
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d010      	beq.n	80080ce <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x6e>
      element_count *= flatbuffer_tensor.shape()->Get(n);
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f7ff ff19 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 80080b2:	4603      	mov	r3, r0
 80080b4:	69b9      	ldr	r1, [r7, #24]
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7fb fdda 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 80080bc:	4602      	mov	r2, r0
 80080be:	69fb      	ldr	r3, [r7, #28]
 80080c0:	fb02 f303 	mul.w	r3, r2, r3
 80080c4:	61fb      	str	r3, [r7, #28]
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	3301      	adds	r3, #1
 80080ca:	61bb      	str	r3, [r7, #24]
 80080cc:	e7de      	b.n	800808c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x2c>
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 80080ce:	68f8      	ldr	r0, [r7, #12]
 80080d0:	f7ff ff16 	bl	8007f00 <_ZNK6tflite6Tensor4typeEv>
 80080d4:	4603      	mov	r3, r0
 80080d6:	4618      	mov	r0, r3
 80080d8:	f107 0315 	add.w	r3, r7, #21
 80080dc:	683a      	ldr	r2, [r7, #0]
 80080de:	4619      	mov	r1, r3
 80080e0:	f7fb fa30 	bl	8003544 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 80080e4:	4603      	mov	r3, r0
 80080e6:	75fb      	strb	r3, [r7, #23]
 80080e8:	7dfb      	ldrb	r3, [r7, #23]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d001      	beq.n	80080f2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
 80080ee:	7dfb      	ldrb	r3, [r7, #23]
 80080f0:	e013      	b.n	800811a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xba>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
 80080f2:	7d7b      	ldrb	r3, [r7, #21]
 80080f4:	6879      	ldr	r1, [r7, #4]
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7ff ff58 	bl	8007fac <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 80080fc:	4603      	mov	r3, r0
 80080fe:	75bb      	strb	r3, [r7, #22]
 8008100:	7dbb      	ldrb	r3, [r7, #22]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d001      	beq.n	800810a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xaa>
 8008106:	7dbb      	ldrb	r3, [r7, #22]
 8008108:	e007      	b.n	800811a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xba>
  *bytes = element_count * (*type_size);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	69fa      	ldr	r2, [r7, #28]
 8008110:	fb02 f203 	mul.w	r2, r2, r3
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	3720      	adds	r7, #32
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}

08008122 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
 8008122:	b580      	push	{r7, lr}
 8008124:	b086      	sub	sp, #24
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
 800812a:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(out_bytes != nullptr);
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d101      	bne.n	8008136 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x14>
 8008132:	f00b fc51 	bl	80139d8 <abort>

  int element_count = 1;
 8008136:	2301      	movs	r3, #1
 8008138:	617b      	str	r3, [r7, #20]
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d015      	beq.n	800816e <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x4c>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 8008142:	2300      	movs	r3, #0
 8008144:	613b      	str	r3, [r7, #16]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	429a      	cmp	r2, r3
 8008150:	da0d      	bge.n	800816e <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x4c>
      element_count *= eval_tensor->dims->data[n];
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685a      	ldr	r2, [r3, #4]
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	fb02 f303 	mul.w	r3, r2, r3
 8008164:	617b      	str	r3, [r7, #20]
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	3301      	adds	r3, #1
 800816a:	613b      	str	r3, [r7, #16]
 800816c:	e7eb      	b.n	8008146 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x24>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	7a1b      	ldrb	r3, [r3, #8]
 8008172:	f107 0208 	add.w	r2, r7, #8
 8008176:	4611      	mov	r1, r2
 8008178:	4618      	mov	r0, r3
 800817a:	f7ff ff17 	bl	8007fac <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 800817e:	4603      	mov	r3, r0
 8008180:	73fb      	strb	r3, [r7, #15]
 8008182:	7bfb      	ldrb	r3, [r7, #15]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d001      	beq.n	800818c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x6a>
 8008188:	7bfb      	ldrb	r3, [r7, #15]
 800818a:	e006      	b.n	800819a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x78>
  *out_bytes = element_count * type_size;
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	68ba      	ldr	r2, [r7, #8]
 8008190:	fb02 f203 	mul.w	r2, r2, r3
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <_ZNK11flatbuffers6VectorIlE6LengthEv>:
  uoffset_t Length() const { return size(); }
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b082      	sub	sp, #8
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f7fb fd52 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 80081b0:	4603      	mov	r3, r0
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <_ZNK11flatbuffers6String5c_strEv>:
  const char *c_str() const { return reinterpret_cast<const char *>(Data()); }
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4618      	mov	r0, r3
 80081c6:	f001 fe1f 	bl	8009e08 <_ZNK11flatbuffers6VectorIcE4DataEv>
 80081ca:	4603      	mov	r3, r0
 80081cc:	4618      	mov	r0, r3
 80081ce:	3708      	adds	r7, #8
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <_ZN6tflite24EnumNamesBuiltinOperatorEv>:
inline const char * const *EnumNamesBuiltinOperator() {
 80081d4:	b480      	push	{r7}
 80081d6:	af00      	add	r7, sp, #0
  return names;
 80081d8:	4b02      	ldr	r3, [pc, #8]	; (80081e4 <_ZN6tflite24EnumNamesBuiltinOperatorEv+0x10>)
}
 80081da:	4618      	mov	r0, r3
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	08019580 	.word	0x08019580

080081e8 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>:
inline const char *EnumNameBuiltinOperator(BuiltinOperator e) {
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	4603      	mov	r3, r0
 80081f0:	71fb      	strb	r3, [r7, #7]
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_RFFT2D))
 80081f2:	2300      	movs	r3, #0
 80081f4:	72bb      	strb	r3, [r7, #10]
 80081f6:	2383      	movs	r3, #131	; 0x83
 80081f8:	72fb      	strb	r3, [r7, #11]
 80081fa:	f107 020b 	add.w	r2, r7, #11
 80081fe:	f107 010a 	add.w	r1, r7, #10
 8008202:	1dfb      	adds	r3, r7, #7
 8008204:	4618      	mov	r0, r3
 8008206:	f001 fe0b 	bl	8009e20 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d001      	beq.n	8008214 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x2c>
    return "";
 8008210:	4b07      	ldr	r3, [pc, #28]	; (8008230 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x48>)
 8008212:	e008      	b.n	8008226 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE+0x3e>
  const size_t index = static_cast<size_t>(e);
 8008214:	79fb      	ldrb	r3, [r7, #7]
 8008216:	60fb      	str	r3, [r7, #12]
  return EnumNamesBuiltinOperator()[index];
 8008218:	f7ff ffdc 	bl	80081d4 <_ZN6tflite24EnumNamesBuiltinOperatorEv>
 800821c:	4602      	mov	r2, r0
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	681b      	ldr	r3, [r3, #0]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3710      	adds	r7, #16
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
 800822e:	bf00      	nop
 8008230:	08017540 	.word	0x08017540

08008234 <_ZNK6tflite22QuantizationParameters5scaleEv>:
  const flatbuffers::Vector<float> *scale() const {
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<float> *>(VT_SCALE);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2108      	movs	r1, #8
 8008240:	4618      	mov	r0, r3
 8008242:	f001 fe18 	bl	8009e76 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIfEEEET_t>
 8008246:	4603      	mov	r3, r0
  }
 8008248:	4618      	mov	r0, r3
 800824a:	3708      	adds	r7, #8
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <_ZNK6tflite22QuantizationParameters10zero_pointEv>:
  const flatbuffers::Vector<int64_t> *zero_point() const {
 8008250:	b580      	push	{r7, lr}
 8008252:	b082      	sub	sp, #8
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int64_t> *>(VT_ZERO_POINT);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	210a      	movs	r1, #10
 800825c:	4618      	mov	r0, r3
 800825e:	f001 fe1a 	bl	8009e96 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIxEEEET_t>
 8008262:	4603      	mov	r3, r0
  }
 8008264:	4618      	mov	r0, r3
 8008266:	3708      	adds	r7, #8
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <_ZNK6tflite22QuantizationParameters19quantized_dimensionEv>:
  int32_t quantized_dimension() const {
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_QUANTIZED_DIMENSION, 0);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	2110      	movs	r1, #16
 800827a:	4618      	mov	r0, r3
 800827c:	f7fb fc7a 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 8008280:	4603      	mov	r3, r0
  }
 8008282:	4618      	mov	r0, r3
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <_ZNK6tflite6Tensor6bufferEv>:
  uint32_t buffer() const {
 800828a:	b580      	push	{r7, lr}
 800828c:	b082      	sub	sp, #8
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_BUFFER, 0);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	2108      	movs	r1, #8
 8008298:	4618      	mov	r0, r3
 800829a:	f7ff fbd0 	bl	8007a3e <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 800829e:	4603      	mov	r3, r0
  }
 80082a0:	4618      	mov	r0, r3
 80082a2:	3708      	adds	r7, #8
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <_ZNK6tflite6Tensor12quantizationEv>:
  const tflite::QuantizationParameters *quantization() const {
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b082      	sub	sp, #8
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
    return GetPointer<const tflite::QuantizationParameters *>(VT_QUANTIZATION);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	210c      	movs	r1, #12
 80082b4:	4618      	mov	r0, r3
 80082b6:	f001 fe0e 	bl	8009ed6 <_ZNK11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEEET_t>
 80082ba:	4603      	mov	r3, r0
  }
 80082bc:	4618      	mov	r0, r3
 80082be:	3708      	adds	r7, #8
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <_ZNK6tflite6Tensor11is_variableEv>:
  bool is_variable() const {
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	210e      	movs	r1, #14
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7fb fc1f 	bl	8003b16 <_ZNK11flatbuffers5Table8GetFieldIhEET_tS2_>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	bf14      	ite	ne
 80082de:	2301      	movne	r3, #1
 80082e0:	2300      	moveq	r3, #0
 80082e2:	b2db      	uxtb	r3, r3
  }
 80082e4:	4618      	mov	r0, r3
 80082e6:	3708      	adds	r7, #8
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <_ZNK6tflite8Operator12opcode_indexEv>:
  uint32_t opcode_index() const {
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_OPCODE_INDEX, 0);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	2104      	movs	r1, #4
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7ff fb9f 	bl	8007a3e <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 8008300:	4603      	mov	r3, r0
  }
 8008302:	4618      	mov	r0, r3
 8008304:	3708      	adds	r7, #8
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <_ZNK6tflite8Operator6inputsEv>:
  const flatbuffers::Vector<int32_t> *inputs() const {
 800830a:	b580      	push	{r7, lr}
 800830c:	b082      	sub	sp, #8
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2106      	movs	r1, #6
 8008316:	4618      	mov	r0, r3
 8008318:	f7fb fc4a 	bl	8003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 800831c:	4603      	mov	r3, r0
  }
 800831e:	4618      	mov	r0, r3
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <_ZNK6tflite8Operator7outputsEv>:
  const flatbuffers::Vector<int32_t> *outputs() const {
 8008326:	b580      	push	{r7, lr}
 8008328:	b082      	sub	sp, #8
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_OUTPUTS);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2108      	movs	r1, #8
 8008332:	4618      	mov	r0, r3
 8008334:	f7fb fc3c 	bl	8003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 8008338:	4603      	mov	r3, r0
  }
 800833a:	4618      	mov	r0, r3
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <_ZNK6tflite8Operator14custom_optionsEv>:
  const flatbuffers::Vector<uint8_t> *custom_options() const {
 8008342:	b580      	push	{r7, lr}
 8008344:	b082      	sub	sp, #8
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_CUSTOM_OPTIONS);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	210e      	movs	r1, #14
 800834e:	4618      	mov	r0, r3
 8008350:	f001 fd81 	bl	8009e56 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t>
 8008354:	4603      	mov	r3, r0
  }
 8008356:	4618      	mov	r0, r3
 8008358:	3708      	adds	r7, #8
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <_ZNK6tflite8SubGraph7tensorsEv>:
  const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *tensors() const {
 800835e:	b580      	push	{r7, lr}
 8008360:	b082      	sub	sp, #8
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Tensor>> *>(VT_TENSORS);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2104      	movs	r1, #4
 800836a:	4618      	mov	r0, r3
 800836c:	f001 fdc3 	bl	8009ef6 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEEEEET_t>
 8008370:	4603      	mov	r3, r0
  }
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <_ZNK6tflite8SubGraph6inputsEv>:
  const flatbuffers::Vector<int32_t> *inputs() const {
 800837a:	b580      	push	{r7, lr}
 800837c:	b082      	sub	sp, #8
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_INPUTS);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2106      	movs	r1, #6
 8008386:	4618      	mov	r0, r3
 8008388:	f7fb fc12 	bl	8003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 800838c:	4603      	mov	r3, r0
  }
 800838e:	4618      	mov	r0, r3
 8008390:	3708      	adds	r7, #8
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <_ZNK6tflite8SubGraph7outputsEv>:
  const flatbuffers::Vector<int32_t> *outputs() const {
 8008396:	b580      	push	{r7, lr}
 8008398:	b082      	sub	sp, #8
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<int32_t> *>(VT_OUTPUTS);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2108      	movs	r1, #8
 80083a2:	4618      	mov	r0, r3
 80083a4:	f7fb fc04 	bl	8003bb0 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIlEEEET_t>
 80083a8:	4603      	mov	r3, r0
  }
 80083aa:	4618      	mov	r0, r3
 80083ac:	3708      	adds	r7, #8
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <_ZNK6tflite8SubGraph9operatorsEv>:
  const flatbuffers::Vector<flatbuffers::Offset<tflite::Operator>> *operators() const {
 80083b2:	b580      	push	{r7, lr}
 80083b4:	b082      	sub	sp, #8
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Operator>> *>(VT_OPERATORS);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	210a      	movs	r1, #10
 80083be:	4618      	mov	r0, r3
 80083c0:	f001 fda9 	bl	8009f16 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEEEEET_t>
 80083c4:	4603      	mov	r3, r0
  }
 80083c6:	4618      	mov	r0, r3
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <_ZNK6tflite6Buffer4dataEv>:
  const flatbuffers::Vector<uint8_t> *data() const {
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b082      	sub	sp, #8
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<uint8_t> *>(VT_DATA);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2104      	movs	r1, #4
 80083da:	4618      	mov	r0, r3
 80083dc:	f001 fd3b 	bl	8009e56 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t>
 80083e0:	4603      	mov	r3, r0
  }
 80083e2:	4618      	mov	r0, r3
 80083e4:	3708      	adds	r7, #8
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <_ZNK6tflite8Metadata4nameEv>:
  const flatbuffers::String *name() const {
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b082      	sub	sp, #8
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::String *>(VT_NAME);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2104      	movs	r1, #4
 80083f6:	4618      	mov	r0, r3
 80083f8:	f001 fd5d 	bl	8009eb6 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t>
 80083fc:	4603      	mov	r3, r0
  }
 80083fe:	4618      	mov	r0, r3
 8008400:	3708      	adds	r7, #8
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <_ZNK6tflite8Metadata6bufferEv>:
  uint32_t buffer() const {
 8008406:	b580      	push	{r7, lr}
 8008408:	b082      	sub	sp, #8
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
    return GetField<uint32_t>(VT_BUFFER, 0);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2200      	movs	r2, #0
 8008412:	2106      	movs	r1, #6
 8008414:	4618      	mov	r0, r3
 8008416:	f7ff fb12 	bl	8007a3e <_ZNK11flatbuffers5Table8GetFieldImEET_tS2_>
 800841a:	4603      	mov	r3, r0
  }
 800841c:	4618      	mov	r0, r3
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <_ZNK6tflite5Model14operator_codesEv>:
  const flatbuffers::Vector<flatbuffers::Offset<tflite::OperatorCode>> *operator_codes() const {
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::OperatorCode>> *>(VT_OPERATOR_CODES);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2106      	movs	r1, #6
 8008430:	4618      	mov	r0, r3
 8008432:	f001 fd80 	bl	8009f36 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEEEET_t>
 8008436:	4603      	mov	r3, r0
  }
 8008438:	4618      	mov	r0, r3
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <_ZNK6tflite5Model9subgraphsEv>:
  const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *subgraphs() const {
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::SubGraph>> *>(VT_SUBGRAPHS);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2108      	movs	r1, #8
 800844c:	4618      	mov	r0, r3
 800844e:	f001 fd82 	bl	8009f56 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEEEEET_t>
 8008452:	4603      	mov	r3, r0
  }
 8008454:	4618      	mov	r0, r3
 8008456:	3708      	adds	r7, #8
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <_ZNK6tflite5Model7buffersEv>:
  const flatbuffers::Vector<flatbuffers::Offset<tflite::Buffer>> *buffers() const {
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Buffer>> *>(VT_BUFFERS);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	210c      	movs	r1, #12
 8008468:	4618      	mov	r0, r3
 800846a:	f001 fd84 	bl	8009f76 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEEEEET_t>
 800846e:	4603      	mov	r3, r0
  }
 8008470:	4618      	mov	r0, r3
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <_ZNK6tflite5Model8metadataEv>:
  const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *metadata() const {
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::Vector<flatbuffers::Offset<tflite::Metadata>> *>(VT_METADATA);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2110      	movs	r1, #16
 8008484:	4618      	mov	r0, r3
 8008486:	f001 fd86 	bl	8009f96 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEEEEET_t>
 800848a:	4603      	mov	r3, r0
  }
 800848c:	4618      	mov	r0, r3
 800848e:	3708      	adds	r7, #8
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <_ZN6tflite20BuiltinDataAllocatorD1Ev>:

  virtual ~BuiltinDataAllocator() {}
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	4a04      	ldr	r2, [pc, #16]	; (80084b0 <_ZN6tflite20BuiltinDataAllocatorD1Ev+0x1c>)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4618      	mov	r0, r3
 80084a6:	370c      	adds	r7, #12
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr
 80084b0:	08019810 	.word	0x08019810

080084b4 <_ZN6tflite20BuiltinDataAllocatorD0Ev>:
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff ffe9 	bl	8008494 <_ZN6tflite20BuiltinDataAllocatorD1Ev>
 80084c2:	2104      	movs	r1, #4
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f00a ffc4 	bl	8013452 <_ZdlPvj>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4618      	mov	r0, r3
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <_ZN6tflite20BuiltinDataAllocatorC1Ev>:
class BuiltinDataAllocator {
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	4a04      	ldr	r2, [pc, #16]	; (80084f0 <_ZN6tflite20BuiltinDataAllocatorC1Ev+0x1c>)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4618      	mov	r0, r3
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr
 80084f0:	08019810 	.word	0x08019810

080084f4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorC1EPNS_21SimpleMemoryAllocatorE>:
constexpr char kOfflineMemAllocMetadata[] = "OfflineMemoryAllocation";
const TfLiteIntArray kZeroLengthIntArray = {};

class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
 public:
  explicit MicroBuiltinDataAllocator(SimpleMemoryAllocator* memory_allocator)
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b082      	sub	sp, #8
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
      : memory_allocator_(memory_allocator) {}
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4618      	mov	r0, r3
 8008502:	f7ff ffe7 	bl	80084d4 <_ZN6tflite20BuiltinDataAllocatorC1Ev>
 8008506:	4a05      	ldr	r2, [pc, #20]	; (800851c <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorC1EPNS_21SimpleMemoryAllocatorE+0x28>)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	601a      	str	r2, [r3, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	605a      	str	r2, [r3, #4]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4618      	mov	r0, r3
 8008516:	3708      	adds	r7, #8
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}
 800851c:	080197b8 	.word	0x080197b8

08008520 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:

  void* Allocate(size_t size, size_t alignment_hint) override {
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	607a      	str	r2, [r7, #4]
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6858      	ldr	r0, [r3, #4]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	330c      	adds	r3, #12
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	68b9      	ldr	r1, [r7, #8]
 800853e:	4798      	blx	r3
 8008540:	4603      	mov	r3, r0
  }
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  void Deallocate(void* data) override {
 800854a:	b480      	push	{r7}
 800854c:	b083      	sub	sp, #12
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
 8008552:	6039      	str	r1, [r7, #0]
    // Do not deallocate, builtin data needs to be available for the life time
    // of the model.
  }
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilderC1EPNS0_14AllocationInfoEjjPNS_13ErrorReporterE>:
// A helper class to construct AllocationInfo array. This array contains the
// lifetime of tensors / scratch_buffer and will be used to calculate the memory
// plan. Methods need to be called in order from `Init`, `Add*`, to `Finish`.
class AllocationInfoBuilder {
 public:
  AllocationInfoBuilder(AllocationInfo* info, size_t tensor_count,
 8008560:	b480      	push	{r7}
 8008562:	b085      	sub	sp, #20
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
 800856c:	603b      	str	r3, [r7, #0]
                        size_t scratch_buffer_count, ErrorReporter* reporter)
      : info_(info),
        tensor_count_(tensor_count),
        buffer_count_(scratch_buffer_count),
        reporter_(reporter) {}
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	601a      	str	r2, [r3, #0]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	605a      	str	r2, [r3, #4]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	609a      	str	r2, [r3, #8]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	60da      	str	r2, [r3, #12]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	4618      	mov	r0, r3
 800858a:	3714      	adds	r7, #20
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor>:
  ErrorReporter* reporter_ = nullptr;
};

TfLiteStatus AllocationInfoBuilder::AddTensors(const SubGraph* subgraph,
                                               const int32_t* offline_offsets,
                                               TfLiteEvalTensor* eval_tensors) {
 8008594:	b580      	push	{r7, lr}
 8008596:	b09a      	sub	sp, #104	; 0x68
 8008598:	af02      	add	r7, sp, #8
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	607a      	str	r2, [r7, #4]
 80085a0:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(eval_tensors != nullptr);
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d101      	bne.n	80085ac <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x18>
 80085a8:	f00b fa16 	bl	80139d8 <abort>

  // Set up allocation info for all tensors.
  for (size_t i = 0; i < tensor_count_; ++i) {
 80085ac:	2300      	movs	r3, #0
 80085ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d267      	bcs.n	800868a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xf6>
    AllocationInfo* current = &info_[i];
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6819      	ldr	r1, [r3, #0]
 80085be:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085c0:	4613      	mov	r3, r2
 80085c2:	005b      	lsls	r3, r3, #1
 80085c4:	4413      	add	r3, r2
 80085c6:	00db      	lsls	r3, r3, #3
 80085c8:	440b      	add	r3, r1
 80085ca:	643b      	str	r3, [r7, #64]	; 0x40
    current->output_ptr = &(eval_tensors[i].data.data);
 80085cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085ce:	4613      	mov	r3, r2
 80085d0:	005b      	lsls	r3, r3, #1
 80085d2:	4413      	add	r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	461a      	mov	r2, r3
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	4413      	add	r3, r2
 80085dc:	461a      	mov	r2, r3
 80085de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085e0:	605a      	str	r2, [r3, #4]

    TF_LITE_ENSURE_STATUS(
 80085e2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085e4:	4613      	mov	r3, r2
 80085e6:	005b      	lsls	r3, r3, #1
 80085e8:	4413      	add	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	461a      	mov	r2, r3
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	4413      	add	r3, r2
 80085f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80085f4:	4611      	mov	r1, r2
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7ff fd93 	bl	8008122 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 80085fc:	4603      	mov	r3, r0
 80085fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8008602:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008606:	2b00      	cmp	r3, #0
 8008608:	d002      	beq.n	8008610 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x7c>
 800860a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800860e:	e170      	b.n	80088f2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x35e>
        TfLiteEvalTensorByteLength(&eval_tensors[i], &current->bytes));

    current->first_created = -1;
 8008610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008612:	f04f 32ff 	mov.w	r2, #4294967295
 8008616:	609a      	str	r2, [r3, #8]
    current->last_used = -1;
 8008618:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800861a:	f04f 32ff 	mov.w	r2, #4294967295
 800861e:	60da      	str	r2, [r3, #12]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
 8008620:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008622:	4613      	mov	r3, r2
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	4413      	add	r3, r2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	461a      	mov	r2, r3
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	4413      	add	r3, r2
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d113      	bne.n	800865e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xca>
                                (!subgraph->tensors()->Get(i)->is_variable());
 8008636:	68b8      	ldr	r0, [r7, #8]
 8008638:	f7ff fe91 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 800863c:	4603      	mov	r3, r0
 800863e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8008640:	4618      	mov	r0, r3
 8008642:	f001 fd41 	bl	800a0c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 8008646:	4603      	mov	r3, r0
 8008648:	4618      	mov	r0, r3
 800864a:	f7ff fe3b 	bl	80082c4 <_ZNK6tflite6Tensor11is_variableEv>
 800864e:	4603      	mov	r3, r0
 8008650:	f083 0301 	eor.w	r3, r3, #1
 8008654:	b2db      	uxtb	r3, r3
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
 8008656:	2b00      	cmp	r3, #0
 8008658:	d001      	beq.n	800865e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xca>
 800865a:	2201      	movs	r2, #1
 800865c:	e000      	b.n	8008660 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xcc>
 800865e:	2200      	movs	r2, #0
 8008660:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008662:	751a      	strb	r2, [r3, #20]
    if (offline_offsets) {
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d007      	beq.n	800867a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xe6>
      current->offline_offset = offline_offsets[i];
 800866a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800866c:	009b      	lsls	r3, r3, #2
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	4413      	add	r3, r2
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008676:	611a      	str	r2, [r3, #16]
 8008678:	e003      	b.n	8008682 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xee>
    } else {
      current->offline_offset = kOnlinePlannedBuffer;
 800867a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800867c:	f04f 32ff 	mov.w	r2, #4294967295
 8008680:	611a      	str	r2, [r3, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
 8008682:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008684:	3301      	adds	r3, #1
 8008686:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008688:	e792      	b.n	80085b0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x1c>
    }
  }

  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
 800868a:	2300      	movs	r3, #0
 800868c:	65bb      	str	r3, [r7, #88]	; 0x58
 800868e:	68b8      	ldr	r0, [r7, #8]
 8008690:	f7ff fe73 	bl	800837a <_ZNK6tflite8SubGraph6inputsEv>
 8008694:	4603      	mov	r3, r0
 8008696:	4618      	mov	r0, r3
 8008698:	f7fb fadc 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 800869c:	4602      	mov	r2, r0
 800869e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80086a0:	4293      	cmp	r3, r2
 80086a2:	bf34      	ite	cc
 80086a4:	2301      	movcc	r3, #1
 80086a6:	2300      	movcs	r3, #0
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d018      	beq.n	80086e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x14c>
    const int tensor_index = subgraph->inputs()->Get(i);
 80086ae:	68b8      	ldr	r0, [r7, #8]
 80086b0:	f7ff fe63 	bl	800837a <_ZNK6tflite8SubGraph6inputsEv>
 80086b4:	4603      	mov	r3, r0
 80086b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086b8:	4618      	mov	r0, r3
 80086ba:	f7fb fad9 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 80086be:	6178      	str	r0, [r7, #20]
    AllocationInfo* current = &info_[tensor_index];
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6819      	ldr	r1, [r3, #0]
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	4613      	mov	r3, r2
 80086c8:	005b      	lsls	r3, r3, #1
 80086ca:	4413      	add	r3, r2
 80086cc:	00db      	lsls	r3, r3, #3
 80086ce:	440b      	add	r3, r1
 80086d0:	613b      	str	r3, [r7, #16]
    current->first_created = 0;
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	2200      	movs	r2, #0
 80086d6:	609a      	str	r2, [r3, #8]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
 80086d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80086da:	3301      	adds	r3, #1
 80086dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80086de:	e7d6      	b.n	800868e <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0xfa>
  }

  // Mark all outputs as persistent to the end of the invocation.
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
 80086e0:	2300      	movs	r3, #0
 80086e2:	657b      	str	r3, [r7, #84]	; 0x54
 80086e4:	68b8      	ldr	r0, [r7, #8]
 80086e6:	f7ff fe56 	bl	8008396 <_ZNK6tflite8SubGraph7outputsEv>
 80086ea:	4603      	mov	r3, r0
 80086ec:	4618      	mov	r0, r3
 80086ee:	f7fb fab1 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 80086f2:	4602      	mov	r2, r0
 80086f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086f6:	4293      	cmp	r3, r2
 80086f8:	bf34      	ite	cc
 80086fa:	2301      	movcc	r3, #1
 80086fc:	2300      	movcs	r3, #0
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b00      	cmp	r3, #0
 8008702:	d021      	beq.n	8008748 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x1b4>
    const int tensor_index = subgraph->outputs()->Get(i);
 8008704:	68b8      	ldr	r0, [r7, #8]
 8008706:	f7ff fe46 	bl	8008396 <_ZNK6tflite8SubGraph7outputsEv>
 800870a:	4603      	mov	r3, r0
 800870c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800870e:	4618      	mov	r0, r3
 8008710:	f7fb faae 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 8008714:	61f8      	str	r0, [r7, #28]
    AllocationInfo* current = &info_[tensor_index];
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6819      	ldr	r1, [r3, #0]
 800871a:	69fa      	ldr	r2, [r7, #28]
 800871c:	4613      	mov	r3, r2
 800871e:	005b      	lsls	r3, r3, #1
 8008720:	4413      	add	r3, r2
 8008722:	00db      	lsls	r3, r3, #3
 8008724:	440b      	add	r3, r1
 8008726:	61bb      	str	r3, [r7, #24]
    current->last_used = subgraph->operators()->size() - 1;
 8008728:	68b8      	ldr	r0, [r7, #8]
 800872a:	f7ff fe42 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800872e:	4603      	mov	r3, r0
 8008730:	4618      	mov	r0, r3
 8008732:	f001 fcef 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 8008736:	4603      	mov	r3, r0
 8008738:	3b01      	subs	r3, #1
 800873a:	461a      	mov	r2, r3
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	60da      	str	r2, [r3, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
 8008740:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008742:	3301      	adds	r3, #1
 8008744:	657b      	str	r3, [r7, #84]	; 0x54
 8008746:	e7cd      	b.n	80086e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x150>
  }

  // Figure out when the first and last use of each tensor is.
  for (int i = (subgraph->operators()->size() - 1); i >= 0; --i) {
 8008748:	68b8      	ldr	r0, [r7, #8]
 800874a:	f7ff fe32 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800874e:	4603      	mov	r3, r0
 8008750:	4618      	mov	r0, r3
 8008752:	f001 fcdf 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 8008756:	4603      	mov	r3, r0
 8008758:	3b01      	subs	r3, #1
 800875a:	653b      	str	r3, [r7, #80]	; 0x50
 800875c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800875e:	2b00      	cmp	r3, #0
 8008760:	db77      	blt.n	8008852 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2be>
    const auto* op = subgraph->operators()->Get(i);
 8008762:	68b8      	ldr	r0, [r7, #8]
 8008764:	f7ff fe25 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 8008768:	4602      	mov	r2, r0
 800876a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800876c:	4619      	mov	r1, r3
 800876e:	4610      	mov	r0, r2
 8008770:	f001 fcde 	bl	800a130 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm>
 8008774:	63b8      	str	r0, [r7, #56]	; 0x38
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
 8008776:	2300      	movs	r3, #0
 8008778:	64fb      	str	r3, [r7, #76]	; 0x4c
 800877a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800877c:	f7ff fdc5 	bl	800830a <_ZNK6tflite8Operator6inputsEv>
 8008780:	4603      	mov	r3, r0
 8008782:	4618      	mov	r0, r3
 8008784:	f7fb fa66 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 8008788:	4602      	mov	r2, r0
 800878a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800878c:	4293      	cmp	r3, r2
 800878e:	bf34      	ite	cc
 8008790:	2301      	movcc	r3, #1
 8008792:	2300      	movcs	r3, #0
 8008794:	b2db      	uxtb	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d022      	beq.n	80087e0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x24c>
      const int tensor_index = op->inputs()->Get(n);
 800879a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800879c:	f7ff fdb5 	bl	800830a <_ZNK6tflite8Operator6inputsEv>
 80087a0:	4603      	mov	r3, r0
 80087a2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80087a4:	4618      	mov	r0, r3
 80087a6:	f7fb fa63 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 80087aa:	62f8      	str	r0, [r7, #44]	; 0x2c
      AllocationInfo* current = &info_[tensor_index];
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6819      	ldr	r1, [r3, #0]
 80087b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087b2:	4613      	mov	r3, r2
 80087b4:	005b      	lsls	r3, r3, #1
 80087b6:	4413      	add	r3, r2
 80087b8:	00db      	lsls	r3, r3, #3
 80087ba:	440b      	add	r3, r1
 80087bc:	62bb      	str	r3, [r7, #40]	; 0x28
      if (((current->last_used == -1) || (current->last_used < i))) {
 80087be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c6:	d004      	beq.n	80087d2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x23e>
 80087c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087ce:	429a      	cmp	r2, r3
 80087d0:	dd02      	ble.n	80087d8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x244>
        current->last_used = i;
 80087d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087d6:	60da      	str	r2, [r3, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
 80087d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087da:	3301      	adds	r3, #1
 80087dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087de:	e7cc      	b.n	800877a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x1e6>
      }
    }
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
 80087e0:	2300      	movs	r3, #0
 80087e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80087e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80087e6:	f7ff fd9e 	bl	8008326 <_ZNK6tflite8Operator7outputsEv>
 80087ea:	4603      	mov	r3, r0
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7fb fa31 	bl	8003c54 <_ZNK11flatbuffers6VectorIlE4sizeEv>
 80087f2:	4602      	mov	r2, r0
 80087f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087f6:	4293      	cmp	r3, r2
 80087f8:	bf34      	ite	cc
 80087fa:	2301      	movcc	r3, #1
 80087fc:	2300      	movcs	r3, #0
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	2b00      	cmp	r3, #0
 8008802:	d022      	beq.n	800884a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2b6>
      const int tensor_index = op->outputs()->Get(n);
 8008804:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008806:	f7ff fd8e 	bl	8008326 <_ZNK6tflite8Operator7outputsEv>
 800880a:	4603      	mov	r3, r0
 800880c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800880e:	4618      	mov	r0, r3
 8008810:	f7fb fa2e 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 8008814:	6378      	str	r0, [r7, #52]	; 0x34
      AllocationInfo* current = &info_[tensor_index];
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6819      	ldr	r1, [r3, #0]
 800881a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800881c:	4613      	mov	r3, r2
 800881e:	005b      	lsls	r3, r3, #1
 8008820:	4413      	add	r3, r2
 8008822:	00db      	lsls	r3, r3, #3
 8008824:	440b      	add	r3, r1
 8008826:	633b      	str	r3, [r7, #48]	; 0x30
      if ((current->first_created == -1) || (current->first_created > i)) {
 8008828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008830:	d004      	beq.n	800883c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2a8>
 8008832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008838:	429a      	cmp	r2, r3
 800883a:	da02      	bge.n	8008842 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2ae>
        current->first_created = i;
 800883c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800883e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008840:	609a      	str	r2, [r3, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
 8008842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008844:	3301      	adds	r3, #1
 8008846:	64bb      	str	r3, [r7, #72]	; 0x48
 8008848:	e7cc      	b.n	80087e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x250>
  for (int i = (subgraph->operators()->size() - 1); i >= 0; --i) {
 800884a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800884c:	3b01      	subs	r3, #1
 800884e:	653b      	str	r3, [r7, #80]	; 0x50
 8008850:	e784      	b.n	800875c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x1c8>
      }
    }
  }

  // Sanity check for valid tensor lifetime.
  for (size_t i = 0; i < tensor_count_; ++i) {
 8008852:	2300      	movs	r3, #0
 8008854:	647b      	str	r3, [r7, #68]	; 0x44
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800885c:	429a      	cmp	r2, r3
 800885e:	d247      	bcs.n	80088f0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x35c>
    AllocationInfo* current = &info_[i];
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6819      	ldr	r1, [r3, #0]
 8008864:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008866:	4613      	mov	r3, r2
 8008868:	005b      	lsls	r3, r3, #1
 800886a:	4413      	add	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	440b      	add	r3, r1
 8008870:	627b      	str	r3, [r7, #36]	; 0x24
    // Even though tensor appears to be read only it may still need to be
    // allocated.
    const bool appears_read_only =
        (current->first_created == -1) && (current->last_used != -1);
 8008872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800887a:	d106      	bne.n	800888a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2f6>
 800887c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008884:	d001      	beq.n	800888a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2f6>
 8008886:	2301      	movs	r3, #1
 8008888:	e000      	b.n	800888c <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2f8>
 800888a:	2300      	movs	r3, #0
    const bool appears_read_only =
 800888c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    const bool has_partial_lifetime =
        !appears_read_only &&
 8008890:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008894:	f083 0301 	eor.w	r3, r3, #1
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00b      	beq.n	80088b6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x322>
        ((current->first_created == -1) || (current->last_used == -1));
 800889e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a0:	689b      	ldr	r3, [r3, #8]
        !appears_read_only &&
 80088a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a6:	d004      	beq.n	80088b2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x31e>
        ((current->first_created == -1) || (current->last_used == -1));
 80088a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b0:	d101      	bne.n	80088b6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x322>
        !appears_read_only &&
 80088b2:	2301      	movs	r3, #1
 80088b4:	e000      	b.n	80088b8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x324>
 80088b6:	2300      	movs	r3, #0
    const bool has_partial_lifetime =
 80088b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (has_partial_lifetime && current->needs_allocating) {
 80088bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d011      	beq.n	80088e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x354>
 80088c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c6:	7d1b      	ldrb	r3, [r3, #20]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00d      	beq.n	80088e8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x354>
      TF_LITE_REPORT_ERROR(
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	68d8      	ldr	r0, [r3, #12]
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	689a      	ldr	r2, [r3, #8]
 80088d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	4613      	mov	r3, r2
 80088dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088de:	4907      	ldr	r1, [pc, #28]	; (80088fc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x368>)
 80088e0:	f7fa fb7c 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
          reporter_,
          "Logic error in memory planner, tensor %d has an invalid lifetime: "
          "first_created: %d, last_used: %d",
          i, current->first_created, current->last_used);
      return kTfLiteError;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e004      	b.n	80088f2 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x35e>
  for (size_t i = 0; i < tensor_count_; ++i) {
 80088e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088ea:	3301      	adds	r3, #1
 80088ec:	647b      	str	r3, [r7, #68]	; 0x44
 80088ee:	e7b2      	b.n	8008856 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor+0x2c2>
    }
  }
  return kTfLiteOk;
 80088f0:	2300      	movs	r3, #0
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3760      	adds	r7, #96	; 0x60
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop
 80088fc:	08017684 	.word	0x08017684

08008900 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl>:
// |    2    | Number offsets following: n                                     |
// |    3    | Arena byte offset of tensor #0 or -1 to allocate at runtime     |
// |    4    | Arena byte offset of tensor #1 or -1 to allocate at runtime     |
// | 3+(n-1) | Arena byte offset of tensor #(n-1) or -1 to allocate at runtime |
TfLiteStatus AllocationInfoBuilder::GetOfflinePlannedOffsets(
    const Model* model, const int32_t** offline_planner_offsets) {
 8008900:	b580      	push	{r7, lr}
 8008902:	b08c      	sub	sp, #48	; 0x30
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
  if (model->metadata()) {
 800890c:	68b8      	ldr	r0, [r7, #8]
 800890e:	f7ff fdb3 	bl	8008478 <_ZNK6tflite5Model8metadataEv>
 8008912:	4603      	mov	r3, r0
 8008914:	2b00      	cmp	r3, #0
 8008916:	bf14      	ite	ne
 8008918:	2301      	movne	r3, #1
 800891a:	2300      	moveq	r3, #0
 800891c:	b2db      	uxtb	r3, r3
 800891e:	2b00      	cmp	r3, #0
 8008920:	d060      	beq.n	80089e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xe4>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
 8008922:	2300      	movs	r3, #0
 8008924:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008926:	68b8      	ldr	r0, [r7, #8]
 8008928:	f7ff fda6 	bl	8008478 <_ZNK6tflite5Model8metadataEv>
 800892c:	4603      	mov	r3, r0
 800892e:	4618      	mov	r0, r3
 8008930:	f001 fcc0 	bl	800a2b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE4sizeEv>
 8008934:	4602      	mov	r2, r0
 8008936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008938:	4293      	cmp	r3, r2
 800893a:	bf34      	ite	cc
 800893c:	2301      	movcc	r3, #1
 800893e:	2300      	movcs	r3, #0
 8008940:	b2db      	uxtb	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d04e      	beq.n	80089e4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xe4>
      auto metadata = model->metadata()->Get(i);
 8008946:	68b8      	ldr	r0, [r7, #8]
 8008948:	f7ff fd96 	bl	8008478 <_ZNK6tflite5Model8metadataEv>
 800894c:	4603      	mov	r3, r0
 800894e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008950:	4618      	mov	r0, r3
 8008952:	f001 fcbd 	bl	800a2d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE3GetEm>
 8008956:	62b8      	str	r0, [r7, #40]	; 0x28
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 8008958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800895a:	f7ff fd46 	bl	80083ea <_ZNK6tflite8Metadata4nameEv>
 800895e:	4603      	mov	r3, r0
 8008960:	4618      	mov	r0, r3
 8008962:	f7ff fc2a 	bl	80081ba <_ZNK11flatbuffers6String5c_strEv>
 8008966:	4603      	mov	r3, r0
 8008968:	2217      	movs	r2, #23
 800896a:	4921      	ldr	r1, [pc, #132]	; (80089f0 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xf0>)
 800896c:	4618      	mov	r0, r3
 800896e:	f00b ffb5 	bl	80148dc <strncmp>
 8008972:	4603      	mov	r3, r0
                  strlen(kOfflineMemAllocMetadata)) == 0) {
 8008974:	2b00      	cmp	r3, #0
 8008976:	bf0c      	ite	eq
 8008978:	2301      	moveq	r3, #1
 800897a:	2300      	movne	r3, #0
 800897c:	b2db      	uxtb	r3, r3
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800897e:	2b00      	cmp	r3, #0
 8008980:	d02c      	beq.n	80089dc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xdc>
        const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers =
            model->buffers();
 8008982:	68b8      	ldr	r0, [r7, #8]
 8008984:	f7ff fd6a 	bl	800845c <_ZNK6tflite5Model7buffersEv>
 8008988:	6278      	str	r0, [r7, #36]	; 0x24
        auto* buffer = (*buffers)[metadata->buffer()];
 800898a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800898c:	f7ff fd3b 	bl	8008406 <_ZNK6tflite8Metadata6bufferEv>
 8008990:	4603      	mov	r3, r0
 8008992:	4619      	mov	r1, r3
 8008994:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008996:	f001 fccf 	bl	800a338 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEEixEm>
 800899a:	6238      	str	r0, [r7, #32]
        auto* array = buffer->data();
 800899c:	6a38      	ldr	r0, [r7, #32]
 800899e:	f7ff fd16 	bl	80083ce <_ZNK6tflite6Buffer4dataEv>
 80089a2:	61f8      	str	r0, [r7, #28]
        const uint32_t* metadata_buffer =
            reinterpret_cast<const uint32_t*>(array->data());
 80089a4:	69f8      	ldr	r0, [r7, #28]
 80089a6:	f001 fcd5 	bl	800a354 <_ZNK11flatbuffers6VectorIhE4dataEv>
 80089aa:	61b8      	str	r0, [r7, #24]
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	3308      	adds	r3, #8
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	617b      	str	r3, [r7, #20]
        *offline_planner_offsets =
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	f103 020c 	add.w	r2, r3, #12
        *offline_planner_offsets =
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	601a      	str	r2, [r3, #0]

        if (tensor_count_ != nbr_tensors) {
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d009      	beq.n	80089dc <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xdc>
          TF_LITE_REPORT_ERROR(reporter_,
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	68d8      	ldr	r0, [r3, #12]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	697a      	ldr	r2, [r7, #20]
 80089d2:	4908      	ldr	r1, [pc, #32]	; (80089f4 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xf4>)
 80089d4:	f7fa fb02 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                               "Nbr of offline buffer offsets (%d) in metadata "
                               "not equal nbr tensors (%d)\n",
                               nbr_tensors, tensor_count_);
          return kTfLiteError;
 80089d8:	2301      	movs	r3, #1
 80089da:	e004      	b.n	80089e6 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0xe6>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
 80089dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089de:	3301      	adds	r3, #1
 80089e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089e2:	e7a0      	b.n	8008926 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl+0x26>
        }
      }
    }
  }
  return kTfLiteOk;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3730      	adds	r7, #48	; 0x30
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	08019794 	.word	0x08019794
 80089f4:	08017638 	.word	0x08017638

080089f8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>:

TfLiteStatus AllocationInfoBuilder::AddScratchBuffers(
    internal::ScratchBufferRequest* scratch_buffer_requests,
    ScratchBufferHandle* scratch_buffer_handles) {
 80089f8:	b480      	push	{r7}
 80089fa:	b089      	sub	sp, #36	; 0x24
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
  // Set up allocation info for buffers.
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	61fb      	str	r3, [r7, #28]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	4413      	add	r3, r2
 8008a14:	69fa      	ldr	r2, [r7, #28]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d232      	bcs.n	8008a80 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x88>
    internal::ScratchBufferRequest* current_request =
        &(scratch_buffer_requests[i - tensor_count_]);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	69fa      	ldr	r2, [r7, #28]
 8008a20:	1ad3      	subs	r3, r2, r3
 8008a22:	00db      	lsls	r3, r3, #3
    internal::ScratchBufferRequest* current_request =
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	4413      	add	r3, r2
 8008a28:	61bb      	str	r3, [r7, #24]
    ScratchBufferHandle* current_handle =
        &(scratch_buffer_handles[i - tensor_count_]);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	69fa      	ldr	r2, [r7, #28]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	009b      	lsls	r3, r3, #2
    ScratchBufferHandle* current_handle =
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	4413      	add	r3, r2
 8008a38:	617b      	str	r3, [r7, #20]

    AllocationInfo* current = &info_[i];
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6819      	ldr	r1, [r3, #0]
 8008a3e:	69fa      	ldr	r2, [r7, #28]
 8008a40:	4613      	mov	r3, r2
 8008a42:	005b      	lsls	r3, r3, #1
 8008a44:	4413      	add	r3, r2
 8008a46:	00db      	lsls	r3, r3, #3
 8008a48:	440b      	add	r3, r1
 8008a4a:	613b      	str	r3, [r7, #16]
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 8008a4c:	697a      	ldr	r2, [r7, #20]
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	605a      	str	r2, [r3, #4]
    current->bytes = current_request->bytes;
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	601a      	str	r2, [r3, #0]
    current->first_created = current_request->node_idx;
 8008a5a:	69bb      	ldr	r3, [r7, #24]
 8008a5c:	685a      	ldr	r2, [r3, #4]
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	609a      	str	r2, [r3, #8]
    current->last_used = current_request->node_idx;
 8008a62:	69bb      	ldr	r3, [r7, #24]
 8008a64:	685a      	ldr	r2, [r3, #4]
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	60da      	str	r2, [r3, #12]
    current->offline_offset = kOnlinePlannedBuffer;
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a70:	611a      	str	r2, [r3, #16]
    current->needs_allocating = true;
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	2201      	movs	r2, #1
 8008a76:	751a      	strb	r2, [r3, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	61fb      	str	r3, [r7, #28]
 8008a7e:	e7c4      	b.n	8008a0a <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE+0x12>
  }
  return kTfLiteOk;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3724      	adds	r7, #36	; 0x24
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr

08008a8e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>:

TfLiteStatus CreatePlan(ErrorReporter* error_reporter,
                        GreedyMemoryPlanner* planner,
                        const AllocationInfo* allocation_info,
                        size_t allocation_info_size) {
 8008a8e:	b590      	push	{r4, r7, lr}
 8008a90:	b08b      	sub	sp, #44	; 0x2c
 8008a92:	af02      	add	r7, sp, #8
 8008a94:	60f8      	str	r0, [r7, #12]
 8008a96:	60b9      	str	r1, [r7, #8]
 8008a98:	607a      	str	r2, [r7, #4]
 8008a9a:	603b      	str	r3, [r7, #0]
  // Add the tensors to our allocation plan.
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	61fb      	str	r3, [r7, #28]
 8008aa0:	69fa      	ldr	r2, [r7, #28]
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d247      	bcs.n	8008b38 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0xaa>
    const AllocationInfo* current = &allocation_info[i];
 8008aa8:	69fa      	ldr	r2, [r7, #28]
 8008aaa:	4613      	mov	r3, r2
 8008aac:	005b      	lsls	r3, r3, #1
 8008aae:	4413      	add	r3, r2
 8008ab0:	00db      	lsls	r3, r3, #3
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	61bb      	str	r3, [r7, #24]
    if (current->needs_allocating) {
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	7d1b      	ldrb	r3, [r3, #20]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d036      	beq.n	8008b30 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0xa2>
      size_t aligned_bytes_required =
          AlignSizeUp(current->bytes, kBufferAlignment);
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2110      	movs	r1, #16
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f7ff fa58 	bl	8007f7e <_ZN6tflite11AlignSizeUpEjj>
 8008ace:	6178      	str	r0, [r7, #20]
      if (current->offline_offset == kOnlinePlannedBuffer) {
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	691b      	ldr	r3, [r3, #16]
 8008ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad8:	d114      	bne.n	8008b04 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x76>
        TF_LITE_ENSURE_STATUS(
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	3308      	adds	r3, #8
 8008ae0:	681c      	ldr	r4, [r3, #0]
 8008ae2:	697a      	ldr	r2, [r7, #20]
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	6899      	ldr	r1, [r3, #8]
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	68db      	ldr	r3, [r3, #12]
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	460b      	mov	r3, r1
 8008af0:	68f9      	ldr	r1, [r7, #12]
 8008af2:	68b8      	ldr	r0, [r7, #8]
 8008af4:	47a0      	blx	r4
 8008af6:	4603      	mov	r3, r0
 8008af8:	74bb      	strb	r3, [r7, #18]
 8008afa:	7cbb      	ldrb	r3, [r7, #18]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d017      	beq.n	8008b30 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0xa2>
 8008b00:	7cbb      	ldrb	r3, [r7, #18]
 8008b02:	e01a      	b.n	8008b3a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0xac>
            planner->AddBuffer(error_reporter, aligned_bytes_required,
                               current->first_created, current->last_used));
      } else {
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
 8008b04:	6979      	ldr	r1, [r7, #20]
 8008b06:	69bb      	ldr	r3, [r7, #24]
 8008b08:	6898      	ldr	r0, [r3, #8]
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	69ba      	ldr	r2, [r7, #24]
 8008b10:	6912      	ldr	r2, [r2, #16]
 8008b12:	9201      	str	r2, [sp, #4]
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	4603      	mov	r3, r0
 8008b18:	460a      	mov	r2, r1
 8008b1a:	68f9      	ldr	r1, [r7, #12]
 8008b1c:	68b8      	ldr	r0, [r7, #8]
 8008b1e:	f7fd f9a9 	bl	8005e74 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
 8008b22:	4603      	mov	r3, r0
 8008b24:	74fb      	strb	r3, [r7, #19]
 8008b26:	7cfb      	ldrb	r3, [r7, #19]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d001      	beq.n	8008b30 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0xa2>
 8008b2c:	7cfb      	ldrb	r3, [r7, #19]
 8008b2e:	e004      	b.n	8008b3a <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0xac>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	3301      	adds	r3, #1
 8008b34:	61fb      	str	r3, [r7, #28]
 8008b36:	e7b3      	b.n	8008aa0 <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj+0x12>
            error_reporter, aligned_bytes_required, current->first_created,
            current->last_used, current->offline_offset));
      }
    }
  }
  return kTfLiteOk;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3724      	adds	r7, #36	; 0x24
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd90      	pop	{r4, r7, pc}

08008b42 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>:

TfLiteStatus CommitPlan(ErrorReporter* error_reporter, MemoryPlanner* planner,
                        uint8_t* starting_point,
                        const AllocationInfo* allocation_info,
                        size_t allocation_info_size) {
 8008b42:	b590      	push	{r4, r7, lr}
 8008b44:	b08b      	sub	sp, #44	; 0x2c
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	60f8      	str	r0, [r7, #12]
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	607a      	str	r2, [r7, #4]
 8008b4e:	603b      	str	r3, [r7, #0]
  // Figure out the actual memory addresses for each buffer, based on the plan.
  int planner_index = 0;
 8008b50:	2300      	movs	r3, #0
 8008b52:	627b      	str	r3, [r7, #36]	; 0x24
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8008b54:	2300      	movs	r3, #0
 8008b56:	623b      	str	r3, [r7, #32]
 8008b58:	6a3a      	ldr	r2, [r7, #32]
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d22e      	bcs.n	8008bbe <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x7c>
    const AllocationInfo* current = &allocation_info[i];
 8008b60:	6a3a      	ldr	r2, [r7, #32]
 8008b62:	4613      	mov	r3, r2
 8008b64:	005b      	lsls	r3, r3, #1
 8008b66:	4413      	add	r3, r2
 8008b68:	00db      	lsls	r3, r3, #3
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	4413      	add	r3, r2
 8008b70:	61fb      	str	r3, [r7, #28]
    if (current->needs_allocating) {
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	7d1b      	ldrb	r3, [r3, #20]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d01d      	beq.n	8008bb6 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x74>
      int offset = -1;
 8008b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b7e:	617b      	str	r3, [r7, #20]
      TF_LITE_ENSURE_STATUS(
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	3314      	adds	r3, #20
 8008b86:	681c      	ldr	r4, [r3, #0]
 8008b88:	f107 0314 	add.w	r3, r7, #20
 8008b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b8e:	68f9      	ldr	r1, [r7, #12]
 8008b90:	68b8      	ldr	r0, [r7, #8]
 8008b92:	47a0      	blx	r4
 8008b94:	4603      	mov	r3, r0
 8008b96:	76fb      	strb	r3, [r7, #27]
 8008b98:	7efb      	ldrb	r3, [r7, #27]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d001      	beq.n	8008ba2 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x60>
 8008b9e:	7efb      	ldrb	r3, [r7, #27]
 8008ba0:	e00e      	b.n	8008bc0 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x7e>
          planner->GetOffsetForBuffer(error_reporter, planner_index, &offset));
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	69fb      	ldr	r3, [r7, #28]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	440a      	add	r2, r1
 8008bae:	601a      	str	r2, [r3, #0]
      ++planner_index;
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	627b      	str	r3, [r7, #36]	; 0x24
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	623b      	str	r3, [r7, #32]
 8008bbc:	e7cc      	b.n	8008b58 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj+0x16>
    }
  }
  return kTfLiteOk;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	372c      	adds	r7, #44	; 0x2c
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd90      	pop	{r4, r7, pc}

08008bc8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:

// Returns a pointer to any buffer associated with the flatbuffer tensor. Can
// return nullptr if no buffer is found.
void* GetFlatbufferTensorBuffer(
    const tflite::Tensor& flatbuffer_tensor,
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b086      	sub	sp, #24
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
  // the same as a constant op in TensorFlow) associated with this tensor first,
  // and if there is update the runtime structure to point to its location in
  // memory.
  // First see if there's any buffer information in the serialized tensor.
  // TODO(b/170379532): Add better unit tests to validate flatbuffer values.
  void* out_buffer = nullptr;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	617b      	str	r3, [r7, #20]
  if (auto* buffer = (*buffers)[flatbuffer_tensor.buffer()]) {
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7ff fb57 	bl	800828a <_ZNK6tflite6Tensor6bufferEv>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	4619      	mov	r1, r3
 8008be0:	6838      	ldr	r0, [r7, #0]
 8008be2:	f001 fba9 	bl	800a338 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEEixEm>
 8008be6:	6138      	str	r0, [r7, #16]
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d015      	beq.n	8008c1a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x52>
    // If we've found a buffer, does it have any data?
    if (auto* array = buffer->data()) {
 8008bee:	6938      	ldr	r0, [r7, #16]
 8008bf0:	f7ff fbed 	bl	80083ce <_ZNK6tflite6Buffer4dataEv>
 8008bf4:	60f8      	str	r0, [r7, #12]
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00e      	beq.n	8008c1a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x52>
      // If it has any data, is the data size larger than zero?
      if (array->size()) {
 8008bfc:	68f8      	ldr	r0, [r7, #12]
 8008bfe:	f001 f9da 	bl	8009fb6 <_ZNK11flatbuffers6VectorIhE4sizeEv>
 8008c02:	4603      	mov	r3, r0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	bf14      	ite	ne
 8008c08:	2301      	movne	r3, #1
 8008c0a:	2300      	moveq	r3, #0
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d003      	beq.n	8008c1a <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x52>
        // We've found a buffer with valid data, so update the runtime tensor
        // data structure to point to it.
        out_buffer = const_cast<void*>(static_cast<const void*>(array->data()));
 8008c12:	68f8      	ldr	r0, [r7, #12]
 8008c14:	f001 fb9e 	bl	800a354 <_ZNK11flatbuffers6VectorIhE4dataEv>
 8008c18:	6178      	str	r0, [r7, #20]
    // buffer in the serialized tensor, but it doesn't have any data in it. Is
    // that a validly-generated file, and if so what does it mean, or is it an
    // error condition? It would be good to tighten up the specification to make
    // it less ambiguous.
  }
  return out_buffer;
 8008c1a:	697b      	ldr	r3, [r7, #20]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3718      	adds	r7, #24
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:

TfLiteStatus InitializeTfLiteTensorFromFlatbuffer(
    SimpleMemoryAllocator* allocator, bool allocate_temp,
    const tflite::Tensor& flatbuffer_tensor,
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers,
    ErrorReporter* error_reporter, TfLiteTensor* result) {
 8008c24:	b590      	push	{r4, r7, lr}
 8008c26:	b08d      	sub	sp, #52	; 0x34
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	607a      	str	r2, [r7, #4]
 8008c2e:	603b      	str	r3, [r7, #0]
 8008c30:	460b      	mov	r3, r1
 8008c32:	72fb      	strb	r3, [r7, #11]
  TFLITE_DCHECK(result != nullptr);
 8008c34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1a>
 8008c3a:	f00a fecd 	bl	80139d8 <abort>

  *result = {};
 8008c3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c40:	4618      	mov	r0, r3
 8008c42:	2340      	movs	r3, #64	; 0x40
 8008c44:	461a      	mov	r2, r3
 8008c46:	2100      	movs	r1, #0
 8008c48:	f00a ff99 	bl	8013b7e <memset>
  // Make sure the serialized type is one we know how to deal with, and convert
  // it from a flatbuffer enum into a constant used by the kernel C API.
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f7ff f957 	bl	8007f00 <_ZNK6tflite6Tensor4typeEv>
 8008c52:	4603      	mov	r3, r0
 8008c54:	4618      	mov	r0, r3
 8008c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	f7fa fc72 	bl	8003544 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8008c60:	4603      	mov	r3, r0
 8008c62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008c66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x50>
 8008c6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c72:	e128      	b.n	8008ec6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a2>
                                          &result->type, error_reporter));
  // Make sure we remember if the serialized tensor is designated as a variable.
  result->is_variable = flatbuffer_tensor.is_variable();
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f7ff fb25 	bl	80082c4 <_ZNK6tflite6Tensor11is_variableEv>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c80:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8008c84:	6839      	ldr	r1, [r7, #0]
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f7ff ff9e 	bl	8008bc8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c90:	605a      	str	r2, [r3, #4]

  // TODO(petewarden): Some of these paths aren't getting enough testing
  // coverage, so we should figure out some tests that exercise them.
  if (result->data.data == nullptr) {
 8008c92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d103      	bne.n	8008ca2 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x7e>
    // The tensor contents haven't been set from a serialized buffer, so
    // make a note that they will be allocated from memory. The actual
    // allocation won't happen until later.
    result->allocation_type = kTfLiteArenaRw;
 8008c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	751a      	strb	r2, [r3, #20]
 8008ca0:	e002      	b.n	8008ca8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x84>
  } else {
    // We set the data from a serialized buffer, so record tha.
    result->allocation_type = kTfLiteMmapRo;
 8008ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	751a      	strb	r2, [r3, #20]
  }

  // Figure out what the size in bytes of the buffer is and store it.
  size_t type_size;
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
 8008ca8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008caa:	f103 0118 	add.w	r1, r3, #24
 8008cae:	f107 0210 	add.w	r2, r7, #16
 8008cb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f7ff f9d3 	bl	8008060 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008cc0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d002      	beq.n	8008cce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xaa>
 8008cc8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8008ccc:	e0fb      	b.n	8008ec6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a2>
      flatbuffer_tensor, &result->bytes, &type_size, error_reporter));

  if (flatbuffer_tensor.shape() == nullptr) {
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f7ff f908 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	bf0c      	ite	eq
 8008cda:	2301      	moveq	r3, #1
 8008cdc:	2300      	movne	r3, #0
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d003      	beq.n	8008cec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xc8>
    // flatbuffer_tensor.shape() can return a nullptr in the case of a scalar
    // tensor.
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 8008ce4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ce6:	4a7a      	ldr	r2, [pc, #488]	; (8008ed0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2ac>)
 8008ce8:	609a      	str	r2, [r3, #8]
 8008cea:	e013      	b.n	8008d14 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf0>
  } else {
    // TFLM doesn't allow reshaping the tensor which requires dynamic memory
    // allocation so it is safe to drop the const qualifier. In the future, if
    // we really want to update the tensor shape, we can always pass in a new
    // TfLiteIntArray - especially we have to do so if the dimension is
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f7ff f8f9 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cf6:	3308      	adds	r3, #8
 8008cf8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f001 fb36 	bl	800a36c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
 8008d00:	4603      	mov	r3, r0
 8008d02:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8008d06:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d002      	beq.n	8008d14 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xf0>
 8008d0e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008d12:	e0d8      	b.n	8008ec6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a2>
        allocator, error_reporter, flatbuffer_tensor.shape(), &(result->dims)));
  }

  // Copy the quantization information from the serialized data.
  const auto* src_quantization = flatbuffer_tensor.quantization();
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7ff fac7 	bl	80082a8 <_ZNK6tflite6Tensor12quantizationEv>
 8008d1a:	6278      	str	r0, [r7, #36]	; 0x24
  if (src_quantization && src_quantization->scale() &&
      (src_quantization->scale()->size() > 0) &&
      src_quantization->zero_point() &&
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d021      	beq.n	8008d66 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x142>
  if (src_quantization && src_quantization->scale() &&
 8008d22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d24:	f7ff fa86 	bl	8008234 <_ZNK6tflite22QuantizationParameters5scaleEv>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d01b      	beq.n	8008d66 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x142>
      (src_quantization->scale()->size() > 0) &&
 8008d2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d30:	f7ff fa80 	bl	8008234 <_ZNK6tflite22QuantizationParameters5scaleEv>
 8008d34:	4603      	mov	r3, r0
 8008d36:	4618      	mov	r0, r3
 8008d38:	f001 f94b 	bl	8009fd2 <_ZNK11flatbuffers6VectorIfE4sizeEv>
 8008d3c:	4603      	mov	r3, r0
  if (src_quantization && src_quantization->scale() &&
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d011      	beq.n	8008d66 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x142>
      src_quantization->zero_point() &&
 8008d42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d44:	f7ff fa84 	bl	8008250 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 8008d48:	4603      	mov	r3, r0
      (src_quantization->scale()->size() > 0) &&
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00b      	beq.n	8008d66 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x142>
      (src_quantization->zero_point()->size() > 0)) {
 8008d4e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d50:	f7ff fa7e 	bl	8008250 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 8008d54:	4603      	mov	r3, r0
 8008d56:	4618      	mov	r0, r3
 8008d58:	f001 f972 	bl	800a040 <_ZNK11flatbuffers6VectorIxE4sizeEv>
 8008d5c:	4603      	mov	r3, r0
      src_quantization->zero_point() &&
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d001      	beq.n	8008d66 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x142>
 8008d62:	2301      	movs	r3, #1
 8008d64:	e000      	b.n	8008d68 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x144>
 8008d66:	2300      	movs	r3, #0
  if (src_quantization && src_quantization->scale() &&
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 80ab 	beq.w	8008ec4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a0>
    // Always populate the TfLiteTensor.params field, even if there are
    // per-channel quantization parameters.
    result->params.scale = src_quantization->scale()->Get(0);
 8008d6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d70:	f7ff fa60 	bl	8008234 <_ZNK6tflite22QuantizationParameters5scaleEv>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2100      	movs	r1, #0
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f001 f939 	bl	8009ff0 <_ZNK11flatbuffers6VectorIfE3GetEm>
 8008d7e:	eef0 7a40 	vmov.f32	s15, s0
 8008d82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d84:	edc3 7a03 	vstr	s15, [r3, #12]
    // Note that the zero_point field in the FlatBuffers schema is a 64-bit
    // integer, but the zero_point field in the TfLiteQuantizationParams struct
    // is a 32-bit integer.
    result->params.zero_point =
        static_cast<int32_t>(src_quantization->zero_point()->Get(0));
 8008d88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d8a:	f7ff fa61 	bl	8008250 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2100      	movs	r1, #0
 8008d92:	4618      	mov	r0, r3
 8008d94:	f001 f962 	bl	800a05c <_ZNK11flatbuffers6VectorIxE3GetEm>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	460c      	mov	r4, r1
    result->params.zero_point =
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008da0:	611a      	str	r2, [r3, #16]

    // Populate per-channel quantization params.
    int channels = src_quantization->scale()->size();
 8008da2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008da4:	f7ff fa46 	bl	8008234 <_ZNK6tflite22QuantizationParameters5scaleEv>
 8008da8:	4603      	mov	r3, r0
 8008daa:	4618      	mov	r0, r3
 8008dac:	f001 f911 	bl	8009fd2 <_ZNK11flatbuffers6VectorIfE4sizeEv>
 8008db0:	4603      	mov	r3, r0
 8008db2:	623b      	str	r3, [r7, #32]
    TfLiteAffineQuantization* quantization =
        allocate_temp
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 8008db4:	7afb      	ldrb	r3, [r7, #11]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d009      	beq.n	8008dce <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1aa>
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
                                          alignof(TfLiteAffineQuantization)))
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3310      	adds	r3, #16
 8008dc0:	681b      	ldr	r3, [r3, #0]
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 8008dc2:	2204      	movs	r2, #4
 8008dc4:	210c      	movs	r1, #12
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	4798      	blx	r3
 8008dca:	4603      	mov	r3, r0
 8008dcc:	e008      	b.n	8008de0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1bc>
            : reinterpret_cast<TfLiteAffineQuantization*>(
                  allocator->AllocateFromTail(
                      sizeof(TfLiteAffineQuantization),
                      alignof(TfLiteAffineQuantization)));
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	330c      	adds	r3, #12
 8008dd4:	681b      	ldr	r3, [r3, #0]
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 8008dd6:	2204      	movs	r2, #4
 8008dd8:	210c      	movs	r1, #12
 8008dda:	68f8      	ldr	r0, [r7, #12]
 8008ddc:	4798      	blx	r3
 8008dde:	4603      	mov	r3, r0
                      alignof(TfLiteAffineQuantization)));
 8008de0:	61fb      	str	r3, [r7, #28]
    if (quantization == nullptr) {
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d105      	bne.n	8008df4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1d0>
      TF_LITE_REPORT_ERROR(error_reporter,
 8008de8:	493a      	ldr	r1, [pc, #232]	; (8008ed4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2b0>)
 8008dea:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008dec:	f7fa f8f6 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Unable to allocate TfLiteAffineQuantization.\n");
      return kTfLiteError;
 8008df0:	2301      	movs	r3, #1
 8008df2:	e068      	b.n	8008ec6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a2>
    // TODO(b/153688719): Reduce tail allocation by using a global zero-point
    // buffer. This value can not be reused from the flatbuffer since the
    // zero_point is stored as a int64_t.
    quantization->zero_point =
        allocate_temp
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
 8008df4:	7afb      	ldrb	r3, [r7, #11]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00d      	beq.n	8008e16 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1f2>
                  TfLiteIntArrayGetSizeInBytes(channels),
                  alignof(TfLiteIntArray)))
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	3310      	adds	r3, #16
 8008e00:	681c      	ldr	r4, [r3, #0]
                  TfLiteIntArrayGetSizeInBytes(channels),
 8008e02:	6a38      	ldr	r0, [r7, #32]
 8008e04:	f7f8 f96a 	bl	80010dc <TfLiteIntArrayGetSizeInBytes>
 8008e08:	4603      	mov	r3, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
 8008e0a:	2204      	movs	r2, #4
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	47a0      	blx	r4
 8008e12:	4602      	mov	r2, r0
 8008e14:	e00c      	b.n	8008e30 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x20c>
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
                  TfLiteIntArrayGetSizeInBytes(channels),
                  alignof(TfLiteIntArray)));
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	330c      	adds	r3, #12
 8008e1c:	681c      	ldr	r4, [r3, #0]
                  TfLiteIntArrayGetSizeInBytes(channels),
 8008e1e:	6a38      	ldr	r0, [r7, #32]
 8008e20:	f7f8 f95c 	bl	80010dc <TfLiteIntArrayGetSizeInBytes>
 8008e24:	4603      	mov	r3, r0
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
 8008e26:	2204      	movs	r2, #4
 8008e28:	4619      	mov	r1, r3
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	47a0      	blx	r4
 8008e2e:	4602      	mov	r2, r0
    quantization->zero_point =
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	605a      	str	r2, [r3, #4]
    if (quantization->zero_point == nullptr) {
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d105      	bne.n	8008e48 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x224>
      TF_LITE_REPORT_ERROR(error_reporter,
 8008e3c:	4926      	ldr	r1, [pc, #152]	; (8008ed8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2b4>)
 8008e3e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008e40:	f7fa f8cc 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Unable to allocate quantization->zero_point.\n");
      return kTfLiteError;
 8008e44:	2301      	movs	r3, #1
 8008e46:	e03e      	b.n	8008ec6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a2>
    }

    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
 8008e48:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e4a:	f7ff f9f3 	bl	8008234 <_ZNK6tflite22QuantizationParameters5scaleEv>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	f001 faa2 	bl	800a39e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	76fb      	strb	r3, [r7, #27]
 8008e5e:	7efb      	ldrb	r3, [r7, #27]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d001      	beq.n	8008e68 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>
 8008e64:	7efb      	ldrb	r3, [r7, #27]
 8008e66:	e02e      	b.n	8008ec6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x2a2>
        allocator, error_reporter, src_quantization->scale(),
        &quantization->scale));

    quantization->zero_point->size = channels;
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	6a3a      	ldr	r2, [r7, #32]
 8008e6e:	601a      	str	r2, [r3, #0]
    int* zero_point_data = quantization->zero_point->data;
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	3304      	adds	r3, #4
 8008e76:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < channels; i++) {
 8008e78:	2300      	movs	r3, #0
 8008e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e7e:	6a3b      	ldr	r3, [r7, #32]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	da12      	bge.n	8008eaa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x286>
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
 8008e84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008e86:	f7ff f9e3 	bl	8008250 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e8e:	4619      	mov	r1, r3
 8008e90:	4610      	mov	r0, r2
 8008e92:	f001 f8e3 	bl	800a05c <_ZNK11flatbuffers6VectorIxE3GetEm>
 8008e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	697a      	ldr	r2, [r7, #20]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < channels; i++) {
 8008ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ea8:	e7e8      	b.n	8008e7c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x258>
    }
    // TODO(rocky): Need to add a micro_allocator test case that fails when
    // this is not copied:
    quantization->quantized_dimension = src_quantization->quantized_dimension();
 8008eaa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008eac:	f7ff f9de 	bl	800826c <_ZNK6tflite22QuantizationParameters19quantized_dimensionEv>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	609a      	str	r2, [r3, #8]

    result->quantization = {kTfLiteAffineQuantization, quantization};
 8008eb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8008ebe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ec0:	69fa      	ldr	r2, [r7, #28]
 8008ec2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  return kTfLiteOk;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3734      	adds	r7, #52	; 0x34
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd90      	pop	{r4, r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	080197ac 	.word	0x080197ac
 8008ed4:	080176e8 	.word	0x080176e8
 8008ed8:	08017718 	.word	0x08017718

08008edc <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>:

TfLiteStatus InitializeTfLiteEvalTensorFromFlatbuffer(
    SimpleMemoryAllocator* allocator, const tflite::Tensor& flatbuffer_tensor,
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers,
    ErrorReporter* error_reporter, TfLiteEvalTensor* result) {
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
 8008ee8:	603b      	str	r3, [r7, #0]
  *result = {};
 8008eea:	6a3b      	ldr	r3, [r7, #32]
 8008eec:	461a      	mov	r2, r3
 8008eee:	2300      	movs	r3, #0
 8008ef0:	6013      	str	r3, [r2, #0]
 8008ef2:	6053      	str	r3, [r2, #4]
 8008ef4:	6093      	str	r3, [r2, #8]
  // Make sure the serialized type is one we know how to deal with, and convert
  // it from a flatbuffer enum into a constant used by the kernel C API.
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 8008ef6:	68b8      	ldr	r0, [r7, #8]
 8008ef8:	f7ff f802 	bl	8007f00 <_ZNK6tflite6Tensor4typeEv>
 8008efc:	4603      	mov	r3, r0
 8008efe:	4618      	mov	r0, r3
 8008f00:	6a3b      	ldr	r3, [r7, #32]
 8008f02:	3308      	adds	r3, #8
 8008f04:	683a      	ldr	r2, [r7, #0]
 8008f06:	4619      	mov	r1, r3
 8008f08:	f7fa fb1c 	bl	8003544 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	75fb      	strb	r3, [r7, #23]
 8008f10:	7dfb      	ldrb	r3, [r7, #23]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d001      	beq.n	8008f1a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x3e>
 8008f16:	7dfb      	ldrb	r3, [r7, #23]
 8008f18:	e027      	b.n	8008f6a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x8e>
                                          &result->type, error_reporter));

  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8008f1a:	6879      	ldr	r1, [r7, #4]
 8008f1c:	68b8      	ldr	r0, [r7, #8]
 8008f1e:	f7ff fe53 	bl	8008bc8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
 8008f22:	4602      	mov	r2, r0
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	601a      	str	r2, [r3, #0]

  if (flatbuffer_tensor.shape() == nullptr) {
 8008f28:	68b8      	ldr	r0, [r7, #8]
 8008f2a:	f7fe ffdb 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	bf0c      	ite	eq
 8008f34:	2301      	moveq	r3, #1
 8008f36:	2300      	movne	r3, #0
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d003      	beq.n	8008f46 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x6a>
    // flatbuffer_tensor.shape() can return a nullptr in the case of a scalar
    // tensor.
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 8008f3e:	6a3b      	ldr	r3, [r7, #32]
 8008f40:	4a0c      	ldr	r2, [pc, #48]	; (8008f74 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x98>)
 8008f42:	605a      	str	r2, [r3, #4]
 8008f44:	e010      	b.n	8008f68 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x8c>
  } else {
    TF_LITE_ENSURE_STATUS(FlatBufferVectorToTfLiteTypeArray(
 8008f46:	68b8      	ldr	r0, [r7, #8]
 8008f48:	f7fe ffcc 	bl	8007ee4 <_ZNK6tflite6Tensor5shapeEv>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	3304      	adds	r3, #4
 8008f52:	6839      	ldr	r1, [r7, #0]
 8008f54:	68f8      	ldr	r0, [r7, #12]
 8008f56:	f001 fa09 	bl	800a36c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	75bb      	strb	r3, [r7, #22]
 8008f5e:	7dbb      	ldrb	r3, [r7, #22]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x8c>
 8008f64:	7dbb      	ldrb	r3, [r7, #22]
 8008f66:	e000      	b.n	8008f6a <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor+0x8e>
        allocator, error_reporter, flatbuffer_tensor.shape(), &(result->dims)));
  }
  return kTfLiteOk;
 8008f68:	2300      	movs	r3, #0
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3718      	adds	r7, #24
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	080197ac 	.word	0x080197ac

08008f78 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:

}  // namespace internal

MicroAllocator::MicroAllocator(SimpleMemoryAllocator* memory_allocator,
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	607a      	str	r2, [r7, #4]
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}
 8008f84:	4a0c      	ldr	r2, [pc, #48]	; (8008fb8 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x40>)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	601a      	str	r2, [r3, #0]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	68ba      	ldr	r2, [r7, #8]
 8008f8e:	605a      	str	r2, [r3, #4]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	609a      	str	r2, [r3, #8]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	731a      	strb	r2, [r3, #12]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	611a      	str	r2, [r3, #16]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	615a      	str	r2, [r3, #20]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	4618      	mov	r0, r3
 8008fac:	3714      	adds	r7, #20
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr
 8008fb6:	bf00      	nop
 8008fb8:	080197d0 	.word	0x080197d0

08008fbc <_ZN6tflite14MicroAllocatorD1Ev>:

MicroAllocator::~MicroAllocator() {}
 8008fbc:	b480      	push	{r7}
 8008fbe:	b083      	sub	sp, #12
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	4a04      	ldr	r2, [pc, #16]	; (8008fd8 <_ZN6tflite14MicroAllocatorD1Ev+0x1c>)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	601a      	str	r2, [r3, #0]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr
 8008fd8:	080197d0 	.word	0x080197d0

08008fdc <_ZN6tflite14MicroAllocatorD0Ev>:
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f7ff ffe9 	bl	8008fbc <_ZN6tflite14MicroAllocatorD1Ev>
 8008fea:	2118      	movs	r1, #24
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f00a fa30 	bl	8013452 <_ZdlPvj>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3708      	adds	r7, #8
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:

MicroAllocator* MicroAllocator::Create(uint8_t* tensor_arena, size_t arena_size,
                                       ErrorReporter* error_reporter) {
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b086      	sub	sp, #24
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
 8009008:	2110      	movs	r1, #16
 800900a:	68f8      	ldr	r0, [r7, #12]
 800900c:	f7fe ff88 	bl	8007f20 <_ZN6tflite14AlignPointerUpEPhj>
 8009010:	6178      	str	r0, [r7, #20]
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	4413      	add	r3, r2
 8009018:	461a      	mov	r2, r3
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	1ad3      	subs	r3, r2, r3
 800901e:	613b      	str	r3, [r7, #16]
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	6979      	ldr	r1, [r7, #20]
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f003 fddf 	bl	800cbe8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
 800902a:	4603      	mov	r3, r0
                                              aligned_arena_size),
                error_reporter);
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	4618      	mov	r0, r3
 8009030:	f000 f805 	bl	800903e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
 8009034:	4603      	mov	r3, r0
}
 8009036:	4618      	mov	r0, r3
 8009038:	3718      	adds	r7, #24
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>:

MicroAllocator* MicroAllocator::Create(SimpleMemoryAllocator* memory_allocator,
                                       ErrorReporter* error_reporter) {
 800903e:	b590      	push	{r4, r7, lr}
 8009040:	b085      	sub	sp, #20
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
 8009046:	6039      	str	r1, [r7, #0]
  TFLITE_DCHECK(memory_allocator != nullptr);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d101      	bne.n	8009052 <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x14>
 800904e:	f00a fcc3 	bl	80139d8 <abort>
  TFLITE_DCHECK(error_reporter != nullptr);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d101      	bne.n	800905c <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x1e>
 8009058:	f00a fcbe 	bl	80139d8 <abort>

  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
      sizeof(MicroAllocator), alignof(MicroAllocator));
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	330c      	adds	r3, #12
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2204      	movs	r2, #4
 8009066:	2118      	movs	r1, #24
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	4798      	blx	r3
 800906c:	60f8      	str	r0, [r7, #12]
  MicroAllocator* allocator =
      new (allocator_buffer) MicroAllocator(memory_allocator, error_reporter);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	4619      	mov	r1, r3
 8009072:	2018      	movs	r0, #24
 8009074:	f7fa f817 	bl	80030a6 <_ZnwjPv>
 8009078:	4604      	mov	r4, r0
 800907a:	2c00      	cmp	r4, #0
 800907c:	d006      	beq.n	800908c <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x4e>
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	6879      	ldr	r1, [r7, #4]
 8009082:	4620      	mov	r0, r4
 8009084:	f7ff ff78 	bl	8008f78 <_ZN6tflite14MicroAllocatorC1EPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE>
 8009088:	4623      	mov	r3, r4
 800908a:	e000      	b.n	800908e <_ZN6tflite14MicroAllocator6CreateEPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterE+0x50>
 800908c:	4623      	mov	r3, r4
 800908e:	60bb      	str	r3, [r7, #8]
  return allocator;
 8009090:	68bb      	ldr	r3, [r7, #8]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3714      	adds	r7, #20
 8009096:	46bd      	mov	sp, r7
 8009098:	bd90      	pop	{r4, r7, pc}
	...

0800909c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor>:

TfLiteStatus MicroAllocator::StartModelAllocation(
    const Model* model, const MicroOpResolver& op_resolver,
    NodeAndRegistration** node_and_registrations,
    TfLiteEvalTensor** eval_tensors) {
 800909c:	b590      	push	{r4, r7, lr}
 800909e:	b087      	sub	sp, #28
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	607a      	str	r2, [r7, #4]
 80090a8:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(model != nullptr);
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d101      	bne.n	80090b4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x18>
 80090b0:	f00a fc92 	bl	80139d8 <abort>

  if (model_is_allocating_) {
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	7b1b      	ldrb	r3, [r3, #12]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d007      	beq.n	80090cc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x30>
    TF_LITE_REPORT_ERROR(error_reporter_,
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	4923      	ldr	r1, [pc, #140]	; (8009150 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xb4>)
 80090c2:	4618      	mov	r0, r3
 80090c4:	f7f9 ff8a 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "MicroAllocator: Model allocation started before "
                         "finishing previously allocated model");
    return kTfLiteError;
 80090c8:	2301      	movs	r3, #1
 80090ca:	e03c      	b.n	8009146 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xaa>
  }

  model_is_allocating_ = true;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2201      	movs	r2, #1
 80090d0:	731a      	strb	r2, [r3, #12]

  TF_LITE_ENSURE_STATUS(InitScratchBufferData());
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f000 fe68 	bl	8009da8 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>
 80090d8:	4603      	mov	r3, r0
 80090da:	75fb      	strb	r3, [r7, #23]
 80090dc:	7dfb      	ldrb	r3, [r7, #23]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d001      	beq.n	80090e6 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x4a>
 80090e2:	7dfb      	ldrb	r3, [r7, #23]
 80090e4:	e02f      	b.n	8009146 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xaa>
  TF_LITE_ENSURE_STATUS(AllocateTfLiteEvalTensors(model, eval_tensors));
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	3320      	adds	r3, #32
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090f0:	68b9      	ldr	r1, [r7, #8]
 80090f2:	68f8      	ldr	r0, [r7, #12]
 80090f4:	4798      	blx	r3
 80090f6:	4603      	mov	r3, r0
 80090f8:	75bb      	strb	r3, [r7, #22]
 80090fa:	7dbb      	ldrb	r3, [r7, #22]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x68>
 8009100:	7dbb      	ldrb	r3, [r7, #22]
 8009102:	e020      	b.n	8009146 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xaa>
  TF_LITE_ENSURE_STATUS(
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3318      	adds	r3, #24
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	683a      	ldr	r2, [r7, #0]
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	4798      	blx	r3
 8009114:	4603      	mov	r3, r0
 8009116:	757b      	strb	r3, [r7, #21]
 8009118:	7d7b      	ldrb	r3, [r7, #21]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d001      	beq.n	8009122 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x86>
 800911e:	7d7b      	ldrb	r3, [r7, #21]
 8009120:	e011      	b.n	8009146 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xaa>
      AllocateNodeAndRegistrations(model, node_and_registrations));
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer(
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	331c      	adds	r3, #28
 8009128:	681c      	ldr	r4, [r3, #0]
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	687a      	ldr	r2, [r7, #4]
 8009130:	68b9      	ldr	r1, [r7, #8]
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	47a0      	blx	r4
 8009136:	4603      	mov	r3, r0
 8009138:	753b      	strb	r3, [r7, #20]
 800913a:	7d3b      	ldrb	r3, [r7, #20]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d001      	beq.n	8009144 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xa8>
 8009140:	7d3b      	ldrb	r3, [r7, #20]
 8009142:	e000      	b.n	8009146 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0xaa>
      model, op_resolver, *node_and_registrations));

  return kTfLiteOk;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	371c      	adds	r7, #28
 800914a:	46bd      	mov	sp, r7
 800914c:	bd90      	pop	{r4, r7, pc}
 800914e:	bf00      	nop
 8009150:	08017748 	.word	0x08017748

08009154 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE>:

TfLiteStatus MicroAllocator::FinishModelAllocation(
    const Model* model, TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle** scratch_buffer_handles) {
 8009154:	b590      	push	{r4, r7, lr}
 8009156:	b089      	sub	sp, #36	; 0x24
 8009158:	af02      	add	r7, sp, #8
 800915a:	60f8      	str	r0, [r7, #12]
 800915c:	60b9      	str	r1, [r7, #8]
 800915e:	607a      	str	r2, [r7, #4]
 8009160:	603b      	str	r3, [r7, #0]
  if (!model_is_allocating_) {
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	7b1b      	ldrb	r3, [r3, #12]
 8009166:	f083 0301 	eor.w	r3, r3, #1
 800916a:	b2db      	uxtb	r3, r3
 800916c:	2b00      	cmp	r3, #0
 800916e:	d007      	beq.n	8009180 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x2c>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	4924      	ldr	r1, [pc, #144]	; (8009208 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xb4>)
 8009176:	4618      	mov	r0, r3
 8009178:	f7f9 ff30 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "MicroAllocator: Model allocation finished before "
                         "starting allocating model");
    return kTfLiteError;
 800917c:	2301      	movs	r3, #1
 800917e:	e03f      	b.n	8009200 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xac>
  }

  const SubGraph* subgraph = GetSubGraphFromModel(model);
 8009180:	68b9      	ldr	r1, [r7, #8]
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f000 fc86 	bl	8009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>
 8009188:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(subgraph != nullptr);
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x40>
 8009190:	f00a fc22 	bl	80139d8 <abort>

  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	3334      	adds	r3, #52	; 0x34
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	68fa      	ldr	r2, [r7, #12]
 800919e:	6912      	ldr	r2, [r2, #16]
 80091a0:	6839      	ldr	r1, [r7, #0]
 80091a2:	68f8      	ldr	r0, [r7, #12]
 80091a4:	4798      	blx	r3
 80091a6:	4603      	mov	r3, r0
 80091a8:	74fb      	strb	r3, [r7, #19]
 80091aa:	7cfb      	ldrb	r3, [r7, #19]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d001      	beq.n	80091b4 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x60>
 80091b0:	7cfb      	ldrb	r3, [r7, #19]
 80091b2:	e025      	b.n	8009200 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xac>
      scratch_buffer_handles, scratch_buffer_request_count_));
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph, eval_tensors,
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	3330      	adds	r3, #48	; 0x30
 80091ba:	681c      	ldr	r4, [r3, #0]
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	68b9      	ldr	r1, [r7, #8]
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	47a0      	blx	r4
 80091cc:	4603      	mov	r3, r0
 80091ce:	74bb      	strb	r3, [r7, #18]
 80091d0:	7cbb      	ldrb	r3, [r7, #18]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x86>
 80091d6:	7cbb      	ldrb	r3, [r7, #18]
 80091d8:	e012      	b.n	8009200 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xac>
                                               *scratch_buffer_handles));
  TF_LITE_ENSURE_STATUS(AllocateVariables(subgraph, eval_tensors));
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	3324      	adds	r3, #36	; 0x24
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	6979      	ldr	r1, [r7, #20]
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	4798      	blx	r3
 80091ea:	4603      	mov	r3, r0
 80091ec:	747b      	strb	r3, [r7, #17]
 80091ee:	7c7b      	ldrb	r3, [r7, #17]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d001      	beq.n	80091f8 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xa4>
 80091f4:	7c7b      	ldrb	r3, [r7, #17]
 80091f6:	e003      	b.n	8009200 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xac>

  model_is_allocating_ = false;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	731a      	strb	r2, [r3, #12]
  return kTfLiteOk;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	4618      	mov	r0, r3
 8009202:	371c      	adds	r7, #28
 8009204:	46bd      	mov	sp, r7
 8009206:	bd90      	pop	{r4, r7, pc}
 8009208:	080177a0 	.word	0x080177a0

0800920c <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:

void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
 800920c:	b580      	push	{r7, lr}
 800920e:	b082      	sub	sp, #8
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6858      	ldr	r0, [r3, #4]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	330c      	adds	r3, #12
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2210      	movs	r2, #16
 8009226:	6839      	ldr	r1, [r7, #0]
 8009228:	4798      	blx	r3
 800922a:	4603      	mov	r3, r0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3708      	adds	r7, #8
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi>:

TfLiteStatus MicroAllocator::RequestScratchBufferInArena(size_t bytes,
                                                         int* buffer_idx) {
 8009234:	b580      	push	{r7, lr}
 8009236:	b088      	sub	sp, #32
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	607a      	str	r2, [r7, #4]
  // All scratch buffer requests are stored in the head section of the arena
  // when a model is in the prepare phase. First align a scratch buffer request
  // pointer to the start of the head:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f000 fdce 	bl	8009de2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
 8009246:	6178      	str	r0, [r7, #20]

  // Count the number of requested scratch buffers for the current node:
  size_t current_node_request_count = 0;
 8009248:	2300      	movs	r3, #0
 800924a:	61fb      	str	r3, [r7, #28]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800924c:	2300      	movs	r3, #0
 800924e:	61bb      	str	r3, [r7, #24]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	69ba      	ldr	r2, [r7, #24]
 8009256:	429a      	cmp	r2, r3
 8009258:	d20e      	bcs.n	8009278 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x44>
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	00db      	lsls	r3, r3, #3
 800925e:	697a      	ldr	r2, [r7, #20]
 8009260:	4413      	add	r3, r2
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009268:	d102      	bne.n	8009270 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x3c>
      ++current_node_request_count;
 800926a:	69fb      	ldr	r3, [r7, #28]
 800926c:	3301      	adds	r3, #1
 800926e:	61fb      	str	r3, [r7, #28]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8009270:	69bb      	ldr	r3, [r7, #24]
 8009272:	3301      	adds	r3, #1
 8009274:	61bb      	str	r3, [r7, #24]
 8009276:	e7eb      	b.n	8009250 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x1c>
    }
  }

  // First, ensure that the per-kernel request has not exceeded the limit:
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	2b07      	cmp	r3, #7
 800927c:	d908      	bls.n	8009290 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x5c>
    TF_LITE_REPORT_ERROR(
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	2208      	movs	r2, #8
 8009284:	4913      	ldr	r1, [pc, #76]	; (80092d4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0xa0>)
 8009286:	4618      	mov	r0, r3
 8009288:	f7f9 fea8 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Scratch buffer request exeeds limit per operator (%d)",
        kMaxScratchBuffersPerOp);
    return kTfLiteError;
 800928c:	2301      	movs	r3, #1
 800928e:	e01c      	b.n	80092ca <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x96>
  }

  // Initialize and assign values for the request at the current index:
  internal::ScratchBufferRequest* current_request =
      &requests[scratch_buffer_request_count_];
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	691b      	ldr	r3, [r3, #16]
 8009294:	00db      	lsls	r3, r3, #3
  internal::ScratchBufferRequest* current_request =
 8009296:	697a      	ldr	r2, [r7, #20]
 8009298:	4413      	add	r3, r2
 800929a:	613b      	str	r3, [r7, #16]
  *current_request = {};
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	461a      	mov	r2, r3
 80092a0:	2300      	movs	r3, #0
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	6053      	str	r3, [r2, #4]
  // Assign -1 as a sentinel value that will be updated when the node finishes
  // allocating:
  current_request->bytes = bytes;
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	601a      	str	r2, [r3, #0]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	f04f 32ff 	mov.w	r2, #4294967295
 80092b2:	605a      	str	r2, [r3, #4]

  // Assign the current request index to the out-param:
  *buffer_idx = scratch_buffer_request_count_;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	461a      	mov	r2, r3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	601a      	str	r2, [r3, #0]

  // Bump the request count to prepare for the next request:
  ++scratch_buffer_request_count_;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	691b      	ldr	r3, [r3, #16]
 80092c2:	1c5a      	adds	r2, r3, #1
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	611a      	str	r2, [r3, #16]
  return kTfLiteOk;
 80092c8:	2300      	movs	r3, #0
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3720      	adds	r7, #32
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	080177ec 	.word	0x080177ec

080092d8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:

TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 80092d8:	b580      	push	{r7, lr}
 80092da:	b086      	sub	sp, #24
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
  // When a node has finished preparing, all temp allocations performed by the
  // kernel should be cleaned up:
  ResetTempAllocations();
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3308      	adds	r3, #8
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	4798      	blx	r3

  // Find and update any new scratch buffer requests for the current node:
  internal::ScratchBufferRequest* requests = GetScratchBufferRequests();
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 fd77 	bl	8009de2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
 80092f4:	6138      	str	r0, [r7, #16]

  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 80092f6:	2300      	movs	r3, #0
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	691b      	ldr	r3, [r3, #16]
 80092fe:	697a      	ldr	r2, [r7, #20]
 8009300:	429a      	cmp	r2, r3
 8009302:	d211      	bcs.n	8009328 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x50>
    // A request with a node_idx of -1 is a sentinel value used to indicate this
    // was a new request for the current node. The allocator finally knows the
    // node index at this point. Assign the value and update the list of new
    // requests so the head section can be adjusted to allow for the next kernel
    // to allocate at most kMaxScratchBuffersPerOp requests:
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	00db      	lsls	r3, r3, #3
 8009308:	693a      	ldr	r2, [r7, #16]
 800930a:	4413      	add	r3, r2
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009312:	d105      	bne.n	8009320 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x48>
      requests[i].node_idx = node_id;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	4413      	add	r3, r2
 800931c:	683a      	ldr	r2, [r7, #0]
 800931e:	605a      	str	r2, [r3, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	3301      	adds	r3, #1
 8009324:	617b      	str	r3, [r7, #20]
 8009326:	e7e8      	b.n	80092fa <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x22>
    }
  }

  // Ensure that the head is re-adjusted to allow for another at-most
  // kMaxScratchBuffersPerOp scratch buffer requests in the next operator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6858      	ldr	r0, [r3, #4]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	3308      	adds	r3, #8
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	6912      	ldr	r2, [r2, #16]
 800933a:	3208      	adds	r2, #8
 800933c:	00d1      	lsls	r1, r2, #3
 800933e:	2204      	movs	r2, #4
 8009340:	4798      	blx	r3
 8009342:	4603      	mov	r3, r0
 8009344:	73fb      	strb	r3, [r7, #15]
 8009346:	7bfb      	ldrb	r3, [r7, #15]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x78>
 800934c:	7bfb      	ldrb	r3, [r7, #15]
 800934e:	e000      	b.n	8009352 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x7a>
      sizeof(internal::ScratchBufferRequest) *
          (scratch_buffer_request_count_ + kMaxScratchBuffersPerOp),
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3718      	adds	r7, #24
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
	...

0800935c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE>:
size_t MicroAllocator::used_bytes() const {
  return memory_allocator_->GetUsedBytes();
}

TfLiteStatus MicroAllocator::AllocateNodeAndRegistrations(
    const Model* model, NodeAndRegistration** node_and_registrations) {
 800935c:	b5b0      	push	{r4, r5, r7, lr}
 800935e:	b086      	sub	sp, #24
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(node_and_registrations);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d101      	bne.n	8009372 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x16>
 800936e:	f00a fb33 	bl	80139d8 <abort>

  const SubGraph* subgraph = GetSubGraphFromModel(model);
 8009372:	68b9      	ldr	r1, [r7, #8]
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f000 fb8d 	bl	8009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>
 800937a:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(subgraph != nullptr);
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x2a>
 8009382:	f00a fb29 	bl	80139d8 <abort>

  NodeAndRegistration* output = reinterpret_cast<NodeAndRegistration*>(
      memory_allocator_->AllocateFromTail(
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	685d      	ldr	r5, [r3, #4]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	685b      	ldr	r3, [r3, #4]
          sizeof(NodeAndRegistration) * subgraph->operators()->size(),
          alignof(NodeAndRegistration)));
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	330c      	adds	r3, #12
 8009392:	681c      	ldr	r4, [r3, #0]
          sizeof(NodeAndRegistration) * subgraph->operators()->size(),
 8009394:	6978      	ldr	r0, [r7, #20]
 8009396:	f7ff f80c 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800939a:	4603      	mov	r3, r0
 800939c:	4618      	mov	r0, r3
 800939e:	f000 feb9 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 80093a2:	4602      	mov	r2, r0
 80093a4:	4613      	mov	r3, r2
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	4413      	add	r3, r2
 80093aa:	00db      	lsls	r3, r3, #3
          alignof(NodeAndRegistration)));
 80093ac:	2204      	movs	r2, #4
 80093ae:	4619      	mov	r1, r3
 80093b0:	4628      	mov	r0, r5
 80093b2:	47a0      	blx	r4
 80093b4:	6138      	str	r0, [r7, #16]
  if (output == nullptr) {
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d107      	bne.n	80093cc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x70>
    TF_LITE_REPORT_ERROR(
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	4906      	ldr	r1, [pc, #24]	; (80093dc <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x80>)
 80093c2:	4618      	mov	r0, r3
 80093c4:	f7f9 fe0a 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for node_and_registrations.");
    return kTfLiteError;
 80093c8:	2301      	movs	r3, #1
 80093ca:	e003      	b.n	80093d4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x78>
  }
  *node_and_registrations = output;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	693a      	ldr	r2, [r7, #16]
 80093d0:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 80093d2:	2300      	movs	r3, #0
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3718      	adds	r7, #24
 80093d8:	46bd      	mov	sp, r7
 80093da:	bdb0      	pop	{r4, r5, r7, pc}
 80093dc:	08017824 	.word	0x08017824

080093e0 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE>:

TfLiteStatus MicroAllocator::PrepareNodeAndRegistrationDataFromFlatbuffer(
    const Model* model, const MicroOpResolver& op_resolver,
    NodeAndRegistration* node_and_registrations) {
 80093e0:	b5b0      	push	{r4, r5, r7, lr}
 80093e2:	b098      	sub	sp, #96	; 0x60
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	60f8      	str	r0, [r7, #12]
 80093e8:	60b9      	str	r1, [r7, #8]
 80093ea:	607a      	str	r2, [r7, #4]
 80093ec:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(model != nullptr);
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d101      	bne.n	80093f8 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x18>
 80093f4:	f00a faf0 	bl	80139d8 <abort>
  TFLITE_DCHECK(node_and_registrations != nullptr);
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d101      	bne.n	8009402 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x22>
 80093fe:	f00a faeb 	bl	80139d8 <abort>

  const SubGraph* subgraph = GetSubGraphFromModel(model);
 8009402:	68b9      	ldr	r1, [r7, #8]
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f000 fb45 	bl	8009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>
 800940a:	6538      	str	r0, [r7, #80]	; 0x50
  TFLITE_DCHECK(subgraph != nullptr);
 800940c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800940e:	2b00      	cmp	r3, #0
 8009410:	d101      	bne.n	8009416 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x36>
 8009412:	f00a fae1 	bl	80139d8 <abort>

  TfLiteStatus status = kTfLiteOk;
 8009416:	2300      	movs	r3, #0
 8009418:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  auto* opcodes = model->operator_codes();
 800941c:	68b8      	ldr	r0, [r7, #8]
 800941e:	f7ff f801 	bl	8008424 <_ZNK6tflite5Model14operator_codesEv>
 8009422:	64b8      	str	r0, [r7, #72]	; 0x48
  MicroBuiltinDataAllocator builtin_data_allocator(memory_allocator_);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	685a      	ldr	r2, [r3, #4]
 8009428:	f107 0320 	add.w	r3, r7, #32
 800942c:	4611      	mov	r1, r2
 800942e:	4618      	mov	r0, r3
 8009430:	f7ff f860 	bl	80084f4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorC1EPNS_21SimpleMemoryAllocatorE>
  for (size_t i = 0; i < subgraph->operators()->size(); ++i) {
 8009434:	2300      	movs	r3, #0
 8009436:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009438:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800943a:	f7fe ffba 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800943e:	4603      	mov	r3, r0
 8009440:	4618      	mov	r0, r3
 8009442:	f000 fe67 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 8009446:	4602      	mov	r2, r0
 8009448:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800944a:	4293      	cmp	r3, r2
 800944c:	bf34      	ite	cc
 800944e:	2301      	movcc	r3, #1
 8009450:	2300      	movcs	r3, #0
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 812c 	beq.w	80096b2 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d2>
    const auto* op = subgraph->operators()->Get(i);
 800945a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800945c:	f7fe ffa9 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 8009460:	4603      	mov	r3, r0
 8009462:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009464:	4618      	mov	r0, r3
 8009466:	f000 fe63 	bl	800a130 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm>
 800946a:	6478      	str	r0, [r7, #68]	; 0x44
    const size_t index = op->opcode_index();
 800946c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800946e:	f7fe ff3d 	bl	80082ec <_ZNK6tflite8Operator12opcode_indexEv>
 8009472:	6438      	str	r0, [r7, #64]	; 0x40
    if (index >= opcodes->size()) {
 8009474:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8009476:	f000 fe81 	bl	800a17c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE4sizeEv>
 800947a:	4602      	mov	r2, r0
 800947c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800947e:	4293      	cmp	r3, r2
 8009480:	bf2c      	ite	cs
 8009482:	2301      	movcs	r3, #1
 8009484:	2300      	movcc	r3, #0
 8009486:	b2db      	uxtb	r3, r3
 8009488:	2b00      	cmp	r3, #0
 800948a:	d008      	beq.n	800949e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0xbe>
      TF_LITE_REPORT_ERROR(error_reporter_,
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009492:	498d      	ldr	r1, [pc, #564]	; (80096c8 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2e8>)
 8009494:	4618      	mov	r0, r3
 8009496:	f7f9 fda1 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Missing registration for opcode_index %d\n", index);
      return kTfLiteError;
 800949a:	2401      	movs	r4, #1
 800949c:	e10a      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
    }
    auto* opcode = (*opcodes)[index];
 800949e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80094a0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80094a2:	f000 ff95 	bl	800a3d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEixEm>
 80094a6:	63f8      	str	r0, [r7, #60]	; 0x3c
    status =
        GetRegistrationFromOpCode(opcode, op_resolver, error_reporter_,
 80094a8:	6879      	ldr	r1, [r7, #4]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6898      	ldr	r0, [r3, #8]
                                  &(node_and_registrations[i].registration));
 80094ae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80094b0:	4613      	mov	r3, r2
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	4413      	add	r3, r2
 80094b6:	00db      	lsls	r3, r3, #3
 80094b8:	461a      	mov	r2, r3
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	4413      	add	r3, r2
        GetRegistrationFromOpCode(opcode, op_resolver, error_reporter_,
 80094be:	3324      	adds	r3, #36	; 0x24
    status =
 80094c0:	4602      	mov	r2, r0
 80094c2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80094c4:	f002 fb50 	bl	800bb68 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
 80094c8:	4603      	mov	r3, r0
 80094ca:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    if (status != kTfLiteOk) {
 80094ce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d011      	beq.n	80094fa <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x11a>
      TF_LITE_REPORT_ERROR(error_reporter_,
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	689c      	ldr	r4, [r3, #8]
 80094da:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80094dc:	f003 fae9 	bl	800cab2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
 80094e0:	4603      	mov	r3, r0
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fe fe80 	bl	80081e8 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 80094e8:	4603      	mov	r3, r0
 80094ea:	461a      	mov	r2, r3
 80094ec:	4977      	ldr	r1, [pc, #476]	; (80096cc <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2ec>)
 80094ee:	4620      	mov	r0, r4
 80094f0:	f7f9 fd74 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Failed to get registration from op code %s\n ",
                           EnumNameBuiltinOperator(GetBuiltinCode(opcode)));
      return status;
 80094f4:	f897 404f 	ldrb.w	r4, [r7, #79]	; 0x4f
 80094f8:	e0dc      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
    }
    const auto* registration = node_and_registrations[i].registration;
 80094fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80094fc:	4613      	mov	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	00db      	lsls	r3, r3, #3
 8009504:	461a      	mov	r2, r3
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	4413      	add	r3, r2
 800950a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800950c:	63bb      	str	r3, [r7, #56]	; 0x38
    if (registration == nullptr) {
 800950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009510:	2b00      	cmp	r3, #0
 8009512:	d108      	bne.n	8009526 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x146>
      TF_LITE_REPORT_ERROR(error_reporter_, "Skipping op for opcode_index %d\n",
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	689b      	ldr	r3, [r3, #8]
 8009518:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800951a:	496d      	ldr	r1, [pc, #436]	; (80096d0 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2f0>)
 800951c:	4618      	mov	r0, r3
 800951e:	f7f9 fd5d 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           index);
      return kTfLiteError;
 8009522:	2401      	movs	r4, #1
 8009524:	e0c6      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
    }
    BuiltinOperator op_type =
        static_cast<BuiltinOperator>(registration->builtin_code);
 8009526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009528:	695b      	ldr	r3, [r3, #20]
    BuiltinOperator op_type =
 800952a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    const char* custom_data = nullptr;
 800952e:	2300      	movs	r3, #0
 8009530:	65bb      	str	r3, [r7, #88]	; 0x58
    size_t custom_data_size = 0;
 8009532:	2300      	movs	r3, #0
 8009534:	657b      	str	r3, [r7, #84]	; 0x54
    unsigned char* builtin_data = nullptr;
 8009536:	2300      	movs	r3, #0
 8009538:	61fb      	str	r3, [r7, #28]

    if (op_type == BuiltinOperator_CUSTOM) {
 800953a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800953e:	2b20      	cmp	r3, #32
 8009540:	d11b      	bne.n	800957a <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x19a>
      // Custom Ops may or may not have a non-null custom_options field.
      if (op->custom_options() != nullptr) {
 8009542:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009544:	f7fe fefd 	bl	8008342 <_ZNK6tflite8Operator14custom_optionsEv>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	bf14      	ite	ne
 800954e:	2301      	movne	r3, #1
 8009550:	2300      	moveq	r3, #0
 8009552:	b2db      	uxtb	r3, r3
 8009554:	2b00      	cmp	r3, #0
 8009556:	d059      	beq.n	800960c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x22c>
        custom_data =
            reinterpret_cast<const char*>(op->custom_options()->data());
 8009558:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800955a:	f7fe fef2 	bl	8008342 <_ZNK6tflite8Operator14custom_optionsEv>
 800955e:	4603      	mov	r3, r0
        custom_data =
 8009560:	4618      	mov	r0, r3
 8009562:	f000 fef7 	bl	800a354 <_ZNK11flatbuffers6VectorIhE4dataEv>
 8009566:	65b8      	str	r0, [r7, #88]	; 0x58
        custom_data_size = op->custom_options()->size();
 8009568:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800956a:	f7fe feea 	bl	8008342 <_ZNK6tflite8Operator14custom_optionsEv>
 800956e:	4603      	mov	r3, r0
 8009570:	4618      	mov	r0, r3
 8009572:	f000 fd20 	bl	8009fb6 <_ZNK11flatbuffers6VectorIhE4sizeEv>
 8009576:	6578      	str	r0, [r7, #84]	; 0x54
 8009578:	e048      	b.n	800960c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x22c>
      }
    } else {
      if (op->custom_options() != nullptr) {
 800957a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800957c:	f7fe fee1 	bl	8008342 <_ZNK6tflite8Operator14custom_optionsEv>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	bf14      	ite	ne
 8009586:	2301      	movne	r3, #1
 8009588:	2300      	moveq	r3, #0
 800958a:	b2db      	uxtb	r3, r3
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00e      	beq.n	80095ae <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1ce>
        TF_LITE_REPORT_ERROR(
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	689c      	ldr	r4, [r3, #8]
 8009594:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009598:	4618      	mov	r0, r3
 800959a:	f7fe fe25 	bl	80081e8 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 800959e:	4603      	mov	r3, r0
 80095a0:	461a      	mov	r2, r3
 80095a2:	494c      	ldr	r1, [pc, #304]	; (80096d4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2f4>)
 80095a4:	4620      	mov	r0, r4
 80095a6:	f7f9 fd19 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
            error_reporter_,
            "Unsupported behavior: found builtin operator %s with custom "
            "options.\n",
            EnumNameBuiltinOperator(op_type));
        return kTfLiteError;
 80095aa:	2401      	movs	r4, #1
 80095ac:	e082      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
      }

      MicroOpResolver::BuiltinParseFunction parser =
          op_resolver.GetOpDataParser(op_type);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	331c      	adds	r3, #28
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80095ba:	4611      	mov	r1, r2
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	4798      	blx	r3
 80095c0:	6338      	str	r0, [r7, #48]	; 0x30
      if (parser == nullptr) {
 80095c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d10e      	bne.n	80095e6 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x206>
        TF_LITE_REPORT_ERROR(error_reporter_, "Did not find a parser for %s",
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	689c      	ldr	r4, [r3, #8]
 80095cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80095d0:	4618      	mov	r0, r3
 80095d2:	f7fe fe09 	bl	80081e8 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 80095d6:	4603      	mov	r3, r0
 80095d8:	461a      	mov	r2, r3
 80095da:	493f      	ldr	r1, [pc, #252]	; (80096d8 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2f8>)
 80095dc:	4620      	mov	r0, r4
 80095de:	f7f9 fcfd 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             EnumNameBuiltinOperator(op_type));

        return kTfLiteError;
 80095e2:	2401      	movs	r4, #1
 80095e4:	e066      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
      }
      TF_LITE_ENSURE_STATUS(parser(op, error_reporter_, &builtin_data_allocator,
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6899      	ldr	r1, [r3, #8]
 80095ea:	f107 031c 	add.w	r3, r7, #28
 80095ee:	f107 0220 	add.w	r2, r7, #32
 80095f2:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80095f4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80095f6:	47a0      	blx	r4
 80095f8:	4603      	mov	r3, r0
 80095fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80095fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009602:	2b00      	cmp	r3, #0
 8009604:	d002      	beq.n	800960c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x22c>
 8009606:	f897 402f 	ldrb.w	r4, [r7, #47]	; 0x2f
 800960a:	e053      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
                                   (void**)(&builtin_data)));
    }

    TfLiteIntArray* inputs_array;
    TF_LITE_ENSURE_STATUS(internal::FlatBufferVectorToTfLiteTypeArray(
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	685c      	ldr	r4, [r3, #4]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	689d      	ldr	r5, [r3, #8]
 8009614:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009616:	f7fe fe78 	bl	800830a <_ZNK6tflite8Operator6inputsEv>
 800961a:	4602      	mov	r2, r0
 800961c:	f107 0318 	add.w	r3, r7, #24
 8009620:	4629      	mov	r1, r5
 8009622:	4620      	mov	r0, r4
 8009624:	f000 fea2 	bl	800a36c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
 8009628:	4603      	mov	r3, r0
 800962a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800962e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009632:	2b00      	cmp	r3, #0
 8009634:	d002      	beq.n	800963c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x25c>
 8009636:	f897 402e 	ldrb.w	r4, [r7, #46]	; 0x2e
 800963a:	e03b      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
        memory_allocator_, error_reporter_, op->inputs(), &inputs_array));

    TfLiteIntArray* outputs_array;
    TF_LITE_ENSURE_STATUS(internal::FlatBufferVectorToTfLiteTypeArray(
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	685c      	ldr	r4, [r3, #4]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	689d      	ldr	r5, [r3, #8]
 8009644:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8009646:	f7fe fe6e 	bl	8008326 <_ZNK6tflite8Operator7outputsEv>
 800964a:	4602      	mov	r2, r0
 800964c:	f107 0314 	add.w	r3, r7, #20
 8009650:	4629      	mov	r1, r5
 8009652:	4620      	mov	r0, r4
 8009654:	f000 fe8a 	bl	800a36c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>
 8009658:	4603      	mov	r3, r0
 800965a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800965e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8009662:	2b00      	cmp	r3, #0
 8009664:	d002      	beq.n	800966c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x28c>
 8009666:	f897 402d 	ldrb.w	r4, [r7, #45]	; 0x2d
 800966a:	e023      	b.n	80096b4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x2d4>
        memory_allocator_, error_reporter_, op->outputs(), &outputs_array));

    TfLiteNode* node = &(node_and_registrations[i].node);
 800966c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800966e:	4613      	mov	r3, r2
 8009670:	009b      	lsls	r3, r3, #2
 8009672:	4413      	add	r3, r2
 8009674:	00db      	lsls	r3, r3, #3
 8009676:	461a      	mov	r2, r3
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	4413      	add	r3, r2
 800967c:	62bb      	str	r3, [r7, #40]	; 0x28
    *node = {};
 800967e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009680:	4618      	mov	r0, r3
 8009682:	2324      	movs	r3, #36	; 0x24
 8009684:	461a      	mov	r2, r3
 8009686:	2100      	movs	r1, #0
 8009688:	f00a fa79 	bl	8013b7e <memset>
    node->inputs = inputs_array;
 800968c:	69ba      	ldr	r2, [r7, #24]
 800968e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009690:	601a      	str	r2, [r3, #0]
    node->outputs = outputs_array;
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009696:	605a      	str	r2, [r3, #4]
    node->builtin_data = reinterpret_cast<void*>(builtin_data);
 8009698:	69fa      	ldr	r2, [r7, #28]
 800969a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800969c:	615a      	str	r2, [r3, #20]
    node->custom_initial_data = custom_data;
 800969e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80096a2:	619a      	str	r2, [r3, #24]
    node->custom_initial_data_size = custom_data_size;
 80096a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80096a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a8:	61da      	str	r2, [r3, #28]
  for (size_t i = 0; i < subgraph->operators()->size(); ++i) {
 80096aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80096ac:	3301      	adds	r3, #1
 80096ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80096b0:	e6c2      	b.n	8009438 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x58>
  }

  return kTfLiteOk;
 80096b2:	2400      	movs	r4, #0
  MicroBuiltinDataAllocator builtin_data_allocator(memory_allocator_);
 80096b4:	f107 0320 	add.w	r3, r7, #32
 80096b8:	4618      	mov	r0, r3
 80096ba:	f001 f915 	bl	800a8e8 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>
 80096be:	4623      	mov	r3, r4
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3760      	adds	r7, #96	; 0x60
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bdb0      	pop	{r4, r5, r7, pc}
 80096c8:	0801785c 	.word	0x0801785c
 80096cc:	08017888 	.word	0x08017888
 80096d0:	080178b8 	.word	0x080178b8
 80096d4:	080178dc 	.word	0x080178dc
 80096d8:	08017924 	.word	0x08017924

080096dc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori>:

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensor(
    const Model* model, TfLiteEvalTensor* eval_tensors, int tensor_index) {
 80096dc:	b590      	push	{r4, r7, lr}
 80096de:	b089      	sub	sp, #36	; 0x24
 80096e0:	af02      	add	r7, sp, #8
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	60b9      	str	r1, [r7, #8]
 80096e6:	607a      	str	r2, [r7, #4]
 80096e8:	603b      	str	r3, [r7, #0]
  const SubGraph* subgraph = GetSubGraphFromModel(model);
 80096ea:	68b9      	ldr	r1, [r7, #8]
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f000 f9d1 	bl	8009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>
 80096f2:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(subgraph != nullptr);
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d101      	bne.n	80096fe <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x22>
 80096fa:	f00a f96d 	bl	80139d8 <abort>

  // This value is allocated from persistent arena space. It is guaranteed to be
  // around for the lifetime of the application.
  TfLiteTensor* tensor =
      AllocatePersistentTfLiteTensorInternal(model, eval_tensors, tensor_index);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3328      	adds	r3, #40	; 0x28
 8009704:	681c      	ldr	r4, [r3, #0]
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	68b9      	ldr	r1, [r7, #8]
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	47a0      	blx	r4
 8009710:	6138      	str	r0, [r7, #16]

  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the persistent section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
                                         /*allocate_temp=*/false) !=
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	332c      	adds	r3, #44	; 0x2c
 8009718:	681c      	ldr	r4, [r3, #0]
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 800971a:	2300      	movs	r3, #0
 800971c:	9301      	str	r3, [sp, #4]
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	9300      	str	r3, [sp, #0]
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	697a      	ldr	r2, [r7, #20]
 8009726:	68b9      	ldr	r1, [r7, #8]
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	47a0      	blx	r4
 800972c:	4603      	mov	r3, r0
                                         /*allocate_temp=*/false) !=
 800972e:	2b00      	cmp	r3, #0
 8009730:	bf14      	ite	ne
 8009732:	2301      	movne	r3, #1
 8009734:	2300      	moveq	r3, #0
 8009736:	b2db      	uxtb	r3, r3
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 8009738:	2b00      	cmp	r3, #0
 800973a:	d007      	beq.n	800974c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x70>
      kTfLiteOk) {
    TF_LITE_REPORT_ERROR(error_reporter_,
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	490c      	ldr	r1, [pc, #48]	; (8009774 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x98>)
 8009742:	4618      	mov	r0, r3
 8009744:	f7f9 fc4a 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Failed to populate a persistent TfLiteTensor struct "
                         "from flatbuffer data!");
    return nullptr;
 8009748:	2300      	movs	r3, #0
 800974a:	e00e      	b.n	800976a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x8e>
  }

  if (eval_tensors != nullptr) {
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00a      	beq.n	8009768 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x8c>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data = eval_tensors[tensor_index].data.data;
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	4613      	mov	r3, r2
 8009756:	005b      	lsls	r3, r3, #1
 8009758:	4413      	add	r3, r2
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	461a      	mov	r2, r3
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	4413      	add	r3, r2
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	605a      	str	r2, [r3, #4]
  }
  return tensor;
 8009768:	693b      	ldr	r3, [r7, #16]
}
 800976a:	4618      	mov	r0, r3
 800976c:	371c      	adds	r7, #28
 800976e:	46bd      	mov	sp, r7
 8009770:	bd90      	pop	{r4, r7, pc}
 8009772:	bf00      	nop
 8009774:	08017944 	.word	0x08017944

08009778 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori>:

TfLiteTensor* MicroAllocator::AllocateTempTfLiteTensor(
    const Model* model, TfLiteEvalTensor* eval_tensors, int tensor_index) {
 8009778:	b590      	push	{r4, r7, lr}
 800977a:	b089      	sub	sp, #36	; 0x24
 800977c:	af02      	add	r7, sp, #8
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
 8009784:	603b      	str	r3, [r7, #0]
  const SubGraph* subgraph = GetSubGraphFromModel(model);
 8009786:	68b9      	ldr	r1, [r7, #8]
 8009788:	68f8      	ldr	r0, [r7, #12]
 800978a:	f000 f983 	bl	8009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>
 800978e:	6178      	str	r0, [r7, #20]
  TFLITE_DCHECK(subgraph != nullptr);
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d101      	bne.n	800979a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x22>
 8009796:	f00a f91f 	bl	80139d8 <abort>

  // This value is allocated from temporary arena space. It is guaranteed to be
  // around for at least the scope of the calling function. Since this struct
  // allocation takes place in temp space, no need to own or cleanup.
  TfLiteTensor* tensor =
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6858      	ldr	r0, [r3, #4]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	685b      	ldr	r3, [r3, #4]
          sizeof(TfLiteTensor), alignof(TfLiteTensor)));
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3310      	adds	r3, #16
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2204      	movs	r2, #4
 80097aa:	2140      	movs	r1, #64	; 0x40
 80097ac:	4798      	blx	r3
 80097ae:	6138      	str	r0, [r7, #16]

  // Populate any fields from the flatbuffer, since this TfLiteTensor struct is
  // allocated in the temp section of the arena, ensure that additional
  // allocations also take place in that section of the arena.
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
                                         /*allocate_temp=*/true) != kTfLiteOk) {
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	332c      	adds	r3, #44	; 0x2c
 80097b6:	681c      	ldr	r4, [r3, #0]
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 80097b8:	2301      	movs	r3, #1
 80097ba:	9301      	str	r3, [sp, #4]
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	697a      	ldr	r2, [r7, #20]
 80097c4:	68b9      	ldr	r1, [r7, #8]
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	47a0      	blx	r4
 80097ca:	4603      	mov	r3, r0
                                         /*allocate_temp=*/true) != kTfLiteOk) {
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	bf14      	ite	ne
 80097d0:	2301      	movne	r3, #1
 80097d2:	2300      	moveq	r3, #0
 80097d4:	b2db      	uxtb	r3, r3
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d007      	beq.n	80097ea <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x72>
    TF_LITE_REPORT_ERROR(
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	490c      	ldr	r1, [pc, #48]	; (8009810 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x98>)
 80097e0:	4618      	mov	r0, r3
 80097e2:	f7f9 fbfb 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to populate a temp TfLiteTensor struct from flatbuffer data!");
    return nullptr;
 80097e6:	2300      	movs	r3, #0
 80097e8:	e00e      	b.n	8009808 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x90>
  }

  if (eval_tensors != nullptr) {
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00a      	beq.n	8009806 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x8e>
    // Tensor buffers that are allocated at runtime (e.g. non-weight buffers)
    // and not located in the flatbuffer are stored on the pre-allocated list of
    // TfLiteEvalTensors structs. These structs are the source of truth, simply
    // point the corresponding buffer to the new TfLiteTensor data value.
    tensor->data.data = eval_tensors[tensor_index].data.data;
 80097f0:	683a      	ldr	r2, [r7, #0]
 80097f2:	4613      	mov	r3, r2
 80097f4:	005b      	lsls	r3, r3, #1
 80097f6:	4413      	add	r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	461a      	mov	r2, r3
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4413      	add	r3, r2
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	605a      	str	r2, [r3, #4]
  }
  return tensor;
 8009806:	693b      	ldr	r3, [r7, #16]
}
 8009808:	4618      	mov	r0, r3
 800980a:	371c      	adds	r7, #28
 800980c:	46bd      	mov	sp, r7
 800980e:	bd90      	pop	{r4, r7, pc}
 8009810:	08017990 	.word	0x08017990

08009814 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:

void MicroAllocator::ResetTempAllocations() {
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  memory_allocator_->ResetTempAllocations();
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	685a      	ldr	r2, [r3, #4]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	3314      	adds	r3, #20
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4610      	mov	r0, r2
 800982c:	4798      	blx	r3
}
 800982e:	bf00      	nop
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
	...

08009838 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor>:

TfLiteStatus MicroAllocator::AllocateTfLiteEvalTensors(
    const Model* model, TfLiteEvalTensor** eval_tensors) {
 8009838:	b5b0      	push	{r4, r5, r7, lr}
 800983a:	b08c      	sub	sp, #48	; 0x30
 800983c:	af02      	add	r7, sp, #8
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(eval_tensors != nullptr);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d101      	bne.n	800984e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x16>
 800984a:	f00a f8c5 	bl	80139d8 <abort>

  const SubGraph* subgraph = GetSubGraphFromModel(model);
 800984e:	68b9      	ldr	r1, [r7, #8]
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f000 f91f 	bl	8009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>
 8009856:	6238      	str	r0, [r7, #32]
  TFLITE_DCHECK(subgraph != nullptr);
 8009858:	6a3b      	ldr	r3, [r7, #32]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d101      	bne.n	8009862 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x2a>
 800985e:	f00a f8bb 	bl	80139d8 <abort>

  size_t alloc_count = subgraph->tensors()->size();
 8009862:	6a38      	ldr	r0, [r7, #32]
 8009864:	f7fe fd7b 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 8009868:	4603      	mov	r3, r0
 800986a:	4618      	mov	r0, r3
 800986c:	f000 fc1e 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 8009870:	61f8      	str	r0, [r7, #28]
  TfLiteEvalTensor* tensors =
      reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	6858      	ldr	r0, [r3, #4]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	685b      	ldr	r3, [r3, #4]
          sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	330c      	adds	r3, #12
 800987e:	681c      	ldr	r4, [r3, #0]
      reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
 8009880:	69fa      	ldr	r2, [r7, #28]
 8009882:	4613      	mov	r3, r2
 8009884:	005b      	lsls	r3, r3, #1
 8009886:	4413      	add	r3, r2
 8009888:	009b      	lsls	r3, r3, #2
          sizeof(TfLiteEvalTensor) * alloc_count, alignof(TfLiteEvalTensor)));
 800988a:	2204      	movs	r2, #4
 800988c:	4619      	mov	r1, r3
 800988e:	47a0      	blx	r4
 8009890:	61b8      	str	r0, [r7, #24]
  if (tensors == nullptr) {
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10c      	bne.n	80098b2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x7a>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6898      	ldr	r0, [r3, #8]
 800989c:	69fa      	ldr	r2, [r7, #28]
 800989e:	4613      	mov	r3, r2
 80098a0:	005b      	lsls	r3, r3, #1
 80098a2:	4413      	add	r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	461a      	mov	r2, r3
 80098a8:	4921      	ldr	r1, [pc, #132]	; (8009930 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xf8>)
 80098aa:	f7f9 fb97 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Failed to allocate memory for context->eval_tensors, "
                         "%d bytes required",
                         sizeof(TfLiteEvalTensor) * alloc_count);
    return kTfLiteError;
 80098ae:	2301      	movs	r3, #1
 80098b0:	e03a      	b.n	8009928 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xf0>
  }

  for (size_t i = 0; i < alloc_count; ++i) {
 80098b2:	2300      	movs	r3, #0
 80098b4:	627b      	str	r3, [r7, #36]	; 0x24
 80098b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d230      	bcs.n	8009920 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xe8>
    TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	685c      	ldr	r4, [r3, #4]
        memory_allocator_, *subgraph->tensors()->Get(i), model->buffers(),
 80098c2:	6a38      	ldr	r0, [r7, #32]
 80098c4:	f7fe fd4b 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 80098c8:	4603      	mov	r3, r0
 80098ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098cc:	4618      	mov	r0, r3
 80098ce:	f000 fbfb 	bl	800a0c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 80098d2:	4605      	mov	r5, r0
    TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 80098d4:	68b8      	ldr	r0, [r7, #8]
 80098d6:	f7fe fdc1 	bl	800845c <_ZNK6tflite5Model7buffersEv>
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6899      	ldr	r1, [r3, #8]
        error_reporter_, &tensors[i]);
 80098de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098e0:	4613      	mov	r3, r2
 80098e2:	005b      	lsls	r3, r3, #1
 80098e4:	4413      	add	r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	461a      	mov	r2, r3
    TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 80098ea:	69bb      	ldr	r3, [r7, #24]
 80098ec:	4413      	add	r3, r2
        error_reporter_, &tensors[i]);
 80098ee:	9300      	str	r3, [sp, #0]
 80098f0:	460b      	mov	r3, r1
 80098f2:	4602      	mov	r2, r0
 80098f4:	4629      	mov	r1, r5
 80098f6:	4620      	mov	r0, r4
 80098f8:	f7ff faf0 	bl	8008edc <_ZN6tflite8internal40InitializeTfLiteEvalTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorERKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP16TfLiteEvalTensor>
 80098fc:	4603      	mov	r3, r0
 80098fe:	75fb      	strb	r3, [r7, #23]
    if (status != kTfLiteOk) {
 8009900:	7dfb      	ldrb	r3, [r7, #23]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d008      	beq.n	8009918 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xe0>
      TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800990c:	4909      	ldr	r1, [pc, #36]	; (8009934 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xfc>)
 800990e:	4618      	mov	r0, r3
 8009910:	f7f9 fb64 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           i);
      return kTfLiteError;
 8009914:	2301      	movs	r3, #1
 8009916:	e007      	b.n	8009928 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xf0>
  for (size_t i = 0; i < alloc_count; ++i) {
 8009918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800991a:	3301      	adds	r3, #1
 800991c:	627b      	str	r3, [r7, #36]	; 0x24
 800991e:	e7ca      	b.n	80098b6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x7e>
    }
  }
  *eval_tensors = tensors;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	69ba      	ldr	r2, [r7, #24]
 8009924:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3728      	adds	r7, #40	; 0x28
 800992c:	46bd      	mov	sp, r7
 800992e:	bdb0      	pop	{r4, r5, r7, pc}
 8009930:	080179d4 	.word	0x080179d4
 8009934:	08017a1c 	.word	0x08017a1c

08009938 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:

TfLiteStatus MicroAllocator::AllocateVariables(const SubGraph* subgraph,
                                               TfLiteEvalTensor* eval_tensors) {
 8009938:	b5b0      	push	{r4, r5, r7, lr}
 800993a:	b088      	sub	sp, #32
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8009944:	2300      	movs	r3, #0
 8009946:	61fb      	str	r3, [r7, #28]
 8009948:	68b8      	ldr	r0, [r7, #8]
 800994a:	f7fe fd08 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 800994e:	4603      	mov	r3, r0
 8009950:	4618      	mov	r0, r3
 8009952:	f000 fbab 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 8009956:	4602      	mov	r2, r0
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	4293      	cmp	r3, r2
 800995c:	bf34      	ite	cc
 800995e:	2301      	movcc	r3, #1
 8009960:	2300      	movcs	r3, #0
 8009962:	b2db      	uxtb	r3, r3
 8009964:	2b00      	cmp	r3, #0
 8009966:	d04f      	beq.n	8009a08 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd0>
    auto* tensor = subgraph->tensors()->Get(i);
 8009968:	68b8      	ldr	r0, [r7, #8]
 800996a:	f7fe fcf8 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 800996e:	4603      	mov	r3, r0
 8009970:	69f9      	ldr	r1, [r7, #28]
 8009972:	4618      	mov	r0, r3
 8009974:	f000 fba8 	bl	800a0c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 8009978:	61b8      	str	r0, [r7, #24]
    if (tensor->is_variable()) {
 800997a:	69b8      	ldr	r0, [r7, #24]
 800997c:	f7fe fca2 	bl	80082c4 <_ZNK6tflite6Tensor11is_variableEv>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d03c      	beq.n	8009a00 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc8>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
 8009986:	69fa      	ldr	r2, [r7, #28]
 8009988:	4613      	mov	r3, r2
 800998a:	005b      	lsls	r3, r3, #1
 800998c:	4413      	add	r3, r2
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	461a      	mov	r2, r3
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4413      	add	r3, r2
 8009996:	f107 0210 	add.w	r2, r7, #16
 800999a:	4611      	mov	r1, r2
 800999c:	4618      	mov	r0, r3
 800999e:	f7fe fbc0 	bl	8008122 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 80099a2:	4603      	mov	r3, r0
 80099a4:	75fb      	strb	r3, [r7, #23]
 80099a6:	7dfb      	ldrb	r3, [r7, #23]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d001      	beq.n	80099b0 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x78>
 80099ac:	7dfb      	ldrb	r3, [r7, #23]
 80099ae:	e02c      	b.n	8009a0a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd2>
          TfLiteEvalTensorByteLength(&eval_tensors[i], &buffer_size));

      eval_tensors[i].data.data =
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6858      	ldr	r0, [r3, #4]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	330c      	adds	r3, #12
 80099bc:	681d      	ldr	r5, [r3, #0]
 80099be:	6939      	ldr	r1, [r7, #16]
      eval_tensors[i].data.data =
 80099c0:	69fa      	ldr	r2, [r7, #28]
 80099c2:	4613      	mov	r3, r2
 80099c4:	005b      	lsls	r3, r3, #1
 80099c6:	4413      	add	r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	461a      	mov	r2, r3
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	189c      	adds	r4, r3, r2
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
 80099d0:	2210      	movs	r2, #16
 80099d2:	47a8      	blx	r5
 80099d4:	4603      	mov	r3, r0
      eval_tensors[i].data.data =
 80099d6:	6023      	str	r3, [r4, #0]

      if (eval_tensors[i].data.data == nullptr) {
 80099d8:	69fa      	ldr	r2, [r7, #28]
 80099da:	4613      	mov	r3, r2
 80099dc:	005b      	lsls	r3, r3, #1
 80099de:	4413      	add	r3, r2
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	461a      	mov	r2, r3
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	4413      	add	r3, r2
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d108      	bne.n	8009a00 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc8>
        TF_LITE_REPORT_ERROR(error_reporter_,
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	4907      	ldr	r1, [pc, #28]	; (8009a14 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xdc>)
 80099f6:	4618      	mov	r0, r3
 80099f8:	f7f9 faf0 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                             "Failed to allocate variable tensor of size %d",
                             buffer_size);
        return kTfLiteError;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e004      	b.n	8009a0a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd2>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	3301      	adds	r3, #1
 8009a04:	61fb      	str	r3, [r7, #28]
 8009a06:	e79f      	b.n	8009948 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x10>
      }
    }
  }
  return kTfLiteOk;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3720      	adds	r7, #32
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bdb0      	pop	{r4, r5, r7, pc}
 8009a12:	bf00      	nop
 8009a14:	08017a3c 	.word	0x08017a3c

08009a18 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEPKNS_5ModelEP16TfLiteEvalTensori>:

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal(
    const Model* model, TfLiteEvalTensor* eval_tensors, int tensor_index) {
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
 8009a24:	603b      	str	r3, [r7, #0]
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	6858      	ldr	r0, [r3, #4]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	685b      	ldr	r3, [r3, #4]
      sizeof(TfLiteTensor), alignof(TfLiteTensor)));
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	330c      	adds	r3, #12
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2204      	movs	r2, #4
 8009a36:	2140      	movs	r1, #64	; 0x40
 8009a38:	4798      	blx	r3
 8009a3a:	4603      	mov	r3, r0
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3710      	adds	r7, #16
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib>:

TfLiteStatus MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
    const Model* model, const SubGraph* subgraph, TfLiteTensor* tensor,
    int tensor_index, bool allocate_temp) {
 8009a44:	b5b0      	push	{r4, r5, r7, lr}
 8009a46:	b086      	sub	sp, #24
 8009a48:	af02      	add	r7, sp, #8
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	607a      	str	r2, [r7, #4]
 8009a50:	603b      	str	r3, [r7, #0]
  // TODO(b/162311891): This method serves as a stub to ensure quantized
  // allocations in the tail can be recorded. Once the interpreter has APIs for
  // accessing buffers on TfLiteEvalTensor this method can be dropped.
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	685c      	ldr	r4, [r3, #4]
      memory_allocator_, allocate_temp, *subgraph->tensors()->Get(tensor_index),
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f7fe fc81 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	6a3b      	ldr	r3, [r7, #32]
 8009a60:	4619      	mov	r1, r3
 8009a62:	4610      	mov	r0, r2
 8009a64:	f000 fb30 	bl	800a0c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 8009a68:	4605      	mov	r5, r0
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 8009a6a:	68b8      	ldr	r0, [r7, #8]
 8009a6c:	f7fe fcf6 	bl	800845c <_ZNK6tflite5Model7buffersEv>
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	689b      	ldr	r3, [r3, #8]
      model->buffers(), error_reporter_, tensor);
 8009a74:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8009a78:	683a      	ldr	r2, [r7, #0]
 8009a7a:	9201      	str	r2, [sp, #4]
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	4603      	mov	r3, r0
 8009a80:	462a      	mov	r2, r5
 8009a82:	4620      	mov	r0, r4
 8009a84:	f7ff f8ce 	bl	8008c24 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
 8009a88:	4603      	mov	r3, r0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009a94 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE>:

ErrorReporter* MicroAllocator::error_reporter() const {
  return error_reporter_;
}

const SubGraph* MicroAllocator::GetSubGraphFromModel(const Model* model) {
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  auto* subgraphs = model->subgraphs();
 8009a9e:	6838      	ldr	r0, [r7, #0]
 8009aa0:	f7fe fcce 	bl	8008440 <_ZNK6tflite5Model9subgraphsEv>
 8009aa4:	60f8      	str	r0, [r7, #12]
  if (subgraphs->size() != 1) {
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	f000 fb9c 	bl	800a1e4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE4sizeEv>
 8009aac:	4603      	mov	r3, r0
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	bf14      	ite	ne
 8009ab2:	2301      	movne	r3, #1
 8009ab4:	2300      	moveq	r3, #0
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d007      	beq.n	8009acc <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE+0x38>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	4907      	ldr	r1, [pc, #28]	; (8009ae0 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE+0x4c>)
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f7f9 fa8a 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Only 1 subgraph is currently supported.\n");
    return nullptr;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	e004      	b.n	8009ad6 <_ZN6tflite14MicroAllocator20GetSubGraphFromModelEPKNS_5ModelE+0x42>
  }
  return (*subgraphs)[0];
 8009acc:	2100      	movs	r1, #0
 8009ace:	68f8      	ldr	r0, [r7, #12]
 8009ad0:	f000 fc24 	bl	800a31c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEEixEm>
 8009ad4:	4603      	mov	r3, r0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3710      	adds	r7, #16
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	08017a6c 	.word	0x08017a6c

08009ae4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE>:

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, const SubGraph* subgraph,
    TfLiteEvalTensor* eval_tensors,
    ScratchBufferHandle* scratch_buffer_handles) {
 8009ae4:	b590      	push	{r4, r7, lr}
 8009ae6:	b0a3      	sub	sp, #140	; 0x8c
 8009ae8:	af02      	add	r7, sp, #8
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
 8009af0:	603b      	str	r3, [r7, #0]
  size_t head_usage = 0;
 8009af2:	2300      	movs	r3, #0
 8009af4:	67fb      	str	r3, [r7, #124]	; 0x7c
  // Note that AllocationInfo is only needed for creating the plan. It will be
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  size_t allocation_info_count =
      subgraph->tensors()->size() + scratch_buffer_request_count_;
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f7fe fc31 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 8009afc:	4603      	mov	r3, r0
 8009afe:	4618      	mov	r0, r3
 8009b00:	f000 fad4 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 8009b04:	4602      	mov	r2, r0
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	691b      	ldr	r3, [r3, #16]
 8009b0a:	4413      	add	r3, r2
 8009b0c:	67bb      	str	r3, [r7, #120]	; 0x78
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
 8009b0e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009b10:	4613      	mov	r3, r2
 8009b12:	005b      	lsls	r3, r3, #1
 8009b14:	4413      	add	r3, r2
 8009b16:	00db      	lsls	r3, r3, #3
 8009b18:	677b      	str	r3, [r7, #116]	; 0x74

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  AllocationInfo* allocation_info = reinterpret_cast<AllocationInfo*>(
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6858      	ldr	r0, [r3, #4]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	685b      	ldr	r3, [r3, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	3310      	adds	r3, #16
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2204      	movs	r2, #4
 8009b2a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8009b2c:	4798      	blx	r3
 8009b2e:	6738      	str	r0, [r7, #112]	; 0x70
  if (allocation_info == nullptr) {
 8009b30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d108      	bne.n	8009b48 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x64>
    TF_LITE_REPORT_ERROR(
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009b3c:	4983      	ldr	r1, [pc, #524]	; (8009d4c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x268>)
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7f9 fa4c 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to allocate memory for allocation_info, %d bytes required",
        bytes);
    return kTfLiteError;
 8009b44:	2401      	movs	r4, #1
 8009b46:	e0fb      	b.n	8009d40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x25c>
  }

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(allocation_info, subgraph->tensors()->size(),
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f7fe fc08 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	4618      	mov	r0, r3
 8009b52:	f000 faab 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 8009b56:	4601      	mov	r1, r0
                                scratch_buffer_request_count_, error_reporter_);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	691a      	ldr	r2, [r3, #16]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	4613      	mov	r3, r2
 8009b68:	460a      	mov	r2, r1
 8009b6a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009b6c:	f7fe fcf8 	bl	8008560 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilderC1EPNS0_14AllocationInfoEjjPNS_13ErrorReporterE>

  const int32_t* offline_planner_offsets = nullptr;
 8009b70:	2300      	movs	r3, #0
 8009b72:	63fb      	str	r3, [r7, #60]	; 0x3c
  TF_LITE_ENSURE_STATUS(
 8009b74:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009b78:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009b7c:	68b9      	ldr	r1, [r7, #8]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe febe 	bl	8008900 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder24GetOfflinePlannedOffsetsEPKNS_5ModelEPPKl>
 8009b84:	4603      	mov	r3, r0
 8009b86:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8009b8a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d002      	beq.n	8009b98 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xb4>
 8009b92:	f897 406f 	ldrb.w	r4, [r7, #111]	; 0x6f
 8009b96:	e0d3      	b.n	8009d40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x25c>
      builder.GetOfflinePlannedOffsets(model, &offline_planner_offsets));
  TF_LITE_ENSURE_STATUS(
 8009b98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009b9a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	6879      	ldr	r1, [r7, #4]
 8009ba2:	f7fe fcf7 	bl	8008594 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder10AddTensorsEPKNS_8SubGraphEPKlP16TfLiteEvalTensor>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 8009bac:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d002      	beq.n	8009bba <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xd6>
 8009bb4:	f897 406e 	ldrb.w	r4, [r7, #110]	; 0x6e
 8009bb8:	e0c2      	b.n	8009d40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x25c>
      builder.AddTensors(subgraph, offline_planner_offsets, eval_tensors));

  internal::ScratchBufferRequest* scratch_buffer_requests =
      GetScratchBufferRequests();
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 f911 	bl	8009de2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>
 8009bc0:	66b8      	str	r0, [r7, #104]	; 0x68

  TF_LITE_ENSURE_STATUS(builder.AddScratchBuffers(scratch_buffer_requests,
 8009bc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009bc6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8009bca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fe ff13 	bl	80089f8 <_ZN6tflite12_GLOBAL__N_121AllocationInfoBuilder17AddScratchBuffersEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleE>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009bd8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d002      	beq.n	8009be6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x102>
 8009be0:	f897 4067 	ldrb.w	r4, [r7, #103]	; 0x67
 8009be4:	e0ac      	b.n	8009d40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x25c>
                                                  scratch_buffer_handles));

  // Remaining arena size that memory planner can use for calculating offsets.
  size_t remaining_arena_size =
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	2110      	movs	r1, #16
 8009bec:	4618      	mov	r0, r3
 8009bee:	f003 f915 	bl	800ce1c <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
 8009bf2:	6638      	str	r0, [r7, #96]	; 0x60
  uint8_t* planner_arena =
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6858      	ldr	r0, [r3, #4]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	3310      	adds	r3, #16
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2210      	movs	r2, #16
 8009c04:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009c06:	4798      	blx	r3
 8009c08:	65f8      	str	r0, [r7, #92]	; 0x5c
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
 8009c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d10e      	bne.n	8009c2e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x14a>
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	6898      	ldr	r0, [r3, #8]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6899      	ldr	r1, [r3, #8]
 8009c18:	4b4d      	ldr	r3, [pc, #308]	; (8009d50 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x26c>)
 8009c1a:	9301      	str	r3, [sp, #4]
 8009c1c:	f240 4333 	movw	r3, #1075	; 0x433
 8009c20:	9300      	str	r3, [sp, #0]
 8009c22:	4b4c      	ldr	r3, [pc, #304]	; (8009d54 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x270>)
 8009c24:	4a4c      	ldr	r2, [pc, #304]	; (8009d58 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x274>)
 8009c26:	f7f9 f9f2 	bl	800300e <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8009c2a:	2401      	movs	r4, #1
 8009c2c:	e088      	b.n	8009d40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x25c>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
 8009c2e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009c30:	f107 0310 	add.w	r3, r7, #16
 8009c34:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7fc f86e 	bl	8005d18 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6898      	ldr	r0, [r3, #8]
 8009c40:	f107 0110 	add.w	r1, r7, #16
 8009c44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c46:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009c48:	f7fe ff21 	bl	8008a8e <_ZN6tflite12_GLOBAL__N_110CreatePlanEPNS_13ErrorReporterEPNS_19GreedyMemoryPlannerEPKNS0_14AllocationInfoEj>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8009c52:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d002      	beq.n	8009c60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x17c>
 8009c5a:	f897 405b 	ldrb.w	r4, [r7, #91]	; 0x5b
 8009c5e:	e06a      	b.n	8009d36 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x252>
                                   allocation_info_count));

  // Reset all temp allocations used above:
  memory_allocator_->ResetTempAllocations();
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	685a      	ldr	r2, [r3, #4]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	3314      	adds	r3, #20
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4610      	mov	r0, r2
 8009c70:	4798      	blx	r3

  size_t actual_available_arena_size =
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	2110      	movs	r1, #16
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f003 f8cf 	bl	800ce1c <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
 8009c7e:	6578      	str	r0, [r7, #84]	; 0x54

  // Make sure we have enough arena size.
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
 8009c80:	f107 0310 	add.w	r3, r7, #16
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fc fb00 	bl	800628a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	bf34      	ite	cc
 8009c92:	2301      	movcc	r3, #1
 8009c94:	2300      	movcs	r3, #0
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00e      	beq.n	8009cba <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1d6>
    TF_LITE_REPORT_ERROR(
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	689c      	ldr	r4, [r3, #8]
 8009ca0:	f107 0310 	add.w	r3, r7, #16
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7fc faf0 	bl	800628a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
 8009caa:	4602      	mov	r2, r0
 8009cac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009cae:	492b      	ldr	r1, [pc, #172]	; (8009d5c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x278>)
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f7f9 f993 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Arena size is too small for all buffers. Needed %u but only "
        "%u was available.",
        planner.GetMaximumMemorySize(), actual_available_arena_size);
    return kTfLiteError;
 8009cb6:	2401      	movs	r4, #1
 8009cb8:	e03d      	b.n	8009d36 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x252>
  }
  // Commit the plan.
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	689c      	ldr	r4, [r3, #8]
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f003 f89e 	bl	800ce04 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
 8009cc8:	4602      	mov	r2, r0
 8009cca:	f107 0110 	add.w	r1, r7, #16
 8009cce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f7fe ff34 	bl	8008b42 <_ZN6tflite12_GLOBAL__N_110CommitPlanEPNS_13ErrorReporterEPNS_13MemoryPlannerEPhPKNS0_14AllocationInfoEj>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8009ce0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d002      	beq.n	8009cee <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x20a>
 8009ce8:	f897 4053 	ldrb.w	r4, [r7, #83]	; 0x53
 8009cec:	e023      	b.n	8009d36 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x252>
                                   memory_allocator_->GetHeadBuffer(),
                                   allocation_info, allocation_info_count));
  head_usage = planner.GetMaximumMemorySize();
 8009cee:	f107 0310 	add.w	r3, r7, #16
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fc fac9 	bl	800628a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
 8009cf8:	67f8      	str	r0, [r7, #124]	; 0x7c
  // The head is used to store memory plans for one model at a time during the
  // model preparation stage, and is re-purposed to store scratch buffer handles
  // during model invocation. The head must be as large as the greater of the
  // largest model memory plan's size and the total space required for all
  // scratch buffer handles.
  if (max_head_buffer_usage_ < head_usage) {
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d902      	bls.n	8009d0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x226>
    max_head_buffer_usage_ = head_usage;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009d08:	615a      	str	r2, [r3, #20]
  }

  // The head is used for storing scratch buffer allocations before finalizing a
  // memory plan in this function. Ensure that the head is set to the largest
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6858      	ldr	r0, [r3, #4]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	685b      	ldr	r3, [r3, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	3308      	adds	r3, #8
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	6951      	ldr	r1, [r2, #20]
 8009d1c:	2210      	movs	r2, #16
 8009d1e:	4798      	blx	r3
 8009d20:	4603      	mov	r3, r0
 8009d22:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8009d26:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d002      	beq.n	8009d34 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x250>
 8009d2e:	f897 4052 	ldrb.w	r4, [r7, #82]	; 0x52
 8009d32:	e000      	b.n	8009d36 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x252>
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
 8009d34:	2400      	movs	r4, #0
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
 8009d36:	f107 0310 	add.w	r3, r7, #16
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fc f83e 	bl	8005dbc <_ZN6tflite19GreedyMemoryPlannerD1Ev>
 8009d40:	4623      	mov	r3, r4
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3784      	adds	r7, #132	; 0x84
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd90      	pop	{r4, r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	08017a98 	.word	0x08017a98
 8009d50:	08017b14 	.word	0x08017b14
 8009d54:	08017adc 	.word	0x08017adc
 8009d58:	08017afc 	.word	0x08017afc
 8009d5c:	08017b30 	.word	0x08017b30

08009d60 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d101      	bne.n	8009d76 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x16>
 8009d72:	f009 fe31 	bl	80139d8 <abort>

  if (scratch_buffer_request_count_ == 0) {
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d101      	bne.n	8009d82 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x22>
    // No scratch buffer requests were requested during model allocation.
    return kTfLiteOk;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	e00e      	b.n	8009da0 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x40>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6858      	ldr	r0, [r3, #4]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	685b      	ldr	r3, [r3, #4]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	330c      	adds	r3, #12
 8009d8e:	681b      	ldr	r3, [r3, #0]
      memory_allocator_->AllocateFromTail(
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	0091      	lsls	r1, r2, #2
 8009d94:	2204      	movs	r2, #4
 8009d96:	4798      	blx	r3
 8009d98:	4602      	mov	r2, r0
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	601a      	str	r2, [r3, #0]

  return kTfLiteOk;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv>:

TfLiteStatus MicroAllocator::InitScratchBufferData() {
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	611a      	str	r2, [r3, #16]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6858      	ldr	r0, [r3, #4]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	3308      	adds	r3, #8
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2204      	movs	r2, #4
 8009dc6:	2140      	movs	r1, #64	; 0x40
 8009dc8:	4798      	blx	r3
 8009dca:	4603      	mov	r3, r0
 8009dcc:	73fb      	strb	r3, [r7, #15]
 8009dce:	7bfb      	ldrb	r3, [r7, #15]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d001      	beq.n	8009dd8 <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv+0x30>
 8009dd4:	7bfb      	ldrb	r3, [r7, #15]
 8009dd6:	e000      	b.n	8009dda <_ZN6tflite14MicroAllocator21InitScratchBufferDataEv+0x32>
      sizeof(internal::ScratchBufferRequest) * kMaxScratchBuffersPerOp,
      alignof(internal::ScratchBufferRequest)));

  return kTfLiteOk;
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}

08009de2 <_ZN6tflite14MicroAllocator24GetScratchBufferRequestsEv>:

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
 8009de2:	b580      	push	{r7, lr}
 8009de4:	b082      	sub	sp, #8
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	4618      	mov	r0, r3
 8009df0:	f003 f808 	bl	800ce04 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
 8009df4:	4603      	mov	r3, r0
                     alignof(internal::ScratchBufferRequest)));
 8009df6:	2104      	movs	r1, #4
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7fe f891 	bl	8007f20 <_ZN6tflite14AlignPointerUpEPhj>
 8009dfe:	4603      	mov	r3, r0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3708      	adds	r7, #8
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <_ZNK11flatbuffers6VectorIcE4DataEv>:
  const uint8_t *Data() const {
 8009e08:	b480      	push	{r7}
 8009e0a:	b083      	sub	sp, #12
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	3304      	adds	r3, #4
  }
 8009e14:	4618      	mov	r0, r3
 8009e16:	370c      	adds	r7, #12
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr

08009e20 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_>:
inline bool IsOutRange(const T &v, const T &low, const T &high) {
 8009e20:	b480      	push	{r7}
 8009e22:	b085      	sub	sp, #20
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
  return (v < low) || (high < v);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	781a      	ldrb	r2, [r3, #0]
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d305      	bcc.n	8009e44 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_+0x24>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	781a      	ldrb	r2, [r3, #0]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d201      	bcs.n	8009e48 <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_+0x28>
 8009e44:	2301      	movs	r3, #1
 8009e46:	e000      	b.n	8009e4a <_ZN11flatbuffers10IsOutRangeIN6tflite15BuiltinOperatorEEEbRKT_S5_S5_+0x2a>
 8009e48:	2300      	movs	r3, #0
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3714      	adds	r7, #20
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr

08009e56 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b082      	sub	sp, #8
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
 8009e5e:	460b      	mov	r3, r1
 8009e60:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009e62:	887b      	ldrh	r3, [r7, #2]
 8009e64:	4619      	mov	r1, r3
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 fac0 	bl	800a3ec <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t>
 8009e6c:	4603      	mov	r3, r0
  }
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIfEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b082      	sub	sp, #8
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
 8009e7e:	460b      	mov	r3, r1
 8009e80:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009e82:	887b      	ldrh	r3, [r7, #2]
 8009e84:	4619      	mov	r1, r3
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 fad0 	bl	800a42c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfEEEET_t>
 8009e8c:	4603      	mov	r3, r0
  }
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3708      	adds	r7, #8
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorIxEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b082      	sub	sp, #8
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009ea2:	887b      	ldrh	r3, [r7, #2]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 fae0 	bl	800a46c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxEEEET_t>
 8009eac:	4603      	mov	r3, r0
  }
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b082      	sub	sp, #8
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009ec2:	887b      	ldrh	r3, [r7, #2]
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 faf0 	bl	800a4ac <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t>
 8009ecc:	4603      	mov	r3, r0
  }
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3708      	adds	r7, #8
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}

08009ed6 <_ZNK11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009ed6:	b580      	push	{r7, lr}
 8009ed8:	b082      	sub	sp, #8
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
 8009ede:	460b      	mov	r3, r1
 8009ee0:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009ee2:	887b      	ldrh	r3, [r7, #2]
 8009ee4:	4619      	mov	r1, r3
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 fb00 	bl	800a4ec <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEEET_t>
 8009eec:	4603      	mov	r3, r0
  }
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3708      	adds	r7, #8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
 8009efe:	460b      	mov	r3, r1
 8009f00:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009f02:	887b      	ldrh	r3, [r7, #2]
 8009f04:	4619      	mov	r1, r3
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f000 fb10 	bl	800a52c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEEEEET_t>
 8009f0c:	4603      	mov	r3, r0
  }
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3708      	adds	r7, #8
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}

08009f16 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b082      	sub	sp, #8
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
 8009f1e:	460b      	mov	r3, r1
 8009f20:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009f22:	887b      	ldrh	r3, [r7, #2]
 8009f24:	4619      	mov	r1, r3
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 fb20 	bl	800a56c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEEEEET_t>
 8009f2c:	4603      	mov	r3, r0
  }
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3708      	adds	r7, #8
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}

08009f36 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009f36:	b580      	push	{r7, lr}
 8009f38:	b082      	sub	sp, #8
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
 8009f3e:	460b      	mov	r3, r1
 8009f40:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009f42:	887b      	ldrh	r3, [r7, #2]
 8009f44:	4619      	mov	r1, r3
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fb30 	bl	800a5ac <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEEEET_t>
 8009f4c:	4603      	mov	r3, r0
  }
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b082      	sub	sp, #8
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	460b      	mov	r3, r1
 8009f60:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009f62:	887b      	ldrh	r3, [r7, #2]
 8009f64:	4619      	mov	r1, r3
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fb40 	bl	800a5ec <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEEEEET_t>
 8009f6c:	4603      	mov	r3, r0
  }
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3708      	adds	r7, #8
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b082      	sub	sp, #8
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	460b      	mov	r3, r1
 8009f80:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009f82:	887b      	ldrh	r3, [r7, #2]
 8009f84:	4619      	mov	r1, r3
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fb50 	bl	800a62c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEEEEET_t>
 8009f8c:	4603      	mov	r3, r0
  }
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) const {
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b082      	sub	sp, #8
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	807b      	strh	r3, [r7, #2]
    return const_cast<Table *>(this)->GetPointer<P>(field);
 8009fa2:	887b      	ldrh	r3, [r7, #2]
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fb60 	bl	800a66c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEEEEET_t>
 8009fac:	4603      	mov	r3, r0
  }
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3708      	adds	r7, #8
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <_ZNK11flatbuffers6VectorIhE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b082      	sub	sp, #8
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7f9 fd64 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3708      	adds	r7, #8
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <_ZNK11flatbuffers6VectorIfE4sizeEv>:
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b082      	sub	sp, #8
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f7f9 fd56 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3708      	adds	r7, #8
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
	...

08009ff0 <_ZNK11flatbuffers6VectorIfE3GetEm>:
  return_type Get(uoffset_t i) const {
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f7ff ffe9 	bl	8009fd2 <_ZNK11flatbuffers6VectorIfE4sizeEv>
 800a000:	4602      	mov	r2, r0
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	4293      	cmp	r3, r2
 800a006:	d306      	bcc.n	800a016 <_ZNK11flatbuffers6VectorIfE3GetEm+0x26>
 800a008:	4b0a      	ldr	r3, [pc, #40]	; (800a034 <_ZNK11flatbuffers6VectorIfE3GetEm+0x44>)
 800a00a:	4a0b      	ldr	r2, [pc, #44]	; (800a038 <_ZNK11flatbuffers6VectorIfE3GetEm+0x48>)
 800a00c:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a010:	480a      	ldr	r0, [pc, #40]	; (800a03c <_ZNK11flatbuffers6VectorIfE3GetEm+0x4c>)
 800a012:	f009 fce9 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 fb6a 	bl	800a6f0 <_ZNK11flatbuffers6VectorIfE4DataEv>
 800a01c:	4603      	mov	r3, r0
 800a01e:	6839      	ldr	r1, [r7, #0]
 800a020:	4618      	mov	r0, r3
 800a022:	f000 fb4f 	bl	800a6c4 <_ZN11flatbuffers14IndirectHelperIfE4ReadEPKhm>
 800a026:	eef0 7a40 	vmov.f32	s15, s0
  }
 800a02a:	eeb0 0a67 	vmov.f32	s0, s15
 800a02e:	3708      	adds	r7, #8
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}
 800a034:	08017b80 	.word	0x08017b80
 800a038:	08019d04 	.word	0x08019d04
 800a03c:	08017b8c 	.word	0x08017b8c

0800a040 <_ZNK11flatbuffers6VectorIxE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4618      	mov	r0, r3
 800a04e:	f7f9 fd1f 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a052:	4603      	mov	r3, r0
 800a054:	4618      	mov	r0, r3
 800a056:	3708      	adds	r7, #8
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <_ZNK11flatbuffers6VectorIxE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a05c:	b590      	push	{r4, r7, lr}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f7ff ffea 	bl	800a040 <_ZNK11flatbuffers6VectorIxE4sizeEv>
 800a06c:	4602      	mov	r2, r0
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	4293      	cmp	r3, r2
 800a072:	d306      	bcc.n	800a082 <_ZNK11flatbuffers6VectorIxE3GetEm+0x26>
 800a074:	4b0a      	ldr	r3, [pc, #40]	; (800a0a0 <_ZNK11flatbuffers6VectorIxE3GetEm+0x44>)
 800a076:	4a0b      	ldr	r2, [pc, #44]	; (800a0a4 <_ZNK11flatbuffers6VectorIxE3GetEm+0x48>)
 800a078:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a07c:	480a      	ldr	r0, [pc, #40]	; (800a0a8 <_ZNK11flatbuffers6VectorIxE3GetEm+0x4c>)
 800a07e:	f009 fcb3 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 fb56 	bl	800a734 <_ZNK11flatbuffers6VectorIxE4DataEv>
 800a088:	4603      	mov	r3, r0
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	4618      	mov	r0, r3
 800a08e:	f000 fb3b 	bl	800a708 <_ZN11flatbuffers14IndirectHelperIxE4ReadEPKhm>
 800a092:	4603      	mov	r3, r0
 800a094:	460c      	mov	r4, r1
  }
 800a096:	4618      	mov	r0, r3
 800a098:	4621      	mov	r1, r4
 800a09a:	370c      	adds	r7, #12
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd90      	pop	{r4, r7, pc}
 800a0a0:	08017b80 	.word	0x08017b80
 800a0a4:	08019dcc 	.word	0x08019dcc
 800a0a8:	08017b8c 	.word	0x08017b8c

0800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7f9 fce9 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f7ff ffea 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d306      	bcc.n	800a0ee <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x26>
 800a0e0:	4b09      	ldr	r3, [pc, #36]	; (800a108 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x40>)
 800a0e2:	4a0a      	ldr	r2, [pc, #40]	; (800a10c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x44>)
 800a0e4:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a0e8:	4809      	ldr	r0, [pc, #36]	; (800a110 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm+0x48>)
 800a0ea:	f009 fc7d 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 fb40 	bl	800a774 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4DataEv>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f000 fb27 	bl	800a74c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6TensorEEEE4ReadEPKhm>
 800a0fe:	4603      	mov	r3, r0
  }
 800a100:	4618      	mov	r0, r3
 800a102:	3708      	adds	r7, #8
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	08017b80 	.word	0x08017b80
 800a10c:	08019b10 	.word	0x08019b10
 800a110:	08017b8c 	.word	0x08017b8c

0800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4618      	mov	r0, r3
 800a122:	f7f9 fcb5 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a126:	4603      	mov	r3, r0
 800a128:	4618      	mov	r0, r3
 800a12a:	3708      	adds	r7, #8
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a130:	b580      	push	{r7, lr}
 800a132:	b082      	sub	sp, #8
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f7ff ffea 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 800a140:	4602      	mov	r2, r0
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	4293      	cmp	r3, r2
 800a146:	d306      	bcc.n	800a156 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x26>
 800a148:	4b09      	ldr	r3, [pc, #36]	; (800a170 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x40>)
 800a14a:	4a0a      	ldr	r2, [pc, #40]	; (800a174 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x44>)
 800a14c:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a150:	4809      	ldr	r0, [pc, #36]	; (800a178 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE3GetEm+0x48>)
 800a152:	f009 fc49 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fb2c 	bl	800a7b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4DataEv>
 800a15c:	4603      	mov	r3, r0
 800a15e:	6839      	ldr	r1, [r7, #0]
 800a160:	4618      	mov	r0, r3
 800a162:	f000 fb13 	bl	800a78c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8OperatorEEEE4ReadEPKhm>
 800a166:	4603      	mov	r3, r0
  }
 800a168:	4618      	mov	r0, r3
 800a16a:	3708      	adds	r7, #8
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	08017b80 	.word	0x08017b80
 800a174:	08019c08 	.word	0x08019c08
 800a178:	08017b8c 	.word	0x08017b8c

0800a17c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b082      	sub	sp, #8
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4618      	mov	r0, r3
 800a18a:	f7f9 fc81 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a18e:	4603      	mov	r3, r0
 800a190:	4618      	mov	r0, r3
 800a192:	3708      	adds	r7, #8
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a198:	b580      	push	{r7, lr}
 800a19a:	b082      	sub	sp, #8
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f7ff ffea 	bl	800a17c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE4sizeEv>
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d306      	bcc.n	800a1be <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE3GetEm+0x26>
 800a1b0:	4b09      	ldr	r3, [pc, #36]	; (800a1d8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE3GetEm+0x40>)
 800a1b2:	4a0a      	ldr	r2, [pc, #40]	; (800a1dc <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE3GetEm+0x44>)
 800a1b4:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a1b8:	4809      	ldr	r0, [pc, #36]	; (800a1e0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE3GetEm+0x48>)
 800a1ba:	f009 fc15 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fb18 	bl	800a7f4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE4DataEv>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	6839      	ldr	r1, [r7, #0]
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f000 faff 	bl	800a7cc <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite12OperatorCodeEEEE4ReadEPKhm>
 800a1ce:	4603      	mov	r3, r0
  }
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3708      	adds	r7, #8
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}
 800a1d8:	08017b80 	.word	0x08017b80
 800a1dc:	08019ea4 	.word	0x08019ea4
 800a1e0:	08017b8c 	.word	0x08017b8c

0800a1e4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b082      	sub	sp, #8
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7f9 fc4d 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3708      	adds	r7, #8
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f7ff ffea 	bl	800a1e4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE4sizeEv>
 800a210:	4602      	mov	r2, r0
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	4293      	cmp	r3, r2
 800a216:	d306      	bcc.n	800a226 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x26>
 800a218:	4b09      	ldr	r3, [pc, #36]	; (800a240 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x40>)
 800a21a:	4a0a      	ldr	r2, [pc, #40]	; (800a244 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x44>)
 800a21c:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a220:	4809      	ldr	r0, [pc, #36]	; (800a248 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm+0x48>)
 800a222:	f009 fbe1 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fb04 	bl	800a834 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE4DataEv>
 800a22c:	4603      	mov	r3, r0
 800a22e:	6839      	ldr	r1, [r7, #0]
 800a230:	4618      	mov	r0, r3
 800a232:	f000 faeb 	bl	800a80c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8SubGraphEEEE4ReadEPKhm>
 800a236:	4603      	mov	r3, r0
  }
 800a238:	4618      	mov	r0, r3
 800a23a:	3708      	adds	r7, #8
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	08017b80 	.word	0x08017b80
 800a244:	0801991c 	.word	0x0801991c
 800a248:	08017b8c 	.word	0x08017b8c

0800a24c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b082      	sub	sp, #8
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4618      	mov	r0, r3
 800a25a:	f7f9 fc19 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a25e:	4603      	mov	r3, r0
 800a260:	4618      	mov	r0, r3
 800a262:	3708      	adds	r7, #8
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}

0800a268 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f7ff ffea 	bl	800a24c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE4sizeEv>
 800a278:	4602      	mov	r2, r0
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d306      	bcc.n	800a28e <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE3GetEm+0x26>
 800a280:	4b09      	ldr	r3, [pc, #36]	; (800a2a8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE3GetEm+0x40>)
 800a282:	4a0a      	ldr	r2, [pc, #40]	; (800a2ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE3GetEm+0x44>)
 800a284:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a288:	4809      	ldr	r0, [pc, #36]	; (800a2b0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE3GetEm+0x48>)
 800a28a:	f009 fbad 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 faf0 	bl	800a874 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE4DataEv>
 800a294:	4603      	mov	r3, r0
 800a296:	6839      	ldr	r1, [r7, #0]
 800a298:	4618      	mov	r0, r3
 800a29a:	f000 fad7 	bl	800a84c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6BufferEEEE4ReadEPKhm>
 800a29e:	4603      	mov	r3, r0
  }
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3708      	adds	r7, #8
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	08017b80 	.word	0x08017b80
 800a2ac:	08019a18 	.word	0x08019a18
 800a2b0:	08017b8c 	.word	0x08017b8c

0800a2b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE4sizeEv>:
  uoffset_t size() const { return EndianScalar(length_); }
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7f9 fbe5 	bl	8003a90 <_ZN11flatbuffers12EndianScalarImEET_S1_>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3708      	adds	r7, #8
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE3GetEm>:
  return_type Get(uoffset_t i) const {
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
    FLATBUFFERS_ASSERT(i < size());
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f7ff ffea 	bl	800a2b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE4sizeEv>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d306      	bcc.n	800a2f6 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE3GetEm+0x26>
 800a2e8:	4b09      	ldr	r3, [pc, #36]	; (800a310 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE3GetEm+0x40>)
 800a2ea:	4a0a      	ldr	r2, [pc, #40]	; (800a314 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE3GetEm+0x44>)
 800a2ec:	f44f 7183 	mov.w	r1, #262	; 0x106
 800a2f0:	4809      	ldr	r0, [pc, #36]	; (800a318 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE3GetEm+0x48>)
 800a2f2:	f009 fb79 	bl	80139e8 <__assert_func>
    return IndirectHelper<T>::Read(Data(), i);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 fadc 	bl	800a8b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE4DataEv>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	6839      	ldr	r1, [r7, #0]
 800a300:	4618      	mov	r0, r3
 800a302:	f000 fac3 	bl	800a88c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8MetadataEEEE4ReadEPKhm>
 800a306:	4603      	mov	r3, r0
  }
 800a308:	4618      	mov	r0, r3
 800a30a:	3708      	adds	r7, #8
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}
 800a310:	08017b80 	.word	0x08017b80
 800a314:	08019820 	.word	0x08019820
 800a318:	08017b8c 	.word	0x08017b8c

0800a31c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEEixEm>:
  return_type operator[](uoffset_t i) const { return Get(i); }
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b082      	sub	sp, #8
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
 800a326:	6839      	ldr	r1, [r7, #0]
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f7ff ff69 	bl	800a200 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE3GetEm>
 800a32e:	4603      	mov	r3, r0
 800a330:	4618      	mov	r0, r3
 800a332:	3708      	adds	r7, #8
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}

0800a338 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEEixEm>:
 800a338:	b580      	push	{r7, lr}
 800a33a:	b082      	sub	sp, #8
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
 800a342:	6839      	ldr	r1, [r7, #0]
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7ff ff8f 	bl	800a268 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE3GetEm>
 800a34a:	4603      	mov	r3, r0
 800a34c:	4618      	mov	r0, r3
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <_ZNK11flatbuffers6VectorIhE4dataEv>:
  const T *data() const { return reinterpret_cast<const T *>(Data()); }
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 f9a5 	bl	800a6ac <_ZNK11flatbuffers6VectorIhE4DataEv>
 800a362:	4603      	mov	r3, r0
 800a364:	4618      	mov	r0, r3
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	607a      	str	r2, [r7, #4]
 800a378:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(error_reporter != nullptr);
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d101      	bne.n	800a384 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x18>
 800a380:	f009 fb2a 	bl	80139d8 <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d101      	bne.n	800a38e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIl14TfLiteIntArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x22>
 800a38a:	f009 fb25 	bl	80139d8 <abort>
    *result = const_cast<kTfLiteArrayType*>(
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_>:
TfLiteStatus FlatBufferVectorToTfLiteTypeArray(
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	60f8      	str	r0, [r7, #12]
 800a3a6:	60b9      	str	r1, [r7, #8]
 800a3a8:	607a      	str	r2, [r7, #4]
 800a3aa:	603b      	str	r3, [r7, #0]
  TFLITE_DCHECK(error_reporter != nullptr);
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d101      	bne.n	800a3b6 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x18>
 800a3b2:	f009 fb11 	bl	80139d8 <abort>
  TFLITE_DCHECK(flatbuffer_array != nullptr);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d101      	bne.n	800a3c0 <_ZN6tflite8internal33FlatBufferVectorToTfLiteTypeArrayIf16TfLiteFloatArrayEE12TfLiteStatusPNS_21SimpleMemoryAllocatorEPNS_13ErrorReporterEPKN11flatbuffers6VectorIT_EEPPT0_+0x22>
 800a3bc:	f009 fb0c 	bl	80139d8 <abort>
    *result = const_cast<kTfLiteArrayType*>(
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	601a      	str	r2, [r3, #0]
  return kTfLiteOk;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEixEm>:
  return_type operator[](uoffset_t i) const { return Get(i); }
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
 800a3da:	6839      	ldr	r1, [r7, #0]
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f7ff fedb 	bl	800a198 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE3GetEm>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3708      	adds	r7, #8
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a3f8:	887b      	ldrh	r3, [r7, #2]
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f7f8 fe6e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a402:	4603      	mov	r3, r0
 800a404:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	89fb      	ldrh	r3, [r7, #14]
 800a40a:	4413      	add	r3, r2
 800a40c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a40e:	89fb      	ldrh	r3, [r7, #14]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d006      	beq.n	800a422 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t+0x36>
 800a414:	68b8      	ldr	r0, [r7, #8]
 800a416:	f7f9 fb54 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a41a:	4602      	mov	r2, r0
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	4413      	add	r3, r2
                        : nullptr;
 800a420:	e000      	b.n	800a424 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIhEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a422:	2300      	movs	r3, #0
  }
 800a424:	4618      	mov	r0, r3
 800a426:	3710      	adds	r7, #16
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}

0800a42c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b084      	sub	sp, #16
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	460b      	mov	r3, r1
 800a436:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a438:	887b      	ldrh	r3, [r7, #2]
 800a43a:	4619      	mov	r1, r3
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f7f8 fe4e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a442:	4603      	mov	r3, r0
 800a444:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	89fb      	ldrh	r3, [r7, #14]
 800a44a:	4413      	add	r3, r2
 800a44c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a44e:	89fb      	ldrh	r3, [r7, #14]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d006      	beq.n	800a462 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfEEEET_t+0x36>
 800a454:	68b8      	ldr	r0, [r7, #8]
 800a456:	f7f9 fb34 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a45a:	4602      	mov	r2, r0
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	4413      	add	r3, r2
                        : nullptr;
 800a460:	e000      	b.n	800a464 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIfEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a462:	2300      	movs	r3, #0
  }
 800a464:	4618      	mov	r0, r3
 800a466:	3710      	adds	r7, #16
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
 800a474:	460b      	mov	r3, r1
 800a476:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a478:	887b      	ldrh	r3, [r7, #2]
 800a47a:	4619      	mov	r1, r3
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f7f8 fe2e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a482:	4603      	mov	r3, r0
 800a484:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	89fb      	ldrh	r3, [r7, #14]
 800a48a:	4413      	add	r3, r2
 800a48c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a48e:	89fb      	ldrh	r3, [r7, #14]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d006      	beq.n	800a4a2 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxEEEET_t+0x36>
 800a494:	68b8      	ldr	r0, [r7, #8]
 800a496:	f7f9 fb14 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a49a:	4602      	mov	r2, r0
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	4413      	add	r3, r2
                        : nullptr;
 800a4a0:	e000      	b.n	800a4a4 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorIxEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a4a2:	2300      	movs	r3, #0
  }
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3710      	adds	r7, #16
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a4b8:	887b      	ldrh	r3, [r7, #2]
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f7f8 fe0e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	89fb      	ldrh	r3, [r7, #14]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a4ce:	89fb      	ldrh	r3, [r7, #14]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d006      	beq.n	800a4e2 <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t+0x36>
 800a4d4:	68b8      	ldr	r0, [r7, #8]
 800a4d6:	f7f9 faf4 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	4413      	add	r3, r2
                        : nullptr;
 800a4e0:	e000      	b.n	800a4e4 <_ZN11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a4e2:	2300      	movs	r3, #0
  }
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3710      	adds	r7, #16
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b084      	sub	sp, #16
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a4f8:	887b      	ldrh	r3, [r7, #2]
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f7f8 fdee 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a502:	4603      	mov	r3, r0
 800a504:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	89fb      	ldrh	r3, [r7, #14]
 800a50a:	4413      	add	r3, r2
 800a50c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a50e:	89fb      	ldrh	r3, [r7, #14]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d006      	beq.n	800a522 <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEEET_t+0x36>
 800a514:	68b8      	ldr	r0, [r7, #8]
 800a516:	f7f9 fad4 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a51a:	4602      	mov	r2, r0
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	4413      	add	r3, r2
                        : nullptr;
 800a520:	e000      	b.n	800a524 <_ZN11flatbuffers5Table10GetPointerIPKN6tflite22QuantizationParametersEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a522:	2300      	movs	r3, #0
  }
 800a524:	4618      	mov	r0, r3
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b084      	sub	sp, #16
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	460b      	mov	r3, r1
 800a536:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a538:	887b      	ldrh	r3, [r7, #2]
 800a53a:	4619      	mov	r1, r3
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f7f8 fdce 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a542:	4603      	mov	r3, r0
 800a544:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	89fb      	ldrh	r3, [r7, #14]
 800a54a:	4413      	add	r3, r2
 800a54c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a54e:	89fb      	ldrh	r3, [r7, #14]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d006      	beq.n	800a562 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEEEEET_t+0x36>
 800a554:	68b8      	ldr	r0, [r7, #8]
 800a556:	f7f9 fab4 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a55a:	4602      	mov	r2, r0
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	4413      	add	r3, r2
                        : nullptr;
 800a560:	e000      	b.n	800a564 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6TensorEEEEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a562:	2300      	movs	r3, #0
  }
 800a564:	4618      	mov	r0, r3
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	460b      	mov	r3, r1
 800a576:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a578:	887b      	ldrh	r3, [r7, #2]
 800a57a:	4619      	mov	r1, r3
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f7f8 fdae 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a582:	4603      	mov	r3, r0
 800a584:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	89fb      	ldrh	r3, [r7, #14]
 800a58a:	4413      	add	r3, r2
 800a58c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a58e:	89fb      	ldrh	r3, [r7, #14]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d006      	beq.n	800a5a2 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEEEEET_t+0x36>
 800a594:	68b8      	ldr	r0, [r7, #8]
 800a596:	f7f9 fa94 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a59a:	4602      	mov	r2, r0
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	4413      	add	r3, r2
                        : nullptr;
 800a5a0:	e000      	b.n	800a5a4 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8OperatorEEEEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a5a2:	2300      	movs	r3, #0
  }
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3710      	adds	r7, #16
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a5b8:	887b      	ldrh	r3, [r7, #2]
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7f8 fd8e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	89fb      	ldrh	r3, [r7, #14]
 800a5ca:	4413      	add	r3, r2
 800a5cc:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a5ce:	89fb      	ldrh	r3, [r7, #14]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d006      	beq.n	800a5e2 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEEEET_t+0x36>
 800a5d4:	68b8      	ldr	r0, [r7, #8]
 800a5d6:	f7f9 fa74 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	4413      	add	r3, r2
                        : nullptr;
 800a5e0:	e000      	b.n	800a5e4 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite12OperatorCodeEEEEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a5e2:	2300      	movs	r3, #0
  }
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3710      	adds	r7, #16
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a5f8:	887b      	ldrh	r3, [r7, #2]
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f7f8 fd6e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a602:	4603      	mov	r3, r0
 800a604:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a606:	687a      	ldr	r2, [r7, #4]
 800a608:	89fb      	ldrh	r3, [r7, #14]
 800a60a:	4413      	add	r3, r2
 800a60c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a60e:	89fb      	ldrh	r3, [r7, #14]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d006      	beq.n	800a622 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEEEEET_t+0x36>
 800a614:	68b8      	ldr	r0, [r7, #8]
 800a616:	f7f9 fa54 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a61a:	4602      	mov	r2, r0
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	4413      	add	r3, r2
                        : nullptr;
 800a620:	e000      	b.n	800a624 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8SubGraphEEEEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a622:	2300      	movs	r3, #0
  }
 800a624:	4618      	mov	r0, r3
 800a626:	3710      	adds	r7, #16
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	460b      	mov	r3, r1
 800a636:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a638:	887b      	ldrh	r3, [r7, #2]
 800a63a:	4619      	mov	r1, r3
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f7f8 fd4e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a642:	4603      	mov	r3, r0
 800a644:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a646:	687a      	ldr	r2, [r7, #4]
 800a648:	89fb      	ldrh	r3, [r7, #14]
 800a64a:	4413      	add	r3, r2
 800a64c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a64e:	89fb      	ldrh	r3, [r7, #14]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d006      	beq.n	800a662 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEEEEET_t+0x36>
 800a654:	68b8      	ldr	r0, [r7, #8]
 800a656:	f7f9 fa34 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a65a:	4602      	mov	r2, r0
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	4413      	add	r3, r2
                        : nullptr;
 800a660:	e000      	b.n	800a664 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite6BufferEEEEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a662:	2300      	movs	r3, #0
  }
 800a664:	4618      	mov	r0, r3
 800a666:	3710      	adds	r7, #16
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEEEEET_t>:
  template<typename P> P GetPointer(voffset_t field) {
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b084      	sub	sp, #16
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	460b      	mov	r3, r1
 800a676:	807b      	strh	r3, [r7, #2]
    auto field_offset = GetOptionalFieldOffset(field);
 800a678:	887b      	ldrh	r3, [r7, #2]
 800a67a:	4619      	mov	r1, r3
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7f8 fd2e 	bl	80030de <_ZNK11flatbuffers5Table22GetOptionalFieldOffsetEt>
 800a682:	4603      	mov	r3, r0
 800a684:	81fb      	strh	r3, [r7, #14]
    auto p = data_ + field_offset;
 800a686:	687a      	ldr	r2, [r7, #4]
 800a688:	89fb      	ldrh	r3, [r7, #14]
 800a68a:	4413      	add	r3, r2
 800a68c:	60bb      	str	r3, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a68e:	89fb      	ldrh	r3, [r7, #14]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d006      	beq.n	800a6a2 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEEEEET_t+0x36>
 800a694:	68b8      	ldr	r0, [r7, #8]
 800a696:	f7f9 fa14 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a69a:	4602      	mov	r2, r0
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	4413      	add	r3, r2
                        : nullptr;
 800a6a0:	e000      	b.n	800a6a4 <_ZN11flatbuffers5Table10GetPointerIPKNS_6VectorINS_6OffsetIN6tflite8MetadataEEEEEEET_t+0x38>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800a6a2:	2300      	movs	r3, #0
  }
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3710      	adds	r7, #16
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <_ZNK11flatbuffers6VectorIhE4DataEv>:
  const uint8_t *Data() const {
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	3304      	adds	r3, #4
  }
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	370c      	adds	r7, #12
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <_ZN11flatbuffers14IndirectHelperIfE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
 800a6cc:	6039      	str	r1, [r7, #0]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	edd3 7a00 	vldr	s15, [r3]
 800a6da:	eeb0 0a67 	vmov.f32	s0, s15
 800a6de:	f7f9 ffa9 	bl	8004634 <_ZN11flatbuffers12EndianScalarIfEET_S1_>
 800a6e2:	eef0 7a40 	vmov.f32	s15, s0
  }
 800a6e6:	eeb0 0a67 	vmov.f32	s0, s15
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <_ZNK11flatbuffers6VectorIfE4DataEv>:
  const uint8_t *Data() const {
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	3304      	adds	r3, #4
  }
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	370c      	adds	r7, #12
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr

0800a708 <_ZN11flatbuffers14IndirectHelperIxE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a708:	b590      	push	{r4, r7, lr}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	00db      	lsls	r3, r3, #3
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	4413      	add	r3, r2
 800a71a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a71e:	4618      	mov	r0, r3
 800a720:	4621      	mov	r1, r4
 800a722:	f000 f8d3 	bl	800a8cc <_ZN11flatbuffers12EndianScalarIxEET_S1_>
 800a726:	4603      	mov	r3, r0
 800a728:	460c      	mov	r4, r1
  }
 800a72a:	4618      	mov	r0, r3
 800a72c:	4621      	mov	r1, r4
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	bd90      	pop	{r4, r7, pc}

0800a734 <_ZNK11flatbuffers6VectorIxE4DataEv>:
  const uint8_t *Data() const {
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	3304      	adds	r3, #4
  }
 800a740:	4618      	mov	r0, r3
 800a742:	370c      	adds	r7, #12
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6TensorEEEE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
    p += i * sizeof(uoffset_t);
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	4413      	add	r3, r2
 800a75e:	607b      	str	r3, [r7, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f7f9 f9ae 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a766:	4602      	mov	r2, r0
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	4413      	add	r3, r2
  }
 800a76c:	4618      	mov	r0, r3
 800a76e:	3708      	adds	r7, #8
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4DataEv>:
  const uint8_t *Data() const {
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	3304      	adds	r3, #4
  }
 800a780:	4618      	mov	r0, r3
 800a782:	370c      	adds	r7, #12
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8OperatorEEEE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
 800a794:	6039      	str	r1, [r7, #0]
    p += i * sizeof(uoffset_t);
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	687a      	ldr	r2, [r7, #4]
 800a79c:	4413      	add	r3, r2
 800a79e:	607b      	str	r3, [r7, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f7f9 f98e 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4413      	add	r3, r2
  }
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	3708      	adds	r7, #8
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}

0800a7b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4DataEv>:
  const uint8_t *Data() const {
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	3304      	adds	r3, #4
  }
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	370c      	adds	r7, #12
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite12OperatorCodeEEEE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b082      	sub	sp, #8
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
    p += i * sizeof(uoffset_t);
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	687a      	ldr	r2, [r7, #4]
 800a7dc:	4413      	add	r3, r2
 800a7de:	607b      	str	r3, [r7, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f7f9 f96e 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	4413      	add	r3, r2
  }
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3708      	adds	r7, #8
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite12OperatorCodeEEEE4DataEv>:
  const uint8_t *Data() const {
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	3304      	adds	r3, #4
  }
 800a800:	4618      	mov	r0, r3
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8SubGraphEEEE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b082      	sub	sp, #8
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
    p += i * sizeof(uoffset_t);
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	4413      	add	r3, r2
 800a81e:	607b      	str	r3, [r7, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f7f9 f94e 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a826:	4602      	mov	r2, r0
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	4413      	add	r3, r2
  }
 800a82c:	4618      	mov	r0, r3
 800a82e:	3708      	adds	r7, #8
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}

0800a834 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE4DataEv>:
  const uint8_t *Data() const {
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	3304      	adds	r3, #4
  }
 800a840:	4618      	mov	r0, r3
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite6BufferEEEE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b082      	sub	sp, #8
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
    p += i * sizeof(uoffset_t);
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	687a      	ldr	r2, [r7, #4]
 800a85c:	4413      	add	r3, r2
 800a85e:	607b      	str	r3, [r7, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f7f9 f92e 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a866:	4602      	mov	r2, r0
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4413      	add	r3, r2
  }
 800a86c:	4618      	mov	r0, r3
 800a86e:	3708      	adds	r7, #8
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6BufferEEEE4DataEv>:
  const uint8_t *Data() const {
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	3304      	adds	r3, #4
  }
 800a880:	4618      	mov	r0, r3
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <_ZN11flatbuffers14IndirectHelperINS_6OffsetIN6tflite8MetadataEEEE4ReadEPKhm>:
  static return_type Read(const uint8_t *p, uoffset_t i) {
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b082      	sub	sp, #8
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
    p += i * sizeof(uoffset_t);
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	4413      	add	r3, r2
 800a89e:	607b      	str	r3, [r7, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f7f9 f90e 	bl	8003ac2 <_ZN11flatbuffers10ReadScalarImEET_PKv>
 800a8a6:	4602      	mov	r2, r0
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	4413      	add	r3, r2
  }
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3708      	adds	r7, #8
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8MetadataEEEE4DataEv>:
  const uint8_t *Data() const {
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	3304      	adds	r3, #4
  }
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	370c      	adds	r7, #12
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <_ZN11flatbuffers12EndianScalarIxEET_S1_>:
template<typename T> T EndianScalar(T t) {
 800a8cc:	b490      	push	{r4, r7}
 800a8ce:	b082      	sub	sp, #8
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	e9c7 0100 	strd	r0, r1, [r7]
    return t;
 800a8d6:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	4621      	mov	r1, r4
 800a8de:	3708      	adds	r7, #8
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bc90      	pop	{r4, r7}
 800a8e4:	4770      	bx	lr
	...

0800a8e8 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	4a05      	ldr	r2, [pc, #20]	; (800a908 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev+0x20>)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	601a      	str	r2, [r3, #0]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f7fd fdcb 	bl	8008494 <_ZN6tflite20BuiltinDataAllocatorD1Ev>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4618      	mov	r0, r3
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	080197b8 	.word	0x080197b8

0800a90c <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b082      	sub	sp, #8
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7ff ffe7 	bl	800a8e8 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>
 800a91a:	2108      	movs	r1, #8
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f008 fd98 	bl	8013452 <_ZdlPvj>
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4618      	mov	r0, r3
 800a926:	3708      	adds	r7, #8
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
#include "micro_string.h"
#endif

namespace tflite {

int MicroErrorReporter::Report(const char* format, va_list args) {
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b0c4      	sub	sp, #272	; 0x110
 800a930:	af00      	add	r7, sp, #0
 800a932:	f107 030c 	add.w	r3, r7, #12
 800a936:	6018      	str	r0, [r3, #0]
 800a938:	f107 0308 	add.w	r3, r7, #8
 800a93c:	6019      	str	r1, [r3, #0]
 800a93e:	1d3b      	adds	r3, r7, #4
 800a940:	601a      	str	r2, [r3, #0]
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
 800a942:	1d3b      	adds	r3, r7, #4
 800a944:	f107 0208 	add.w	r2, r7, #8
 800a948:	f107 0010 	add.w	r0, r7, #16
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	6812      	ldr	r2, [r2, #0]
 800a950:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a954:	f000 ffa0 	bl	800b898 <MicroVsnprintf>
  DebugLog(log_buffer);
 800a958:	f107 0310 	add.w	r3, r7, #16
 800a95c:	4618      	mov	r0, r3
 800a95e:	f7f6 fc35 	bl	80011cc <DebugLog>
  DebugLog("\r\n");
 800a962:	4804      	ldr	r0, [pc, #16]	; (800a974 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list+0x48>)
 800a964:	f7f6 fc32 	bl	80011cc <DebugLog>
#endif
  return 0;
 800a968:	2300      	movs	r3, #0
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	08017ba8 	.word	0x08017ba8

0800a978 <_ZN6tflite8Profiler10BeginEventEPKcNS0_9EventTypeEx>:
  // comes from.
  virtual uint32_t BeginEvent(const char* tag, EventType event_type,
                              int64_t event_metadata1,
                              int64_t event_metadata2) = 0;
  // Similar w/ the above, but `event_metadata2` defaults to 0.
  uint32_t BeginEvent(const char* tag, EventType event_type,
 800a978:	b5b0      	push	{r4, r5, r7, lr}
 800a97a:	b088      	sub	sp, #32
 800a97c:	af04      	add	r7, sp, #16
 800a97e:	60f8      	str	r0, [r7, #12]
 800a980:	60b9      	str	r1, [r7, #8]
 800a982:	607a      	str	r2, [r7, #4]
                      int64_t event_metadata) {
    return BeginEvent(tag, event_type, event_metadata, /*event_metadata2*/ 0);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	3308      	adds	r3, #8
 800a98a:	681d      	ldr	r5, [r3, #0]
 800a98c:	f04f 0300 	mov.w	r3, #0
 800a990:	f04f 0400 	mov.w	r4, #0
 800a994:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a998:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a99c:	e9cd 3400 	strd	r3, r4, [sp]
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	68b9      	ldr	r1, [r7, #8]
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	47a8      	blx	r5
 800a9a8:	4603      	mov	r3, r0
  }
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bdb0      	pop	{r4, r5, r7, pc}

0800a9b2 <_ZN6tflite13ScopedProfileC1EPNS_8ProfilerEPKcNS1_9EventTypeEx>:
// of the object and ends when the object goes out of scope.
// The lifetime of tag should be at least the lifetime of `profiler`.
// `profiler` may be null, in which case nothing is profiled.
class ScopedProfile {
 public:
  ScopedProfile(Profiler* profiler, const char* tag,
 800a9b2:	b590      	push	{r4, r7, lr}
 800a9b4:	b087      	sub	sp, #28
 800a9b6:	af02      	add	r7, sp, #8
 800a9b8:	60f8      	str	r0, [r7, #12]
 800a9ba:	60b9      	str	r1, [r7, #8]
 800a9bc:	607a      	str	r2, [r7, #4]
 800a9be:	603b      	str	r3, [r7, #0]
                Profiler::EventType event_type = Profiler::EventType::DEFAULT,
                int64_t event_metadata = 0)
      : profiler_(profiler), event_handle_(0) {
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	68ba      	ldr	r2, [r7, #8]
 800a9c4:	601a      	str	r2, [r3, #0]
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	605a      	str	r2, [r3, #4]
    if (profiler) {
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d00c      	beq.n	800a9ec <_ZN6tflite13ScopedProfileC1EPNS_8ProfilerEPKcNS1_9EventTypeEx+0x3a>
      event_handle_ = profiler_->BeginEvent(tag, event_type, event_metadata);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6818      	ldr	r0, [r3, #0]
 800a9d6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a9da:	e9cd 3400 	strd	r3, r4, [sp]
 800a9de:	683a      	ldr	r2, [r7, #0]
 800a9e0:	6879      	ldr	r1, [r7, #4]
 800a9e2:	f7ff ffc9 	bl	800a978 <_ZN6tflite8Profiler10BeginEventEPKcNS0_9EventTypeEx>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	605a      	str	r2, [r3, #4]
    }
  }
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3714      	adds	r7, #20
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd90      	pop	{r4, r7, pc}

0800a9f6 <_ZN6tflite13ScopedProfileD1Ev>:

  ~ScopedProfile() {
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b082      	sub	sp, #8
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	6078      	str	r0, [r7, #4]
    if (profiler_) {
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00a      	beq.n	800aa1c <_ZN6tflite13ScopedProfileD1Ev+0x26>
      profiler_->EndEvent(event_handle_);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6818      	ldr	r0, [r3, #0]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	3310      	adds	r3, #16
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	6852      	ldr	r2, [r2, #4]
 800aa18:	4611      	mov	r1, r2
 800aa1a:	4798      	blx	r3
    }
  }
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3708      	adds	r7, #8
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}

0800aa26 <_ZN6tflite21ScopedOperatorProfileC1EPNS_8ProfilerEPKci>:
  uint32_t event_handle_;
};

class ScopedOperatorProfile : public ScopedProfile {
 public:
  ScopedOperatorProfile(Profiler* profiler, const char* tag, int node_index)
 800aa26:	b590      	push	{r4, r7, lr}
 800aa28:	b087      	sub	sp, #28
 800aa2a:	af02      	add	r7, sp, #8
 800aa2c:	60f8      	str	r0, [r7, #12]
 800aa2e:	60b9      	str	r1, [r7, #8]
 800aa30:	607a      	str	r2, [r7, #4]
 800aa32:	603b      	str	r3, [r7, #0]
      : ScopedProfile(profiler, tag, Profiler::EventType::OPERATOR_INVOKE_EVENT,
                      static_cast<uint32_t>(node_index)) {}
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	f04f 0400 	mov.w	r4, #0
 800aa3c:	e9cd 3400 	strd	r3, r4, [sp]
 800aa40:	2302      	movs	r3, #2
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	68b9      	ldr	r1, [r7, #8]
 800aa46:	f7ff ffb4 	bl	800a9b2 <_ZN6tflite13ScopedProfileC1EPNS_8ProfilerEPKcNS1_9EventTypeEx>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	3714      	adds	r7, #20
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd90      	pop	{r4, r7, pc}

0800aa54 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>:
    }
    return nullptr;
  }

  TfLiteTensor* input(size_t index);
  size_t inputs_size() const { return subgraph_->inputs()->Length(); }
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa60:	4618      	mov	r0, r3
 800aa62:	f7fd fc8a 	bl	800837a <_ZNK6tflite8SubGraph6inputsEv>
 800aa66:	4603      	mov	r3, r0
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7fd fb9a 	bl	80081a2 <_ZNK11flatbuffers6VectorIlE6LengthEv>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	4618      	mov	r0, r3
 800aa72:	3708      	adds	r7, #8
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <_ZNK6tflite16MicroInterpreter6inputsEv>:
  const flatbuffers::Vector<int32_t>& inputs() const {
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
    return *subgraph_->inputs();
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7fd fc78 	bl	800837a <_ZNK6tflite8SubGraph6inputsEv>
 800aa8a:	4603      	mov	r3, r0
  }
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3708      	adds	r7, #8
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>:
    }
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const { return subgraph_->outputs()->Length(); }
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7fd fc78 	bl	8008396 <_ZNK6tflite8SubGraph7outputsEv>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7fd fb7a 	bl	80081a2 <_ZNK11flatbuffers6VectorIlE6LengthEv>
 800aaae:	4603      	mov	r3, r0
 800aab0:	4618      	mov	r0, r3
 800aab2:	3708      	adds	r7, #8
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <_ZNK6tflite16MicroInterpreter7outputsEv>:
  const flatbuffers::Vector<int32_t>& outputs() const {
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
    return *subgraph_->outputs();
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aac4:	4618      	mov	r0, r3
 800aac6:	f7fd fc66 	bl	8008396 <_ZNK6tflite8SubGraph7outputsEv>
 800aaca:	4603      	mov	r3, r0
  }
 800aacc:	4618      	mov	r0, r3
 800aace:	3708      	adds	r7, #8
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>:

namespace tflite {
namespace {

#ifndef TF_LITE_STRIP_ERROR_STRINGS
const char* OpNameFromRegistration(const TfLiteRegistration* registration) {
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	695b      	ldr	r3, [r3, #20]
 800aae0:	2b20      	cmp	r3, #32
 800aae2:	d102      	bne.n	800aaea <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x16>
    return registration->custom_name;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	699b      	ldr	r3, [r3, #24]
 800aae8:	e006      	b.n	800aaf8 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration+0x24>
  } else {
    return EnumNameBuiltinOperator(BuiltinOperator(registration->builtin_code));
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	695b      	ldr	r3, [r3, #20]
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	f7fd fb79 	bl	80081e8 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 800aaf6:	4603      	mov	r3, r0
  }
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3708      	adds	r7, #8
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <_ZN6tflite8internal13ContextHelperC1EPNS_13ErrorReporterEPNS_14MicroAllocatorEPKNS_5ModelE>:

}  // namespace

namespace internal {

ContextHelper::ContextHelper(ErrorReporter* error_reporter,
 800ab00:	b480      	push	{r7}
 800ab02:	b085      	sub	sp, #20
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	60f8      	str	r0, [r7, #12]
 800ab08:	60b9      	str	r1, [r7, #8]
 800ab0a:	607a      	str	r2, [r7, #4]
 800ab0c:	603b      	str	r3, [r7, #0]
                             MicroAllocator* allocator, const Model* model)
    : allocator_(allocator), error_reporter_(error_reporter), model_(model) {}
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	601a      	str	r2, [r3, #0]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	68ba      	ldr	r2, [r7, #8]
 800ab18:	605a      	str	r2, [r3, #4]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	683a      	ldr	r2, [r7, #0]
 800ab1e:	609a      	str	r2, [r3, #8]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2200      	movs	r2, #0
 800ab24:	60da      	str	r2, [r3, #12]
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	611a      	str	r2, [r3, #16]
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3714      	adds	r7, #20
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr

0800ab3a <_ZN6tflite8internal13ContextHelper24AllocatePersistentBufferEP13TfLiteContextj>:

void* ContextHelper::AllocatePersistentBuffer(TfLiteContext* ctx,
                                              size_t bytes) {
 800ab3a:	b580      	push	{r7, lr}
 800ab3c:	b082      	sub	sp, #8
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
 800ab42:	6039      	str	r1, [r7, #0]
  return reinterpret_cast<ContextHelper*>(ctx->impl_)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	68db      	ldr	r3, [r3, #12]
      ->allocator_->AllocatePersistentBuffer(bytes);
 800ab48:	681a      	ldr	r2, [r3, #0]
  return reinterpret_cast<ContextHelper*>(ctx->impl_)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	68db      	ldr	r3, [r3, #12]
      ->allocator_->AllocatePersistentBuffer(bytes);
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	330c      	adds	r3, #12
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6839      	ldr	r1, [r7, #0]
 800ab58:	4610      	mov	r0, r2
 800ab5a:	4798      	blx	r3
 800ab5c:	4603      	mov	r3, r0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <_ZN6tflite8internal13ContextHelper27RequestScratchBufferInArenaEP13TfLiteContextjPi>:

TfLiteStatus ContextHelper::RequestScratchBufferInArena(TfLiteContext* ctx,
                                                        size_t bytes,
                                                        int* buffer_idx) {
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b086      	sub	sp, #24
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	60f8      	str	r0, [r7, #12]
 800ab6e:	60b9      	str	r1, [r7, #8]
 800ab70:	607a      	str	r2, [r7, #4]
  ContextHelper* helper = reinterpret_cast<ContextHelper*>(ctx->impl_);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	617b      	str	r3, [r7, #20]
  return helper->allocator_->RequestScratchBufferInArena(bytes, buffer_idx);
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	687a      	ldr	r2, [r7, #4]
 800ab7e:	68b9      	ldr	r1, [r7, #8]
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7fe fb57 	bl	8009234 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi>
 800ab86:	4603      	mov	r3, r0
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3718      	adds	r7, #24
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <_ZN6tflite8internal13ContextHelper16GetScratchBufferEP13TfLiteContexti>:

void* ContextHelper::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
 800ab90:	b480      	push	{r7}
 800ab92:	b085      	sub	sp, #20
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	6039      	str	r1, [r7, #0]
  ContextHelper* helper = reinterpret_cast<ContextHelper*>(ctx->impl_);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	60fb      	str	r3, [r7, #12]
  ScratchBufferHandle* handle = helper->scratch_buffer_handles_ + buffer_idx;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	691a      	ldr	r2, [r3, #16]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	009b      	lsls	r3, r3, #2
 800aba8:	4413      	add	r3, r2
 800abaa:	60bb      	str	r3, [r7, #8]
  return handle->data;
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	681b      	ldr	r3, [r3, #0]
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	3714      	adds	r7, #20
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <_ZN6tflite8internal13ContextHelper13ReportOpErrorEP13TfLiteContextPKcz>:

void ContextHelper::ReportOpError(struct TfLiteContext* context,
                                  const char* format, ...) {
 800abbc:	b40e      	push	{r1, r2, r3}
 800abbe:	b580      	push	{r7, lr}
 800abc0:	b085      	sub	sp, #20
 800abc2:	af00      	add	r7, sp, #0
 800abc4:	6078      	str	r0, [r7, #4]
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  ContextHelper* helper = static_cast<ContextHelper*>(context->impl_);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	60fb      	str	r3, [r7, #12]
  va_list args;
  va_start(args, format);
 800abcc:	f107 0320 	add.w	r3, r7, #32
 800abd0:	60bb      	str	r3, [r7, #8]
  TF_LITE_REPORT_ERROR(helper->error_reporter_, format, args);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	6858      	ldr	r0, [r3, #4]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	685b      	ldr	r3, [r3, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	3308      	adds	r3, #8
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	68ba      	ldr	r2, [r7, #8]
 800abe2:	69f9      	ldr	r1, [r7, #28]
 800abe4:	4798      	blx	r3
  va_end(args);
#endif
}
 800abe6:	bf00      	nop
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abf0:	b003      	add	sp, #12
 800abf2:	4770      	bx	lr

0800abf4 <_ZN6tflite8internal13ContextHelper9GetTensorEPK13TfLiteContexti>:

TfLiteTensor* ContextHelper::GetTensor(const struct TfLiteContext* context,
                                       int tensor_idx) {
 800abf4:	b590      	push	{r4, r7, lr}
 800abf6:	b085      	sub	sp, #20
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	6039      	str	r1, [r7, #0]
  ContextHelper* helper = static_cast<ContextHelper*>(context->impl_);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	60fb      	str	r3, [r7, #12]
  return helper->allocator_->AllocateTempTfLiteTensor(
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	6818      	ldr	r0, [r3, #0]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
      helper->model_, helper->eval_tensors_, tensor_idx);
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	3304      	adds	r3, #4
 800ac10:	681c      	ldr	r4, [r3, #0]
  return helper->allocator_->AllocateTempTfLiteTensor(
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	6899      	ldr	r1, [r3, #8]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	68da      	ldr	r2, [r3, #12]
      helper->model_, helper->eval_tensors_, tensor_idx);
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	47a0      	blx	r4
 800ac1e:	4603      	mov	r3, r0
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3714      	adds	r7, #20
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd90      	pop	{r4, r7, pc}

0800ac28 <_ZN6tflite8internal13ContextHelper13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* ContextHelper::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	6039      	str	r1, [r7, #0]
  ContextHelper* helper = reinterpret_cast<ContextHelper*>(context->impl_);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	68db      	ldr	r3, [r3, #12]
 800ac36:	60fb      	str	r3, [r7, #12]
  return &helper->eval_tensors_[tensor_idx];
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	68d9      	ldr	r1, [r3, #12]
 800ac3c:	683a      	ldr	r2, [r7, #0]
 800ac3e:	4613      	mov	r3, r2
 800ac40:	005b      	lsls	r3, r3, #1
 800ac42:	4413      	add	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	440b      	add	r3, r1
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3714      	adds	r7, #20
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac52:	4770      	bx	lr

0800ac54 <_ZN6tflite8internal13ContextHelper20SetTfLiteEvalTensorsEP16TfLiteEvalTensor>:

void ContextHelper::SetTfLiteEvalTensors(TfLiteEvalTensor* eval_tensors) {
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  eval_tensors_ = eval_tensors;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	683a      	ldr	r2, [r7, #0]
 800ac62:	60da      	str	r2, [r3, #12]
}
 800ac64:	bf00      	nop
 800ac66:	370c      	adds	r7, #12
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <_ZN6tflite8internal13ContextHelper23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>:

void ContextHelper::SetScratchBufferHandles(
    ScratchBufferHandle* scratch_buffer_handles) {
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	6039      	str	r1, [r7, #0]
  scratch_buffer_handles_ = scratch_buffer_handles;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	683a      	ldr	r2, [r7, #0]
 800ac7e:	611a      	str	r2, [r3, #16]
}
 800ac80:	bf00      	nop
 800ac82:	370c      	adds	r7, #12
 800ac84:	46bd      	mov	sp, r7
 800ac86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8a:	4770      	bx	lr

0800ac8c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE>:

}  // namespace internal

MicroInterpreter::MicroInterpreter(const Model* model,
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	607a      	str	r2, [r7, #4]
 800ac98:	603b      	str	r3, [r7, #0]
      tensors_allocated_(false),
      initialization_status_(kTfLiteError),
      eval_tensors_(nullptr),
      context_helper_(error_reporter_, &allocator_, model),
      input_tensor_(nullptr),
      output_tensor_(nullptr) {
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	601a      	str	r2, [r3, #0]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	68ba      	ldr	r2, [r7, #8]
 800aca4:	605a      	str	r2, [r3, #4]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	609a      	str	r2, [r3, #8]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	69fa      	ldr	r2, [r7, #28]
 800acb0:	60da      	str	r2, [r3, #12]
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	3310      	adds	r3, #16
 800acb6:	2258      	movs	r2, #88	; 0x58
 800acb8:	2100      	movs	r1, #0
 800acba:	4618      	mov	r0, r3
 800acbc:	f008 ff5f 	bl	8013b7e <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
 800acc0:	69fa      	ldr	r2, [r7, #28]
 800acc2:	69b9      	ldr	r1, [r7, #24]
 800acc4:	6838      	ldr	r0, [r7, #0]
 800acc6:	f7fe f999 	bl	8008ffc <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
 800acca:	4602      	mov	r2, r0
      output_tensor_(nullptr) {
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	669a      	str	r2, [r3, #104]	; 0x68
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2200      	movs	r2, #0
 800acd4:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2201      	movs	r2, #1
 800acdc:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2200      	movs	r2, #0
 800ace4:	671a      	str	r2, [r3, #112]	; 0x70
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	675a      	str	r2, [r3, #116]	; 0x74
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2200      	movs	r2, #0
 800acf0:	679a      	str	r2, [r3, #120]	; 0x78
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	68d9      	ldr	r1, [r3, #12]
      context_helper_(error_reporter_, &allocator_, model),
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6e9a      	ldr	r2, [r3, #104]	; 0x68
      output_tensor_(nullptr) {
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	f7ff fefd 	bl	800ab00 <_ZN6tflite8internal13ContextHelperC1EPNS_13ErrorReporterEPNS_14MicroAllocatorEPKNS_5ModelE>
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2200      	movs	r2, #0
 800ad12:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  Init(profiler);
 800ad16:	6a39      	ldr	r1, [r7, #32]
 800ad18:	68f8      	ldr	r0, [r7, #12]
 800ad1a:	f000 f84d 	bl	800adb8 <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE>
}
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	4618      	mov	r0, r3
 800ad22:	3710      	adds	r7, #16
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <_ZN6tflite16MicroInterpreterD1Ev>:
      input_tensor_(nullptr),
      output_tensor_(nullptr) {
  Init(profiler);
}

MicroInterpreter::~MicroInterpreter() {
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b086      	sub	sp, #24
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  if (node_and_registrations_ != nullptr) {
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d03a      	beq.n	800adae <_ZN6tflite16MicroInterpreterD1Ev+0x86>
    for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800ad38:	2300      	movs	r3, #0
 800ad3a:	617b      	str	r3, [r7, #20]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad40:	4618      	mov	r0, r3
 800ad42:	f7fd fb36 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800ad46:	4603      	mov	r3, r0
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7ff f9e3 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	4293      	cmp	r3, r2
 800ad54:	bf34      	ite	cc
 800ad56:	2301      	movcc	r3, #1
 800ad58:	2300      	movcs	r3, #0
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d026      	beq.n	800adae <_ZN6tflite16MicroInterpreterD1Ev+0x86>
      TfLiteNode* node = &(node_and_registrations_[i].node);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6819      	ldr	r1, [r3, #0]
 800ad64:	697a      	ldr	r2, [r7, #20]
 800ad66:	4613      	mov	r3, r2
 800ad68:	009b      	lsls	r3, r3, #2
 800ad6a:	4413      	add	r3, r2
 800ad6c:	00db      	lsls	r3, r3, #3
 800ad6e:	440b      	add	r3, r1
 800ad70:	613b      	str	r3, [r7, #16]
      const TfLiteRegistration* registration =
          node_and_registrations_[i].registration;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6819      	ldr	r1, [r3, #0]
 800ad76:	697a      	ldr	r2, [r7, #20]
 800ad78:	4613      	mov	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	4413      	add	r3, r2
 800ad7e:	00db      	lsls	r3, r3, #3
 800ad80:	440b      	add	r3, r1
      const TfLiteRegistration* registration =
 800ad82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad84:	60fb      	str	r3, [r7, #12]
      // registration is allocated outside the interpreter, so double check to
      // make sure it's not nullptr;
      if (registration != nullptr && registration->free != nullptr) {
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d00c      	beq.n	800ada6 <_ZN6tflite16MicroInterpreterD1Ev+0x7e>
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d008      	beq.n	800ada6 <_ZN6tflite16MicroInterpreterD1Ev+0x7e>
        registration->free(&context_, node->user_data);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	f102 0010 	add.w	r0, r2, #16
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	6912      	ldr	r2, [r2, #16]
 800ada2:	4611      	mov	r1, r2
 800ada4:	4798      	blx	r3
    for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	3301      	adds	r3, #1
 800adaa:	617b      	str	r3, [r7, #20]
 800adac:	e7c6      	b.n	800ad3c <_ZN6tflite16MicroInterpreterD1Ev+0x14>
      }
    }
  }
}
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4618      	mov	r0, r3
 800adb2:	3718      	adds	r7, #24
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE>:

void MicroInterpreter::Init(tflite::Profiler* profiler) {
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
  const flatbuffers::Vector<flatbuffers::Offset<SubGraph>>* subgraphs =
      model_->subgraphs();
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	685b      	ldr	r3, [r3, #4]
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7fd fb3a 	bl	8008440 <_ZNK6tflite5Model9subgraphsEv>
 800adcc:	60f8      	str	r0, [r7, #12]
  if (subgraphs->size() != 1) {
 800adce:	68f8      	ldr	r0, [r7, #12]
 800add0:	f7ff fa08 	bl	800a1e4 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEE4sizeEv>
 800add4:	4603      	mov	r3, r0
 800add6:	2b01      	cmp	r3, #1
 800add8:	bf14      	ite	ne
 800adda:	2301      	movne	r3, #1
 800addc:	2300      	moveq	r3, #0
 800adde:	b2db      	uxtb	r3, r3
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d00a      	beq.n	800adfa <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE+0x42>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	68db      	ldr	r3, [r3, #12]
 800ade8:	4915      	ldr	r1, [pc, #84]	; (800ae40 <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE+0x88>)
 800adea:	4618      	mov	r0, r3
 800adec:	f7f8 f8f6 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Only 1 subgraph is currently supported.\n");
    initialization_status_ = kTfLiteError;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
    return;
 800adf8:	e01e      	b.n	800ae38 <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE+0x80>
  }
  subgraph_ = (*subgraphs)[0];
 800adfa:	2100      	movs	r1, #0
 800adfc:	68f8      	ldr	r0, [r7, #12]
 800adfe:	f7ff fa8d 	bl	800a31c <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8SubGraphEEEEixEm>
 800ae02:	4602      	mov	r2, r0
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	671a      	str	r2, [r3, #112]	; 0x70

  context_.impl_ = static_cast<void*>(&context_helper_);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	61da      	str	r2, [r3, #28]
  context_.ReportError = context_helper_.ReportOpError;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	4a0b      	ldr	r2, [pc, #44]	; (800ae44 <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE+0x8c>)
 800ae16:	625a      	str	r2, [r3, #36]	; 0x24
  context_.GetTensor = context_helper_.GetTensor;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a0b      	ldr	r2, [pc, #44]	; (800ae48 <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE+0x90>)
 800ae1c:	661a      	str	r2, [r3, #96]	; 0x60
  context_.GetEvalTensor = context_helper_.GetEvalTensor;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	4a0a      	ldr	r2, [pc, #40]	; (800ae4c <_ZN6tflite16MicroInterpreter4InitEPNS_8ProfilerE+0x94>)
 800ae22:	665a      	str	r2, [r3, #100]	; 0x64
  context_.recommended_num_threads = 1;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2201      	movs	r2, #1
 800ae28:	635a      	str	r2, [r3, #52]	; 0x34
  context_.profiler = profiler;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	683a      	ldr	r2, [r7, #0]
 800ae2e:	645a      	str	r2, [r3, #68]	; 0x44

  initialization_status_ = kTfLiteOk;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2200      	movs	r2, #0
 800ae34:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
}
 800ae38:	3710      	adds	r7, #16
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	bd80      	pop	{r7, pc}
 800ae3e:	bf00      	nop
 800ae40:	080181d4 	.word	0x080181d4
 800ae44:	0800abbd 	.word	0x0800abbd
 800ae48:	0800abf5 	.word	0x0800abf5
 800ae4c:	0800ac29 	.word	0x0800ac29

0800ae50 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
  for (int32_t i = 0; i < size; ++i) {
    data[i] = flatbuffers::EndianScalar(data[i]);
  }
}

TfLiteStatus MicroInterpreter::AllocateTensors() {
 800ae50:	b590      	push	{r4, r7, lr}
 800ae52:	b091      	sub	sp, #68	; 0x44
 800ae54:	af02      	add	r7, sp, #8
 800ae56:	6078      	str	r0, [r7, #4]
  if (allocator_.StartModelAllocation(model_, op_resolver_,
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6859      	ldr	r1, [r3, #4]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	689a      	ldr	r2, [r3, #8]
 800ae64:	687c      	ldr	r4, [r7, #4]
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	3374      	adds	r3, #116	; 0x74
 800ae6a:	9300      	str	r3, [sp, #0]
 800ae6c:	4623      	mov	r3, r4
 800ae6e:	f7fe f915 	bl	800909c <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor>
 800ae72:	4603      	mov	r3, r0
                                      &node_and_registrations_,
                                      &eval_tensors_) != kTfLiteOk) {
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	bf14      	ite	ne
 800ae78:	2301      	movne	r3, #1
 800ae7a:	2300      	moveq	r3, #0
 800ae7c:	b2db      	uxtb	r3, r3
  if (allocator_.StartModelAllocation(model_, op_resolver_,
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d00b      	beq.n	800ae9a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x4a>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	68db      	ldr	r3, [r3, #12]
 800ae86:	497f      	ldr	r1, [pc, #508]	; (800b084 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x234>)
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f7f8 f8a7 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Failed starting model allocation.\n");
    initialization_status_ = kTfLiteError;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2201      	movs	r2, #1
 800ae92:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
    return kTfLiteError;
 800ae96:	2301      	movs	r3, #1
 800ae98:	e0f0      	b.n	800b07c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x22c>

  // Update the pointer now that TfLiteEvalTensor allocation has completed on
  // the context helper.
  // TODO(b/16157777): This call would not be needed if ContextHelper rolled
  // into the interpreter.
  context_helper_.SetTfLiteEvalTensors(eval_tensors_);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aea4:	4619      	mov	r1, r3
 800aea6:	4610      	mov	r0, r2
 800aea8:	f7ff fed4 	bl	800ac54 <_ZN6tflite8internal13ContextHelper20SetTfLiteEvalTensorsEP16TfLiteEvalTensor>
  context_.tensors_size = subgraph_->tensors()->size();
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f7fd fa54 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f7ff f8f7 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 800aebe:	4602      	mov	r2, r0
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	611a      	str	r2, [r3, #16]
      }
    }
  }

  // Only allow AllocatePersistentBuffer in Init stage.
  context_.AllocatePersistentBuffer = context_helper_.AllocatePersistentBuffer;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a70      	ldr	r2, [pc, #448]	; (800b088 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x238>)
 800aec8:	649a      	str	r2, [r3, #72]	; 0x48
  context_.RequestScratchBufferInArena = nullptr;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	651a      	str	r2, [r3, #80]	; 0x50
  context_.GetScratchBuffer = nullptr;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2200      	movs	r2, #0
 800aed4:	655a      	str	r2, [r3, #84]	; 0x54

  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800aed6:	2300      	movs	r3, #0
 800aed8:	637b      	str	r3, [r7, #52]	; 0x34
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aede:	4618      	mov	r0, r3
 800aee0:	f7fd fa67 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800aee4:	4603      	mov	r3, r0
 800aee6:	4618      	mov	r0, r3
 800aee8:	f7ff f914 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 800aeec:	4602      	mov	r2, r0
 800aeee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aef0:	4293      	cmp	r3, r2
 800aef2:	bf34      	ite	cc
 800aef4:	2301      	movcc	r3, #1
 800aef6:	2300      	movcs	r3, #0
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d035      	beq.n	800af6a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x11a>
    auto* node = &(node_and_registrations_[i].node);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6819      	ldr	r1, [r3, #0]
 800af02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af04:	4613      	mov	r3, r2
 800af06:	009b      	lsls	r3, r3, #2
 800af08:	4413      	add	r3, r2
 800af0a:	00db      	lsls	r3, r3, #3
 800af0c:	440b      	add	r3, r1
 800af0e:	617b      	str	r3, [r7, #20]
    auto* registration = node_and_registrations_[i].registration;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6819      	ldr	r1, [r3, #0]
 800af14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af16:	4613      	mov	r3, r2
 800af18:	009b      	lsls	r3, r3, #2
 800af1a:	4413      	add	r3, r2
 800af1c:	00db      	lsls	r3, r3, #3
 800af1e:	440b      	add	r3, r1
 800af20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af22:	613b      	str	r3, [r7, #16]
    size_t init_data_size;
    const char* init_data;
    if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	695b      	ldr	r3, [r3, #20]
 800af28:	2b20      	cmp	r3, #32
 800af2a:	d106      	bne.n	800af3a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xea>
      init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	699b      	ldr	r3, [r3, #24]
 800af30:	62fb      	str	r3, [r7, #44]	; 0x2c
      init_data_size = node->custom_initial_data_size;
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	69db      	ldr	r3, [r3, #28]
 800af36:	633b      	str	r3, [r7, #48]	; 0x30
 800af38:	e004      	b.n	800af44 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf4>
    } else {
      init_data = reinterpret_cast<const char*>(node->builtin_data);
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	695b      	ldr	r3, [r3, #20]
 800af3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      init_data_size = 0;
 800af40:	2300      	movs	r3, #0
 800af42:	633b      	str	r3, [r7, #48]	; 0x30
    }
    if (registration->init) {
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d00a      	beq.n	800af62 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x112>
      node->user_data =
          registration->init(&context_, init_data, init_data_size);
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	f102 0010 	add.w	r0, r2, #16
 800af56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800af5a:	4798      	blx	r3
 800af5c:	4602      	mov	r2, r0
      node->user_data =
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	611a      	str	r2, [r3, #16]
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800af62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af64:	3301      	adds	r3, #1
 800af66:	637b      	str	r3, [r7, #52]	; 0x34
 800af68:	e7b7      	b.n	800aeda <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x8a>
    }
  }

  // Both AllocatePersistentBuffer and RequestScratchBufferInArena is
  // available in Prepare stage.
  context_.RequestScratchBufferInArena =
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a47      	ldr	r2, [pc, #284]	; (800b08c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x23c>)
 800af6e:	651a      	str	r2, [r3, #80]	; 0x50
      context_helper_.RequestScratchBufferInArena;
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800af70:	2300      	movs	r3, #0
 800af72:	62bb      	str	r3, [r7, #40]	; 0x28
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af78:	4618      	mov	r0, r3
 800af7a:	f7fd fa1a 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800af7e:	4603      	mov	r3, r0
 800af80:	4618      	mov	r0, r3
 800af82:	f7ff f8c7 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 800af86:	4602      	mov	r2, r0
 800af88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8a:	4293      	cmp	r3, r2
 800af8c:	bf34      	ite	cc
 800af8e:	2301      	movcc	r3, #1
 800af90:	2300      	movcs	r3, #0
 800af92:	b2db      	uxtb	r3, r3
 800af94:	2b00      	cmp	r3, #0
 800af96:	d03c      	beq.n	800b012 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1c2>
    auto* node = &(node_and_registrations_[i].node);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6819      	ldr	r1, [r3, #0]
 800af9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af9e:	4613      	mov	r3, r2
 800afa0:	009b      	lsls	r3, r3, #2
 800afa2:	4413      	add	r3, r2
 800afa4:	00db      	lsls	r3, r3, #3
 800afa6:	440b      	add	r3, r1
 800afa8:	623b      	str	r3, [r7, #32]
    auto* registration = node_and_registrations_[i].registration;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6819      	ldr	r1, [r3, #0]
 800afae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afb0:	4613      	mov	r3, r2
 800afb2:	009b      	lsls	r3, r3, #2
 800afb4:	4413      	add	r3, r2
 800afb6:	00db      	lsls	r3, r3, #3
 800afb8:	440b      	add	r3, r1
 800afba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afbc:	61fb      	str	r3, [r7, #28]
    if (registration->prepare) {
 800afbe:	69fb      	ldr	r3, [r7, #28]
 800afc0:	689b      	ldr	r3, [r3, #8]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d01a      	beq.n	800affc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
      TfLiteStatus prepare_status = registration->prepare(&context_, node);
 800afc6:	69fb      	ldr	r3, [r7, #28]
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	3210      	adds	r2, #16
 800afce:	6a39      	ldr	r1, [r7, #32]
 800afd0:	4610      	mov	r0, r2
 800afd2:	4798      	blx	r3
 800afd4:	4603      	mov	r3, r0
 800afd6:	76fb      	strb	r3, [r7, #27]
      if (prepare_status != kTfLiteOk) {
 800afd8:	7efb      	ldrb	r3, [r7, #27]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d00e      	beq.n	800affc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ac>
        TF_LITE_REPORT_ERROR(
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	68dc      	ldr	r4, [r3, #12]
 800afe2:	69f8      	ldr	r0, [r7, #28]
 800afe4:	f7ff fd76 	bl	800aad4 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
 800afe8:	4602      	mov	r2, r0
 800afea:	7efb      	ldrb	r3, [r7, #27]
 800afec:	9300      	str	r3, [sp, #0]
 800afee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff0:	4927      	ldr	r1, [pc, #156]	; (800b090 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x240>)
 800aff2:	4620      	mov	r0, r4
 800aff4:	f7f7 fff2 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
            error_reporter_,
            "Node %s (number %df) failed to prepare with status %d",
            OpNameFromRegistration(registration), i, prepare_status);
        return kTfLiteError;
 800aff8:	2301      	movs	r3, #1
 800affa:	e03f      	b.n	800b07c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x22c>
      }
    }
    allocator_.FinishPrepareNodeAllocations(/*node_id=*/i);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b000:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b002:	4611      	mov	r1, r2
 800b004:	4618      	mov	r0, r3
 800b006:	f7fe f967 	bl	80092d8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800b00a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b00c:	3301      	adds	r3, #1
 800b00e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b010:	e7b0      	b.n	800af74 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x124>
  }

  // Prepare is done, we're ready for Invoke. Memory allocation is no longer
  // allowed. Kernels can only fetch scratch buffers via GetScratchBuffer.
  context_.AllocatePersistentBuffer = nullptr;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2200      	movs	r2, #0
 800b016:	649a      	str	r2, [r3, #72]	; 0x48
  context_.RequestScratchBufferInArena = nullptr;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	651a      	str	r2, [r3, #80]	; 0x50
  context_.GetScratchBuffer = context_helper_.GetScratchBuffer;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	4a1c      	ldr	r2, [pc, #112]	; (800b094 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x244>)
 800b022:	655a      	str	r2, [r3, #84]	; 0x54

  TF_LITE_ENSURE_OK(&context_,
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6e98      	ldr	r0, [r3, #104]	; 0x68
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6859      	ldr	r1, [r3, #4]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	3378      	adds	r3, #120	; 0x78
 800b034:	f7fe f88e 	bl	8009154 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE>
 800b038:	4603      	mov	r3, r0
 800b03a:	73fb      	strb	r3, [r7, #15]
 800b03c:	7bfb      	ldrb	r3, [r7, #15]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d001      	beq.n	800b046 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1f6>
 800b042:	7bfb      	ldrb	r3, [r7, #15]
 800b044:	e01a      	b.n	800b07c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x22c>
                    allocator_.FinishModelAllocation(model_, eval_tensors_,
                                                     &scratch_buffer_handles_));
  // TODO(b/16157777): Remove this when ContextHelper is rolled into this class.
  context_helper_.SetScratchBufferHandles(scratch_buffer_handles_);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b050:	4619      	mov	r1, r3
 800b052:	4610      	mov	r0, r2
 800b054:	f7ff fe0c 	bl	800ac70 <_ZN6tflite8internal13ContextHelper23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>

  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 f995 	bl	800b388 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
 800b05e:	4603      	mov	r3, r0
 800b060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d002      	beq.n	800b072 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x222>
 800b06c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b070:	e004      	b.n	800b07c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x22c>

  tensors_allocated_ = true;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2201      	movs	r2, #1
 800b076:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
  return kTfLiteOk;
 800b07a:	2300      	movs	r3, #0
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	373c      	adds	r7, #60	; 0x3c
 800b080:	46bd      	mov	sp, r7
 800b082:	bd90      	pop	{r4, r7, pc}
 800b084:	08018200 	.word	0x08018200
 800b088:	0800ab3b 	.word	0x0800ab3b
 800b08c:	0800ab67 	.word	0x0800ab67
 800b090:	08018224 	.word	0x08018224
 800b094:	0800ab91 	.word	0x0800ab91

0800b098 <_ZN6tflite21ScopedOperatorProfileD1Ev>:
class ScopedOperatorProfile : public ScopedProfile {
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f7ff fca7 	bl	800a9f6 <_ZN6tflite13ScopedProfileD1Ev>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3708      	adds	r7, #8
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
	...

0800b0b4 <_ZN6tflite16MicroInterpreter6InvokeEv>:

TfLiteStatus MicroInterpreter::Invoke() {
 800b0b4:	b5b0      	push	{r4, r5, r7, lr}
 800b0b6:	b08c      	sub	sp, #48	; 0x30
 800b0b8:	af02      	add	r7, sp, #8
 800b0ba:	6078      	str	r0, [r7, #4]
  if (initialization_status_ != kTfLiteOk) {
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d007      	beq.n	800b0d6 <_ZN6tflite16MicroInterpreter6InvokeEv+0x22>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	68db      	ldr	r3, [r3, #12]
 800b0ca:	4947      	ldr	r1, [pc, #284]	; (800b1e8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x134>)
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7f7 ff85 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Invoke() called after initialization failed\n");
    return kTfLiteError;
 800b0d2:	2401      	movs	r4, #1
 800b0d4:	e082      	b.n	800b1dc <_ZN6tflite16MicroInterpreter6InvokeEv+0x128>
  }

  // Ensure tensors are allocated before the interpreter is invoked to avoid
  // difficult to debug segfaults.
  if (!tensors_allocated_) {
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 800b0dc:	f083 0301 	eor.w	r3, r3, #1
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d009      	beq.n	800b0fa <_ZN6tflite16MicroInterpreter6InvokeEv+0x46>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f7ff feb2 	bl	800ae50 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	75bb      	strb	r3, [r7, #22]
 800b0f0:	7dbb      	ldrb	r3, [r7, #22]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d001      	beq.n	800b0fa <_ZN6tflite16MicroInterpreter6InvokeEv+0x46>
 800b0f6:	7dbc      	ldrb	r4, [r7, #22]
 800b0f8:	e070      	b.n	800b1dc <_ZN6tflite16MicroInterpreter6InvokeEv+0x128>
  }

  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	627b      	str	r3, [r7, #36]	; 0x24
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b102:	4618      	mov	r0, r3
 800b104:	f7fd f955 	bl	80083b2 <_ZNK6tflite8SubGraph9operatorsEv>
 800b108:	4603      	mov	r3, r0
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7ff f802 	bl	800a114 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite8OperatorEEEE4sizeEv>
 800b110:	4602      	mov	r2, r0
 800b112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b114:	4293      	cmp	r3, r2
 800b116:	bf34      	ite	cc
 800b118:	2301      	movcc	r3, #1
 800b11a:	2300      	movcs	r3, #0
 800b11c:	b2db      	uxtb	r3, r3
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d05b      	beq.n	800b1da <_ZN6tflite16MicroInterpreter6InvokeEv+0x126>
    auto* node = &(node_and_registrations_[i].node);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6819      	ldr	r1, [r3, #0]
 800b126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b128:	4613      	mov	r3, r2
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	4413      	add	r3, r2
 800b12e:	00db      	lsls	r3, r3, #3
 800b130:	440b      	add	r3, r1
 800b132:	623b      	str	r3, [r7, #32]
    auto* registration = node_and_registrations_[i].registration;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6819      	ldr	r1, [r3, #0]
 800b138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b13a:	4613      	mov	r3, r2
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	4413      	add	r3, r2
 800b140:	00db      	lsls	r3, r3, #3
 800b142:	440b      	add	r3, r1
 800b144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b146:	61fb      	str	r3, [r7, #28]

    if (registration->invoke) {
 800b148:	69fb      	ldr	r3, [r7, #28]
 800b14a:	68db      	ldr	r3, [r3, #12]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d040      	beq.n	800b1d2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x11e>
      TfLiteStatus invoke_status;
#ifndef NDEBUG  // Omit profiler overhead from release builds.
      // The case where profiler == nullptr is handled by
      // ScopedOperatorProfile.
      tflite::Profiler* profiler =
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b154:	61bb      	str	r3, [r7, #24]
          reinterpret_cast<tflite::Profiler*>(context_.profiler);
      ScopedOperatorProfile scoped_profiler(
          profiler, OpNameFromRegistration(registration), i);
 800b156:	69f8      	ldr	r0, [r7, #28]
 800b158:	f7ff fcbc 	bl	800aad4 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
 800b15c:	4602      	mov	r2, r0
 800b15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b160:	f107 000c 	add.w	r0, r7, #12
 800b164:	69b9      	ldr	r1, [r7, #24]
 800b166:	f7ff fc5e 	bl	800aa26 <_ZN6tflite21ScopedOperatorProfileC1EPNS_8ProfilerEPKci>
#endif
      invoke_status = registration->invoke(&context_, node);
 800b16a:	69fb      	ldr	r3, [r7, #28]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	3210      	adds	r2, #16
 800b172:	6a39      	ldr	r1, [r7, #32]
 800b174:	4610      	mov	r0, r2
 800b176:	4798      	blx	r3
 800b178:	4603      	mov	r3, r0
 800b17a:	75fb      	strb	r3, [r7, #23]

      // All TfLiteTensor structs used in the kernel are allocated from temp
      // memory in the allocator. This creates a chain of allocations in the
      // temp section. The call below resets the chain of allocations to
      // prepare for the next call.
      allocator_.ResetTempAllocations();
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	3308      	adds	r3, #8
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4610      	mov	r0, r2
 800b18c:	4798      	blx	r3

      if (invoke_status == kTfLiteError) {
 800b18e:	7dfb      	ldrb	r3, [r7, #23]
 800b190:	2b01      	cmp	r3, #1
 800b192:	d10f      	bne.n	800b1b4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x100>
        TF_LITE_REPORT_ERROR(
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	68dc      	ldr	r4, [r3, #12]
 800b198:	69f8      	ldr	r0, [r7, #28]
 800b19a:	f7ff fc9b 	bl	800aad4 <_ZN6tflite12_GLOBAL__N_122OpNameFromRegistrationEPK18TfLiteRegistration>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	7dfb      	ldrb	r3, [r7, #23]
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1a6:	4911      	ldr	r1, [pc, #68]	; (800b1ec <_ZN6tflite16MicroInterpreter6InvokeEv+0x138>)
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	f7f7 ff17 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
            error_reporter_,
            "Node %s (number %d) failed to invoke with status %d",
            OpNameFromRegistration(registration), i, invoke_status);
        return kTfLiteError;
 800b1ae:	2401      	movs	r4, #1
 800b1b0:	2500      	movs	r5, #0
 800b1b2:	e006      	b.n	800b1c2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x10e>
      } else if (invoke_status != kTfLiteOk) {
 800b1b4:	7dfb      	ldrb	r3, [r7, #23]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d002      	beq.n	800b1c0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x10c>
        return invoke_status;
 800b1ba:	7dfc      	ldrb	r4, [r7, #23]
 800b1bc:	2500      	movs	r5, #0
 800b1be:	e000      	b.n	800b1c2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x10e>
 800b1c0:	2501      	movs	r5, #1
 800b1c2:	f107 030c 	add.w	r3, r7, #12
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7ff ff66 	bl	800b098 <_ZN6tflite21ScopedOperatorProfileD1Ev>
 800b1cc:	2d01      	cmp	r5, #1
 800b1ce:	d105      	bne.n	800b1dc <_ZN6tflite16MicroInterpreter6InvokeEv+0x128>
          profiler, OpNameFromRegistration(registration), i);
 800b1d0:	bf00      	nop
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 800b1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	627b      	str	r3, [r7, #36]	; 0x24
 800b1d8:	e791      	b.n	800b0fe <_ZN6tflite16MicroInterpreter6InvokeEv+0x4a>
      }
    }
  }
  return kTfLiteOk;
 800b1da:	2400      	movs	r4, #0
 800b1dc:	4623      	mov	r3, r4
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3728      	adds	r7, #40	; 0x28
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bdb0      	pop	{r4, r5, r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	0801825c 	.word	0x0801825c
 800b1ec:	0801828c 	.word	0x0801828c

0800b1f0 <_ZN6tflite16MicroInterpreter5inputEj>:

TfLiteTensor* MicroInterpreter::input(size_t index) {
 800b1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1f2:	b087      	sub	sp, #28
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
  const size_t length = inputs_size();
 800b1fa:	68f8      	ldr	r0, [r7, #12]
 800b1fc:	f7ff fc2a 	bl	800aa54 <_ZNK6tflite16MicroInterpreter11inputs_sizeEv>
 800b200:	6178      	str	r0, [r7, #20]
  if (index >= length) {
 800b202:	68ba      	ldr	r2, [r7, #8]
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	429a      	cmp	r2, r3
 800b208:	d308      	bcc.n	800b21c <_ZN6tflite16MicroInterpreter5inputEj+0x2c>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	68d8      	ldr	r0, [r3, #12]
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	68ba      	ldr	r2, [r7, #8]
 800b212:	4928      	ldr	r1, [pc, #160]	; (800b2b4 <_ZN6tflite16MicroInterpreter5inputEj+0xc4>)
 800b214:	f7f7 fee2 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Input index %d out of range (length is %d)", index,
                         length);
    return nullptr;
 800b218:	2300      	movs	r3, #0
 800b21a:	e046      	b.n	800b2aa <_ZN6tflite16MicroInterpreter5inputEj+0xba>
  }
  if (index != 0) {
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d01f      	beq.n	800b262 <_ZN6tflite16MicroInterpreter5inputEj+0x72>
    TF_LITE_REPORT_ERROR(
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	4924      	ldr	r1, [pc, #144]	; (800b2b8 <_ZN6tflite16MicroInterpreter5inputEj+0xc8>)
 800b228:	4618      	mov	r0, r3
 800b22a:	f7f7 fed7 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Input tensors not at index 0 are allocated from the "
        "persistent memory arena. Repeat calls will cause excess "
        "allocation!");
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                                                     inputs().Get(index));
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	681c      	ldr	r4, [r3, #0]
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	685e      	ldr	r6, [r3, #4]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b242:	607b      	str	r3, [r7, #4]
                                                     inputs().Get(index));
 800b244:	68f8      	ldr	r0, [r7, #12]
 800b246:	f7ff fc17 	bl	800aa78 <_ZNK6tflite16MicroInterpreter6inputsEv>
 800b24a:	4603      	mov	r3, r0
 800b24c:	68b9      	ldr	r1, [r7, #8]
 800b24e:	4618      	mov	r0, r3
 800b250:	f7f8 fd0e 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 800b254:	4603      	mov	r3, r0
 800b256:	687a      	ldr	r2, [r7, #4]
 800b258:	4631      	mov	r1, r6
 800b25a:	4628      	mov	r0, r5
 800b25c:	47a0      	blx	r4
 800b25e:	4603      	mov	r3, r0
 800b260:	e023      	b.n	800b2aa <_ZN6tflite16MicroInterpreter5inputEj+0xba>
  }
  if (input_tensor_ == nullptr) {
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d11b      	bne.n	800b2a4 <_ZN6tflite16MicroInterpreter5inputEj+0xb4>
    input_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        model_, eval_tensors_, inputs().Get(index));
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	681c      	ldr	r4, [r3, #0]
    input_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	685e      	ldr	r6, [r3, #4]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b280:	607b      	str	r3, [r7, #4]
        model_, eval_tensors_, inputs().Get(index));
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f7ff fbf8 	bl	800aa78 <_ZNK6tflite16MicroInterpreter6inputsEv>
 800b288:	4603      	mov	r3, r0
 800b28a:	68b9      	ldr	r1, [r7, #8]
 800b28c:	4618      	mov	r0, r3
 800b28e:	f7f8 fcef 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 800b292:	4603      	mov	r3, r0
    input_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	4631      	mov	r1, r6
 800b298:	4628      	mov	r0, r5
 800b29a:	47a0      	blx	r4
 800b29c:	4602      	mov	r2, r0
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
  return input_tensor_;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	371c      	adds	r7, #28
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2b2:	bf00      	nop
 800b2b4:	080182c0 	.word	0x080182c0
 800b2b8:	080182ec 	.word	0x080182ec

0800b2bc <_ZN6tflite16MicroInterpreter6outputEj>:

TfLiteTensor* MicroInterpreter::output(size_t index) {
 800b2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2be:	b087      	sub	sp, #28
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
  const size_t length = outputs_size();
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f7ff fbe4 	bl	800aa94 <_ZNK6tflite16MicroInterpreter12outputs_sizeEv>
 800b2cc:	6178      	str	r0, [r7, #20]
  if (index >= length) {
 800b2ce:	68ba      	ldr	r2, [r7, #8]
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d308      	bcc.n	800b2e8 <_ZN6tflite16MicroInterpreter6outputEj+0x2c>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	68d8      	ldr	r0, [r3, #12]
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	68ba      	ldr	r2, [r7, #8]
 800b2de:	4928      	ldr	r1, [pc, #160]	; (800b380 <_ZN6tflite16MicroInterpreter6outputEj+0xc4>)
 800b2e0:	f7f7 fe7c 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	e046      	b.n	800b376 <_ZN6tflite16MicroInterpreter6outputEj+0xba>
  }
  if (index != 0) {
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d01f      	beq.n	800b32e <_ZN6tflite16MicroInterpreter6outputEj+0x72>
    TF_LITE_REPORT_ERROR(
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	68db      	ldr	r3, [r3, #12]
 800b2f2:	4924      	ldr	r1, [pc, #144]	; (800b384 <_ZN6tflite16MicroInterpreter6outputEj+0xc8>)
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7f7 fe71 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Output tensors not at index 0 are allocated from the "
        "persistent memory arena. Repeat calls will cause excess "
        "allocation!");
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                                                     outputs().Get(index));
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	681c      	ldr	r4, [r3, #0]
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	685e      	ldr	r6, [r3, #4]
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b30e:	607b      	str	r3, [r7, #4]
                                                     outputs().Get(index));
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f7ff fbd1 	bl	800aab8 <_ZNK6tflite16MicroInterpreter7outputsEv>
 800b316:	4603      	mov	r3, r0
 800b318:	68b9      	ldr	r1, [r7, #8]
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7f8 fca8 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 800b320:	4603      	mov	r3, r0
 800b322:	687a      	ldr	r2, [r7, #4]
 800b324:	4631      	mov	r1, r6
 800b326:	4628      	mov	r0, r5
 800b328:	47a0      	blx	r4
 800b32a:	4603      	mov	r3, r0
 800b32c:	e023      	b.n	800b376 <_ZN6tflite16MicroInterpreter6outputEj+0xba>
  }
  if (output_tensor_ == nullptr) {
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b334:	2b00      	cmp	r3, #0
 800b336:	d11b      	bne.n	800b370 <_ZN6tflite16MicroInterpreter6outputEj+0xb4>
    // TODO(b/162311891): Drop these allocations when the interpreter supports
    // handling buffers from TfLiteEvalTensor.
    output_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
        model_, eval_tensors_, outputs().Get(index));
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	681c      	ldr	r4, [r3, #0]
    output_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	685e      	ldr	r6, [r3, #4]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b34c:	607b      	str	r3, [r7, #4]
        model_, eval_tensors_, outputs().Get(index));
 800b34e:	68f8      	ldr	r0, [r7, #12]
 800b350:	f7ff fbb2 	bl	800aab8 <_ZNK6tflite16MicroInterpreter7outputsEv>
 800b354:	4603      	mov	r3, r0
 800b356:	68b9      	ldr	r1, [r7, #8]
 800b358:	4618      	mov	r0, r3
 800b35a:	f7f8 fc89 	bl	8003c70 <_ZNK11flatbuffers6VectorIlE3GetEm>
 800b35e:	4603      	mov	r3, r0
    output_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	4631      	mov	r1, r6
 800b364:	4628      	mov	r0, r5
 800b366:	47a0      	blx	r4
 800b368:	4602      	mov	r2, r0
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
  return output_tensor_;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 800b376:	4618      	mov	r0, r3
 800b378:	371c      	adds	r7, #28
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b37e:	bf00      	nop
 800b380:	08018364 	.word	0x08018364
 800b384:	08018390 	.word	0x08018390

0800b388 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
  }
  return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
                                                   index);
}

TfLiteStatus MicroInterpreter::ResetVariableTensors() {
 800b388:	b590      	push	{r4, r7, lr}
 800b38a:	b089      	sub	sp, #36	; 0x24
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
  for (size_t i = 0; i < subgraph_->tensors()->size(); ++i) {
 800b390:	2300      	movs	r3, #0
 800b392:	61fb      	str	r3, [r7, #28]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b398:	4618      	mov	r0, r3
 800b39a:	f7fc ffe0 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	f7fe fe83 	bl	800a0ac <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE4sizeEv>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	bf34      	ite	cc
 800b3ae:	2301      	movcc	r3, #1
 800b3b0:	2300      	movcs	r3, #0
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d053      	beq.n	800b460 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xd8>
    auto* tensor = subgraph_->tensors()->Get(i);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f7fc ffce 	bl	800835e <_ZNK6tflite8SubGraph7tensorsEv>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	69f9      	ldr	r1, [r7, #28]
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f7fe fe7e 	bl	800a0c8 <_ZNK11flatbuffers6VectorINS_6OffsetIN6tflite6TensorEEEE3GetEm>
 800b3cc:	6178      	str	r0, [r7, #20]
    if (tensor->is_variable()) {
 800b3ce:	6978      	ldr	r0, [r7, #20]
 800b3d0:	f7fc ff78 	bl	80082c4 <_ZNK6tflite6Tensor11is_variableEv>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d03e      	beq.n	800b458 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xd0>
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6f59      	ldr	r1, [r3, #116]	; 0x74
 800b3de:	69fa      	ldr	r2, [r7, #28]
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	005b      	lsls	r3, r3, #1
 800b3e4:	4413      	add	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	440b      	add	r3, r1
 800b3ea:	f107 020c 	add.w	r2, r7, #12
 800b3ee:	4611      	mov	r1, r2
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	f7fc fe96 	bl	8008122 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800b3f6:	4603      	mov	r3, r0
 800b3f8:	74fb      	strb	r3, [r7, #19]
 800b3fa:	7cfb      	ldrb	r3, [r7, #19]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d001      	beq.n	800b404 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x7c>
 800b400:	7cfb      	ldrb	r3, [r7, #19]
 800b402:	e02e      	b.n	800b462 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xda>
          TfLiteEvalTensorByteLength(&eval_tensors_[i], &buffer_size));

      int value = 0;
 800b404:	2300      	movs	r3, #0
 800b406:	61bb      	str	r3, [r7, #24]
      if (tensor->type() == tflite::TensorType_INT8) {
 800b408:	6978      	ldr	r0, [r7, #20]
 800b40a:	f7fc fd79 	bl	8007f00 <_ZNK6tflite6Tensor4typeEv>
 800b40e:	4603      	mov	r3, r0
 800b410:	2b09      	cmp	r3, #9
 800b412:	bf0c      	ite	eq
 800b414:	2301      	moveq	r3, #1
 800b416:	2300      	movne	r3, #0
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d00e      	beq.n	800b43c <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xb4>
        value = tensor->quantization()->zero_point()->Get(0);
 800b41e:	6978      	ldr	r0, [r7, #20]
 800b420:	f7fc ff42 	bl	80082a8 <_ZNK6tflite6Tensor12quantizationEv>
 800b424:	4603      	mov	r3, r0
 800b426:	4618      	mov	r0, r3
 800b428:	f7fc ff12 	bl	8008250 <_ZNK6tflite22QuantizationParameters10zero_pointEv>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2100      	movs	r1, #0
 800b430:	4618      	mov	r0, r3
 800b432:	f7fe fe13 	bl	800a05c <_ZNK11flatbuffers6VectorIxE3GetEm>
 800b436:	4603      	mov	r3, r0
 800b438:	460c      	mov	r4, r1
 800b43a:	61bb      	str	r3, [r7, #24]
      }
      memset(eval_tensors_[i].data.raw, value, buffer_size);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6f59      	ldr	r1, [r3, #116]	; 0x74
 800b440:	69fa      	ldr	r2, [r7, #28]
 800b442:	4613      	mov	r3, r2
 800b444:	005b      	lsls	r3, r3, #1
 800b446:	4413      	add	r3, r2
 800b448:	009b      	lsls	r3, r3, #2
 800b44a:	440b      	add	r3, r1
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	69b9      	ldr	r1, [r7, #24]
 800b452:	4618      	mov	r0, r3
 800b454:	f008 fb93 	bl	8013b7e <memset>
  for (size_t i = 0; i < subgraph_->tensors()->size(); ++i) {
 800b458:	69fb      	ldr	r3, [r7, #28]
 800b45a:	3301      	adds	r3, #1
 800b45c:	61fb      	str	r3, [r7, #28]
 800b45e:	e799      	b.n	800b394 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xc>
    }
  }

  return kTfLiteOk;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3724      	adds	r7, #36	; 0x24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd90      	pop	{r4, r7, pc}

0800b46a <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>:

// All input buffers to the number conversion functions must be this long.
const int kFastToBufferSize = 48;

// Reverses a zero-terminated string in-place.
char* ReverseStringInPlace(char* start, char* end) {
 800b46a:	b480      	push	{r7}
 800b46c:	b087      	sub	sp, #28
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
 800b472:	6039      	str	r1, [r7, #0]
  char* p1 = start;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	617b      	str	r3, [r7, #20]
  char* p2 = end - 1;
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	3b01      	subs	r3, #1
 800b47c:	613b      	str	r3, [r7, #16]
  while (p1 < p2) {
 800b47e:	697a      	ldr	r2, [r7, #20]
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	429a      	cmp	r2, r3
 800b484:	d20e      	bcs.n	800b4a4 <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x3a>
    char tmp = *p1;
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	73fb      	strb	r3, [r7, #15]
    *p1++ = *p2;
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	1c5a      	adds	r2, r3, #1
 800b490:	617a      	str	r2, [r7, #20]
 800b492:	693a      	ldr	r2, [r7, #16]
 800b494:	7812      	ldrb	r2, [r2, #0]
 800b496:	701a      	strb	r2, [r3, #0]
    *p2-- = tmp;
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	1e5a      	subs	r2, r3, #1
 800b49c:	613a      	str	r2, [r7, #16]
 800b49e:	7bfa      	ldrb	r2, [r7, #15]
 800b4a0:	701a      	strb	r2, [r3, #0]
  while (p1 < p2) {
 800b4a2:	e7ec      	b.n	800b47e <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_+0x14>
  }
  return start;
 800b4a4:	687b      	ldr	r3, [r7, #4]
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	371c      	adds	r7, #28
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b0:	4770      	bx	lr

0800b4b2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>:

// Appends a string to a string, in-place. You need to pass in the maximum
// string length as the second argument.
char* StrCatStr(char* main, int main_max_length, const char* to_append) {
 800b4b2:	b480      	push	{r7}
 800b4b4:	b087      	sub	sp, #28
 800b4b6:	af00      	add	r7, sp, #0
 800b4b8:	60f8      	str	r0, [r7, #12]
 800b4ba:	60b9      	str	r1, [r7, #8]
 800b4bc:	607a      	str	r2, [r7, #4]
  char* current = main;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	617b      	str	r3, [r7, #20]
  while (*current != 0) {
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d003      	beq.n	800b4d2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x20>
    ++current;
 800b4ca:	697b      	ldr	r3, [r7, #20]
 800b4cc:	3301      	adds	r3, #1
 800b4ce:	617b      	str	r3, [r7, #20]
  while (*current != 0) {
 800b4d0:	e7f7      	b.n	800b4c2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x10>
  }
  char* current_end = main + (main_max_length - 1);
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	3b01      	subs	r3, #1
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	4413      	add	r3, r2
 800b4da:	613b      	str	r3, [r7, #16]
  while ((*to_append != 0) && (current < current_end)) {
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d00e      	beq.n	800b502 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x50>
 800b4e4:	697a      	ldr	r2, [r7, #20]
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	429a      	cmp	r2, r3
 800b4ea:	d20a      	bcs.n	800b502 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x50>
    *current = *to_append;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	781a      	ldrb	r2, [r3, #0]
 800b4f0:	697b      	ldr	r3, [r7, #20]
 800b4f2:	701a      	strb	r2, [r3, #0]
    ++current;
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	3301      	adds	r3, #1
 800b4f8:	617b      	str	r3, [r7, #20]
    ++to_append;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	3301      	adds	r3, #1
 800b4fe:	607b      	str	r3, [r7, #4]
  while ((*to_append != 0) && (current < current_end)) {
 800b500:	e7ec      	b.n	800b4dc <_ZN12_GLOBAL__N_19StrCatStrEPciPKc+0x2a>
  }
  *current = 0;
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2200      	movs	r2, #0
 800b506:	701a      	strb	r2, [r3, #0]
  return current;
 800b508:	697b      	ldr	r3, [r7, #20]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	371c      	adds	r7, #28
 800b50e:	46bd      	mov	sp, r7
 800b510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b514:	4770      	bx	lr

0800b516 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>:

// Populates the provided buffer with an ASCII representation of the number.
char* FastUInt32ToBufferLeft(uint32_t i, char* buffer, int base) {
 800b516:	b580      	push	{r7, lr}
 800b518:	b088      	sub	sp, #32
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	60f8      	str	r0, [r7, #12]
 800b51e:	60b9      	str	r1, [r7, #8]
 800b520:	607a      	str	r2, [r7, #4]
  char* start = buffer;
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	61bb      	str	r3, [r7, #24]
  do {
    int32_t digit = i % base;
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	fbb3 f1f2 	udiv	r1, r3, r2
 800b52e:	fb02 f201 	mul.w	r2, r2, r1
 800b532:	1a9b      	subs	r3, r3, r2
 800b534:	617b      	str	r3, [r7, #20]
    char character;
    if (digit < 10) {
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	2b09      	cmp	r3, #9
 800b53a:	dc04      	bgt.n	800b546 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x30>
      character = '0' + digit;
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	b2db      	uxtb	r3, r3
 800b540:	3330      	adds	r3, #48	; 0x30
 800b542:	77fb      	strb	r3, [r7, #31]
 800b544:	e003      	b.n	800b54e <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x38>
    } else {
      character = 'a' + (digit - 10);
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	3357      	adds	r3, #87	; 0x57
 800b54c:	77fb      	strb	r3, [r7, #31]
    }
    *buffer++ = character;
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	60ba      	str	r2, [r7, #8]
 800b554:	7ffa      	ldrb	r2, [r7, #31]
 800b556:	701a      	strb	r2, [r3, #0]
    i /= base;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	68fa      	ldr	r2, [r7, #12]
 800b55c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b560:	60fb      	str	r3, [r7, #12]
  } while (i > 0);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d000      	beq.n	800b56a <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x54>
  do {
 800b568:	e7dd      	b.n	800b526 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci+0x10>
  *buffer = 0;
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	2200      	movs	r2, #0
 800b56e:	701a      	strb	r2, [r3, #0]
  ReverseStringInPlace(start, buffer);
 800b570:	68b9      	ldr	r1, [r7, #8]
 800b572:	69b8      	ldr	r0, [r7, #24]
 800b574:	f7ff ff79 	bl	800b46a <_ZN12_GLOBAL__N_120ReverseStringInPlaceEPcS0_>
  return buffer;
 800b578:	68bb      	ldr	r3, [r7, #8]
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3720      	adds	r7, #32
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}

0800b582 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc>:

// Populates the provided buffer with an ASCII representation of the number.
char* FastInt32ToBufferLeft(int32_t i, char* buffer) {
 800b582:	b580      	push	{r7, lr}
 800b584:	b084      	sub	sp, #16
 800b586:	af00      	add	r7, sp, #0
 800b588:	6078      	str	r0, [r7, #4]
 800b58a:	6039      	str	r1, [r7, #0]
  uint32_t u = i;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	60fb      	str	r3, [r7, #12]
  if (i < 0) {
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2b00      	cmp	r3, #0
 800b594:	da07      	bge.n	800b5a6 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc+0x24>
    *buffer++ = '-';
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	1c5a      	adds	r2, r3, #1
 800b59a:	603a      	str	r2, [r7, #0]
 800b59c:	222d      	movs	r2, #45	; 0x2d
 800b59e:	701a      	strb	r2, [r3, #0]
    u = -u;
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	425b      	negs	r3, r3
 800b5a4:	60fb      	str	r3, [r7, #12]
  }
  return FastUInt32ToBufferLeft(u, buffer, 10);
 800b5a6:	220a      	movs	r2, #10
 800b5a8:	6839      	ldr	r1, [r7, #0]
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f7ff ffb3 	bl	800b516 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 800b5b0:	4603      	mov	r3, r0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3710      	adds	r7, #16
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}

0800b5ba <_ZN12_GLOBAL__N_111StrCatInt32EPcil>:

// Converts a number to a string and appends it to another.
char* StrCatInt32(char* main, int main_max_length, int32_t number) {
 800b5ba:	b580      	push	{r7, lr}
 800b5bc:	b090      	sub	sp, #64	; 0x40
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	60f8      	str	r0, [r7, #12]
 800b5c2:	60b9      	str	r1, [r7, #8]
 800b5c4:	607a      	str	r2, [r7, #4]
  char number_string[kFastToBufferSize];
  FastInt32ToBufferLeft(number, number_string);
 800b5c6:	f107 0310 	add.w	r3, r7, #16
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f7ff ffd8 	bl	800b582 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc>
  return StrCatStr(main, main_max_length, number_string);
 800b5d2:	f107 0310 	add.w	r3, r7, #16
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	68b9      	ldr	r1, [r7, #8]
 800b5da:	68f8      	ldr	r0, [r7, #12]
 800b5dc:	f7ff ff69 	bl	800b4b2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 800b5e0:	4603      	mov	r3, r0
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3740      	adds	r7, #64	; 0x40
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bd80      	pop	{r7, pc}

0800b5ea <_ZN12_GLOBAL__N_112StrCatUInt32EPcimi>:

// Converts a number to a string and appends it to another.
char* StrCatUInt32(char* main, int main_max_length, uint32_t number, int base) {
 800b5ea:	b580      	push	{r7, lr}
 800b5ec:	b090      	sub	sp, #64	; 0x40
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	60f8      	str	r0, [r7, #12]
 800b5f2:	60b9      	str	r1, [r7, #8]
 800b5f4:	607a      	str	r2, [r7, #4]
 800b5f6:	603b      	str	r3, [r7, #0]
  char number_string[kFastToBufferSize];
  FastUInt32ToBufferLeft(number, number_string, base);
 800b5f8:	f107 0310 	add.w	r3, r7, #16
 800b5fc:	683a      	ldr	r2, [r7, #0]
 800b5fe:	4619      	mov	r1, r3
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f7ff ff88 	bl	800b516 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
  return StrCatStr(main, main_max_length, number_string);
 800b606:	f107 0310 	add.w	r3, r7, #16
 800b60a:	461a      	mov	r2, r3
 800b60c:	68b9      	ldr	r1, [r7, #8]
 800b60e:	68f8      	ldr	r0, [r7, #12]
 800b610:	f7ff ff4f 	bl	800b4b2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 800b614:	4603      	mov	r3, r0
}
 800b616:	4618      	mov	r0, r3
 800b618:	3740      	adds	r7, #64	; 0x40
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
	...

0800b620 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>:

// Populates the provided buffer with ASCII representation of the float number.
// Avoids the use of any floating point instructions (since these aren't
// supported on many microcontrollers) and as a consequence prints values with
// power-of-two exponents.
char* FastFloatToBufferLeft(float f, char* buffer) {
 800b620:	b590      	push	{r4, r7, lr}
 800b622:	b09b      	sub	sp, #108	; 0x6c
 800b624:	af00      	add	r7, sp, #0
 800b626:	ed87 0a01 	vstr	s0, [r7, #4]
 800b62a:	6038      	str	r0, [r7, #0]
  char* current = buffer;
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	667b      	str	r3, [r7, #100]	; 0x64
  char* current_end = buffer + (kFastToBufferSize - 1);
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	332f      	adds	r3, #47	; 0x2f
 800b634:	653b      	str	r3, [r7, #80]	; 0x50
  // Access the bit fields of the floating point value to avoid requiring any
  // float instructions. These constants are derived from IEEE 754.
  const uint32_t sign_mask = 0x80000000;
 800b636:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b63a:	64fb      	str	r3, [r7, #76]	; 0x4c
  const uint32_t exponent_mask = 0x7f800000;
 800b63c:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 800b640:	64bb      	str	r3, [r7, #72]	; 0x48
  const int32_t exponent_shift = 23;
 800b642:	2317      	movs	r3, #23
 800b644:	647b      	str	r3, [r7, #68]	; 0x44
  const int32_t exponent_bias = 127;
 800b646:	237f      	movs	r3, #127	; 0x7f
 800b648:	643b      	str	r3, [r7, #64]	; 0x40
  const uint32_t fraction_mask = 0x007fffff;
 800b64a:	4b6a      	ldr	r3, [pc, #424]	; (800b7f4 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1d4>)
 800b64c:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t u;
  memcpy(&u, &f, sizeof(int32_t));
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	61fb      	str	r3, [r7, #28]
  const int32_t exponent =
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	0ddb      	lsrs	r3, r3, #23
 800b656:	b2db      	uxtb	r3, r3
 800b658:	3b7f      	subs	r3, #127	; 0x7f
  const int32_t exponent =
 800b65a:	63bb      	str	r3, [r7, #56]	; 0x38
  const uint32_t fraction = (u & fraction_mask);
 800b65c:	69fb      	ldr	r3, [r7, #28]
 800b65e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b662:	637b      	str	r3, [r7, #52]	; 0x34
  // Expect ~0x2B1B9D3 for fraction.
  if (u & sign_mask) {
 800b664:	69fb      	ldr	r3, [r7, #28]
 800b666:	2b00      	cmp	r3, #0
 800b668:	da05      	bge.n	800b676 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x56>
    *current = '-';
 800b66a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b66c:	222d      	movs	r2, #45	; 0x2d
 800b66e:	701a      	strb	r2, [r3, #0]
    current += 1;
 800b670:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b672:	3301      	adds	r3, #1
 800b674:	667b      	str	r3, [r7, #100]	; 0x64
  }
  *current = 0;
 800b676:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b678:	2200      	movs	r2, #0
 800b67a:	701a      	strb	r2, [r3, #0]
  // These are special cases for infinities and not-a-numbers.
  if (exponent == 128) {
 800b67c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b67e:	2b80      	cmp	r3, #128	; 0x80
 800b680:	d118      	bne.n	800b6b4 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x94>
    if (fraction == 0) {
 800b682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b684:	2b00      	cmp	r3, #0
 800b686:	d10a      	bne.n	800b69e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x7e>
      current = StrCatStr(current, (current_end - current), "Inf");
 800b688:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b68a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b68c:	1ad3      	subs	r3, r2, r3
 800b68e:	4a5a      	ldr	r2, [pc, #360]	; (800b7f8 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1d8>)
 800b690:	4619      	mov	r1, r3
 800b692:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b694:	f7ff ff0d 	bl	800b4b2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 800b698:	6678      	str	r0, [r7, #100]	; 0x64
      return current;
 800b69a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b69c:	e0a5      	b.n	800b7ea <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1ca>
    } else {
      current = StrCatStr(current, (current_end - current), "NaN");
 800b69e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b6a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b6a2:	1ad3      	subs	r3, r2, r3
 800b6a4:	4a55      	ldr	r2, [pc, #340]	; (800b7fc <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1dc>)
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b6aa:	f7ff ff02 	bl	800b4b2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 800b6ae:	6678      	str	r0, [r7, #100]	; 0x64
      return current;
 800b6b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b6b2:	e09a      	b.n	800b7ea <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1ca>
  // correct decimal digits we need to scale our value before passing it to the
  // conversion function. This scale should be 10000000/8388608 = 1.1920928955.
  // We can approximate this using multiply-adds and right-shifts using the
  // values in this array. The 1. portion of the number string is printed out
  // in a fixed way before the fraction, below.
  const int32_t scale_shifts_size = 13;
 800b6b4:	230d      	movs	r3, #13
 800b6b6:	633b      	str	r3, [r7, #48]	; 0x30
  const int8_t scale_shifts[13] = {3,  4,  8,  11, 13, 14, 17,
 800b6b8:	4b51      	ldr	r3, [pc, #324]	; (800b800 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1e0>)
 800b6ba:	f107 040c 	add.w	r4, r7, #12
 800b6be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b6c0:	c407      	stmia	r4!, {r0, r1, r2}
 800b6c2:	7023      	strb	r3, [r4, #0]
                                   18, 19, 20, 21, 22, 23};
  uint32_t scaled_fraction = fraction;
 800b6c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6c6:	663b      	str	r3, [r7, #96]	; 0x60
  for (int i = 0; i < scale_shifts_size; ++i) {
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b6cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6ce:	2b0c      	cmp	r3, #12
 800b6d0:	dc0f      	bgt.n	800b6f2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xd2>
    scaled_fraction += (fraction >> scale_shifts[i]);
 800b6d2:	f107 020c 	add.w	r2, r7, #12
 800b6d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6d8:	4413      	add	r3, r2
 800b6da:	f993 3000 	ldrsb.w	r3, [r3]
 800b6de:	461a      	mov	r2, r3
 800b6e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6e2:	40d3      	lsrs	r3, r2
 800b6e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b6e6:	4413      	add	r3, r2
 800b6e8:	663b      	str	r3, [r7, #96]	; 0x60
  for (int i = 0; i < scale_shifts_size; ++i) {
 800b6ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b6ec:	3301      	adds	r3, #1
 800b6ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b6f0:	e7ec      	b.n	800b6cc <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0xac>
  }
  *current = '1';
 800b6f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b6f4:	2231      	movs	r2, #49	; 0x31
 800b6f6:	701a      	strb	r2, [r3, #0]
  current += 1;
 800b6f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b6fa:	3301      	adds	r3, #1
 800b6fc:	667b      	str	r3, [r7, #100]	; 0x64
  *current = '.';
 800b6fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b700:	222e      	movs	r2, #46	; 0x2e
 800b702:	701a      	strb	r2, [r3, #0]
  current += 1;
 800b704:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b706:	3301      	adds	r3, #1
 800b708:	667b      	str	r3, [r7, #100]	; 0x64
  *current = 0;
 800b70a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b70c:	2200      	movs	r2, #0
 800b70e:	701a      	strb	r2, [r3, #0]

  // Prepend leading zeros to fill in all 7 bytes of the fraction. Truncate
  // zeros off the end of the fraction. Every fractional value takes 7 bytes.
  // For example, 2500 would be written into the buffer as 0002500 since it
  // represents .00025.
  constexpr int kMaxFractionalDigits = 7;
 800b710:	2307      	movs	r3, #7
 800b712:	62fb      	str	r3, [r7, #44]	; 0x2c

  // Abort early if there is not enough space in the buffer.
  if (current_end - current <= kMaxFractionalDigits) {
 800b714:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b716:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b718:	1ad3      	subs	r3, r2, r3
 800b71a:	2b07      	cmp	r3, #7
 800b71c:	dc01      	bgt.n	800b722 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x102>
    return current;
 800b71e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b720:	e063      	b.n	800b7ea <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1ca>
  }

  // Pre-fill buffer with zeros to ensure zero-truncation works properly.
  for (int i = 1; i < kMaxFractionalDigits; i++) {
 800b722:	2301      	movs	r3, #1
 800b724:	65bb      	str	r3, [r7, #88]	; 0x58
 800b726:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b728:	2b06      	cmp	r3, #6
 800b72a:	dc08      	bgt.n	800b73e <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x11e>
    *(current + i) = '0';
 800b72c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b72e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b730:	4413      	add	r3, r2
 800b732:	2230      	movs	r2, #48	; 0x30
 800b734:	701a      	strb	r2, [r3, #0]
  for (int i = 1; i < kMaxFractionalDigits; i++) {
 800b736:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b738:	3301      	adds	r3, #1
 800b73a:	65bb      	str	r3, [r7, #88]	; 0x58
 800b73c:	e7f3      	b.n	800b726 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x106>
  }

  // Track how large the fraction is to add leading zeros.
  char* previous = current;
 800b73e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b740:	62bb      	str	r3, [r7, #40]	; 0x28
  current = StrCatUInt32(current, (current_end - current), scaled_fraction, 10);
 800b742:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b744:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b746:	1ad1      	subs	r1, r2, r3
 800b748:	230a      	movs	r3, #10
 800b74a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b74c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b74e:	f7ff ff4c 	bl	800b5ea <_ZN12_GLOBAL__N_112StrCatUInt32EPcimi>
 800b752:	6678      	str	r0, [r7, #100]	; 0x64
  int fraction_digits = current - previous;
 800b754:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b758:	1ad3      	subs	r3, r2, r3
 800b75a:	627b      	str	r3, [r7, #36]	; 0x24
  int leading_zeros = kMaxFractionalDigits - fraction_digits;
 800b75c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b75e:	f1c3 0307 	rsb	r3, r3, #7
 800b762:	623b      	str	r3, [r7, #32]

  // Overwrite the null terminator from StrCatUInt32 to ensure zero-trunctaion
  // works properly.
  *current = '0';
 800b764:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b766:	2230      	movs	r2, #48	; 0x30
 800b768:	701a      	strb	r2, [r3, #0]

  // Shift fraction values and prepend zeros if necessary.
  if (leading_zeros != 0) {
 800b76a:	6a3b      	ldr	r3, [r7, #32]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d018      	beq.n	800b7a2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x182>
    for (int i = 0; i < fraction_digits; i++) {
 800b770:	2300      	movs	r3, #0
 800b772:	657b      	str	r3, [r7, #84]	; 0x54
 800b774:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b778:	429a      	cmp	r2, r3
 800b77a:	da0f      	bge.n	800b79c <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x17c>
      current--;
 800b77c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b77e:	3b01      	subs	r3, #1
 800b780:	667b      	str	r3, [r7, #100]	; 0x64
      *(current + leading_zeros) = *current;
 800b782:	6a3b      	ldr	r3, [r7, #32]
 800b784:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b786:	4413      	add	r3, r2
 800b788:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b78a:	7812      	ldrb	r2, [r2, #0]
 800b78c:	701a      	strb	r2, [r3, #0]
      *current = '0';
 800b78e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b790:	2230      	movs	r2, #48	; 0x30
 800b792:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < fraction_digits; i++) {
 800b794:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b796:	3301      	adds	r3, #1
 800b798:	657b      	str	r3, [r7, #84]	; 0x54
 800b79a:	e7eb      	b.n	800b774 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x154>
    }
    current += kMaxFractionalDigits;
 800b79c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b79e:	3307      	adds	r3, #7
 800b7a0:	667b      	str	r3, [r7, #100]	; 0x64
  }

  // Truncate trailing zeros for cleaner logs. Ensure we leave at least one
  // fractional character for the case when scaled_fraction is 0.
  while (*(current - 1) == '0' && (current - 1) > previous) {
 800b7a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7a4:	3b01      	subs	r3, #1
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	2b30      	cmp	r3, #48	; 0x30
 800b7aa:	d108      	bne.n	800b7be <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x19e>
 800b7ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7ae:	3b01      	subs	r3, #1
 800b7b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d203      	bcs.n	800b7be <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x19e>
    current--;
 800b7b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7b8:	3b01      	subs	r3, #1
 800b7ba:	667b      	str	r3, [r7, #100]	; 0x64
  while (*(current - 1) == '0' && (current - 1) > previous) {
 800b7bc:	e7f1      	b.n	800b7a2 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x182>
  }
  *current = 0;
 800b7be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	701a      	strb	r2, [r3, #0]
  current = StrCatStr(current, (current_end - current), "*2^");
 800b7c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b7c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7c8:	1ad3      	subs	r3, r2, r3
 800b7ca:	4a0e      	ldr	r2, [pc, #56]	; (800b804 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc+0x1e4>)
 800b7cc:	4619      	mov	r1, r3
 800b7ce:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b7d0:	f7ff fe6f 	bl	800b4b2 <_ZN12_GLOBAL__N_19StrCatStrEPciPKc>
 800b7d4:	6678      	str	r0, [r7, #100]	; 0x64
  current = StrCatInt32(current, (current_end - current), exponent);
 800b7d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b7d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b7da:	1ad3      	subs	r3, r2, r3
 800b7dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b7de:	4619      	mov	r1, r3
 800b7e0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b7e2:	f7ff feea 	bl	800b5ba <_ZN12_GLOBAL__N_111StrCatInt32EPcil>
 800b7e6:	6678      	str	r0, [r7, #100]	; 0x64
  return current;
 800b7e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	376c      	adds	r7, #108	; 0x6c
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd90      	pop	{r4, r7, pc}
 800b7f2:	bf00      	nop
 800b7f4:	007fffff 	.word	0x007fffff
 800b7f8:	0801848c 	.word	0x0801848c
 800b7fc:	08018490 	.word	0x08018490
 800b800:	08018498 	.word	0x08018498
 800b804:	08018494 	.word	0x08018494

0800b808 <_ZN12_GLOBAL__N_111FormatInt32EPcl>:

int FormatInt32(char* output, int32_t i) {
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
 800b812:	6879      	ldr	r1, [r7, #4]
 800b814:	6838      	ldr	r0, [r7, #0]
 800b816:	f7ff feb4 	bl	800b582 <_ZN12_GLOBAL__N_121FastInt32ToBufferLeftElPc>
 800b81a:	4603      	mov	r3, r0
 800b81c:	461a      	mov	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	1ad3      	subs	r3, r2, r3
}
 800b822:	4618      	mov	r0, r3
 800b824:	3708      	adds	r7, #8
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}

0800b82a <_ZN12_GLOBAL__N_112FormatUInt32EPcm>:

int FormatUInt32(char* output, uint32_t i) {
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b082      	sub	sp, #8
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
 800b832:	6039      	str	r1, [r7, #0]
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
 800b834:	220a      	movs	r2, #10
 800b836:	6879      	ldr	r1, [r7, #4]
 800b838:	6838      	ldr	r0, [r7, #0]
 800b83a:	f7ff fe6c 	bl	800b516 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 800b83e:	4603      	mov	r3, r0
 800b840:	461a      	mov	r2, r3
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	1ad3      	subs	r3, r2, r3
}
 800b846:	4618      	mov	r0, r3
 800b848:	3708      	adds	r7, #8
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}

0800b84e <_ZN12_GLOBAL__N_19FormatHexEPcm>:

int FormatHex(char* output, uint32_t i) {
 800b84e:	b580      	push	{r7, lr}
 800b850:	b082      	sub	sp, #8
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
 800b856:	6039      	str	r1, [r7, #0]
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
 800b858:	2210      	movs	r2, #16
 800b85a:	6879      	ldr	r1, [r7, #4]
 800b85c:	6838      	ldr	r0, [r7, #0]
 800b85e:	f7ff fe5a 	bl	800b516 <_ZN12_GLOBAL__N_122FastUInt32ToBufferLeftEmPci>
 800b862:	4603      	mov	r3, r0
 800b864:	461a      	mov	r2, r3
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	1ad3      	subs	r3, r2, r3
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3708      	adds	r7, #8
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}

0800b872 <_ZN12_GLOBAL__N_111FormatFloatEPcf>:

int FormatFloat(char* output, float i) {
 800b872:	b580      	push	{r7, lr}
 800b874:	b082      	sub	sp, #8
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
 800b87a:	ed87 0a00 	vstr	s0, [r7]
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	ed97 0a00 	vldr	s0, [r7]
 800b884:	f7ff fecc 	bl	800b620 <_ZN12_GLOBAL__N_121FastFloatToBufferLeftEfPc>
 800b888:	4603      	mov	r3, r0
 800b88a:	461a      	mov	r2, r3
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	1ad3      	subs	r3, r2, r3
}
 800b890:	4618      	mov	r0, r3
 800b892:	3708      	adds	r7, #8
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <MicroVsnprintf>:

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
 800b898:	b5b0      	push	{r4, r5, r7, lr}
 800b89a:	b08a      	sub	sp, #40	; 0x28
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	60b9      	str	r1, [r7, #8]
 800b8a2:	607a      	str	r2, [r7, #4]
 800b8a4:	603b      	str	r3, [r7, #0]
  int output_index = 0;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	627b      	str	r3, [r7, #36]	; 0x24
  const char* current = format;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	623b      	str	r3, [r7, #32]
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	3b01      	subs	r3, #1
 800b8b2:	61bb      	str	r3, [r7, #24]
  while (*current != '\0' && output_index < usable_length) {
 800b8b4:	6a3b      	ldr	r3, [r7, #32]
 800b8b6:	781b      	ldrb	r3, [r3, #0]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	f000 8109 	beq.w	800bad0 <MicroVsnprintf+0x238>
 800b8be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8c0:	69bb      	ldr	r3, [r7, #24]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	f280 8104 	bge.w	800bad0 <MicroVsnprintf+0x238>
    if (*current == '%') {
 800b8c8:	6a3b      	ldr	r3, [r7, #32]
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	2b25      	cmp	r3, #37	; 0x25
 800b8ce:	f040 80f3 	bne.w	800bab8 <MicroVsnprintf+0x220>
      current++;
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	3301      	adds	r3, #1
 800b8d6:	623b      	str	r3, [r7, #32]
      switch (*current) {
 800b8d8:	6a3b      	ldr	r3, [r7, #32]
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	2b66      	cmp	r3, #102	; 0x66
 800b8de:	f000 8083 	beq.w	800b9e8 <MicroVsnprintf+0x150>
 800b8e2:	2b66      	cmp	r3, #102	; 0x66
 800b8e4:	dc05      	bgt.n	800b8f2 <MicroVsnprintf+0x5a>
 800b8e6:	2b25      	cmp	r3, #37	; 0x25
 800b8e8:	f000 80b4 	beq.w	800ba54 <MicroVsnprintf+0x1bc>
 800b8ec:	2b64      	cmp	r3, #100	; 0x64
 800b8ee:	d008      	beq.n	800b902 <MicroVsnprintf+0x6a>
 800b8f0:	e0ed      	b.n	800bace <MicroVsnprintf+0x236>
 800b8f2:	2b75      	cmp	r3, #117	; 0x75
 800b8f4:	d026      	beq.n	800b944 <MicroVsnprintf+0xac>
 800b8f6:	2b78      	cmp	r3, #120	; 0x78
 800b8f8:	d045      	beq.n	800b986 <MicroVsnprintf+0xee>
 800b8fa:	2b73      	cmp	r3, #115	; 0x73
 800b8fc:	f000 80b6 	beq.w	800ba6c <MicroVsnprintf+0x1d4>
 800b900:	e0e5      	b.n	800bace <MicroVsnprintf+0x236>
        case 'd':
          // Cut off log message if format could exceed log buffer length.
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 800b902:	69ba      	ldr	r2, [r7, #24]
 800b904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b906:	1ad3      	subs	r3, r2, r3
 800b908:	2b0a      	cmp	r3, #10
 800b90a:	dc09      	bgt.n	800b920 <MicroVsnprintf+0x88>
            output[output_index++] = '\0';
 800b90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b90e:	1c5a      	adds	r2, r3, #1
 800b910:	627a      	str	r2, [r7, #36]	; 0x24
 800b912:	461a      	mov	r2, r3
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	4413      	add	r3, r2
 800b918:	2200      	movs	r2, #0
 800b91a:	701a      	strb	r2, [r3, #0]
            return output_index;
 800b91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b91e:	e0e0      	b.n	800bae2 <MicroVsnprintf+0x24a>
          }
          output_index +=
              FormatInt32(&output[output_index], va_arg(args, int32_t));
 800b920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	18d0      	adds	r0, r2, r3
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	1d1a      	adds	r2, r3, #4
 800b92a:	603a      	str	r2, [r7, #0]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4619      	mov	r1, r3
 800b930:	f7ff ff6a 	bl	800b808 <_ZN12_GLOBAL__N_111FormatInt32EPcl>
 800b934:	4602      	mov	r2, r0
          output_index +=
 800b936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b938:	4413      	add	r3, r2
 800b93a:	627b      	str	r3, [r7, #36]	; 0x24
          current++;
 800b93c:	6a3b      	ldr	r3, [r7, #32]
 800b93e:	3301      	adds	r3, #1
 800b940:	623b      	str	r3, [r7, #32]
          break;
 800b942:	e0c4      	b.n	800bace <MicroVsnprintf+0x236>
        case 'u':
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 800b944:	69ba      	ldr	r2, [r7, #24]
 800b946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b948:	1ad3      	subs	r3, r2, r3
 800b94a:	2b0a      	cmp	r3, #10
 800b94c:	dc09      	bgt.n	800b962 <MicroVsnprintf+0xca>
            output[output_index++] = '\0';
 800b94e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b950:	1c5a      	adds	r2, r3, #1
 800b952:	627a      	str	r2, [r7, #36]	; 0x24
 800b954:	461a      	mov	r2, r3
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	4413      	add	r3, r2
 800b95a:	2200      	movs	r2, #0
 800b95c:	701a      	strb	r2, [r3, #0]
            return output_index;
 800b95e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b960:	e0bf      	b.n	800bae2 <MicroVsnprintf+0x24a>
          }
          output_index +=
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
 800b962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b964:	68fa      	ldr	r2, [r7, #12]
 800b966:	18d0      	adds	r0, r2, r3
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	1d1a      	adds	r2, r3, #4
 800b96c:	603a      	str	r2, [r7, #0]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	4619      	mov	r1, r3
 800b972:	f7ff ff5a 	bl	800b82a <_ZN12_GLOBAL__N_112FormatUInt32EPcm>
 800b976:	4602      	mov	r2, r0
          output_index +=
 800b978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b97a:	4413      	add	r3, r2
 800b97c:	627b      	str	r3, [r7, #36]	; 0x24
          current++;
 800b97e:	6a3b      	ldr	r3, [r7, #32]
 800b980:	3301      	adds	r3, #1
 800b982:	623b      	str	r3, [r7, #32]
          break;
 800b984:	e0a3      	b.n	800bace <MicroVsnprintf+0x236>
        case 'x':
          if (usable_length - output_index < kMaxHexCharsNeeded) {
 800b986:	69ba      	ldr	r2, [r7, #24]
 800b988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b98a:	1ad3      	subs	r3, r2, r3
 800b98c:	2b09      	cmp	r3, #9
 800b98e:	dc09      	bgt.n	800b9a4 <MicroVsnprintf+0x10c>
            output[output_index++] = '\0';
 800b990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b992:	1c5a      	adds	r2, r3, #1
 800b994:	627a      	str	r2, [r7, #36]	; 0x24
 800b996:	461a      	mov	r2, r3
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	4413      	add	r3, r2
 800b99c:	2200      	movs	r2, #0
 800b99e:	701a      	strb	r2, [r3, #0]
            return output_index;
 800b9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a2:	e09e      	b.n	800bae2 <MicroVsnprintf+0x24a>
          }
          output[output_index++] = '0';
 800b9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a6:	1c5a      	adds	r2, r3, #1
 800b9a8:	627a      	str	r2, [r7, #36]	; 0x24
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	4413      	add	r3, r2
 800b9b0:	2230      	movs	r2, #48	; 0x30
 800b9b2:	701a      	strb	r2, [r3, #0]
          output[output_index++] = 'x';
 800b9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9b6:	1c5a      	adds	r2, r3, #1
 800b9b8:	627a      	str	r2, [r7, #36]	; 0x24
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	4413      	add	r3, r2
 800b9c0:	2278      	movs	r2, #120	; 0x78
 800b9c2:	701a      	strb	r2, [r3, #0]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
 800b9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	18d0      	adds	r0, r2, r3
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	1d1a      	adds	r2, r3, #4
 800b9ce:	603a      	str	r2, [r7, #0]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	f7ff ff3b 	bl	800b84e <_ZN12_GLOBAL__N_19FormatHexEPcm>
 800b9d8:	4602      	mov	r2, r0
          output_index +=
 800b9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9dc:	4413      	add	r3, r2
 800b9de:	627b      	str	r3, [r7, #36]	; 0x24
          current++;
 800b9e0:	6a3b      	ldr	r3, [r7, #32]
 800b9e2:	3301      	adds	r3, #1
 800b9e4:	623b      	str	r3, [r7, #32]
          break;
 800b9e6:	e072      	b.n	800bace <MicroVsnprintf+0x236>
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
 800b9e8:	69ba      	ldr	r2, [r7, #24]
 800b9ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ec:	1ad3      	subs	r3, r2, r3
 800b9ee:	ee07 3a90 	vmov	s15, r3
 800b9f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b9f6:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 800b9fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b9fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba02:	d509      	bpl.n	800ba18 <MicroVsnprintf+0x180>
            output[output_index++] = '\0';
 800ba04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba06:	1c5a      	adds	r2, r3, #1
 800ba08:	627a      	str	r2, [r7, #36]	; 0x24
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	4413      	add	r3, r2
 800ba10:	2200      	movs	r2, #0
 800ba12:	701a      	strb	r2, [r3, #0]
            return output_index;
 800ba14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba16:	e064      	b.n	800bae2 <MicroVsnprintf+0x24a>
          }
          output_index +=
              FormatFloat(&output[output_index], va_arg(args, double));
 800ba18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	18d5      	adds	r5, r2, r3
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	3307      	adds	r3, #7
 800ba22:	f023 0307 	bic.w	r3, r3, #7
 800ba26:	f103 0208 	add.w	r2, r3, #8
 800ba2a:	603a      	str	r2, [r7, #0]
 800ba2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ba30:	4618      	mov	r0, r3
 800ba32:	4621      	mov	r1, r4
 800ba34:	f7f5 f8c8 	bl	8000bc8 <__aeabi_d2f>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	ee00 3a10 	vmov	s0, r3
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f7ff ff17 	bl	800b872 <_ZN12_GLOBAL__N_111FormatFloatEPcf>
 800ba44:	4602      	mov	r2, r0
          output_index +=
 800ba46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba48:	4413      	add	r3, r2
 800ba4a:	627b      	str	r3, [r7, #36]	; 0x24
          current++;
 800ba4c:	6a3b      	ldr	r3, [r7, #32]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	623b      	str	r3, [r7, #32]
          break;
 800ba52:	e03c      	b.n	800bace <MicroVsnprintf+0x236>
        case '%':
          output[output_index++] = *current++;
 800ba54:	6a3b      	ldr	r3, [r7, #32]
 800ba56:	1c5a      	adds	r2, r3, #1
 800ba58:	623a      	str	r2, [r7, #32]
 800ba5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba5c:	1c51      	adds	r1, r2, #1
 800ba5e:	6279      	str	r1, [r7, #36]	; 0x24
 800ba60:	4611      	mov	r1, r2
 800ba62:	68fa      	ldr	r2, [r7, #12]
 800ba64:	440a      	add	r2, r1
 800ba66:	781b      	ldrb	r3, [r3, #0]
 800ba68:	7013      	strb	r3, [r2, #0]
          break;
 800ba6a:	e030      	b.n	800bace <MicroVsnprintf+0x236>
        case 's':
          char* string = va_arg(args, char*);
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	1d1a      	adds	r2, r3, #4
 800ba70:	603a      	str	r2, [r7, #0]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	617b      	str	r3, [r7, #20]
          int string_idx = 0;
 800ba76:	2300      	movs	r3, #0
 800ba78:	61fb      	str	r3, [r7, #28]
          while (string_idx + output_index < usable_length &&
 800ba7a:	69fa      	ldr	r2, [r7, #28]
 800ba7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7e:	4413      	add	r3, r2
 800ba80:	69ba      	ldr	r2, [r7, #24]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	dd14      	ble.n	800bab0 <MicroVsnprintf+0x218>
                 string[string_idx] != '\0') {
 800ba86:	69fb      	ldr	r3, [r7, #28]
 800ba88:	697a      	ldr	r2, [r7, #20]
 800ba8a:	4413      	add	r3, r2
 800ba8c:	781b      	ldrb	r3, [r3, #0]
          while (string_idx + output_index < usable_length &&
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d00e      	beq.n	800bab0 <MicroVsnprintf+0x218>
            output[output_index++] = string[string_idx++];
 800ba92:	69fb      	ldr	r3, [r7, #28]
 800ba94:	1c5a      	adds	r2, r3, #1
 800ba96:	61fa      	str	r2, [r7, #28]
 800ba98:	461a      	mov	r2, r3
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	441a      	add	r2, r3
 800ba9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa0:	1c59      	adds	r1, r3, #1
 800baa2:	6279      	str	r1, [r7, #36]	; 0x24
 800baa4:	4619      	mov	r1, r3
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	440b      	add	r3, r1
 800baaa:	7812      	ldrb	r2, [r2, #0]
 800baac:	701a      	strb	r2, [r3, #0]
          while (string_idx + output_index < usable_length &&
 800baae:	e7e4      	b.n	800ba7a <MicroVsnprintf+0x1e2>
          }
          current++;
 800bab0:	6a3b      	ldr	r3, [r7, #32]
 800bab2:	3301      	adds	r3, #1
 800bab4:	623b      	str	r3, [r7, #32]
 800bab6:	e6fd      	b.n	800b8b4 <MicroVsnprintf+0x1c>
      }
    } else {
      output[output_index++] = *current++;
 800bab8:	6a3b      	ldr	r3, [r7, #32]
 800baba:	1c5a      	adds	r2, r3, #1
 800babc:	623a      	str	r2, [r7, #32]
 800babe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bac0:	1c51      	adds	r1, r2, #1
 800bac2:	6279      	str	r1, [r7, #36]	; 0x24
 800bac4:	4611      	mov	r1, r2
 800bac6:	68fa      	ldr	r2, [r7, #12]
 800bac8:	440a      	add	r2, r1
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	7013      	strb	r3, [r2, #0]
  while (*current != '\0' && output_index < usable_length) {
 800bace:	e6f1      	b.n	800b8b4 <MicroVsnprintf+0x1c>
    }
  }
  output[output_index++] = '\0';
 800bad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bad2:	1c5a      	adds	r2, r3, #1
 800bad4:	627a      	str	r2, [r7, #36]	; 0x24
 800bad6:	461a      	mov	r2, r3
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	4413      	add	r3, r2
 800badc:	2200      	movs	r2, #0
 800bade:	701a      	strb	r2, [r3, #0]
  return output_index;
 800bae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3728      	adds	r7, #40	; 0x28
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bdb0      	pop	{r4, r5, r7, pc}

0800baea <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "common.h"
#include "op_macros.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
 800baea:	b480      	push	{r7}
 800baec:	b085      	sub	sp, #20
 800baee:	af00      	add	r7, sp, #0
 800baf0:	6078      	str	r0, [r7, #4]
  int result = 1;
 800baf2:	2301      	movs	r3, #1
 800baf4:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < dims.size; ++i) {
 800baf6:	2300      	movs	r3, #0
 800baf8:	60bb      	str	r3, [r7, #8]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	68ba      	ldr	r2, [r7, #8]
 800bb00:	429a      	cmp	r2, r3
 800bb02:	da0c      	bge.n	800bb1e <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x34>
    result *= dims.data[i];
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	009b      	lsls	r3, r3, #2
 800bb0a:	4413      	add	r3, r2
 800bb0c:	685a      	ldr	r2, [r3, #4]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	fb02 f303 	mul.w	r3, r2, r3
 800bb14:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < dims.size; ++i) {
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	60bb      	str	r3, [r7, #8]
 800bb1c:	e7ed      	b.n	800bafa <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x10>
  }
  return result;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3714      	adds	r7, #20
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <_ZNK6tflite12OperatorCode11custom_codeEv>:
  const flatbuffers::String *custom_code() const {
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
    return GetPointer<const flatbuffers::String *>(VT_CUSTOM_CODE);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2106      	movs	r1, #6
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f7fe f9bc 	bl	8009eb6 <_ZNK11flatbuffers5Table10GetPointerIPKNS_6StringEEET_t>
 800bb3e:	4603      	mov	r3, r0
  }
 800bb40:	4618      	mov	r0, r3
 800bb42:	3708      	adds	r7, #8
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <_ZNK6tflite12OperatorCode7versionEv>:
  int32_t version() const {
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
    return GetField<int32_t>(VT_VERSION, 1);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2201      	movs	r2, #1
 800bb54:	2108      	movs	r1, #8
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7f8 f80c 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800bb5c:	4603      	mov	r3, r0
  }
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3708      	adds	r7, #8
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
	...

0800bb68 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b088      	sub	sp, #32
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	60f8      	str	r0, [r7, #12]
 800bb70:	60b9      	str	r1, [r7, #8]
 800bb72:	607a      	str	r2, [r7, #4]
 800bb74:	603b      	str	r3, [r7, #0]
  TfLiteStatus status = kTfLiteOk;
 800bb76:	2300      	movs	r3, #0
 800bb78:	77fb      	strb	r3, [r7, #31]
  *registration = nullptr;
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	601a      	str	r2, [r3, #0]
  auto builtin_code = GetBuiltinCode(opcode);
 800bb80:	68f8      	ldr	r0, [r7, #12]
 800bb82:	f000 ff96 	bl	800cab2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
 800bb86:	4603      	mov	r3, r0
 800bb88:	77bb      	strb	r3, [r7, #30]
  int version = opcode->version();
 800bb8a:	68f8      	ldr	r0, [r7, #12]
 800bb8c:	f7ff ffdc 	bl	800bb48 <_ZNK6tflite12OperatorCode7versionEv>
 800bb90:	61b8      	str	r0, [r7, #24]

  if (builtin_code > BuiltinOperator_MAX ||
 800bb92:	7fbb      	ldrb	r3, [r7, #30]
 800bb94:	2b83      	cmp	r3, #131	; 0x83
 800bb96:	d908      	bls.n	800bbaa <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x42>
      builtin_code < BuiltinOperator_MIN) {
    TF_LITE_REPORT_ERROR(
 800bb98:	7fbb      	ldrb	r3, [r7, #30]
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	492a      	ldr	r1, [pc, #168]	; (800bc48 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe0>)
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f7f7 fa1c 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
 800bba4:	2301      	movs	r3, #1
 800bba6:	77fb      	strb	r3, [r7, #31]
 800bba8:	e048      	b.n	800bc3c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
 800bbaa:	7fbb      	ldrb	r3, [r7, #30]
 800bbac:	2b20      	cmp	r3, #32
 800bbae:	d01a      	beq.n	800bbe6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x7e>
    *registration = op_resolver.FindOp(builtin_code, version);
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	7fb9      	ldrb	r1, [r7, #30]
 800bbb8:	69ba      	ldr	r2, [r7, #24]
 800bbba:	68b8      	ldr	r0, [r7, #8]
 800bbbc:	4798      	blx	r3
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	601a      	str	r2, [r3, #0]
    if (*registration == nullptr) {
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d137      	bne.n	800bc3c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
      TF_LITE_REPORT_ERROR(
 800bbcc:	7fbb      	ldrb	r3, [r7, #30]
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7fc fb0a 	bl	80081e8 <_ZN6tflite23EnumNameBuiltinOperatorENS_15BuiltinOperatorE>
 800bbd4:	4602      	mov	r2, r0
 800bbd6:	69bb      	ldr	r3, [r7, #24]
 800bbd8:	491c      	ldr	r1, [pc, #112]	; (800bc4c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe4>)
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f7f7 f9fe 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
          error_reporter,
          "Didn't find op for builtin opcode '%s' version '%d'\n",
          EnumNameBuiltinOperator(builtin_code), version);
      status = kTfLiteError;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	77fb      	strb	r3, [r7, #31]
 800bbe4:	e02a      	b.n	800bc3c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
    }
  } else if (!opcode->custom_code()) {
 800bbe6:	68f8      	ldr	r0, [r7, #12]
 800bbe8:	f7ff ffa0 	bl	800bb2c <_ZNK6tflite12OperatorCode11custom_codeEv>
 800bbec:	4603      	mov	r3, r0
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	bf0c      	ite	eq
 800bbf2:	2301      	moveq	r3, #1
 800bbf4:	2300      	movne	r3, #0
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d006      	beq.n	800bc0a <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xa2>
    TF_LITE_REPORT_ERROR(
 800bbfc:	4914      	ldr	r1, [pc, #80]	; (800bc50 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xe8>)
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f7f7 f9ec 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter,
        "Operator with CUSTOM builtin_code has no custom_code.\n");
    status = kTfLiteError;
 800bc04:	2301      	movs	r3, #1
 800bc06:	77fb      	strb	r3, [r7, #31]
 800bc08:	e018      	b.n	800bc3c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
  } else {
    const char* name = opcode->custom_code()->c_str();
 800bc0a:	68f8      	ldr	r0, [r7, #12]
 800bc0c:	f7ff ff8e 	bl	800bb2c <_ZNK6tflite12OperatorCode11custom_codeEv>
 800bc10:	4603      	mov	r3, r0
 800bc12:	4618      	mov	r0, r3
 800bc14:	f7fc fad1 	bl	80081ba <_ZNK11flatbuffers6String5c_strEv>
 800bc18:	6178      	str	r0, [r7, #20]
    *registration = op_resolver.FindOp(name, version);
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	3304      	adds	r3, #4
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	69ba      	ldr	r2, [r7, #24]
 800bc24:	6979      	ldr	r1, [r7, #20]
 800bc26:	68b8      	ldr	r0, [r7, #8]
 800bc28:	4798      	blx	r3
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	601a      	str	r2, [r3, #0]
    if (*registration == nullptr) {
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d101      	bne.n	800bc3c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xd4>
      // Do not report error for unresolved custom op, we do the final check
      // while preparing ops.
      status = kTfLiteError;
 800bc38:	2301      	movs	r3, #1
 800bc3a:	77fb      	strb	r3, [r7, #31]
    }
  }
  return status;
 800bc3c:	7ffb      	ldrb	r3, [r7, #31]
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3720      	adds	r7, #32
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	08018ad0 	.word	0x08018ad0
 800bc4c:	08018b24 	.word	0x08018b24
 800bc50:	08018b5c 	.word	0x08018b5c

0800bc54 <_ZN6tflite18QuantizeMultiplierEdPlPi>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
 800bc54:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800bc58:	b088      	sub	sp, #32
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	ed87 0b02 	vstr	d0, [r7, #8]
 800bc60:	6078      	str	r0, [r7, #4]
 800bc62:	6039      	str	r1, [r7, #0]
  if (double_multiplier == 0.) {
 800bc64:	f04f 0200 	mov.w	r2, #0
 800bc68:	f04f 0300 	mov.w	r3, #0
 800bc6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bc70:	f7f4 ff3a 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc74:	4603      	mov	r3, r0
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d006      	beq.n	800bc88 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x34>
    *quantized_multiplier = 0;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	601a      	str	r2, [r3, #0]
    *shift = 0;
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	2200      	movs	r2, #0
 800bc84:	601a      	str	r2, [r3, #0]
 800bc86:	e06a      	b.n	800bd5e <_ZN6tflite18QuantizeMultiplierEdPlPi+0x10a>
  // example on microcontrollers) then use an alternative implementation
  // that only requires integer and bitwise operations. To enable this, you
  // need to set the define during the build process for your platform.
  int64_t q_fixed = IntegerFrExp(double_multiplier, shift);
#else   // TFLITE_EMULATE_FLOAT
  const double q = std::frexp(double_multiplier, shift);
 800bc88:	6838      	ldr	r0, [r7, #0]
 800bc8a:	ed97 0b02 	vldr	d0, [r7, #8]
 800bc8e:	f007 fca3 	bl	80135d8 <frexp>
 800bc92:	ed87 0b06 	vstr	d0, [r7, #24]
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 800bc96:	f04f 0200 	mov.w	r2, #0
 800bc9a:	4b33      	ldr	r3, [pc, #204]	; (800bd68 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x114>)
 800bc9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bca0:	f7f4 fcba 	bl	8000618 <__aeabi_dmul>
 800bca4:	4603      	mov	r3, r0
 800bca6:	460c      	mov	r4, r1
 800bca8:	ec44 3b17 	vmov	d7, r3, r4
 800bcac:	eeb0 0a47 	vmov.f32	s0, s14
 800bcb0:	eef0 0a67 	vmov.f32	s1, s15
 800bcb4:	f000 f951 	bl	800bf5a <_ZN6tflite11TfLiteRoundIdEET_S1_>
 800bcb8:	ec54 3b10 	vmov	r3, r4, d0
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	4621      	mov	r1, r4
 800bcc0:	f7f5 f83a 	bl	8000d38 <__aeabi_d2lz>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	460c      	mov	r4, r1
 800bcc8:	e9c7 3404 	strd	r3, r4, [r7, #16]
#endif  // TFLITE_EMULATE_FLOAT
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 800bccc:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800bcd0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bcd4:	f04f 0200 	mov.w	r2, #0
 800bcd8:	4299      	cmp	r1, r3
 800bcda:	eb72 0304 	sbcs.w	r3, r2, r4
 800bcde:	da01      	bge.n	800bce4 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x90>
 800bce0:	f007 fe7a 	bl	80139d8 <abort>
  if (q_fixed == (1ll << 31)) {
 800bce4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800bce8:	2c00      	cmp	r4, #0
 800bcea:	bf08      	it	eq
 800bcec:	f1b3 4f00 	cmpeq.w	r3, #2147483648	; 0x80000000
 800bcf0:	d114      	bne.n	800bd1c <_ZN6tflite18QuantizeMultiplierEdPlPi+0xc8>
    q_fixed /= 2;
 800bcf2:	e9d7 bc04 	ldrd	fp, ip, [r7, #16]
 800bcf6:	ea4f 72dc 	mov.w	r2, ip, lsr #31
 800bcfa:	4611      	mov	r1, r2
 800bcfc:	f04f 0200 	mov.w	r2, #0
 800bd00:	eb1b 0301 	adds.w	r3, fp, r1
 800bd04:	eb4c 0402 	adc.w	r4, ip, r2
 800bd08:	1064      	asrs	r4, r4, #1
 800bd0a:	ea4f 0333 	mov.w	r3, r3, rrx
 800bd0e:	e9c7 3404 	strd	r3, r4, [r7, #16]
    ++*shift;
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	1c5a      	adds	r2, r3, #1
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	601a      	str	r2, [r3, #0]
  }
  TFLITE_CHECK_LE(q_fixed, std::numeric_limits<int32_t>::max());
 800bd1c:	f7f5 fa82 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800bd20:	4603      	mov	r3, r0
 800bd22:	4619      	mov	r1, r3
 800bd24:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800bd28:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800bd2c:	4299      	cmp	r1, r3
 800bd2e:	eb72 0304 	sbcs.w	r3, r2, r4
 800bd32:	da01      	bge.n	800bd38 <_ZN6tflite18QuantizeMultiplierEdPlPi+0xe4>
 800bd34:	f007 fe50 	bl	80139d8 <abort>
  // that we're effectively flushing tiny double_multiplier's to zero.
  // We could conceivably handle values in the range (roughly) [32, 63]
  // as 'denormals' i.e. (shift==0, q_fixed < 2^30). In that point of view
  // the present handling is just doing 'flush denormals to zero'. We could
  // reconsider and actually generate nonzero denormals if a need arises.
  if (*shift < -31) {
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	f113 0f1f 	cmn.w	r3, #31
 800bd40:	da08      	bge.n	800bd54 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x100>
    *shift = 0;
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	2200      	movs	r2, #0
 800bd46:	601a      	str	r2, [r3, #0]
    q_fixed = 0;
 800bd48:	f04f 0300 	mov.w	r3, #0
 800bd4c:	f04f 0400 	mov.w	r4, #0
 800bd50:	e9c7 3404 	strd	r3, r4, [r7, #16]
  }
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800bd54:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800bd58:	461a      	mov	r2, r3
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	601a      	str	r2, [r3, #0]
}
 800bd5e:	3720      	adds	r7, #32
 800bd60:	46bd      	mov	sp, r7
 800bd62:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800bd66:	bf00      	nop
 800bd68:	41e00000 	.word	0x41e00000

0800bd6c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi>:

void QuantizeMultiplierGreaterThanOne(double double_multiplier,
                                      int32_t* quantized_multiplier,
                                      int* left_shift) {
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b084      	sub	sp, #16
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	ed87 0b02 	vstr	d0, [r7, #8]
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
  TFLITE_CHECK_GT(double_multiplier, 1.);
 800bd7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd7e:	f04f 0200 	mov.w	r2, #0
 800bd82:	4b0e      	ldr	r3, [pc, #56]	; (800bdbc <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi+0x50>)
 800bd84:	f7f4 fed8 	bl	8000b38 <__aeabi_dcmpgt>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d101      	bne.n	800bd92 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi+0x26>
 800bd8e:	f007 fe23 	bl	80139d8 <abort>
  QuantizeMultiplier(double_multiplier, quantized_multiplier, left_shift);
 800bd92:	ed97 7b02 	vldr	d7, [r7, #8]
 800bd96:	6839      	ldr	r1, [r7, #0]
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	eeb0 0a47 	vmov.f32	s0, s14
 800bd9e:	eef0 0a67 	vmov.f32	s1, s15
 800bda2:	f7ff ff57 	bl	800bc54 <_ZN6tflite18QuantizeMultiplierEdPlPi>
  TFLITE_CHECK_GE(*left_shift, 0);
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	da01      	bge.n	800bdb2 <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi+0x46>
 800bdae:	f007 fe13 	bl	80139d8 <abort>
}
 800bdb2:	bf00      	nop
 800bdb4:	3710      	adds	r7, #16
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	bf00      	nop
 800bdbc:	3ff00000 	.word	0x3ff00000

0800bdc0 <_ZSt3minIdERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800bdc0:	b590      	push	{r4, r7, lr}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bdd6:	461a      	mov	r2, r3
 800bdd8:	4623      	mov	r3, r4
 800bdda:	f7f4 fe8f 	bl	8000afc <__aeabi_dcmplt>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d001      	beq.n	800bde8 <_ZSt3minIdERKT_S2_S2_+0x28>
	return __b;
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	e000      	b.n	800bdea <_ZSt3minIdERKT_S2_S2_+0x2a>
      return __a;
 800bde8:	687b      	ldr	r3, [r7, #4]
    }
 800bdea:	4618      	mov	r0, r3
 800bdec:	370c      	adds	r7, #12
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd90      	pop	{r4, r7, pc}
 800bdf2:	0000      	movs	r0, r0
 800bdf4:	0000      	movs	r0, r0
	...

0800bdf8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>:
  }
}

void PreprocessSoftmaxScaling(double beta, double input_scale,
                              int input_integer_bits,
                              int32_t* quantized_multiplier, int* left_shift) {
 800bdf8:	b5b0      	push	{r4, r5, r7, lr}
 800bdfa:	b08e      	sub	sp, #56	; 0x38
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	ed87 0b06 	vstr	d0, [r7, #24]
 800be02:	ed87 1b04 	vstr	d1, [r7, #16]
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	607a      	str	r2, [r7, #4]
  if (IntegerDoubleCompare(input_beta_real_multiplier, (1ll << 31) - 1.0) > 0) {
    input_beta_real_multiplier = (1ll << 31) - 1.0;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier = std::min(
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
 800be0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800be10:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800be14:	f7f4 fc00 	bl	8000618 <__aeabi_dmul>
 800be18:	4603      	mov	r3, r0
 800be1a:	460c      	mov	r4, r1
 800be1c:	4625      	mov	r5, r4
 800be1e:	461c      	mov	r4, r3
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	f1c3 031f 	rsb	r3, r3, #31
 800be26:	2201      	movs	r2, #1
 800be28:	fa02 f303 	lsl.w	r3, r2, r3
 800be2c:	4618      	mov	r0, r3
 800be2e:	f7f4 fb89 	bl	8000544 <__aeabi_i2d>
 800be32:	4602      	mov	r2, r0
 800be34:	460b      	mov	r3, r1
 800be36:	4620      	mov	r0, r4
 800be38:	4629      	mov	r1, r5
 800be3a:	f7f4 fbed 	bl	8000618 <__aeabi_dmul>
 800be3e:	4603      	mov	r3, r0
 800be40:	460c      	mov	r4, r1
 800be42:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800be46:	a40e      	add	r4, pc, #56	; (adr r4, 800be80 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x88>)
 800be48:	e9d4 3400 	ldrd	r3, r4, [r4]
 800be4c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 800be50:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800be54:	f107 0320 	add.w	r3, r7, #32
 800be58:	4611      	mov	r1, r2
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7ff ffb0 	bl	800bdc0 <_ZSt3minIdERKT_S2_S2_>
 800be60:	4603      	mov	r3, r0
 800be62:	e9d3 3400 	ldrd	r3, r4, [r3]
 800be66:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
 800be6a:	6879      	ldr	r1, [r7, #4]
 800be6c:	68b8      	ldr	r0, [r7, #8]
 800be6e:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 800be72:	f7ff ff7b 	bl	800bd6c <_ZN6tflite32QuantizeMultiplierGreaterThanOneEdPlPi>
                                   quantized_multiplier, left_shift);
}
 800be76:	bf00      	nop
 800be78:	3738      	adds	r7, #56	; 0x38
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bdb0      	pop	{r4, r5, r7, pc}
 800be7e:	bf00      	nop
 800be80:	ffc00000 	.word	0xffc00000
 800be84:	41dfffff 	.word	0x41dfffff

0800be88 <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
 800be88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be8c:	b087      	sub	sp, #28
 800be8e:	af00      	add	r7, sp, #0
 800be90:	60f8      	str	r0, [r7, #12]
 800be92:	60b9      	str	r1, [r7, #8]
 800be94:	607a      	str	r2, [r7, #4]
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
 800be96:	2201      	movs	r2, #1
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	fa02 f303 	lsl.w	r3, r2, r3
 800be9e:	3b01      	subs	r3, #1
 800bea0:	4618      	mov	r0, r3
 800bea2:	f7f4 fb4f 	bl	8000544 <__aeabi_i2d>
 800bea6:	4682      	mov	sl, r0
 800bea8:	468b      	mov	fp, r1
      (1ll << (total_signed_bits - input_integer_bits)) /
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	1ad1      	subs	r1, r2, r3
 800beb0:	f04f 0201 	mov.w	r2, #1
 800beb4:	f04f 0300 	mov.w	r3, #0
 800beb8:	f1a1 0620 	sub.w	r6, r1, #32
 800bebc:	f1c1 0020 	rsb	r0, r1, #32
 800bec0:	fa03 f901 	lsl.w	r9, r3, r1
 800bec4:	fa02 f606 	lsl.w	r6, r2, r6
 800bec8:	ea49 0906 	orr.w	r9, r9, r6
 800becc:	fa22 f000 	lsr.w	r0, r2, r0
 800bed0:	ea49 0900 	orr.w	r9, r9, r0
 800bed4:	fa02 f801 	lsl.w	r8, r2, r1
      1.0 * ((1 << input_integer_bits) - 1) *
 800bed8:	4640      	mov	r0, r8
 800beda:	4649      	mov	r1, r9
 800bedc:	f7f4 fb6e 	bl	80005bc <__aeabi_l2d>
 800bee0:	4602      	mov	r2, r0
 800bee2:	460b      	mov	r3, r1
 800bee4:	4650      	mov	r0, sl
 800bee6:	4659      	mov	r1, fp
 800bee8:	f7f4 fb96 	bl	8000618 <__aeabi_dmul>
 800beec:	4602      	mov	r2, r0
 800beee:	460b      	mov	r3, r1
 800bef0:	4690      	mov	r8, r2
 800bef2:	4699      	mov	r9, r3
      (1ll << input_left_shift);
 800bef4:	f04f 0201 	mov.w	r2, #1
 800bef8:	f04f 0300 	mov.w	r3, #0
 800befc:	68b9      	ldr	r1, [r7, #8]
 800befe:	f1a1 0620 	sub.w	r6, r1, #32
 800bf02:	f1c1 0020 	rsb	r0, r1, #32
 800bf06:	fa03 f501 	lsl.w	r5, r3, r1
 800bf0a:	fa02 f606 	lsl.w	r6, r2, r6
 800bf0e:	4335      	orrs	r5, r6
 800bf10:	fa22 f000 	lsr.w	r0, r2, r0
 800bf14:	4305      	orrs	r5, r0
 800bf16:	fa02 f401 	lsl.w	r4, r2, r1
      (1ll << (total_signed_bits - input_integer_bits)) /
 800bf1a:	4620      	mov	r0, r4
 800bf1c:	4629      	mov	r1, r5
 800bf1e:	f7f4 fb4d 	bl	80005bc <__aeabi_l2d>
 800bf22:	4603      	mov	r3, r0
 800bf24:	460c      	mov	r4, r1
  const double max_input_rescaled =
 800bf26:	461a      	mov	r2, r3
 800bf28:	4623      	mov	r3, r4
 800bf2a:	4640      	mov	r0, r8
 800bf2c:	4649      	mov	r1, r9
 800bf2e:	f7f4 fc9d 	bl	800086c <__aeabi_ddiv>
 800bf32:	4603      	mov	r3, r0
 800bf34:	460c      	mov	r4, r1
 800bf36:	e9c7 3404 	strd	r3, r4, [r7, #16]
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
 800bf3a:	ed97 0b04 	vldr	d0, [r7, #16]
 800bf3e:	f007 fac7 	bl	80134d0 <floor>
 800bf42:	ec54 3b10 	vmov	r3, r4, d0
 800bf46:	4618      	mov	r0, r3
 800bf48:	4621      	mov	r1, r4
 800bf4a:	f7f4 fe15 	bl	8000b78 <__aeabi_d2iz>
 800bf4e:	4603      	mov	r3, r0
#endif  // TFLITE_EMULATE_FLOAT
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	371c      	adds	r7, #28
 800bf54:	46bd      	mov	sp, r7
 800bf56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf5a <_ZN6tflite11TfLiteRoundIdEET_S1_>:
 800bf5a:	b580      	push	{r7, lr}
 800bf5c:	b082      	sub	sp, #8
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	ed87 0b00 	vstr	d0, [r7]
 800bf64:	ed97 0b00 	vldr	d0, [r7]
 800bf68:	f007 fb6c 	bl	8013644 <round>
 800bf6c:	eeb0 7a40 	vmov.f32	s14, s0
 800bf70:	eef0 7a60 	vmov.f32	s15, s1
 800bf74:	eeb0 0a47 	vmov.f32	s0, s14
 800bf78:	eef0 0a67 	vmov.f32	s1, s15
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <_ZN20PreviousResultsQueueC1EPN6tflite13ErrorReporterE>:
// accurate overall prediction. This doesn't use any dynamic memory allocation
// so it's a better fit for microcontroller applications, but this does mean
// there are hard limits on the number of results it can store.
class PreviousResultsQueue {
 public:
  PreviousResultsQueue(tflite::ErrorReporter* error_reporter)
 800bf82:	b5b0      	push	{r4, r5, r7, lr}
 800bf84:	b082      	sub	sp, #8
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
 800bf8a:	6039      	str	r1, [r7, #0]
      : error_reporter_(error_reporter), front_index_(0), size_(0) {}
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	683a      	ldr	r2, [r7, #0]
 800bf90:	601a      	str	r2, [r3, #0]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	3304      	adds	r3, #4
 800bf96:	2431      	movs	r4, #49	; 0x31
 800bf98:	461d      	mov	r5, r3
 800bf9a:	2c00      	cmp	r4, #0
 800bf9c:	db05      	blt.n	800bfaa <_ZN20PreviousResultsQueueC1EPN6tflite13ErrorReporterE+0x28>
 800bf9e:	4628      	mov	r0, r5
 800bfa0:	f000 f810 	bl	800bfc4 <_ZN20PreviousResultsQueue6ResultC1Ev>
 800bfa4:	350c      	adds	r5, #12
 800bfa6:	3c01      	subs	r4, #1
 800bfa8:	e7f7      	b.n	800bf9a <_ZN20PreviousResultsQueueC1EPN6tflite13ErrorReporterE+0x18>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2200      	movs	r2, #0
 800bfae:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bdb0      	pop	{r4, r5, r7, pc}

0800bfc4 <_ZN20PreviousResultsQueue6ResultC1Ev>:

  // Data structure that holds an inference result, and the time when it
  // was recorded.
  struct Result {
    Result() : time_(0), scores() {}
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	601a      	str	r2, [r3, #0]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	1d1a      	adds	r2, r3, #4
 800bfd6:	2305      	movs	r3, #5
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	db04      	blt.n	800bfe6 <_ZN20PreviousResultsQueue6ResultC1Ev+0x22>
 800bfdc:	2100      	movs	r1, #0
 800bfde:	7011      	strb	r1, [r2, #0]
 800bfe0:	3201      	adds	r2, #1
 800bfe2:	3b01      	subs	r3, #1
 800bfe4:	e7f8      	b.n	800bfd8 <_ZN20PreviousResultsQueue6ResultC1Ev+0x14>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	4618      	mov	r0, r3
 800bfea:	370c      	adds	r7, #12
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <_ZN20PreviousResultsQueue6ResultC1ElPa>:
    Result(int32_t time, int8_t* input_scores) : time_(time) {
 800bff4:	b480      	push	{r7}
 800bff6:	b087      	sub	sp, #28
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	68ba      	ldr	r2, [r7, #8]
 800c004:	601a      	str	r2, [r3, #0]
      for (int i = 0; i < kCategoryCount; ++i) {
 800c006:	2300      	movs	r3, #0
 800c008:	617b      	str	r3, [r7, #20]
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	2b05      	cmp	r3, #5
 800c00e:	dc0e      	bgt.n	800c02e <_ZN20PreviousResultsQueue6ResultC1ElPa+0x3a>
        scores[i] = input_scores[i];
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	687a      	ldr	r2, [r7, #4]
 800c014:	4413      	add	r3, r2
 800c016:	f993 1000 	ldrsb.w	r1, [r3]
 800c01a:	68fa      	ldr	r2, [r7, #12]
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	4413      	add	r3, r2
 800c020:	3304      	adds	r3, #4
 800c022:	460a      	mov	r2, r1
 800c024:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < kCategoryCount; ++i) {
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	3301      	adds	r3, #1
 800c02a:	617b      	str	r3, [r7, #20]
 800c02c:	e7ed      	b.n	800c00a <_ZN20PreviousResultsQueue6ResultC1ElPa+0x16>
      }
    }
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	4618      	mov	r0, r3
 800c032:	371c      	adds	r7, #28
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <_ZN20PreviousResultsQueue4sizeEv>:
    int32_t time_;
    int8_t scores[kCategoryCount];
  };

  int size() { return size_; }
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c04a:	4618      	mov	r0, r3
 800c04c:	370c      	adds	r7, #12
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr

0800c056 <_ZN20PreviousResultsQueue5emptyEv>:
  bool empty() { return size_ == 0; }
 800c056:	b480      	push	{r7}
 800c058:	b083      	sub	sp, #12
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	6078      	str	r0, [r7, #4]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c064:	2b00      	cmp	r3, #0
 800c066:	bf0c      	ite	eq
 800c068:	2301      	moveq	r3, #1
 800c06a:	2300      	movne	r3, #0
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	4618      	mov	r0, r3
 800c070:	370c      	adds	r7, #12
 800c072:	46bd      	mov	sp, r7
 800c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c078:	4770      	bx	lr

0800c07a <_ZN20PreviousResultsQueue5frontEv>:
  Result& front() { return results_[front_index_]; }
 800c07a:	b480      	push	{r7}
 800c07c:	b083      	sub	sp, #12
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f8d3 225c 	ldr.w	r2, [r3, #604]	; 0x25c
 800c088:	4613      	mov	r3, r2
 800c08a:	005b      	lsls	r3, r3, #1
 800c08c:	4413      	add	r3, r2
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	687a      	ldr	r2, [r7, #4]
 800c092:	4413      	add	r3, r2
 800c094:	3304      	adds	r3, #4
 800c096:	4618      	mov	r0, r3
 800c098:	370c      	adds	r7, #12
 800c09a:	46bd      	mov	sp, r7
 800c09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a0:	4770      	bx	lr

0800c0a2 <_ZN20PreviousResultsQueue4backEv>:
  Result& back() {
 800c0a2:	b480      	push	{r7}
 800c0a4:	b085      	sub	sp, #20
 800c0a6:	af00      	add	r7, sp, #0
 800c0a8:	6078      	str	r0, [r7, #4]
    int back_index = front_index_ + (size_ - 1);
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f8d3 225c 	ldr.w	r2, [r3, #604]	; 0x25c
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c0b6:	3b01      	subs	r3, #1
 800c0b8:	4413      	add	r3, r2
 800c0ba:	60fb      	str	r3, [r7, #12]
    if (back_index >= kMaxResults) {
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2b31      	cmp	r3, #49	; 0x31
 800c0c0:	dd02      	ble.n	800c0c8 <_ZN20PreviousResultsQueue4backEv+0x26>
      back_index -= kMaxResults;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	3b32      	subs	r3, #50	; 0x32
 800c0c6:	60fb      	str	r3, [r7, #12]
    }
    return results_[back_index];
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	4613      	mov	r3, r2
 800c0cc:	005b      	lsls	r3, r3, #1
 800c0ce:	4413      	add	r3, r2
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	687a      	ldr	r2, [r7, #4]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	3304      	adds	r3, #4
  }
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3714      	adds	r7, #20
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e2:	4770      	bx	lr

0800c0e4 <_ZN20PreviousResultsQueue9push_backERKNS_6ResultE>:

  void push_back(const Result& entry) {
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b082      	sub	sp, #8
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
 800c0ec:	6039      	str	r1, [r7, #0]
    if (size() >= kMaxResults) {
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f7ff ffa4 	bl	800c03c <_ZN20PreviousResultsQueue4sizeEv>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b31      	cmp	r3, #49	; 0x31
 800c0f8:	bfcc      	ite	gt
 800c0fa:	2301      	movgt	r3, #1
 800c0fc:	2300      	movle	r3, #0
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	2b00      	cmp	r3, #0
 800c102:	d006      	beq.n	800c112 <_ZN20PreviousResultsQueue9push_backERKNS_6ResultE+0x2e>
      TF_LITE_REPORT_ERROR(
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	490c      	ldr	r1, [pc, #48]	; (800c13c <_ZN20PreviousResultsQueue9push_backERKNS_6ResultE+0x58>)
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7f6 ff66 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
          error_reporter_,
          "Couldn't push_back latest result, too many already!");
      return;
 800c110:	e011      	b.n	800c136 <_ZN20PreviousResultsQueue9push_backERKNS_6ResultE+0x52>
    }
    size_ += 1;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c118:	1c5a      	adds	r2, r3, #1
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
    back() = entry;
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f7ff ffbe 	bl	800c0a2 <_ZN20PreviousResultsQueue4backEv>
 800c126:	4603      	mov	r3, r0
 800c128:	683a      	ldr	r2, [r7, #0]
 800c12a:	6810      	ldr	r0, [r2, #0]
 800c12c:	6851      	ldr	r1, [r2, #4]
 800c12e:	6018      	str	r0, [r3, #0]
 800c130:	6059      	str	r1, [r3, #4]
 800c132:	8912      	ldrh	r2, [r2, #8]
 800c134:	811a      	strh	r2, [r3, #8]
  }
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	08018b94 	.word	0x08018b94

0800c140 <_ZN20PreviousResultsQueue9pop_frontEv>:

  Result pop_front() {
 800c140:	b590      	push	{r4, r7, lr}
 800c142:	b087      	sub	sp, #28
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
 800c148:	6039      	str	r1, [r7, #0]
    if (size() <= 0) {
 800c14a:	6838      	ldr	r0, [r7, #0]
 800c14c:	f7ff ff76 	bl	800c03c <_ZN20PreviousResultsQueue4sizeEv>
 800c150:	4603      	mov	r3, r0
 800c152:	2b00      	cmp	r3, #0
 800c154:	bfd4      	ite	le
 800c156:	2301      	movle	r3, #1
 800c158:	2300      	movgt	r3, #0
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d009      	beq.n	800c174 <_ZN20PreviousResultsQueue9pop_frontEv+0x34>
      TF_LITE_REPORT_ERROR(error_reporter_,
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	4919      	ldr	r1, [pc, #100]	; (800c1cc <_ZN20PreviousResultsQueue9pop_frontEv+0x8c>)
 800c166:	4618      	mov	r0, r3
 800c168:	f7f6 ff38 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Couldn't pop_front result, none present!");
      return Result();
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f7ff ff29 	bl	800bfc4 <_ZN20PreviousResultsQueue6ResultC1Ev>
 800c172:	e027      	b.n	800c1c4 <_ZN20PreviousResultsQueue9pop_frontEv+0x84>
    }
    Result result = front();
 800c174:	6838      	ldr	r0, [r7, #0]
 800c176:	f7ff ff80 	bl	800c07a <_ZN20PreviousResultsQueue5frontEv>
 800c17a:	4602      	mov	r2, r0
 800c17c:	f107 030c 	add.w	r3, r7, #12
 800c180:	ca07      	ldmia	r2, {r0, r1, r2}
 800c182:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    front_index_ += 1;
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	f8d3 325c 	ldr.w	r3, [r3, #604]	; 0x25c
 800c18c:	1c5a      	adds	r2, r3, #1
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
    if (front_index_ >= kMaxResults) {
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	f8d3 325c 	ldr.w	r3, [r3, #604]	; 0x25c
 800c19a:	2b31      	cmp	r3, #49	; 0x31
 800c19c:	dd03      	ble.n	800c1a6 <_ZN20PreviousResultsQueue9pop_frontEv+0x66>
      front_index_ = 0;
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
    }
    size_ -= 1;
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c1ac:	1e5a      	subs	r2, r3, #1
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
    return result;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	461c      	mov	r4, r3
 800c1b8:	f107 030c 	add.w	r3, r7, #12
 800c1bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c1c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  }
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	371c      	adds	r7, #28
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd90      	pop	{r4, r7, pc}
 800c1cc:	08018bc8 	.word	0x08018bc8

0800c1d0 <_ZN20PreviousResultsQueue10from_frontEi>:

  // Most of the functions are duplicates of dequeue containers, but this
  // is a helper that makes it easy to iterate through the contents of the
  // queue.
  Result& from_front(int offset) {
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b084      	sub	sp, #16
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	6039      	str	r1, [r7, #0]
    if ((offset < 0) || (offset >= size_)) {
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	db05      	blt.n	800c1ec <_ZN20PreviousResultsQueue10from_frontEi+0x1c>
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c1e6:	683a      	ldr	r2, [r7, #0]
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	db0a      	blt.n	800c202 <_ZN20PreviousResultsQueue10from_frontEi+0x32>
      TF_LITE_REPORT_ERROR(error_reporter_,
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	4910      	ldr	r1, [pc, #64]	; (800c234 <_ZN20PreviousResultsQueue10from_frontEi+0x64>)
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f7f6 fef2 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                           "Attempt to read beyond the end of the queue!");
      offset = size_ - 1;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 800c1fe:	3b01      	subs	r3, #1
 800c200:	603b      	str	r3, [r7, #0]
    }
    int index = front_index_ + offset;
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	f8d3 325c 	ldr.w	r3, [r3, #604]	; 0x25c
 800c208:	683a      	ldr	r2, [r7, #0]
 800c20a:	4413      	add	r3, r2
 800c20c:	60fb      	str	r3, [r7, #12]
    if (index >= kMaxResults) {
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	2b31      	cmp	r3, #49	; 0x31
 800c212:	dd02      	ble.n	800c21a <_ZN20PreviousResultsQueue10from_frontEi+0x4a>
      index -= kMaxResults;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	3b32      	subs	r3, #50	; 0x32
 800c218:	60fb      	str	r3, [r7, #12]
    }
    return results_[index];
 800c21a:	68fa      	ldr	r2, [r7, #12]
 800c21c:	4613      	mov	r3, r2
 800c21e:	005b      	lsls	r3, r3, #1
 800c220:	4413      	add	r3, r2
 800c222:	009b      	lsls	r3, r3, #2
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	4413      	add	r3, r2
 800c228:	3304      	adds	r3, #4
  }
 800c22a:	4618      	mov	r0, r3
 800c22c:	3710      	adds	r7, #16
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	08018bf4 	.word	0x08018bf4

0800c238 <_ZN17RecognizeCommandsC1EPN6tflite13ErrorReporterElhll>:
#include "main.h"
#include <string>

#include <limits>
extern UART_HandleTypeDef huart2;
RecognizeCommands::RecognizeCommands(tflite::ErrorReporter* error_reporter,
 800c238:	b580      	push	{r7, lr}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	607a      	str	r2, [r7, #4]
 800c244:	70fb      	strb	r3, [r7, #3]
    : error_reporter_(error_reporter),
      average_window_duration_ms_(average_window_duration_ms),
      detection_threshold_(detection_threshold),
      suppression_ms_(suppression_ms),
      minimum_count_(minimum_count),
      previous_results_(error_reporter) {
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	68ba      	ldr	r2, [r7, #8]
 800c24a:	601a      	str	r2, [r3, #0]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	605a      	str	r2, [r3, #4]
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	78fa      	ldrb	r2, [r7, #3]
 800c256:	721a      	strb	r2, [r3, #8]
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	69ba      	ldr	r2, [r7, #24]
 800c25c:	60da      	str	r2, [r3, #12]
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	69fa      	ldr	r2, [r7, #28]
 800c262:	611a      	str	r2, [r3, #16]
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	3314      	adds	r3, #20
 800c268:	68b9      	ldr	r1, [r7, #8]
 800c26a:	4618      	mov	r0, r3
 800c26c:	f7ff fe89 	bl	800bf82 <_ZN20PreviousResultsQueueC1EPN6tflite13ErrorReporterE>
  previous_top_label_ = "silence";
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	4a07      	ldr	r2, [pc, #28]	; (800c290 <_ZN17RecognizeCommandsC1EPN6tflite13ErrorReporterElhll+0x58>)
 800c274:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278
  previous_top_label_time_ = std::numeric_limits<int32_t>::min();
 800c278:	f7f4 ffcb 	bl	8001212 <_ZNSt14numeric_limitsIlE3minEv>
 800c27c:	4602      	mov	r2, r0
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
}
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	4618      	mov	r0, r3
 800c288:	3710      	adds	r7, #16
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
 800c28e:	bf00      	nop
 800c290:	08018c24 	.word	0x08018c24

0800c294 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb>:

TfLiteStatus RecognizeCommands::ProcessLatestResults(
    const TfLiteTensor* latest_results, const int32_t current_time_ms,
    const char** found_command, uint8_t* score, bool* is_new_command) {
 800c294:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800c298:	b0b4      	sub	sp, #208	; 0xd0
 800c29a:	af02      	add	r7, sp, #8
 800c29c:	60f8      	str	r0, [r7, #12]
 800c29e:	60b9      	str	r1, [r7, #8]
 800c2a0:	607a      	str	r2, [r7, #4]
 800c2a2:	603b      	str	r3, [r7, #0]
  if ((latest_results->dims->size != 2) ||
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	689b      	ldr	r3, [r3, #8]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	d109      	bne.n	800c2c2 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x2e>
      (latest_results->dims->data[0] != 1) ||
 800c2ae:	68bb      	ldr	r3, [r7, #8]
 800c2b0:	689b      	ldr	r3, [r3, #8]
 800c2b2:	685b      	ldr	r3, [r3, #4]
  if ((latest_results->dims->size != 2) ||
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d104      	bne.n	800c2c2 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x2e>
      (latest_results->dims->data[1] != kCategoryCount)) {
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	689b      	ldr	r3, [r3, #8]
 800c2bc:	689b      	ldr	r3, [r3, #8]
      (latest_results->dims->data[0] != 1) ||
 800c2be:	2b06      	cmp	r3, #6
 800c2c0:	d00f      	beq.n	800c2e2 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x4e>
    TF_LITE_REPORT_ERROR(
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	6818      	ldr	r0, [r3, #0]
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	689a      	ldr	r2, [r3, #8]
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	9300      	str	r3, [sp, #0]
 800c2d4:	4613      	mov	r3, r2
 800c2d6:	2206      	movs	r2, #6
 800c2d8:	49c1      	ldr	r1, [pc, #772]	; (800c5e0 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x34c>)
 800c2da:	f7f6 fe7f 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "The results for recognition should contain %d elements, but there are "
        "%d in an %d-dimensional shape",
        kCategoryCount, latest_results->dims->data[1],
        latest_results->dims->size);
    return kTfLiteError;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	e1e6      	b.n	800c6b0 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x41c>
  }

  if (latest_results->type != kTfLiteInt8) {
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	2b09      	cmp	r3, #9
 800c2e8:	d009      	beq.n	800c2fe <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x6a>
    TF_LITE_REPORT_ERROR(
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	6818      	ldr	r0, [r3, #0]
 800c2ee:	68bb      	ldr	r3, [r7, #8]
 800c2f0:	781b      	ldrb	r3, [r3, #0]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	49bb      	ldr	r1, [pc, #748]	; (800c5e4 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x350>)
 800c2f6:	f7f6 fe71 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "The results for recognition should be int8_t elements, but are %d",
        latest_results->type);
    return kTfLiteError;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e1d8      	b.n	800c6b0 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x41c>
  }

  if ((!previous_results_.empty()) &&
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	3314      	adds	r3, #20
 800c302:	4618      	mov	r0, r3
 800c304:	f7ff fea7 	bl	800c056 <_ZN20PreviousResultsQueue5emptyEv>
 800c308:	4603      	mov	r3, r0
 800c30a:	f083 0301 	eor.w	r3, r3, #1
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	2b00      	cmp	r3, #0
 800c312:	d00b      	beq.n	800c32c <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x98>
      (current_time_ms < previous_results_.front().time_)) {
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	3314      	adds	r3, #20
 800c318:	4618      	mov	r0, r3
 800c31a:	f7ff feae 	bl	800c07a <_ZN20PreviousResultsQueue5frontEv>
 800c31e:	4603      	mov	r3, r0
 800c320:	681b      	ldr	r3, [r3, #0]
  if ((!previous_results_.empty()) &&
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	429a      	cmp	r2, r3
 800c326:	da01      	bge.n	800c32c <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x98>
 800c328:	2301      	movs	r3, #1
 800c32a:	e000      	b.n	800c32e <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x9a>
 800c32c:	2300      	movs	r3, #0
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d00f      	beq.n	800c352 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0xbe>
    TF_LITE_REPORT_ERROR(
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	681c      	ldr	r4, [r3, #0]
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	3314      	adds	r3, #20
 800c33a:	4618      	mov	r0, r3
 800c33c:	f7ff fe9d 	bl	800c07a <_ZN20PreviousResultsQueue5frontEv>
 800c340:	4603      	mov	r3, r0
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	687a      	ldr	r2, [r7, #4]
 800c346:	49a8      	ldr	r1, [pc, #672]	; (800c5e8 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x354>)
 800c348:	4620      	mov	r0, r4
 800c34a:	f7f6 fe47 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Results must be fed in increasing time order, but received a "
        "timestamp of %d that was earlier than the previous one of %d",
        current_time_ms, previous_results_.front().time_);
    return kTfLiteError;
 800c34e:	2301      	movs	r3, #1
 800c350:	e1ae      	b.n	800c6b0 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x41c>
  }

  // Add the latest results to the head of the queue.
  previous_results_.push_back({current_time_ms, latest_results->data.int8});
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	f103 0414 	add.w	r4, r3, #20
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	685a      	ldr	r2, [r3, #4]
 800c35c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c360:	6879      	ldr	r1, [r7, #4]
 800c362:	4618      	mov	r0, r3
 800c364:	f7ff fe46 	bl	800bff4 <_ZN20PreviousResultsQueue6ResultC1ElPa>
 800c368:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c36c:	4619      	mov	r1, r3
 800c36e:	4620      	mov	r0, r4
 800c370:	f7ff feb8 	bl	800c0e4 <_ZN20PreviousResultsQueue9push_backERKNS_6ResultE>

  // Prune any earlier results that are too old for the averaging window.
  const int64_t time_limit = current_time_ms - average_window_duration_ms_;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	685b      	ldr	r3, [r3, #4]
 800c378:	687a      	ldr	r2, [r7, #4]
 800c37a:	1ad3      	subs	r3, r2, r3
 800c37c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800c380:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
  while ((!previous_results_.empty()) &&
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	3314      	adds	r3, #20
 800c388:	4618      	mov	r0, r3
 800c38a:	f7ff fe64 	bl	800c056 <_ZN20PreviousResultsQueue5emptyEv>
 800c38e:	4603      	mov	r3, r0
 800c390:	f083 0301 	eor.w	r3, r3, #1
 800c394:	b2db      	uxtb	r3, r3
 800c396:	2b00      	cmp	r3, #0
 800c398:	d011      	beq.n	800c3be <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x12a>
         previous_results_.front().time_ < time_limit) {
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	3314      	adds	r3, #20
 800c39e:	4618      	mov	r0, r3
 800c3a0:	f7ff fe6b 	bl	800c07a <_ZN20PreviousResultsQueue5frontEv>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	ea4f 72e1 	mov.w	r2, r1, asr #31
  while ((!previous_results_.empty()) &&
 800c3ae:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 800c3b2:	4299      	cmp	r1, r3
 800c3b4:	eb72 0304 	sbcs.w	r3, r2, r4
 800c3b8:	da01      	bge.n	800c3be <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x12a>
 800c3ba:	2301      	movs	r3, #1
 800c3bc:	e000      	b.n	800c3c0 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x12c>
 800c3be:	2300      	movs	r3, #0
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d009      	beq.n	800c3d8 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x144>
    previous_results_.pop_front();
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	f103 0214 	add.w	r2, r3, #20
 800c3ca:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800c3ce:	4611      	mov	r1, r2
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7ff feb5 	bl	800c140 <_ZN20PreviousResultsQueue9pop_frontEv>
  while ((!previous_results_.empty()) &&
 800c3d6:	e7d5      	b.n	800c384 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0xf0>
  }

  // If there are too few results, assume the result will be unreliable and
  // bail.
  const int64_t how_many_results = previous_results_.size();
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	3314      	adds	r3, #20
 800c3dc:	4618      	mov	r0, r3
 800c3de:	f7ff fe2d 	bl	800c03c <_ZN20PreviousResultsQueue4sizeEv>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800c3e8:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
  const int64_t earliest_time = previous_results_.front().time_;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	3314      	adds	r3, #20
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f7ff fe42 	bl	800c07a <_ZN20PreviousResultsQueue5frontEv>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800c3fe:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
  const int64_t samples_duration = current_time_ms - earliest_time;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	4619      	mov	r1, r3
 800c406:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800c40a:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 800c40e:	1ac9      	subs	r1, r1, r3
 800c410:	eb62 0204 	sbc.w	r2, r2, r4
 800c414:	468b      	mov	fp, r1
 800c416:	4694      	mov	ip, r2
 800c418:	e9c7 bc22 	strd	fp, ip, [r7, #136]	; 0x88
  if ((how_many_results < minimum_count_) ||
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	691b      	ldr	r3, [r3, #16]
 800c420:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800c424:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800c428:	4299      	cmp	r1, r3
 800c42a:	eb72 0304 	sbcs.w	r3, r2, r4
 800c42e:	db0d      	blt.n	800c44c <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x1b8>
      (samples_duration < (average_window_duration_ms_ / 4))) {
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	685b      	ldr	r3, [r3, #4]
 800c434:	2b00      	cmp	r3, #0
 800c436:	da00      	bge.n	800c43a <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x1a6>
 800c438:	3303      	adds	r3, #3
 800c43a:	109b      	asrs	r3, r3, #2
 800c43c:	ea4f 74e3 	mov.w	r4, r3, asr #31
  if ((how_many_results < minimum_count_) ||
 800c440:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800c444:	4299      	cmp	r1, r3
 800c446:	eb72 0304 	sbcs.w	r3, r2, r4
 800c44a:	da0e      	bge.n	800c46a <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x1d6>
    *found_command = previous_top_label_;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f8d3 2278 	ldr.w	r2, [r3, #632]	; 0x278
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	601a      	str	r2, [r3, #0]
    *score = 0;
 800c456:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c45a:	2200      	movs	r2, #0
 800c45c:	701a      	strb	r2, [r3, #0]
    *is_new_command = false;
 800c45e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c462:	2200      	movs	r2, #0
 800c464:	701a      	strb	r2, [r3, #0]
    return kTfLiteOk;
 800c466:	2300      	movs	r3, #0
 800c468:	e122      	b.n	800c6b0 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x41c>
  }

  // Calculate the average score across all the results in the window.
  int32_t average_scores[kCategoryCount];
  for (int offset = 0; offset < previous_results_.size(); ++offset) {
 800c46a:	2300      	movs	r3, #0
 800c46c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	3314      	adds	r3, #20
 800c474:	4618      	mov	r0, r3
 800c476:	f7ff fde1 	bl	800c03c <_ZN20PreviousResultsQueue4sizeEv>
 800c47a:	4602      	mov	r2, r0
 800c47c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c480:	4293      	cmp	r3, r2
 800c482:	bfb4      	ite	lt
 800c484:	2301      	movlt	r3, #1
 800c486:	2300      	movge	r3, #0
 800c488:	b2db      	uxtb	r3, r3
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d053      	beq.n	800c536 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x2a2>
    PreviousResultsQueue::Result previous_result =
        previous_results_.from_front(offset);
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	3314      	adds	r3, #20
 800c492:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 800c496:	4618      	mov	r0, r3
 800c498:	f7ff fe9a 	bl	800c1d0 <_ZN20PreviousResultsQueue10from_frontEi>
 800c49c:	4602      	mov	r2, r0
 800c49e:	f107 0310 	add.w	r3, r7, #16
 800c4a2:	ca07      	ldmia	r2, {r0, r1, r2}
 800c4a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const int8_t* scores = previous_result.scores;
 800c4a8:	f107 0310 	add.w	r3, r7, #16
 800c4ac:	3304      	adds	r3, #4
 800c4ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    for (int i = 0; i < kCategoryCount; ++i) {
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c4b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c4bc:	2b05      	cmp	r3, #5
 800c4be:	dc34      	bgt.n	800c52a <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x296>
      if (offset == 0) {
 800c4c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d111      	bne.n	800c4ec <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x258>
        average_scores[i] = scores[i] + 128;
 800c4c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c4cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c4d0:	4413      	add	r3, r2
 800c4d2:	f993 3000 	ldrsb.w	r3, [r3]
 800c4d6:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800c4da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 800c4e4:	440b      	add	r3, r1
 800c4e6:	f843 2c78 	str.w	r2, [r3, #-120]
 800c4ea:	e018      	b.n	800c51e <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x28a>
      } else {
        average_scores[i] += scores[i] + 128;
 800c4ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c4f6:	4413      	add	r3, r2
 800c4f8:	f853 2c78 	ldr.w	r2, [r3, #-120]
 800c4fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c500:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c504:	440b      	add	r3, r1
 800c506:	f993 3000 	ldrsb.w	r3, [r3]
 800c50a:	3380      	adds	r3, #128	; 0x80
 800c50c:	441a      	add	r2, r3
 800c50e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 800c518:	440b      	add	r3, r1
 800c51a:	f843 2c78 	str.w	r2, [r3, #-120]
    for (int i = 0; i < kCategoryCount; ++i) {
 800c51e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c522:	3301      	adds	r3, #1
 800c524:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c528:	e7c6      	b.n	800c4b8 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x224>
  for (int offset = 0; offset < previous_results_.size(); ++offset) {
 800c52a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c52e:	3301      	adds	r3, #1
 800c530:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c534:	e79c      	b.n	800c470 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x1dc>
      }
    }
  }
  for (int i = 0; i < kCategoryCount; ++i) {
 800c536:	2300      	movs	r3, #0
 800c538:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c53c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c540:	2b05      	cmp	r3, #5
 800c542:	dc1f      	bgt.n	800c584 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x2f0>
    average_scores[i] /= how_many_results;
 800c544:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c54e:	4413      	add	r3, r2
 800c550:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800c554:	4618      	mov	r0, r3
 800c556:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800c55a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800c55e:	f7f4 fb83 	bl	8000c68 <__aeabi_ldivmod>
 800c562:	4603      	mov	r3, r0
 800c564:	460c      	mov	r4, r1
 800c566:	461a      	mov	r2, r3
 800c568:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c56c:	009b      	lsls	r3, r3, #2
 800c56e:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 800c572:	440b      	add	r3, r1
 800c574:	f843 2c78 	str.w	r2, [r3, #-120]
  for (int i = 0; i < kCategoryCount; ++i) {
 800c578:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c57c:	3301      	adds	r3, #1
 800c57e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c582:	e7db      	b.n	800c53c <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x2a8>
  }

  // Find the current highest scoring category.
  int current_top_index = 0;
 800c584:	2300      	movs	r3, #0
 800c586:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  int32_t current_top_score = 0;
 800c58a:	2300      	movs	r3, #0
 800c58c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  char buf2[50];


  for (int i = 0; i < kCategoryCount; ++i) {
 800c590:	2300      	movs	r3, #0
 800c592:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c596:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c59a:	2b05      	cmp	r3, #5
 800c59c:	dc26      	bgt.n	800c5ec <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x358>
    if (average_scores[i] > current_top_score) {
 800c59e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c5a8:	4413      	add	r3, r2
 800c5aa:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800c5ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	da0d      	bge.n	800c5d2 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x33e>
      current_top_score = average_scores[i];
 800c5b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800c5c0:	4413      	add	r3, r2
 800c5c2:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800c5c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      current_top_index = i;
 800c5ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c5ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  for (int i = 0; i < kCategoryCount; ++i) {
 800c5d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c5dc:	e7db      	b.n	800c596 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x302>
 800c5de:	bf00      	nop
 800c5e0:	08018c2c 	.word	0x08018c2c
 800c5e4:	08018c90 	.word	0x08018c90
 800c5e8:	08018cd4 	.word	0x08018cd4
      //sprintf(buf2, "score %d: %d ", i, average_scores[i]);
     // HAL_UART_Transmit(&huart2, (uint8_t *)buf2, sizeof(buf2), 100);
    }
  }
  const char* current_top_label = kCategoryLabels[current_top_index];
 800c5ec:	4a33      	ldr	r2, [pc, #204]	; (800c6bc <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x428>)
 800c5ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c5f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  // If we've recently had another label trigger, assume one that occurs too
  // soon afterwards is a bad result.
  int64_t time_since_last_top;
  if ((previous_top_label_ == kCategoryLabels[0]) ||
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	f8d3 2278 	ldr.w	r2, [r3, #632]	; 0x278
 800c600:	4b2e      	ldr	r3, [pc, #184]	; (800c6bc <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x428>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	429a      	cmp	r2, r3
 800c606:	d007      	beq.n	800c618 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x384>
      (previous_top_label_time_ == std::numeric_limits<int32_t>::min())) {
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f8d3 427c 	ldr.w	r4, [r3, #636]	; 0x27c
 800c60e:	f7f4 fe00 	bl	8001212 <_ZNSt14numeric_limitsIlE3minEv>
 800c612:	4603      	mov	r3, r0
  if ((previous_top_label_ == kCategoryLabels[0]) ||
 800c614:	429c      	cmp	r4, r3
 800c616:	d101      	bne.n	800c61c <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x388>
 800c618:	2301      	movs	r3, #1
 800c61a:	e000      	b.n	800c61e <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x38a>
 800c61c:	2300      	movs	r3, #0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d007      	beq.n	800c632 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x39e>
    time_since_last_top = std::numeric_limits<int32_t>::max();
 800c622:	f7f4 fdff 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800c626:	4603      	mov	r3, r0
 800c628:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800c62c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 800c630:	e008      	b.n	800c644 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x3b0>
  } else {
    time_since_last_top = current_time_ms - previous_top_label_time_;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800c638:	687a      	ldr	r2, [r7, #4]
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800c640:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
  }
  if ((current_top_score > detection_threshold_) &&
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	7a1b      	ldrb	r3, [r3, #8]
 800c648:	461a      	mov	r2, r3
 800c64a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c64e:	4293      	cmp	r3, r2
 800c650:	dd1f      	ble.n	800c692 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x3fe>
      ((current_top_label != previous_top_label_) ||
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
  if ((current_top_score > detection_threshold_) &&
 800c658:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800c65c:	429a      	cmp	r2, r3
 800c65e:	d10a      	bne.n	800c676 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x3e2>
       (time_since_last_top > suppression_ms_))) {
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	68db      	ldr	r3, [r3, #12]
 800c664:	4619      	mov	r1, r3
 800c666:	ea4f 72e1 	mov.w	r2, r1, asr #31
      ((current_top_label != previous_top_label_) ||
 800c66a:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 800c66e:	4299      	cmp	r1, r3
 800c670:	eb72 0304 	sbcs.w	r3, r2, r4
 800c674:	da0d      	bge.n	800c692 <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x3fe>
    previous_top_label_ = current_top_label;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800c67c:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278
    previous_top_label_time_ = current_time_ms;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	687a      	ldr	r2, [r7, #4]
 800c684:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    *is_new_command = true;
 800c688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c68c:	2201      	movs	r2, #1
 800c68e:	701a      	strb	r2, [r3, #0]
 800c690:	e003      	b.n	800c69a <_ZN17RecognizeCommands20ProcessLatestResultsEPK12TfLiteTensorlPPKcPhPb+0x406>
  } else {
    *is_new_command = false;
 800c692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c696:	2200      	movs	r2, #0
 800c698:	701a      	strb	r2, [r3, #0]
  }
  *found_command = current_top_label;
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800c6a0:	601a      	str	r2, [r3, #0]
  *score = current_top_score;
 800c6a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c6a6:	b2da      	uxtb	r2, r3
 800c6a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c6ac:	701a      	strb	r2, [r3, #0]

  return kTfLiteOk;
 800c6ae:	2300      	movs	r3, #0
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	37c8      	adds	r7, #200	; 0xc8
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800c6ba:	bf00      	nop
 800c6bc:	20000000 	.word	0x20000000

0800c6c0 <_ZN6tflite10NumOutputsEPK10TfLiteNode>:
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
 800c6c0:	b480      	push	{r7}
 800c6c2:	b083      	sub	sp, #12
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	685b      	ldr	r3, [r3, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	370c      	adds	r7, #12
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr
	...

0800c6dc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
namespace reshape {

constexpr int kInputTensor = 0;
constexpr int kOutputTensor = 0;

TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 800c6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6de:	b08f      	sub	sp, #60	; 0x3c
 800c6e0:	af04      	add	r7, sp, #16
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	6839      	ldr	r1, [r7, #0]
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f7f9 ffd8 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 800c6f2:	6238      	str	r0, [r7, #32]
  TF_LITE_ENSURE(context, input != nullptr);
 800c6f4:	6a3b      	ldr	r3, [r7, #32]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d10a      	bne.n	800c710 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x34>
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	695c      	ldr	r4, [r3, #20]
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	4b62      	ldr	r3, [pc, #392]	; (800c88c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b0>)
 800c702:	9300      	str	r3, [sp, #0]
 800c704:	2323      	movs	r3, #35	; 0x23
 800c706:	4a62      	ldr	r2, [pc, #392]	; (800c890 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 800c708:	4962      	ldr	r1, [pc, #392]	; (800c894 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b8>)
 800c70a:	47a0      	blx	r4
 800c70c:	2301      	movs	r3, #1
 800c70e:	e0b9      	b.n	800c884 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a8>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2200      	movs	r2, #0
 800c714:	6839      	ldr	r1, [r7, #0]
 800c716:	4618      	mov	r0, r3
 800c718:	f7f9 ffd3 	bl	80066c2 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800c71c:	61f8      	str	r0, [r7, #28]
  TF_LITE_ENSURE(context, output != nullptr);
 800c71e:	69fb      	ldr	r3, [r7, #28]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d10a      	bne.n	800c73a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x5e>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	695c      	ldr	r4, [r3, #20]
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	4b5b      	ldr	r3, [pc, #364]	; (800c898 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1bc>)
 800c72c:	9300      	str	r3, [sp, #0]
 800c72e:	2325      	movs	r3, #37	; 0x25
 800c730:	4a57      	ldr	r2, [pc, #348]	; (800c890 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 800c732:	4958      	ldr	r1, [pc, #352]	; (800c894 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b8>)
 800c734:	47a0      	blx	r4
 800c736:	2301      	movs	r3, #1
 800c738:	e0a4      	b.n	800c884 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a8>
  // Tensorflow's Reshape allows one of the shape components to have the
  // special -1 value, meaning it will be calculated automatically based on the
  // input. Here we calculate what that dimension should be so that the number
  // of output elements in the same as the number of input elements.
  int num_input_elements = NumElements(input);
 800c73a:	6a38      	ldr	r0, [r7, #32]
 800c73c:	f7f9 ff24 	bl	8006588 <_ZN6tflite11NumElementsEPK12TfLiteTensor>
 800c740:	4603      	mov	r3, r0
 800c742:	460c      	mov	r4, r1
 800c744:	613b      	str	r3, [r7, #16]
  TfLiteIntArray* output_shape = output->dims;
 800c746:	69fb      	ldr	r3, [r7, #28]
 800c748:	689b      	ldr	r3, [r3, #8]
 800c74a:	61bb      	str	r3, [r7, #24]

  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 800c74c:	6838      	ldr	r0, [r7, #0]
 800c74e:	f7f5 facb 	bl	8001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 800c752:	4603      	mov	r3, r0
      output_shape->size == 1 && output_shape->data[0] == 0) {
 800c754:	2b01      	cmp	r3, #1
 800c756:	d109      	bne.n	800c76c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x90>
 800c758:	69bb      	ldr	r3, [r7, #24]
 800c75a:	681b      	ldr	r3, [r3, #0]
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 800c75c:	2b01      	cmp	r3, #1
 800c75e:	d105      	bne.n	800c76c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x90>
      output_shape->size == 1 && output_shape->data[0] == 0) {
 800c760:	69bb      	ldr	r3, [r7, #24]
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d101      	bne.n	800c76c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x90>
 800c768:	2301      	movs	r3, #1
 800c76a:	e000      	b.n	800c76e <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x92>
 800c76c:	2300      	movs	r3, #0
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d002      	beq.n	800c778 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x9c>
    // Legacy tflite models use a shape parameter of [0] to indicate scalars,
    // so adjust accordingly. TODO(b/111614235): Allow zero-sized buffers during
    // toco conversion.
    output_shape->size = 0;
 800c772:	69bb      	ldr	r3, [r7, #24]
 800c774:	2200      	movs	r2, #0
 800c776:	601a      	str	r2, [r3, #0]
  }

  int num_output_elements = 1;
 800c778:	2301      	movs	r3, #1
 800c77a:	60fb      	str	r3, [r7, #12]
  int stretch_dim = -1;
 800c77c:	f04f 33ff 	mov.w	r3, #4294967295
 800c780:	60bb      	str	r3, [r7, #8]
  for (int i = 0; i < output_shape->size; ++i) {
 800c782:	2300      	movs	r3, #0
 800c784:	627b      	str	r3, [r7, #36]	; 0x24
 800c786:	69bb      	ldr	r3, [r7, #24]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c78c:	429a      	cmp	r2, r3
 800c78e:	da2b      	bge.n	800c7e8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x10c>
    int value = output_shape->data[i];
 800c790:	69ba      	ldr	r2, [r7, #24]
 800c792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c794:	009b      	lsls	r3, r3, #2
 800c796:	4413      	add	r3, r2
 800c798:	685b      	ldr	r3, [r3, #4]
 800c79a:	617b      	str	r3, [r7, #20]
    if (value == -1) {
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7a2:	d118      	bne.n	800c7d6 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xfa>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7aa:	d011      	beq.n	800c7d0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf4>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	695c      	ldr	r4, [r3, #20]
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	f04f 32ff 	mov.w	r2, #4294967295
 800c7b8:	9203      	str	r2, [sp, #12]
 800c7ba:	9302      	str	r3, [sp, #8]
 800c7bc:	4b37      	ldr	r3, [pc, #220]	; (800c89c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c0>)
 800c7be:	9301      	str	r3, [sp, #4]
 800c7c0:	4b37      	ldr	r3, [pc, #220]	; (800c8a0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c4>)
 800c7c2:	9300      	str	r3, [sp, #0]
 800c7c4:	233a      	movs	r3, #58	; 0x3a
 800c7c6:	4a32      	ldr	r2, [pc, #200]	; (800c890 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 800c7c8:	4936      	ldr	r1, [pc, #216]	; (800c8a4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>)
 800c7ca:	47a0      	blx	r4
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	e059      	b.n	800c884 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a8>
      stretch_dim = i;
 800c7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7d2:	60bb      	str	r3, [r7, #8]
 800c7d4:	e004      	b.n	800c7e0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x104>
    } else {
      num_output_elements *= value;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	697a      	ldr	r2, [r7, #20]
 800c7da:	fb02 f303 	mul.w	r3, r2, r3
 800c7de:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < output_shape->size; ++i) {
 800c7e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	627b      	str	r3, [r7, #36]	; 0x24
 800c7e6:	e7ce      	b.n	800c786 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xaa>
    }
  }
  if (stretch_dim != -1) {
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ee:	d011      	beq.n	800c814 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x138>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 800c7f0:	6939      	ldr	r1, [r7, #16]
 800c7f2:	68fa      	ldr	r2, [r7, #12]
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	fb91 f2f2 	sdiv	r2, r1, r2
 800c7fa:	69b9      	ldr	r1, [r7, #24]
 800c7fc:	009b      	lsls	r3, r3, #2
 800c7fe:	440b      	add	r3, r1
 800c800:	605a      	str	r2, [r3, #4]
    num_output_elements *= output_shape->data[stretch_dim];
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	69ba      	ldr	r2, [r7, #24]
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	4413      	add	r3, r2
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	68fa      	ldr	r2, [r7, #12]
 800c80e:	fb02 f303 	mul.w	r3, r2, r3
 800c812:	60fb      	str	r3, [r7, #12]
  }

  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	781a      	ldrb	r2, [r3, #0]
 800c818:	69fb      	ldr	r3, [r7, #28]
 800c81a:	781b      	ldrb	r3, [r3, #0]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d01b      	beq.n	800c858 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x17c>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	695c      	ldr	r4, [r3, #20]
 800c824:	687d      	ldr	r5, [r7, #4]
 800c826:	6a3b      	ldr	r3, [r7, #32]
 800c828:	781b      	ldrb	r3, [r3, #0]
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7f4 fc64 	bl	80010f8 <TfLiteTypeGetName>
 800c830:	4606      	mov	r6, r0
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	781b      	ldrb	r3, [r3, #0]
 800c836:	4618      	mov	r0, r3
 800c838:	f7f4 fc5e 	bl	80010f8 <TfLiteTypeGetName>
 800c83c:	4603      	mov	r3, r0
 800c83e:	9303      	str	r3, [sp, #12]
 800c840:	9602      	str	r6, [sp, #8]
 800c842:	4b19      	ldr	r3, [pc, #100]	; (800c8a8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1cc>)
 800c844:	9301      	str	r3, [sp, #4]
 800c846:	4b19      	ldr	r3, [pc, #100]	; (800c8ac <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d0>)
 800c848:	9300      	str	r3, [sp, #0]
 800c84a:	2345      	movs	r3, #69	; 0x45
 800c84c:	4a10      	ldr	r2, [pc, #64]	; (800c890 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 800c84e:	4918      	ldr	r1, [pc, #96]	; (800c8b0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d4>)
 800c850:	4628      	mov	r0, r5
 800c852:	47a0      	blx	r4
 800c854:	2301      	movs	r3, #1
 800c856:	e015      	b.n	800c884 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a8>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
 800c858:	693a      	ldr	r2, [r7, #16]
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	429a      	cmp	r2, r3
 800c85e:	d010      	beq.n	800c882 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a6>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	695c      	ldr	r4, [r3, #20]
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	68fa      	ldr	r2, [r7, #12]
 800c86a:	9203      	str	r2, [sp, #12]
 800c86c:	9302      	str	r3, [sp, #8]
 800c86e:	4b11      	ldr	r3, [pc, #68]	; (800c8b4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1d8>)
 800c870:	9301      	str	r3, [sp, #4]
 800c872:	4b11      	ldr	r3, [pc, #68]	; (800c8b8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1dc>)
 800c874:	9300      	str	r3, [sp, #0]
 800c876:	2346      	movs	r3, #70	; 0x46
 800c878:	4a05      	ldr	r2, [pc, #20]	; (800c890 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1b4>)
 800c87a:	490a      	ldr	r1, [pc, #40]	; (800c8a4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1c8>)
 800c87c:	47a0      	blx	r4
 800c87e:	2301      	movs	r3, #1
 800c880:	e000      	b.n	800c884 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x1a8>
  return kTfLiteOk;
 800c882:	2300      	movs	r3, #0
}
 800c884:	4618      	mov	r0, r3
 800c886:	372c      	adds	r7, #44	; 0x2c
 800c888:	46bd      	mov	sp, r7
 800c88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c88c:	08018d94 	.word	0x08018d94
 800c890:	08018d64 	.word	0x08018d64
 800c894:	08018d7c 	.word	0x08018d7c
 800c898:	08018da8 	.word	0x08018da8
 800c89c:	08018dd8 	.word	0x08018dd8
 800c8a0:	08018ddc 	.word	0x08018ddc
 800c8a4:	08018dbc 	.word	0x08018dbc
 800c8a8:	08018e04 	.word	0x08018e04
 800c8ac:	08018e14 	.word	0x08018e14
 800c8b0:	08018de8 	.word	0x08018de8
 800c8b4:	08018e20 	.word	0x08018e20
 800c8b8:	08018e34 	.word	0x08018e34

0800c8bc <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 800c8bc:	b5b0      	push	{r4, r5, r7, lr}
 800c8be:	b086      	sub	sp, #24
 800c8c0:	af04      	add	r7, sp, #16
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	6039      	str	r1, [r7, #0]
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
 800c8c6:	6838      	ldr	r0, [r7, #0]
 800c8c8:	f7f5 fa0e 	bl	8001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	2b01      	cmp	r3, #1
 800c8d0:	d007      	beq.n	800c8e2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
 800c8d2:	6838      	ldr	r0, [r7, #0]
 800c8d4:	f7f5 fa08 	bl	8001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	2b02      	cmp	r3, #2
 800c8dc:	d001      	beq.n	800c8e2 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x26>
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e000      	b.n	800c8e4 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x28>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d00a      	beq.n	800c8fe <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x42>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	695c      	ldr	r4, [r3, #20]
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	4b29      	ldr	r3, [pc, #164]	; (800c994 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xd8>)
 800c8f0:	9300      	str	r3, [sp, #0]
 800c8f2:	234b      	movs	r3, #75	; 0x4b
 800c8f4:	4a28      	ldr	r2, [pc, #160]	; (800c998 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xdc>)
 800c8f6:	4929      	ldr	r1, [pc, #164]	; (800c99c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe0>)
 800c8f8:	47a0      	blx	r4
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	e045      	b.n	800c98a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 800c8fe:	6838      	ldr	r0, [r7, #0]
 800c900:	f7ff fede 	bl	800c6c0 <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 800c904:	4603      	mov	r3, r0
 800c906:	2b01      	cmp	r3, #1
 800c908:	bf14      	ite	ne
 800c90a:	2301      	movne	r3, #1
 800c90c:	2300      	moveq	r3, #0
 800c90e:	b2db      	uxtb	r3, r3
 800c910:	2b00      	cmp	r3, #0
 800c912:	d014      	beq.n	800c93e <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x82>
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	695c      	ldr	r4, [r3, #20]
 800c918:	687d      	ldr	r5, [r7, #4]
 800c91a:	6838      	ldr	r0, [r7, #0]
 800c91c:	f7ff fed0 	bl	800c6c0 <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 800c920:	4602      	mov	r2, r0
 800c922:	2301      	movs	r3, #1
 800c924:	9303      	str	r3, [sp, #12]
 800c926:	9202      	str	r2, [sp, #8]
 800c928:	4b1d      	ldr	r3, [pc, #116]	; (800c9a0 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe4>)
 800c92a:	9301      	str	r3, [sp, #4]
 800c92c:	4b1d      	ldr	r3, [pc, #116]	; (800c9a4 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xe8>)
 800c92e:	9300      	str	r3, [sp, #0]
 800c930:	234c      	movs	r3, #76	; 0x4c
 800c932:	4a19      	ldr	r2, [pc, #100]	; (800c998 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xdc>)
 800c934:	491c      	ldr	r1, [pc, #112]	; (800c9a8 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xec>)
 800c936:	4628      	mov	r0, r5
 800c938:	47a0      	blx	r4
 800c93a:	2301      	movs	r3, #1
 800c93c:	e025      	b.n	800c98a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xce>
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6839      	ldr	r1, [r7, #0]
 800c942:	4618      	mov	r0, r3
 800c944:	f7ff feca 	bl	800c6dc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 800c948:	4603      	mov	r3, r0
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	bf14      	ite	ne
 800c94e:	2301      	movne	r3, #1
 800c950:	2300      	moveq	r3, #0
 800c952:	b2db      	uxtb	r3, r3
 800c954:	2b00      	cmp	r3, #0
 800c956:	d017      	beq.n	800c988 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xcc>
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	695c      	ldr	r4, [r3, #20]
 800c95c:	687d      	ldr	r5, [r7, #4]
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6839      	ldr	r1, [r7, #0]
 800c962:	4618      	mov	r0, r3
 800c964:	f7ff feba 	bl	800c6dc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 800c968:	4603      	mov	r3, r0
 800c96a:	461a      	mov	r2, r3
 800c96c:	2300      	movs	r3, #0
 800c96e:	9303      	str	r3, [sp, #12]
 800c970:	9202      	str	r2, [sp, #8]
 800c972:	4b0e      	ldr	r3, [pc, #56]	; (800c9ac <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xf0>)
 800c974:	9301      	str	r3, [sp, #4]
 800c976:	4b0e      	ldr	r3, [pc, #56]	; (800c9b0 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xf4>)
 800c978:	9300      	str	r3, [sp, #0]
 800c97a:	234d      	movs	r3, #77	; 0x4d
 800c97c:	4a06      	ldr	r2, [pc, #24]	; (800c998 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xdc>)
 800c97e:	490a      	ldr	r1, [pc, #40]	; (800c9a8 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xec>)
 800c980:	4628      	mov	r0, r5
 800c982:	47a0      	blx	r4
 800c984:	2301      	movs	r3, #1
 800c986:	e000      	b.n	800c98a <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0xce>
  return kTfLiteOk;
 800c988:	2300      	movs	r3, #0
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3708      	adds	r7, #8
 800c98e:	46bd      	mov	sp, r7
 800c990:	bdb0      	pop	{r4, r5, r7, pc}
 800c992:	bf00      	nop
 800c994:	08018e48 	.word	0x08018e48
 800c998:	08018d64 	.word	0x08018d64
 800c99c:	08018d7c 	.word	0x08018d7c
 800c9a0:	08018e78 	.word	0x08018e78
 800c9a4:	08018e7c 	.word	0x08018e7c
 800c9a8:	08018dbc 	.word	0x08018dbc
 800c9ac:	08018e90 	.word	0x08018e90
 800c9b0:	08018e9c 	.word	0x08018e9c

0800c9b4 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b088      	sub	sp, #32
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
 800c9be:	2200      	movs	r2, #0
 800c9c0:	6839      	ldr	r1, [r7, #0]
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f7f5 fa63 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 800c9c8:	61b8      	str	r0, [r7, #24]
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	6839      	ldr	r1, [r7, #0]
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f7f5 fa6d 	bl	8001eae <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 800c9d4:	6178      	str	r0, [r7, #20]

  // TODO(b/162522304): storing input bytes in OpData increases some models
  // significantly, possibly due to alignment issues.
  size_t input_bytes;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
 800c9d6:	69bb      	ldr	r3, [r7, #24]
 800c9d8:	7a1b      	ldrb	r3, [r3, #8]
 800c9da:	f107 020c 	add.w	r2, r7, #12
 800c9de:	4611      	mov	r1, r2
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f7fb fae3 	bl	8007fac <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	74fb      	strb	r3, [r7, #19]
 800c9ea:	7cfb      	ldrb	r3, [r7, #19]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x40>
 800c9f0:	7cfb      	ldrb	r3, [r7, #19]
 800c9f2:	e024      	b.n	800ca3e <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x8a>
  input_bytes *= ElementCount(*input->dims);
 800c9f4:	69bb      	ldr	r3, [r7, #24]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	f7ff f876 	bl	800baea <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 800c9fe:	4602      	mov	r2, r0
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	fb02 f303 	mul.w	r3, r2, r3
 800ca06:	60fb      	str	r3, [r7, #12]

  // Do nothing for in-place reshape.
  if (input->data.raw != output->data.raw) {
 800ca08:	69bb      	ldr	r3, [r7, #24]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	429a      	cmp	r2, r3
 800ca12:	d013      	beq.n	800ca3c <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x88>
    // Otherwise perform reshape with copy.
    for (size_t i = 0; i < input_bytes; ++i) {
 800ca14:	2300      	movs	r3, #0
 800ca16:	61fb      	str	r3, [r7, #28]
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	69fa      	ldr	r2, [r7, #28]
 800ca1c:	429a      	cmp	r2, r3
 800ca1e:	d20d      	bcs.n	800ca3c <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x88>
      output->data.raw[i] = input->data.raw[i];
 800ca20:	69bb      	ldr	r3, [r7, #24]
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	69fb      	ldr	r3, [r7, #28]
 800ca26:	441a      	add	r2, r3
 800ca28:	697b      	ldr	r3, [r7, #20]
 800ca2a:	6819      	ldr	r1, [r3, #0]
 800ca2c:	69fb      	ldr	r3, [r7, #28]
 800ca2e:	440b      	add	r3, r1
 800ca30:	7812      	ldrb	r2, [r2, #0]
 800ca32:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_bytes; ++i) {
 800ca34:	69fb      	ldr	r3, [r7, #28]
 800ca36:	3301      	adds	r3, #1
 800ca38:	61fb      	str	r3, [r7, #28]
 800ca3a:	e7ed      	b.n	800ca18 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x64>
    }
  }
  return kTfLiteOk;
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3720      	adds	r7, #32
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
	...

0800ca48 <_ZN6tflite3ops5micro16Register_RESHAPEEv>:

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
 800ca48:	b4b0      	push	{r4, r5, r7}
 800ca4a:	b083      	sub	sp, #12
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
          /*prepare=*/reshape::Prepare,
          /*invoke=*/reshape::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	4a07      	ldr	r2, [pc, #28]	; (800ca70 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x28>)
 800ca54:	461c      	mov	r4, r3
 800ca56:	4615      	mov	r5, r2
 800ca58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ca5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ca5c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ca60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	370c      	adds	r7, #12
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bcb0      	pop	{r4, r5, r7}
 800ca6c:	4770      	bx	lr
 800ca6e:	bf00      	nop
 800ca70:	08018ebc 	.word	0x08018ebc

0800ca74 <_ZNK6tflite12OperatorCode23deprecated_builtin_codeEv>:
  int8_t deprecated_builtin_code() const {
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b082      	sub	sp, #8
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
    return GetField<int8_t>(VT_DEPRECATED_BUILTIN_CODE, 0);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	2104      	movs	r1, #4
 800ca82:	4618      	mov	r0, r3
 800ca84:	f7f7 f8a4 	bl	8003bd0 <_ZNK11flatbuffers5Table8GetFieldIaEET_tS2_>
 800ca88:	4603      	mov	r3, r0
  }
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3708      	adds	r7, #8
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}

0800ca92 <_ZNK6tflite12OperatorCode12builtin_codeEv>:
  tflite::BuiltinOperator builtin_code() const {
 800ca92:	b580      	push	{r7, lr}
 800ca94:	b082      	sub	sp, #8
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	6078      	str	r0, [r7, #4]
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	210a      	movs	r1, #10
 800caa0:	4618      	mov	r0, r3
 800caa2:	f7f7 f867 	bl	8003b74 <_ZNK11flatbuffers5Table8GetFieldIlEET_tS2_>
 800caa6:	4603      	mov	r3, r0
 800caa8:	b2db      	uxtb	r3, r3
  }
 800caaa:	4618      	mov	r0, r3
 800caac:	3708      	adds	r7, #8
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}

0800cab2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
 800cab2:	b580      	push	{r7, lr}
 800cab4:	b084      	sub	sp, #16
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d101      	bne.n	800cac4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x12>
 800cac0:	f006 ff8a 	bl	80139d8 <abort>

  return std::max(
      op_code->builtin_code(),
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f7ff ffe4 	bl	800ca92 <_ZNK6tflite12OperatorCode12builtin_codeEv>
 800caca:	4603      	mov	r3, r0
 800cacc:	73bb      	strb	r3, [r7, #14]
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f7ff ffd0 	bl	800ca74 <_ZNK6tflite12OperatorCode23deprecated_builtin_codeEv>
 800cad4:	4603      	mov	r3, r0
 800cad6:	b2db      	uxtb	r3, r3
 800cad8:	73fb      	strb	r3, [r7, #15]
 800cada:	f107 020f 	add.w	r2, r7, #15
 800cade:	f107 030e 	add.w	r3, r7, #14
 800cae2:	4611      	mov	r1, r2
 800cae4:	4618      	mov	r0, r3
 800cae6:	f000 f806 	bl	800caf6 <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_>
 800caea:	4603      	mov	r3, r0
 800caec:	781b      	ldrb	r3, [r3, #0]
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3710      	adds	r7, #16
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}

0800caf6 <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_>:
    max(const _Tp& __a, const _Tp& __b)
 800caf6:	b480      	push	{r7}
 800caf8:	b083      	sub	sp, #12
 800cafa:	af00      	add	r7, sp, #0
 800cafc:	6078      	str	r0, [r7, #4]
 800cafe:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	781a      	ldrb	r2, [r3, #0]
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	781b      	ldrb	r3, [r3, #0]
 800cb08:	429a      	cmp	r2, r3
 800cb0a:	d201      	bcs.n	800cb10 <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_+0x1a>
	return __b;
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	e000      	b.n	800cb12 <_ZSt3maxIN6tflite15BuiltinOperatorEERKT_S4_S4_+0x1c>
      return __a;
 800cb10:	687b      	ldr	r3, [r7, #4]
    }
 800cb12:	4618      	mov	r0, r3
 800cb14:	370c      	adds	r7, #12
 800cb16:	46bd      	mov	sp, r7
 800cb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1c:	4770      	bx	lr
	...

0800cb20 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>:
#include "compatibility - Copy.h"
#include "memory_helpers.h"

namespace tflite {

SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
 800cb20:	b480      	push	{r7}
 800cb22:	b085      	sub	sp, #20
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	607a      	str	r2, [r7, #4]
 800cb2c:	603b      	str	r3, [r7, #0]
    : error_reporter_(error_reporter),
      buffer_head_(buffer_head),
      buffer_tail_(buffer_tail),
      head_(buffer_head),
      tail_(buffer_tail),
      temp_(buffer_head_) {}
 800cb2e:	4a0e      	ldr	r2, [pc, #56]	; (800cb68 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_+0x48>)
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	601a      	str	r2, [r3, #0]
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	68ba      	ldr	r2, [r7, #8]
 800cb38:	605a      	str	r2, [r3, #4]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	609a      	str	r2, [r3, #8]
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	683a      	ldr	r2, [r7, #0]
 800cb44:	60da      	str	r2, [r3, #12]
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	687a      	ldr	r2, [r7, #4]
 800cb4a:	611a      	str	r2, [r3, #16]
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	683a      	ldr	r2, [r7, #0]
 800cb50:	615a      	str	r2, [r3, #20]
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	689a      	ldr	r2, [r3, #8]
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	619a      	str	r2, [r3, #24]
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	3714      	adds	r7, #20
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr
 800cb68:	08020824 	.word	0x08020824

0800cb6c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>:

SimpleMemoryAllocator::SimpleMemoryAllocator(ErrorReporter* error_reporter,
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	607a      	str	r2, [r7, #4]
 800cb78:	603b      	str	r3, [r7, #0]
                                             uint8_t* buffer,
                                             size_t buffer_size)
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
 800cb7a:	687a      	ldr	r2, [r7, #4]
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	4413      	add	r3, r2
 800cb80:	687a      	ldr	r2, [r7, #4]
 800cb82:	68b9      	ldr	r1, [r7, #8]
 800cb84:	68f8      	ldr	r0, [r7, #12]
 800cb86:	f7ff ffcb 	bl	800cb20 <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhS3_>
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3710      	adds	r7, #16
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}

0800cb94 <_ZN6tflite21SimpleMemoryAllocatorC1ERKS0_>:
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
 800cb94:	b480      	push	{r7}
 800cb96:	b083      	sub	sp, #12
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	6039      	str	r1, [r7, #0]
 800cb9e:	4a11      	ldr	r2, [pc, #68]	; (800cbe4 <_ZN6tflite21SimpleMemoryAllocatorC1ERKS0_+0x50>)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	601a      	str	r2, [r3, #0]
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	685a      	ldr	r2, [r3, #4]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	605a      	str	r2, [r3, #4]
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	689a      	ldr	r2, [r3, #8]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	609a      	str	r2, [r3, #8]
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	68da      	ldr	r2, [r3, #12]
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	60da      	str	r2, [r3, #12]
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	691a      	ldr	r2, [r3, #16]
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	611a      	str	r2, [r3, #16]
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	695a      	ldr	r2, [r3, #20]
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	615a      	str	r2, [r3, #20]
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	699a      	ldr	r2, [r3, #24]
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	619a      	str	r2, [r3, #24]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	370c      	adds	r7, #12
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr
 800cbe2:	bf00      	nop
 800cbe4:	08020824 	.word	0x08020824

0800cbe8 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:

/* static */
SimpleMemoryAllocator* SimpleMemoryAllocator::Create(
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
 800cbe8:	b590      	push	{r4, r7, lr}
 800cbea:	b08d      	sub	sp, #52	; 0x34
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	60f8      	str	r0, [r7, #12]
 800cbf0:	60b9      	str	r1, [r7, #8]
 800cbf2:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(error_reporter != nullptr);
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d101      	bne.n	800cbfe <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x16>
 800cbfa:	f006 feed 	bl	80139d8 <abort>
  TFLITE_DCHECK(buffer_head != nullptr);
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d101      	bne.n	800cc08 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x20>
 800cc04:	f006 fee8 	bl	80139d8 <abort>
  SimpleMemoryAllocator tmp =
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
 800cc08:	f107 0010 	add.w	r0, r7, #16
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	68ba      	ldr	r2, [r7, #8]
 800cc10:	68f9      	ldr	r1, [r7, #12]
 800cc12:	f7ff ffab 	bl	800cb6c <_ZN6tflite21SimpleMemoryAllocatorC1EPNS_13ErrorReporterEPhj>

  // Allocate enough bytes from the buffer to create a SimpleMemoryAllocator.
  // The new instance will use the current adjusted tail buffer from the tmp
  // allocator instance.
  uint8_t* allocator_buffer = tmp.AllocateFromTail(
      sizeof(SimpleMemoryAllocator), alignof(SimpleMemoryAllocator));
 800cc16:	f107 0310 	add.w	r3, r7, #16
 800cc1a:	2204      	movs	r2, #4
 800cc1c:	211c      	movs	r1, #28
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f000 f87e 	bl	800cd20 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>
 800cc24:	62f8      	str	r0, [r7, #44]	; 0x2c
  // Use the default copy constructor to populate internal states.
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
 800cc26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc28:	4619      	mov	r1, r3
 800cc2a:	201c      	movs	r0, #28
 800cc2c:	f7f6 fa3b 	bl	80030a6 <_ZnwjPv>
 800cc30:	4604      	mov	r4, r0
 800cc32:	2c00      	cmp	r4, #0
 800cc34:	d005      	beq.n	800cc42 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x5a>
 800cc36:	f107 0310 	add.w	r3, r7, #16
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	4620      	mov	r0, r4
 800cc3e:	f7ff ffa9 	bl	800cb94 <_ZN6tflite21SimpleMemoryAllocatorC1ERKS0_>
      SimpleMemoryAllocator(error_reporter, buffer_head, buffer_size);
 800cc42:	f107 0310 	add.w	r3, r7, #16
 800cc46:	4618      	mov	r0, r3
 800cc48:	f000 f806 	bl	800cc58 <_ZN6tflite21SimpleMemoryAllocatorD1Ev>
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
 800cc4c:	4623      	mov	r3, r4
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3734      	adds	r7, #52	; 0x34
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd90      	pop	{r4, r7, pc}
	...

0800cc58 <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
 800cc58:	b480      	push	{r7}
 800cc5a:	b083      	sub	sp, #12
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
 800cc60:	4a04      	ldr	r2, [pc, #16]	; (800cc74 <_ZN6tflite21SimpleMemoryAllocatorD1Ev+0x1c>)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	601a      	str	r2, [r3, #0]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	4618      	mov	r0, r3
 800cc6a:	370c      	adds	r7, #12
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc72:	4770      	bx	lr
 800cc74:	08020824 	.word	0x08020824

0800cc78 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f7ff ffe9 	bl	800cc58 <_ZN6tflite21SimpleMemoryAllocatorD1Ev>
 800cc86:	211c      	movs	r1, #28
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f006 fbe2 	bl	8013452 <_ZdlPvj>
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	4618      	mov	r0, r3
 800cc92:	3708      	adds	r7, #8
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:

TfLiteStatus SimpleMemoryAllocator::SetHeadBufferSize(size_t size,
                                                      size_t alignment) {
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b088      	sub	sp, #32
 800cc9c:	af02      	add	r7, sp, #8
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	607a      	str	r2, [r7, #4]
  if (head_ != temp_) {
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	691a      	ldr	r2, [r3, #16]
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	699b      	ldr	r3, [r3, #24]
 800ccac:	429a      	cmp	r2, r3
 800ccae:	d007      	beq.n	800ccc0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x28>
    TF_LITE_REPORT_ERROR(
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	4918      	ldr	r1, [pc, #96]	; (800cd18 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x80>)
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f7f6 f990 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Internal error: SetHeadBufferSize() needs to be called "
        "after ResetTempAllocations().");
    return kTfLiteError;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e027      	b.n	800cd10 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x78>
  }

  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	689b      	ldr	r3, [r3, #8]
 800ccc4:	6879      	ldr	r1, [r7, #4]
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7fb f92a 	bl	8007f20 <_ZN6tflite14AlignPointerUpEPhj>
 800cccc:	6178      	str	r0, [r7, #20]
  const size_t available_memory = tail_ - aligned_result;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	695b      	ldr	r3, [r3, #20]
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	1ad3      	subs	r3, r2, r3
 800ccd8:	613b      	str	r3, [r7, #16]
  if (available_memory < size) {
 800ccda:	693a      	ldr	r2, [r7, #16]
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d20c      	bcs.n	800ccfc <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x64>
    TF_LITE_REPORT_ERROR(
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	6858      	ldr	r0, [r3, #4]
 800cce6:	68ba      	ldr	r2, [r7, #8]
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	1ad3      	subs	r3, r2, r3
 800ccec:	9300      	str	r3, [sp, #0]
 800ccee:	693b      	ldr	r3, [r7, #16]
 800ccf0:	68ba      	ldr	r2, [r7, #8]
 800ccf2:	490a      	ldr	r1, [pc, #40]	; (800cd1c <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x84>)
 800ccf4:	f7f6 f972 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
        error_reporter_,
        "Failed to set head size. Requested: %u, available %u, missing: %u",
        size, available_memory, size - available_memory);
    return kTfLiteError;
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	e009      	b.n	800cd10 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x78>
  }
  head_ = aligned_result + size;
 800ccfc:	697a      	ldr	r2, [r7, #20]
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	441a      	add	r2, r3
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	611a      	str	r2, [r3, #16]
  temp_ = head_;
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	691a      	ldr	r2, [r3, #16]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	619a      	str	r2, [r3, #24]

  return kTfLiteOk;
 800cd0e:	2300      	movs	r3, #0
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3718      	adds	r7, #24
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	08018ef0 	.word	0x08018ef0
 800cd1c:	08018f48 	.word	0x08018f48

0800cd20 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:

uint8_t* SimpleMemoryAllocator::AllocateFromTail(size_t size,
                                                 size_t alignment) {
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b088      	sub	sp, #32
 800cd24:	af02      	add	r7, sp, #8
 800cd26:	60f8      	str	r0, [r7, #12]
 800cd28:	60b9      	str	r1, [r7, #8]
 800cd2a:	607a      	str	r2, [r7, #4]
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	695a      	ldr	r2, [r3, #20]
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	425b      	negs	r3, r3
 800cd34:	4413      	add	r3, r2
 800cd36:	6879      	ldr	r1, [r7, #4]
 800cd38:	4618      	mov	r0, r3
 800cd3a:	f7fb f90a 	bl	8007f52 <_ZN6tflite16AlignPointerDownEPhj>
 800cd3e:	6178      	str	r0, [r7, #20]
  if (aligned_result < head_) {
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	429a      	cmp	r2, r3
 800cd48:	d213      	bcs.n	800cd72 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x52>
#ifndef TF_LITE_STRIP_ERROR_STRINGS
    const size_t missing_memory = head_ - aligned_result;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	691b      	ldr	r3, [r3, #16]
 800cd4e:	461a      	mov	r2, r3
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	1ad3      	subs	r3, r2, r3
 800cd54:	613b      	str	r3, [r7, #16]
    TF_LITE_REPORT_ERROR(error_reporter_,
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	6858      	ldr	r0, [r3, #4]
 800cd5a:	68ba      	ldr	r2, [r7, #8]
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	1ad2      	subs	r2, r2, r3
 800cd60:	693b      	ldr	r3, [r7, #16]
 800cd62:	9300      	str	r3, [sp, #0]
 800cd64:	4613      	mov	r3, r2
 800cd66:	68ba      	ldr	r2, [r7, #8]
 800cd68:	4906      	ldr	r1, [pc, #24]	; (800cd84 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x64>)
 800cd6a:	f7f6 f937 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Failed to allocate tail memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, size - missing_memory, missing_memory);
#endif
    return nullptr;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	e003      	b.n	800cd7a <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x5a>
  }
  tail_ = aligned_result;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	697a      	ldr	r2, [r7, #20]
 800cd76:	615a      	str	r2, [r3, #20]
  return aligned_result;
 800cd78:	697b      	ldr	r3, [r7, #20]
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	3718      	adds	r7, #24
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}
 800cd82:	bf00      	nop
 800cd84:	08018f8c 	.word	0x08018f8c

0800cd88 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:

uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b088      	sub	sp, #32
 800cd8c:	af02      	add	r7, sp, #8
 800cd8e:	60f8      	str	r0, [r7, #12]
 800cd90:	60b9      	str	r1, [r7, #8]
 800cd92:	607a      	str	r2, [r7, #4]
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	699b      	ldr	r3, [r3, #24]
 800cd98:	6879      	ldr	r1, [r7, #4]
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f7fb f8c0 	bl	8007f20 <_ZN6tflite14AlignPointerUpEPhj>
 800cda0:	6178      	str	r0, [r7, #20]
  const size_t available_memory = tail_ - aligned_result;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	695b      	ldr	r3, [r3, #20]
 800cda6:	461a      	mov	r2, r3
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	1ad3      	subs	r3, r2, r3
 800cdac:	613b      	str	r3, [r7, #16]
  if (available_memory < size) {
 800cdae:	693a      	ldr	r2, [r7, #16]
 800cdb0:	68bb      	ldr	r3, [r7, #8]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d20c      	bcs.n	800cdd0 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x48>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	6858      	ldr	r0, [r3, #4]
 800cdba:	68ba      	ldr	r2, [r7, #8]
 800cdbc:	693b      	ldr	r3, [r7, #16]
 800cdbe:	1ad3      	subs	r3, r2, r3
 800cdc0:	9300      	str	r3, [sp, #0]
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	68ba      	ldr	r2, [r7, #8]
 800cdc6:	4907      	ldr	r1, [pc, #28]	; (800cde4 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x5c>)
 800cdc8:	f7f6 f908 	bl	8002fdc <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Failed to allocate temp memory. Requested: %u, "
                         "available %u, missing: %u",
                         size, available_memory, size - available_memory);
    return nullptr;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	e005      	b.n	800cddc <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x54>
  }
  temp_ = aligned_result + size;
 800cdd0:	697a      	ldr	r2, [r7, #20]
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	441a      	add	r2, r3
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	619a      	str	r2, [r3, #24]
  return aligned_result;
 800cdda:	697b      	ldr	r3, [r7, #20]
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3718      	adds	r7, #24
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	08018fd8 	.word	0x08018fd8

0800cde8 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
 800cde8:	b480      	push	{r7}
 800cdea:	b083      	sub	sp, #12
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	691a      	ldr	r2, [r3, #16]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	619a      	str	r2, [r3, #24]
 800cdf8:	bf00      	nop
 800cdfa:	370c      	adds	r7, #12
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce02:	4770      	bx	lr

0800ce04 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
 800ce04:	b480      	push	{r7}
 800ce06:	b083      	sub	sp, #12
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	689b      	ldr	r3, [r3, #8]
 800ce10:	4618      	mov	r0, r3
 800ce12:	370c      	adds	r7, #12
 800ce14:	46bd      	mov	sp, r7
 800ce16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1a:	4770      	bx	lr

0800ce1c <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b084      	sub	sp, #16
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
 800ce24:	6039      	str	r1, [r7, #0]
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	699b      	ldr	r3, [r3, #24]
 800ce2a:	6839      	ldr	r1, [r7, #0]
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f7fb f877 	bl	8007f20 <_ZN6tflite14AlignPointerUpEPhj>
 800ce32:	60f8      	str	r0, [r7, #12]
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	695b      	ldr	r3, [r3, #20]
 800ce38:	6839      	ldr	r1, [r7, #0]
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	f7fb f889 	bl	8007f52 <_ZN6tflite16AlignPointerDownEPhj>
 800ce40:	60b8      	str	r0, [r7, #8]
  return aligned_tail - aligned_temp;
 800ce42:	68ba      	ldr	r2, [r7, #8]
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	1ad3      	subs	r3, r2, r3
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3710      	adds	r7, #16
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <_ZSt3expf>:
  { return __builtin_expf(__x); }
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b082      	sub	sp, #8
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	ed87 0a01 	vstr	s0, [r7, #4]
 800ce5a:	ed97 0a01 	vldr	s0, [r7, #4]
 800ce5e:	f006 fc61 	bl	8013724 <expf>
 800ce62:	eef0 7a40 	vmov.f32	s15, s0
 800ce66:	eeb0 0a67 	vmov.f32	s0, s15
 800ce6a:	3708      	adds	r7, #8
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}

0800ce70 <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_>:
inline std::int32_t RoundingHalfSum(std::int32_t a, std::int32_t b) {
 800ce70:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 800ce74:	b08b      	sub	sp, #44	; 0x2c
 800ce76:	af00      	add	r7, sp, #0
 800ce78:	6078      	str	r0, [r7, #4]
 800ce7a:	6039      	str	r1, [r7, #0]
  std::int64_t a64 = a;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800ce82:	e9c7 3408 	strd	r3, r4, [r7, #32]
  std::int64_t b64 = b;
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800ce8c:	e9c7 3406 	strd	r3, r4, [r7, #24]
  std::int64_t sum = a64 + b64;
 800ce90:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ce94:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800ce98:	eb13 0b01 	adds.w	fp, r3, r1
 800ce9c:	eb44 0c02 	adc.w	ip, r4, r2
 800cea0:	e9c7 bc04 	strd	fp, ip, [r7, #16]
  std::int64_t sign = sum >= 0 ? 1 : -1;
 800cea4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	f174 0300 	sbcs.w	r3, r4, #0
 800ceae:	db04      	blt.n	800ceba <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_+0x4a>
 800ceb0:	f04f 0301 	mov.w	r3, #1
 800ceb4:	f04f 0400 	mov.w	r4, #0
 800ceb8:	e003      	b.n	800cec2 <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_+0x52>
 800ceba:	f04f 33ff 	mov.w	r3, #4294967295
 800cebe:	f04f 34ff 	mov.w	r4, #4294967295
 800cec2:	e9c7 3402 	strd	r3, r4, [r7, #8]
  return static_cast<std::int32_t>((sum + sign) / 2);
 800cec6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ceca:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800cece:	eb13 0b01 	adds.w	fp, r3, r1
 800ced2:	eb44 0c02 	adc.w	ip, r4, r2
 800ced6:	ea4f 72dc 	mov.w	r2, ip, lsr #31
 800ceda:	4611      	mov	r1, r2
 800cedc:	f04f 0200 	mov.w	r2, #0
 800cee0:	eb1b 0301 	adds.w	r3, fp, r1
 800cee4:	eb4c 0402 	adc.w	r4, ip, r2
 800cee8:	1064      	asrs	r4, r4, #1
 800ceea:	ea4f 0333 	mov.w	r3, r3, rrx
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	372c      	adds	r7, #44	; 0x2c
 800cef2:	46bd      	mov	sp, r7
 800cef4:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 800cef8:	4770      	bx	lr

0800cefa <_ZSt3maxIsERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800cefa:	b480      	push	{r7}
 800cefc:	b083      	sub	sp, #12
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
 800cf02:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f9b3 2000 	ldrsh.w	r2, [r3]
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	da01      	bge.n	800cf18 <_ZSt3maxIsERKT_S2_S2_+0x1e>
	return __b;
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	e000      	b.n	800cf1a <_ZSt3maxIsERKT_S2_S2_+0x20>
      return __a;
 800cf18:	687b      	ldr	r3, [r7, #4]
    }
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	370c      	adds	r7, #12
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf24:	4770      	bx	lr

0800cf26 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>:

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
 800cf26:	b590      	push	{r4, r7, lr}
 800cf28:	b087      	sub	sp, #28
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	60f8      	str	r0, [r7, #12]
 800cf2e:	60b9      	str	r1, [r7, #8]
 800cf30:	607a      	str	r2, [r7, #4]
  const int dims_count = shape.DimensionsCount();
 800cf32:	68f8      	ldr	r0, [r7, #12]
 800cf34:	f7f4 fa34 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800cf38:	6138      	str	r0, [r7, #16]
  for (int i = 0; i < dims_count; ++i) {
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	617b      	str	r3, [r7, #20]
 800cf3e:	697a      	ldr	r2, [r7, #20]
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	da15      	bge.n	800cf72 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x4c>
    if (i != skip_dim) {
 800cf46:	697a      	ldr	r2, [r7, #20]
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d00d      	beq.n	800cf6a <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x44>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cf4e:	6979      	ldr	r1, [r7, #20]
 800cf50:	68f8      	ldr	r0, [r7, #12]
 800cf52:	f7f4 fa31 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 800cf56:	4604      	mov	r4, r0
 800cf58:	6979      	ldr	r1, [r7, #20]
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f7f4 fa2c 	bl	80013b8 <_ZNK6tflite12RuntimeShape4DimsEi>
 800cf60:	4603      	mov	r3, r0
 800cf62:	429c      	cmp	r4, r3
 800cf64:	d001      	beq.n	800cf6a <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x44>
 800cf66:	f006 fd37 	bl	80139d8 <abort>
  for (int i = 0; i < dims_count; ++i) {
 800cf6a:	697b      	ldr	r3, [r7, #20]
 800cf6c:	3301      	adds	r3, #1
 800cf6e:	617b      	str	r3, [r7, #20]
 800cf70:	e7e5      	b.n	800cf3e <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_+0x18>
    }
  }
  return FlatSizeSkipDim(shape, skip_dim);
 800cf72:	68b9      	ldr	r1, [r7, #8]
 800cf74:	68f8      	ldr	r0, [r7, #12]
 800cf76:	f7f7 ff30 	bl	8004dda <_ZN6tflite15FlatSizeSkipDimERKNS_12RuntimeShapeEi>
 800cf7a:	4603      	mov	r3, r0
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	371c      	adds	r7, #28
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd90      	pop	{r4, r7, pc}

0800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>:
    int32_t x, int32_t quantized_multiplier, int left_shift) {
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b084      	sub	sp, #16
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	60f8      	str	r0, [r7, #12]
 800cf8c:	60b9      	str	r1, [r7, #8]
 800cf8e:	607a      	str	r2, [r7, #4]
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
 800cf90:	68fa      	ldr	r2, [r7, #12]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	fa02 f303 	lsl.w	r3, r2, r3
                                           quantized_multiplier);
 800cf98:	68b9      	ldr	r1, [r7, #8]
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	f7f4 f97a 	bl	8001294 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 800cfa0:	4603      	mov	r3, r0
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	3710      	adds	r7, #16
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}
	...

0800cfac <_ZN6tflite7gen_lutEPFffEffPsi>:
// func - the function to build the LUT for (e.g exp(x))
// min,max - table limits
// table - pointer to buffer
// num - number of elements in the LUT
inline void gen_lut(float (*func)(float), float min, float max, int16_t* table,
                    const int num) {
 800cfac:	b580      	push	{r7, lr}
 800cfae:	ed2d 8b02 	vpush	{d8}
 800cfb2:	b094      	sub	sp, #80	; 0x50
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6178      	str	r0, [r7, #20]
 800cfb8:	ed87 0a04 	vstr	s0, [r7, #16]
 800cfbc:	edc7 0a03 	vstr	s1, [r7, #12]
 800cfc0:	60b9      	str	r1, [r7, #8]
 800cfc2:	607a      	str	r2, [r7, #4]
  // size of table should equal to num + 1
  // last element only for slope calculation
  float step = (max - min) / (num - 1);
 800cfc4:	ed97 7a03 	vldr	s14, [r7, #12]
 800cfc8:	edd7 7a04 	vldr	s15, [r7, #16]
 800cfcc:	ee77 6a67 	vsub.f32	s13, s14, s15
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	3b01      	subs	r3, #1
 800cfd4:	ee07 3a90 	vmov	s15, r3
 800cfd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cfdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfe0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
  float half_step = step / 2.0f;
 800cfe4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800cfe8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800cfec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cff0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  for (int i = 0; i < num - 1; i++) {
 800cff4:	2300      	movs	r3, #0
 800cff6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	3b01      	subs	r3, #1
 800cffc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cffe:	429a      	cmp	r2, r3
 800d000:	f280 80c0 	bge.w	800d184 <_ZN6tflite7gen_lutEPFffEffPsi+0x1d8>
    float sample_val = TfLiteRound(func(min + i * step) * 32768.0f);
 800d004:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d006:	ee07 3a90 	vmov	s15, r3
 800d00a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d00e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800d012:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d016:	edd7 7a04 	vldr	s15, [r7, #16]
 800d01a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	eeb0 0a67 	vmov.f32	s0, s15
 800d024:	4798      	blx	r3
 800d026:	eeb0 7a40 	vmov.f32	s14, s0
 800d02a:	eddf 7a74 	vldr	s15, [pc, #464]	; 800d1fc <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 800d02e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d032:	eeb0 0a67 	vmov.f32	s0, s15
 800d036:	f7f9 feed 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d03a:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
    float midpoint_interp_val =
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
 800d03e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d040:	3301      	adds	r3, #1
 800d042:	ee07 3a90 	vmov	s15, r3
 800d046:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d04a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800d04e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d052:	edd7 7a04 	vldr	s15, [r7, #16]
 800d056:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	eeb0 0a67 	vmov.f32	s0, s15
 800d060:	4798      	blx	r3
 800d062:	eeb0 7a40 	vmov.f32	s14, s0
 800d066:	eddf 7a65 	vldr	s15, [pc, #404]	; 800d1fc <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 800d06a:	ee27 8a27 	vmul.f32	s16, s14, s15
                     TfLiteRound(func(min + i * step) * 32768.0f)) /
 800d06e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d070:	ee07 3a90 	vmov	s15, r3
 800d074:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d078:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800d07c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d080:	edd7 7a04 	vldr	s15, [r7, #16]
 800d084:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	eeb0 0a67 	vmov.f32	s0, s15
 800d08e:	4798      	blx	r3
 800d090:	eeb0 7a40 	vmov.f32	s14, s0
 800d094:	eddf 7a59 	vldr	s15, [pc, #356]	; 800d1fc <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 800d098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d09c:	eeb0 0a67 	vmov.f32	s0, s15
 800d0a0:	f7f9 feb8 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d0a4:	eef0 7a40 	vmov.f32	s15, s0
        TfLiteRound((func(min + (i + 1) * step) * 32768.0f +
 800d0a8:	ee78 7a27 	vadd.f32	s15, s16, s15
 800d0ac:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800d0b0:	eec7 6a87 	vdiv.f32	s13, s15, s14
                    2.0f);
 800d0b4:	eeb0 0a66 	vmov.f32	s0, s13
 800d0b8:	f7f9 feac 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d0bc:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
    float midpoint_val =
        TfLiteRound(func(min + i * step + half_step) * 32768.0f);
 800d0c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d0c2:	ee07 3a90 	vmov	s15, r3
 800d0c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d0ca:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800d0ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d0d2:	edd7 7a04 	vldr	s15, [r7, #16]
 800d0d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d0da:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800d0de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	eeb0 0a67 	vmov.f32	s0, s15
 800d0e8:	4798      	blx	r3
 800d0ea:	eeb0 7a40 	vmov.f32	s14, s0
 800d0ee:	eddf 7a43 	vldr	s15, [pc, #268]	; 800d1fc <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 800d0f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0f6:	eeb0 0a67 	vmov.f32	s0, s15
 800d0fa:	f7f9 fe8b 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d0fe:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38
    float midpoint_err = midpoint_interp_val - midpoint_val;
 800d102:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800d106:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800d10a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d10e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    float bias = TfLiteRound(midpoint_err / 2.0f);
 800d112:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800d116:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800d11a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800d11e:	eeb0 0a66 	vmov.f32	s0, s13
 800d122:	f7f9 fe77 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d126:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
    table[i] = std::min(std::max(sample_val - bias, -32768.0f), 32767.0f);
 800d12a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800d12e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800d132:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d136:	edc7 7a06 	vstr	s15, [r7, #24]
 800d13a:	f04f 4347 	mov.w	r3, #3338665984	; 0xc7000000
 800d13e:	61fb      	str	r3, [r7, #28]
 800d140:	f107 021c 	add.w	r2, r7, #28
 800d144:	f107 0318 	add.w	r3, r7, #24
 800d148:	4611      	mov	r1, r2
 800d14a:	4618      	mov	r0, r3
 800d14c:	f7f5 fb9c 	bl	8002888 <_ZSt3maxIfERKT_S2_S2_>
 800d150:	4602      	mov	r2, r0
 800d152:	4b2b      	ldr	r3, [pc, #172]	; (800d200 <_ZN6tflite7gen_lutEPFffEffPsi+0x254>)
 800d154:	623b      	str	r3, [r7, #32]
 800d156:	f107 0320 	add.w	r3, r7, #32
 800d15a:	4619      	mov	r1, r3
 800d15c:	4610      	mov	r0, r2
 800d15e:	f7f5 fc3f 	bl	80029e0 <_ZSt3minIfERKT_S2_S2_>
 800d162:	4603      	mov	r3, r0
 800d164:	edd3 7a00 	vldr	s15, [r3]
 800d168:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d16a:	005b      	lsls	r3, r3, #1
 800d16c:	68ba      	ldr	r2, [r7, #8]
 800d16e:	4413      	add	r3, r2
 800d170:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d174:	ee17 2a90 	vmov	r2, s15
 800d178:	b212      	sxth	r2, r2
 800d17a:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < num - 1; i++) {
 800d17c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d17e:	3301      	adds	r3, #1
 800d180:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d182:	e739      	b.n	800cff8 <_ZN6tflite7gen_lutEPFffEffPsi+0x4c>
  }
  table[num - 1] = std::min(
      std::max(TfLiteRound(func(max) * 32768.0f), -32768.0f), 32767.0f);
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	ed97 0a03 	vldr	s0, [r7, #12]
 800d18a:	4798      	blx	r3
 800d18c:	eeb0 7a40 	vmov.f32	s14, s0
 800d190:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800d1fc <_ZN6tflite7gen_lutEPFffEffPsi+0x250>
 800d194:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d198:	eeb0 0a67 	vmov.f32	s0, s15
 800d19c:	f7f9 fe3a 	bl	8006e14 <_ZN6tflite11TfLiteRoundIfEET_S1_>
 800d1a0:	eef0 7a40 	vmov.f32	s15, s0
 800d1a4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 800d1a8:	f04f 4347 	mov.w	r3, #3338665984	; 0xc7000000
 800d1ac:	62bb      	str	r3, [r7, #40]	; 0x28
 800d1ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800d1b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d1b6:	4611      	mov	r1, r2
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f7f5 fb65 	bl	8002888 <_ZSt3maxIfERKT_S2_S2_>
 800d1be:	4602      	mov	r2, r0
 800d1c0:	4b0f      	ldr	r3, [pc, #60]	; (800d200 <_ZN6tflite7gen_lutEPFffEffPsi+0x254>)
 800d1c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d1c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d1c8:	4619      	mov	r1, r3
 800d1ca:	4610      	mov	r0, r2
 800d1cc:	f7f5 fc08 	bl	80029e0 <_ZSt3minIfERKT_S2_S2_>
 800d1d0:	4603      	mov	r3, r0
  table[num - 1] = std::min(
 800d1d2:	edd3 7a00 	vldr	s15, [r3]
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d1dc:	3b01      	subs	r3, #1
 800d1de:	005b      	lsls	r3, r3, #1
 800d1e0:	68ba      	ldr	r2, [r7, #8]
 800d1e2:	4413      	add	r3, r2
 800d1e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d1e8:	ee17 2a90 	vmov	r2, s15
 800d1ec:	b212      	sxth	r2, r2
 800d1ee:	801a      	strh	r2, [r3, #0]
}
 800d1f0:	bf00      	nop
 800d1f2:	3750      	adds	r7, #80	; 0x50
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	ecbd 8b02 	vpop	{d8}
 800d1fa:	bd80      	pop	{r7, pc}
 800d1fc:	47000000 	.word	0x47000000
 800d200:	46fffe00 	.word	0x46fffe00

0800d204 <_ZN6tflite26generic_int16_table_lookupEsPKs>:

// int16_t func table lookup, e.g., lookup exp() and 1/(1+x) used in softmax
inline int16_t generic_int16_table_lookup(int16_t value, const int16_t* lut) {
 800d204:	b580      	push	{r7, lr}
 800d206:	b086      	sub	sp, #24
 800d208:	af00      	add	r7, sp, #0
 800d20a:	4603      	mov	r3, r0
 800d20c:	6039      	str	r1, [r7, #0]
 800d20e:	80fb      	strh	r3, [r7, #6]
  // 512 base value, lut[513] only for calculate slope
  uint16_t index = static_cast<uint16_t>(256 + (value >> 7));
 800d210:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d214:	11db      	asrs	r3, r3, #7
 800d216:	b29b      	uxth	r3, r3
 800d218:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800d21c:	82fb      	strh	r3, [r7, #22]
  assert(index < 512 && "LUT index out of range.");
 800d21e:	8afb      	ldrh	r3, [r7, #22]
 800d220:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d224:	d306      	bcc.n	800d234 <_ZN6tflite26generic_int16_table_lookupEsPKs+0x30>
 800d226:	4b1b      	ldr	r3, [pc, #108]	; (800d294 <_ZN6tflite26generic_int16_table_lookupEsPKs+0x90>)
 800d228:	4a1b      	ldr	r2, [pc, #108]	; (800d298 <_ZN6tflite26generic_int16_table_lookupEsPKs+0x94>)
 800d22a:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800d22e:	481b      	ldr	r0, [pc, #108]	; (800d29c <_ZN6tflite26generic_int16_table_lookupEsPKs+0x98>)
 800d230:	f006 fbda 	bl	80139e8 <__assert_func>
  int16_t offset = value & 0x7f;
 800d234:	88fb      	ldrh	r3, [r7, #6]
 800d236:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d23a:	82bb      	strh	r3, [r7, #20]

  // base and slope are Q0.15
  int16_t base = lut[index];
 800d23c:	8afb      	ldrh	r3, [r7, #22]
 800d23e:	005b      	lsls	r3, r3, #1
 800d240:	683a      	ldr	r2, [r7, #0]
 800d242:	4413      	add	r3, r2
 800d244:	881b      	ldrh	r3, [r3, #0]
 800d246:	827b      	strh	r3, [r7, #18]
  int16_t slope = lut[index + 1] - lut[index];
 800d248:	8afb      	ldrh	r3, [r7, #22]
 800d24a:	3301      	adds	r3, #1
 800d24c:	005b      	lsls	r3, r3, #1
 800d24e:	683a      	ldr	r2, [r7, #0]
 800d250:	4413      	add	r3, r2
 800d252:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d256:	b29a      	uxth	r2, r3
 800d258:	8afb      	ldrh	r3, [r7, #22]
 800d25a:	005b      	lsls	r3, r3, #1
 800d25c:	6839      	ldr	r1, [r7, #0]
 800d25e:	440b      	add	r3, r1
 800d260:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d264:	b29b      	uxth	r3, r3
 800d266:	1ad3      	subs	r3, r2, r3
 800d268:	b29b      	uxth	r3, r3
 800d26a:	823b      	strh	r3, [r7, #16]

  // Q0.15 * Q0.7 = Q0.22
  // Round and convert from Q0.22 to Q0.15
  int32_t delta = (static_cast<int32_t>(slope) * offset + 64) >> 7;
 800d26c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d270:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800d274:	fb02 f303 	mul.w	r3, r2, r3
 800d278:	3340      	adds	r3, #64	; 0x40
 800d27a:	11db      	asrs	r3, r3, #7
 800d27c:	60fb      	str	r3, [r7, #12]

  // Q0.15 + Q0.15
  return base + delta;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	b29a      	uxth	r2, r3
 800d282:	8a7b      	ldrh	r3, [r7, #18]
 800d284:	4413      	add	r3, r2
 800d286:	b29b      	uxth	r3, r3
 800d288:	b21b      	sxth	r3, r3
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3718      	adds	r7, #24
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop
 800d294:	08019024 	.word	0x08019024
 800d298:	080208bc 	.word	0x080208bc
 800d29c:	08019050 	.word	0x08019050

0800d2a0 <_ZN6tflite13GetReciprocalEliPi>:
                                                     InputIntegerBits>(
      input_val);
}

inline int32_t GetReciprocal(int32_t x, int x_integer_digits,
                             int* num_bits_over_unit) {
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b088      	sub	sp, #32
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	60f8      	str	r0, [r7, #12]
 800d2a8:	60b9      	str	r1, [r7, #8]
 800d2aa:	607a      	str	r2, [r7, #4]
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	f001 f81c 	bl	800e2ec <_ZN6tflite17CountLeadingZerosImEEiT_>
 800d2b4:	61f8      	str	r0, [r7, #28]
  // This is the number of bits to the left of the binary point above 1.0.
  // Consider x=1.25.  In that case shifted_scale=0.8 and
  // no later adjustment will be needed.
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
 800d2b6:	68ba      	ldr	r2, [r7, #8]
 800d2b8:	69fb      	ldr	r3, [r7, #28]
 800d2ba:	1ad2      	subs	r2, r2, r3
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	601a      	str	r2, [r3, #0]
  const int32_t shifted_sum_minus_one =
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
 800d2c0:	68fa      	ldr	r2, [r7, #12]
 800d2c2:	69fb      	ldr	r3, [r7, #28]
 800d2c4:	fa02 f303 	lsl.w	r3, r2, r3
 800d2c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  const int32_t shifted_sum_minus_one =
 800d2cc:	61bb      	str	r3, [r7, #24]
                           (static_cast<uint32_t>(1) << 31));

  gemmlowp::FixedPoint<int32_t, 0> shifted_scale =
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
          gemmlowp::FixedPoint<int32_t, 0>::FromRaw(shifted_sum_minus_one));
 800d2ce:	69b8      	ldr	r0, [r7, #24]
 800d2d0:	f001 f81e 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f001 f82c 	bl	800e334 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	617b      	str	r3, [r7, #20]
  return shifted_scale.raw();
 800d2e0:	f107 0314 	add.w	r3, r7, #20
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f001 f885 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	681b      	ldr	r3, [r3, #0]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3720      	adds	r7, #32
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}

0800d2f6 <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf>:
namespace tflite {
namespace reference_ops {

inline void Softmax(const SoftmaxParams& params,
                    const RuntimeShape& input_shape, const float* input_data,
                    const RuntimeShape& output_shape, float* output_data) {
 800d2f6:	b590      	push	{r4, r7, lr}
 800d2f8:	ed2d 8b02 	vpush	{d8}
 800d2fc:	b08f      	sub	sp, #60	; 0x3c
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	60f8      	str	r0, [r7, #12]
 800d302:	60b9      	str	r1, [r7, #8]
 800d304:	607a      	str	r2, [r7, #4]
 800d306:	603b      	str	r3, [r7, #0]
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800d308:	68b8      	ldr	r0, [r7, #8]
 800d30a:	f7f4 f849 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800d30e:	4603      	mov	r3, r0
 800d310:	3b01      	subs	r3, #1
 800d312:	623b      	str	r3, [r7, #32]
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
 800d314:	683a      	ldr	r2, [r7, #0]
 800d316:	6a39      	ldr	r1, [r7, #32]
 800d318:	68b8      	ldr	r0, [r7, #8]
 800d31a:	f7ff fe04 	bl	800cf26 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 800d31e:	61f8      	str	r0, [r7, #28]
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);
 800d320:	6a3b      	ldr	r3, [r7, #32]
 800d322:	683a      	ldr	r2, [r7, #0]
 800d324:	6a39      	ldr	r1, [r7, #32]
 800d326:	68b8      	ldr	r0, [r7, #8]
 800d328:	f7f4 f905 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800d32c:	61b8      	str	r0, [r7, #24]

  for (int i = 0; i < outer_size; ++i) {
 800d32e:	2300      	movs	r3, #0
 800d330:	637b      	str	r3, [r7, #52]	; 0x34
 800d332:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d334:	69fb      	ldr	r3, [r7, #28]
 800d336:	429a      	cmp	r2, r3
 800d338:	f280 8087 	bge.w	800d44a <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x154>
    // Find max element value which we'll use to ensure numerical stability
    // taking advantage of the following equality:
    // exp(x[i])/sum(exp(x[i])) == exp(x[i]+C)/sum(exp(x[i]+C))
    float max = std::numeric_limits<float>::lowest();
 800d33c:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 800d340:	613b      	str	r3, [r7, #16]
    for (int c = 0; c < depth; ++c) {
 800d342:	2300      	movs	r3, #0
 800d344:	633b      	str	r3, [r7, #48]	; 0x30
 800d346:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d348:	69bb      	ldr	r3, [r7, #24]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	da15      	bge.n	800d37a <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x84>
      max = std::max(max, input_data[i * depth + c]);
 800d34e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d350:	69ba      	ldr	r2, [r7, #24]
 800d352:	fb02 f203 	mul.w	r2, r2, r3
 800d356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d358:	4413      	add	r3, r2
 800d35a:	009b      	lsls	r3, r3, #2
 800d35c:	687a      	ldr	r2, [r7, #4]
 800d35e:	441a      	add	r2, r3
 800d360:	f107 0310 	add.w	r3, r7, #16
 800d364:	4611      	mov	r1, r2
 800d366:	4618      	mov	r0, r3
 800d368:	f7f5 fa8e 	bl	8002888 <_ZSt3maxIfERKT_S2_S2_>
 800d36c:	4603      	mov	r3, r0
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	613b      	str	r3, [r7, #16]
    for (int c = 0; c < depth; ++c) {
 800d372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d374:	3301      	adds	r3, #1
 800d376:	633b      	str	r3, [r7, #48]	; 0x30
 800d378:	e7e5      	b.n	800d346 <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x50>
    }

    // Compute sum.
    float sum = 0.f;
 800d37a:	f04f 0300 	mov.w	r3, #0
 800d37e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int c = 0; c < depth; ++c) {
 800d380:	2300      	movs	r3, #0
 800d382:	62bb      	str	r3, [r7, #40]	; 0x28
 800d384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d386:	69bb      	ldr	r3, [r7, #24]
 800d388:	429a      	cmp	r2, r3
 800d38a:	da36      	bge.n	800d3fa <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x104>
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
 800d38c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d38e:	69ba      	ldr	r2, [r7, #24]
 800d390:	fb02 f203 	mul.w	r2, r2, r3
 800d394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d396:	4413      	add	r3, r2
 800d398:	009b      	lsls	r3, r3, #2
 800d39a:	687a      	ldr	r2, [r7, #4]
 800d39c:	4413      	add	r3, r2
 800d39e:	ed93 7a00 	vldr	s14, [r3]
 800d3a2:	edd7 7a04 	vldr	s15, [r7, #16]
 800d3a6:	ee37 8a67 	vsub.f32	s16, s14, s15
                                   static_cast<float>(params.beta));
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	4621      	mov	r1, r4
 800d3b4:	f7f3 fc08 	bl	8000bc8 <__aeabi_d2f>
 800d3b8:	ee07 0a90 	vmov	s15, r0
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
 800d3bc:	ee68 7a27 	vmul.f32	s15, s16, s15
                                   static_cast<float>(params.beta));
 800d3c0:	eeb0 0a67 	vmov.f32	s0, s15
 800d3c4:	f7ff fd44 	bl	800ce50 <_ZSt3expf>
 800d3c8:	ed87 0a05 	vstr	s0, [r7, #20]
      output_data[i * depth + c] = exp_c;
 800d3cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3ce:	69ba      	ldr	r2, [r7, #24]
 800d3d0:	fb02 f203 	mul.w	r2, r2, r3
 800d3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3d6:	4413      	add	r3, r2
 800d3d8:	009b      	lsls	r3, r3, #2
 800d3da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d3dc:	4413      	add	r3, r2
 800d3de:	697a      	ldr	r2, [r7, #20]
 800d3e0:	601a      	str	r2, [r3, #0]
      sum += exp_c;
 800d3e2:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800d3e6:	edd7 7a05 	vldr	s15, [r7, #20]
 800d3ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d3ee:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    for (int c = 0; c < depth; ++c) {
 800d3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d3f8:	e7c4      	b.n	800d384 <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x8e>
    }

    // Compute result.
    for (int c = 0; c < depth; ++c) {
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	627b      	str	r3, [r7, #36]	; 0x24
 800d3fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d400:	69bb      	ldr	r3, [r7, #24]
 800d402:	429a      	cmp	r2, r3
 800d404:	da1d      	bge.n	800d442 <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x14c>
      output_data[i * depth + c] = output_data[i * depth + c] / sum;
 800d406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d408:	69ba      	ldr	r2, [r7, #24]
 800d40a:	fb02 f203 	mul.w	r2, r2, r3
 800d40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d410:	4413      	add	r3, r2
 800d412:	009b      	lsls	r3, r3, #2
 800d414:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d416:	4413      	add	r3, r2
 800d418:	edd3 6a00 	vldr	s13, [r3]
 800d41c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d41e:	69ba      	ldr	r2, [r7, #24]
 800d420:	fb02 f203 	mul.w	r2, r2, r3
 800d424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d426:	4413      	add	r3, r2
 800d428:	009b      	lsls	r3, r3, #2
 800d42a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d42c:	4413      	add	r3, r2
 800d42e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800d432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d436:	edc3 7a00 	vstr	s15, [r3]
    for (int c = 0; c < depth; ++c) {
 800d43a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43c:	3301      	adds	r3, #1
 800d43e:	627b      	str	r3, [r7, #36]	; 0x24
 800d440:	e7dd      	b.n	800d3fe <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x108>
  for (int i = 0; i < outer_size; ++i) {
 800d442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d444:	3301      	adds	r3, #1
 800d446:	637b      	str	r3, [r7, #52]	; 0x34
 800d448:	e773      	b.n	800d332 <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf+0x3c>
    }
  }
}
 800d44a:	bf00      	nop
 800d44c:	373c      	adds	r7, #60	; 0x3c
 800d44e:	46bd      	mov	sp, r7
 800d450:	ecbd 8b02 	vpop	{d8}
 800d454:	bd90      	pop	{r4, r7, pc}
	...

0800d458 <_ZN6tflite13reference_ops19SoftMaxCalculateExpERKNS_13SoftmaxParamsEPKsisii>:
}

// Computes exp(input - max_input)
inline int16_t SoftMaxCalculateExp(const SoftmaxParams& params,
                                   const int16_t* input_data, const int depth,
                                   int16_t max_in_row, int i, int c) {
 800d458:	b580      	push	{r7, lr}
 800d45a:	b08a      	sub	sp, #40	; 0x28
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	60f8      	str	r0, [r7, #12]
 800d460:	60b9      	str	r1, [r7, #8]
 800d462:	607a      	str	r2, [r7, #4]
 800d464:	807b      	strh	r3, [r7, #2]
  int32_t input_diff = input_data[i * depth + c] - max_in_row;
 800d466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d468:	687a      	ldr	r2, [r7, #4]
 800d46a:	fb02 f203 	mul.w	r2, r2, r3
 800d46e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d470:	4413      	add	r3, r2
 800d472:	005b      	lsls	r3, r3, #1
 800d474:	68ba      	ldr	r2, [r7, #8]
 800d476:	4413      	add	r3, r2
 800d478:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d47c:	461a      	mov	r2, r3
 800d47e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d482:	1ad3      	subs	r3, r2, r3
 800d484:	627b      	str	r3, [r7, #36]	; 0x24
  // scale the input_diff such that [-65535, 0] correspond to [-10.0, 0.0]
  // exp lut generated with range [-10, 0], as exp(-10) is negligible.
  int32_t scaled_diff = MultiplyByQuantizedMultiplier(
      input_diff, params.input_multiplier, params.input_left_shift);
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	6899      	ldr	r1, [r3, #8]
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	68db      	ldr	r3, [r3, #12]
 800d48e:	461a      	mov	r2, r3
 800d490:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d492:	f7f4 f87f 	bl	8001594 <_ZN6tflite29MultiplyByQuantizedMultiplierElli>
 800d496:	6238      	str	r0, [r7, #32]
  // recenter to [-32768, 32767]
  int32_t sym_scaled_diff = scaled_diff + 32767;
 800d498:	6a3b      	ldr	r3, [r7, #32]
 800d49a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800d49e:	337f      	adds	r3, #127	; 0x7f
 800d4a0:	613b      	str	r3, [r7, #16]
  int16_t sat_sym_scaled_diff =
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
               static_cast<int32_t>(32767));
 800d4a2:	4b12      	ldr	r3, [pc, #72]	; (800d4ec <_ZN6tflite13reference_ops19SoftMaxCalculateExpERKNS_13SoftmaxParamsEPKsisii+0x94>)
 800d4a4:	617b      	str	r3, [r7, #20]
 800d4a6:	f107 0214 	add.w	r2, r7, #20
 800d4aa:	f107 0310 	add.w	r3, r7, #16
 800d4ae:	4611      	mov	r1, r2
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f7f3 fedb 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800d4bc:	61bb      	str	r3, [r7, #24]
 800d4be:	f107 0318 	add.w	r3, r7, #24
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	4610      	mov	r0, r2
 800d4c6:	f7f5 f9cb 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800d4ca:	4603      	mov	r3, r0
      std::min(std::max(sym_scaled_diff, static_cast<int32_t>(-32768)),
 800d4cc:	681b      	ldr	r3, [r3, #0]
               static_cast<int32_t>(32767));
 800d4ce:	83fb      	strh	r3, [r7, #30]
  // apply the exp() LUT activation function
  return generic_int16_table_lookup(sat_sym_scaled_diff, params.exp_lut);
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d4d4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800d4d8:	4611      	mov	r1, r2
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f7ff fe92 	bl	800d204 <_ZN6tflite26generic_int16_table_lookupEsPKs>
 800d4e0:	4603      	mov	r3, r0
}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	3728      	adds	r7, #40	; 0x28
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}
 800d4ea:	bf00      	nop
 800d4ec:	ffff8000 	.word	0xffff8000

0800d4f0 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps>:
// Quantized softmax with int16_t input and int16_t output.
inline void SoftmaxInt16(const SoftmaxParams& params,
                         const RuntimeShape& input_shape,
                         const int16_t* input_data,
                         const RuntimeShape& output_shape,
                         int16_t* output_data) {
 800d4f0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 800d4f4:	b09e      	sub	sp, #120	; 0x78
 800d4f6:	af02      	add	r7, sp, #8
 800d4f8:	60f8      	str	r0, [r7, #12]
 800d4fa:	60b9      	str	r1, [r7, #8]
 800d4fc:	607a      	str	r2, [r7, #4]
 800d4fe:	603b      	str	r3, [r7, #0]
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800d500:	68b8      	ldr	r0, [r7, #8]
 800d502:	f7f3 ff4d 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800d506:	4603      	mov	r3, r0
 800d508:	3b01      	subs	r3, #1
 800d50a:	65bb      	str	r3, [r7, #88]	; 0x58
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
 800d50c:	683a      	ldr	r2, [r7, #0]
 800d50e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d510:	68b8      	ldr	r0, [r7, #8]
 800d512:	f7ff fd08 	bl	800cf26 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 800d516:	6578      	str	r0, [r7, #84]	; 0x54
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);
 800d518:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d51a:	683a      	ldr	r2, [r7, #0]
 800d51c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d51e:	68b8      	ldr	r0, [r7, #8]
 800d520:	f7f4 f809 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800d524:	6538      	str	r0, [r7, #80]	; 0x50

  for (int i = 0; i < outer_size; ++i) {
 800d526:	2300      	movs	r3, #0
 800d528:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d52a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d52c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d52e:	429a      	cmp	r2, r3
 800d530:	f280 8114 	bge.w	800d75c <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x26c>
    // Find the largest element
    int16_t max_in_row = std::numeric_limits<int16_t>::min();
 800d534:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d538:	83fb      	strh	r3, [r7, #30]
    for (int c = 0; c < depth; ++c) {
 800d53a:	2300      	movs	r3, #0
 800d53c:	66bb      	str	r3, [r7, #104]	; 0x68
 800d53e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d540:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d542:	429a      	cmp	r2, r3
 800d544:	da16      	bge.n	800d574 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x84>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
 800d546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d548:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d54a:	fb02 f203 	mul.w	r2, r2, r3
 800d54e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d550:	4413      	add	r3, r2
 800d552:	005b      	lsls	r3, r3, #1
 800d554:	687a      	ldr	r2, [r7, #4]
 800d556:	441a      	add	r2, r3
 800d558:	f107 031e 	add.w	r3, r7, #30
 800d55c:	4611      	mov	r1, r2
 800d55e:	4618      	mov	r0, r3
 800d560:	f7ff fccb 	bl	800cefa <_ZSt3maxIsERKT_S2_S2_>
 800d564:	4603      	mov	r3, r0
 800d566:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d56a:	83fb      	strh	r3, [r7, #30]
    for (int c = 0; c < depth; ++c) {
 800d56c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d56e:	3301      	adds	r3, #1
 800d570:	66bb      	str	r3, [r7, #104]	; 0x68
 800d572:	e7e4      	b.n	800d53e <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x4e>

    // This loops computes the exp values and their sum. We will need the exp
    // values later on in the function so we cache them in the output_data
    // buffer. This is an optimization done to avoid calculating the exp values
    // twice making use of the output_data buffer as scratch memory.
    int32_t sum_of_exps = 0;  // Q16.15 fixed point format.
 800d574:	2300      	movs	r3, #0
 800d576:	667b      	str	r3, [r7, #100]	; 0x64
    int16_t* exp_results_Q015 = output_data + i * depth;
 800d578:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d57a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d57c:	fb02 f303 	mul.w	r3, r2, r3
 800d580:	005b      	lsls	r3, r3, #1
 800d582:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800d586:	4413      	add	r3, r2
 800d588:	64fb      	str	r3, [r7, #76]	; 0x4c
    for (int c = 0; c < depth; ++c) {
 800d58a:	2300      	movs	r3, #0
 800d58c:	663b      	str	r3, [r7, #96]	; 0x60
 800d58e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d590:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d592:	429a      	cmp	r2, r3
 800d594:	da1f      	bge.n	800d5d6 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0xe6>
      exp_results_Q015[c] =
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
 800d596:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
      exp_results_Q015[c] =
 800d59a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d59c:	005b      	lsls	r3, r3, #1
 800d59e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d5a0:	18d6      	adds	r6, r2, r3
          SoftMaxCalculateExp(params, input_data, depth, max_in_row, i, c);
 800d5a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d5a4:	9301      	str	r3, [sp, #4]
 800d5a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	460b      	mov	r3, r1
 800d5ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d5ae:	6879      	ldr	r1, [r7, #4]
 800d5b0:	68f8      	ldr	r0, [r7, #12]
 800d5b2:	f7ff ff51 	bl	800d458 <_ZN6tflite13reference_ops19SoftMaxCalculateExpERKNS_13SoftmaxParamsEPKsisii>
 800d5b6:	4603      	mov	r3, r0
      exp_results_Q015[c] =
 800d5b8:	8033      	strh	r3, [r6, #0]
      sum_of_exps += exp_results_Q015[c];
 800d5ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d5bc:	005b      	lsls	r3, r3, #1
 800d5be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d5c0:	4413      	add	r3, r2
 800d5c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d5ca:	4413      	add	r3, r2
 800d5cc:	667b      	str	r3, [r7, #100]	; 0x64
    for (int c = 0; c < depth; ++c) {
 800d5ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	663b      	str	r3, [r7, #96]	; 0x60
 800d5d4:	e7db      	b.n	800d58e <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x9e>
    }

    // Compute the reciprocal 1/sum_of_exps
    uint8_t headroom_plus_one =
        CountLeadingZeros(static_cast<uint32_t>(sum_of_exps));
 800d5d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d5d8:	4618      	mov	r0, r3
 800d5da:	f000 fe87 	bl	800e2ec <_ZN6tflite17CountLeadingZerosImEEiT_>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    int32_t shifted_sum =
        ((static_cast<int64_t>(sum_of_exps) << (headroom_plus_one - 1)) +
 800d5e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800d5ec:	f897 104b 	ldrb.w	r1, [r7, #75]	; 0x4b
 800d5f0:	3901      	subs	r1, #1
 800d5f2:	f1a1 0620 	sub.w	r6, r1, #32
 800d5f6:	f1c1 0020 	rsb	r0, r1, #32
 800d5fa:	fa03 f501 	lsl.w	r5, r3, r1
 800d5fe:	fa02 f606 	lsl.w	r6, r2, r6
 800d602:	4335      	orrs	r5, r6
 800d604:	fa22 f000 	lsr.w	r0, r2, r0
 800d608:	4305      	orrs	r5, r0
 800d60a:	fa02 f401 	lsl.w	r4, r2, r1
 800d60e:	f514 5000 	adds.w	r0, r4, #8192	; 0x2000
 800d612:	f145 0100 	adc.w	r1, r5, #0
         (1 << 13)) >>
 800d616:	f04f 0200 	mov.w	r2, #0
 800d61a:	f04f 0300 	mov.w	r3, #0
 800d61e:	0b82      	lsrs	r2, r0, #14
 800d620:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 800d624:	138b      	asrs	r3, r1, #14
    int32_t shifted_sum =
 800d626:	4613      	mov	r3, r2
 800d628:	647b      	str	r3, [r7, #68]	; 0x44
        14;
    // since the LUT computes 1/(1 + x) we need to first compute x = (sum - 1).
    // also, the LUT expects a symmetrical input, so we must also recenter x
    // from [0, 65535] to [-32768, 32767].
    int32_t sym_shifted_sum = shifted_sum + (-((1 << 15) + (1 << 16)));
 800d62a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d62c:	f5a3 33c0 	sub.w	r3, r3, #98304	; 0x18000
 800d630:	61bb      	str	r3, [r7, #24]
    int16_t sat_sym_shifted_sum = static_cast<int16_t>(
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
                 static_cast<int32_t>(32767)));
 800d632:	4b4d      	ldr	r3, [pc, #308]	; (800d768 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x278>)
 800d634:	623b      	str	r3, [r7, #32]
 800d636:	f107 0220 	add.w	r2, r7, #32
 800d63a:	f107 0318 	add.w	r3, r7, #24
 800d63e:	4611      	mov	r1, r2
 800d640:	4618      	mov	r0, r3
 800d642:	f7f3 fe13 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800d646:	4602      	mov	r2, r0
 800d648:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800d64c:	627b      	str	r3, [r7, #36]	; 0x24
 800d64e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d652:	4619      	mov	r1, r3
 800d654:	4610      	mov	r0, r2
 800d656:	f7f5 f903 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800d65a:	4603      	mov	r3, r0
        std::min(std::max(sym_shifted_sum, static_cast<int32_t>(-32768)),
 800d65c:	681b      	ldr	r3, [r3, #0]
                 static_cast<int32_t>(32767)));
 800d65e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    // apply 1/(1 + x) LUT activation function
    int16_t reciprocal_scale_Q015 = generic_int16_table_lookup(
        sat_sym_shifted_sum, params.one_over_one_plus_x_lut);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d666:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800d66a:	4611      	mov	r1, r2
 800d66c:	4618      	mov	r0, r3
 800d66e:	f7ff fdc9 	bl	800d204 <_ZN6tflite26generic_int16_table_lookupEsPKs>
 800d672:	4603      	mov	r3, r0
 800d674:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    // Rescale the exp_result with reciprocal
    // range of output is [0, 32767] correspond to [0.0, 1.0]
    for (int c = 0; c < depth; ++c) {
 800d678:	2300      	movs	r3, #0
 800d67a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d67c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d67e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d680:	429a      	cmp	r2, r3
 800d682:	da67      	bge.n	800d754 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x264>
      uint8_t right_shift = 31 - headroom_plus_one;
 800d684:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800d688:	f1c3 031f 	rsb	r3, r3, #31
 800d68c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
      int64_t round = 1 << (right_shift - 1);
 800d690:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d694:	3b01      	subs	r3, #1
 800d696:	2201      	movs	r2, #1
 800d698:	fa02 f303 	lsl.w	r3, r2, r3
 800d69c:	461a      	mov	r2, r3
 800d69e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800d6a2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
 800d6a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d6a8:	005b      	lsls	r3, r3, #1
 800d6aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d6ac:	4413      	add	r3, r2
 800d6ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d6b2:	b218      	sxth	r0, r3
 800d6b4:	ea4f 71e0 	mov.w	r1, r0, asr #31
                            static_cast<int64_t>(reciprocal_scale_Q015) +
 800d6b8:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	; 0x40
 800d6bc:	ea4f 73e2 	mov.w	r3, r2, asr #31
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
 800d6c0:	fb02 fc01 	mul.w	ip, r2, r1
 800d6c4:	fb00 f603 	mul.w	r6, r0, r3
 800d6c8:	4466      	add	r6, ip
 800d6ca:	fba0 2302 	umull	r2, r3, r0, r2
 800d6ce:	18f1      	adds	r1, r6, r3
 800d6d0:	460b      	mov	r3, r1
                            static_cast<int64_t>(reciprocal_scale_Q015) +
 800d6d2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800d6d6:	eb12 0b00 	adds.w	fp, r2, r0
 800d6da:	eb43 0c01 	adc.w	ip, r3, r1
                        round) >>
 800d6de:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800d6e2:	f1c1 0620 	rsb	r6, r1, #32
 800d6e6:	f1b1 0020 	subs.w	r0, r1, #32
 800d6ea:	fa2b f801 	lsr.w	r8, fp, r1
 800d6ee:	fa0c f606 	lsl.w	r6, ip, r6
 800d6f2:	ea48 0806 	orr.w	r8, r8, r6
 800d6f6:	d403      	bmi.n	800d700 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x210>
 800d6f8:	fa4c f000 	asr.w	r0, ip, r0
 800d6fc:	ea48 0800 	orr.w	r8, r8, r0
 800d700:	fa4c f901 	asr.w	r9, ip, r1
      int32_t result = (static_cast<int64_t>(exp_results_Q015[c]) *
 800d704:	4643      	mov	r3, r8
 800d706:	617b      	str	r3, [r7, #20]
                       right_shift;
      output_data[i * depth + c] = static_cast<int16_t>(
          std::min(std::max(result, static_cast<int32_t>(0)),
                   static_cast<int32_t>(32767)));
 800d708:	2300      	movs	r3, #0
 800d70a:	62bb      	str	r3, [r7, #40]	; 0x28
 800d70c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800d710:	f107 0314 	add.w	r3, r7, #20
 800d714:	4611      	mov	r1, r2
 800d716:	4618      	mov	r0, r3
 800d718:	f7f3 fda8 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800d71c:	4602      	mov	r2, r0
 800d71e:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800d722:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d724:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d728:	4619      	mov	r1, r3
 800d72a:	4610      	mov	r0, r2
 800d72c:	f7f5 f898 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800d730:	4603      	mov	r3, r0
          std::min(std::max(result, static_cast<int32_t>(0)),
 800d732:	6819      	ldr	r1, [r3, #0]
      output_data[i * depth + c] = static_cast<int16_t>(
 800d734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d736:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d738:	fb02 f203 	mul.w	r2, r2, r3
 800d73c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d73e:	4413      	add	r3, r2
 800d740:	005b      	lsls	r3, r3, #1
 800d742:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800d746:	4413      	add	r3, r2
 800d748:	b20a      	sxth	r2, r1
 800d74a:	801a      	strh	r2, [r3, #0]
    for (int c = 0; c < depth; ++c) {
 800d74c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d74e:	3301      	adds	r3, #1
 800d750:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d752:	e793      	b.n	800d67c <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x18c>
  for (int i = 0; i < outer_size; ++i) {
 800d754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d756:	3301      	adds	r3, #1
 800d758:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d75a:	e6e6      	b.n	800d52a <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps+0x3a>
    }
  }
}
 800d75c:	bf00      	nop
 800d75e:	3770      	adds	r7, #112	; 0x70
 800d760:	46bd      	mov	sp, r7
 800d762:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 800d766:	bf00      	nop
 800d768:	ffff8000 	.word	0xffff8000
 800d76c:	00000000 	.word	0x00000000

0800d770 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>:

TfLiteStatus CalculateSoftmaxParams(TfLiteContext* context,
                                    const TfLiteTensor* input,
                                    TfLiteTensor* output,
                                    const TfLiteSoftmaxParams* params,
                                    SoftmaxParams* op_data) {
 800d770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d774:	b091      	sub	sp, #68	; 0x44
 800d776:	af06      	add	r7, sp, #24
 800d778:	60f8      	str	r0, [r7, #12]
 800d77a:	60b9      	str	r1, [r7, #8]
 800d77c:	607a      	str	r2, [r7, #4]
 800d77e:	603b      	str	r3, [r7, #0]
  if (input->type == kTfLiteUInt8 || input->type == kTfLiteInt8 ||
 800d780:	68bb      	ldr	r3, [r7, #8]
 800d782:	781b      	ldrb	r3, [r3, #0]
 800d784:	2b03      	cmp	r3, #3
 800d786:	d008      	beq.n	800d79a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2a>
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	781b      	ldrb	r3, [r3, #0]
 800d78c:	2b09      	cmp	r3, #9
 800d78e:	d004      	beq.n	800d79a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2a>
      input->type == kTfLiteInt16) {
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	781b      	ldrb	r3, [r3, #0]
  if (input->type == kTfLiteUInt8 || input->type == kTfLiteInt8 ||
 800d794:	2b07      	cmp	r3, #7
 800d796:	f040 81f1 	bne.w	800db7c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x40c>
    if (input->type == kTfLiteUInt8) {
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	781b      	ldrb	r3, [r3, #0]
 800d79e:	2b03      	cmp	r3, #3
 800d7a0:	d134      	bne.n	800d80c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x9c>
      TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteUInt8);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	2b03      	cmp	r3, #3
 800d7a8:	d019      	beq.n	800d7de <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x6e>
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	695c      	ldr	r4, [r3, #20]
 800d7ae:	68fd      	ldr	r5, [r7, #12]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	781b      	ldrb	r3, [r3, #0]
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f7f3 fc9f 	bl	80010f8 <TfLiteTypeGetName>
 800d7ba:	4606      	mov	r6, r0
 800d7bc:	2003      	movs	r0, #3
 800d7be:	f7f3 fc9b 	bl	80010f8 <TfLiteTypeGetName>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	9303      	str	r3, [sp, #12]
 800d7c6:	9602      	str	r6, [sp, #8]
 800d7c8:	4ba1      	ldr	r3, [pc, #644]	; (800da50 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e0>)
 800d7ca:	9301      	str	r3, [sp, #4]
 800d7cc:	4ba1      	ldr	r3, [pc, #644]	; (800da54 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
 800d7ce:	9300      	str	r3, [sp, #0]
 800d7d0:	2329      	movs	r3, #41	; 0x29
 800d7d2:	4aa1      	ldr	r2, [pc, #644]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d7d4:	49a1      	ldr	r1, [pc, #644]	; (800da5c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
 800d7d6:	4628      	mov	r0, r5
 800d7d8:	47a0      	blx	r4
 800d7da:	2301      	movs	r3, #1
 800d7dc:	e215      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	691b      	ldr	r3, [r3, #16]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	f000 8164 	beq.w	800dab0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x340>
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	695c      	ldr	r4, [r3, #20]
 800d7ec:	68f8      	ldr	r0, [r7, #12]
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	691b      	ldr	r3, [r3, #16]
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	9203      	str	r2, [sp, #12]
 800d7f6:	9302      	str	r3, [sp, #8]
 800d7f8:	4b99      	ldr	r3, [pc, #612]	; (800da60 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>)
 800d7fa:	9301      	str	r3, [sp, #4]
 800d7fc:	4b99      	ldr	r3, [pc, #612]	; (800da64 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 800d7fe:	9300      	str	r3, [sp, #0]
 800d800:	232a      	movs	r3, #42	; 0x2a
 800d802:	4a95      	ldr	r2, [pc, #596]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d804:	4998      	ldr	r1, [pc, #608]	; (800da68 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
 800d806:	47a0      	blx	r4
 800d808:	2301      	movs	r3, #1
 800d80a:	e1fe      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
    } else if (input->type == kTfLiteInt16) {
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	781b      	ldrb	r3, [r3, #0]
 800d810:	2b07      	cmp	r3, #7
 800d812:	d157      	bne.n	800d8c4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x154>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	691b      	ldr	r3, [r3, #16]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d011      	beq.n	800d840 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xd0>
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	695c      	ldr	r4, [r3, #20]
 800d820:	68f8      	ldr	r0, [r7, #12]
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	691b      	ldr	r3, [r3, #16]
 800d826:	2200      	movs	r2, #0
 800d828:	9203      	str	r2, [sp, #12]
 800d82a:	9302      	str	r3, [sp, #8]
 800d82c:	4b8c      	ldr	r3, [pc, #560]	; (800da60 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f0>)
 800d82e:	9301      	str	r3, [sp, #4]
 800d830:	4b8c      	ldr	r3, [pc, #560]	; (800da64 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 800d832:	9300      	str	r3, [sp, #0]
 800d834:	232c      	movs	r3, #44	; 0x2c
 800d836:	4a88      	ldr	r2, [pc, #544]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d838:	498b      	ldr	r1, [pc, #556]	; (800da68 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
 800d83a:	47a0      	blx	r4
 800d83c:	2301      	movs	r3, #1
 800d83e:	e1e4      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
      TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 32768,
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	edd3 7a03 	vldr	s15, [r3, #12]
 800d846:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800da6c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>
 800d84a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d84e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d852:	dd07      	ble.n	800d864 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0xf4>
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	edd3 7a03 	vldr	s15, [r3, #12]
 800d85a:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800da6c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>
 800d85e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d862:	e006      	b.n	800d872 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x102>
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	edd3 7a03 	vldr	s15, [r3, #12]
 800d86a:	ed9f 7a80 	vldr	s14, [pc, #512]	; 800da6c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2fc>
 800d86e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d872:	edc7 7a08 	vstr	s15, [r7, #32]
 800d876:	edd7 7a08 	vldr	s15, [r7, #32]
 800d87a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800da70 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x300>
 800d87e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d886:	f340 8113 	ble.w	800dab0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x340>
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	695d      	ldr	r5, [r3, #20]
 800d88e:	68fe      	ldr	r6, [r7, #12]
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	68db      	ldr	r3, [r3, #12]
 800d894:	4618      	mov	r0, r3
 800d896:	f7f2 fe67 	bl	8000568 <__aeabi_f2d>
 800d89a:	460a      	mov	r2, r1
 800d89c:	4601      	mov	r1, r0
 800d89e:	f04f 0300 	mov.w	r3, #0
 800d8a2:	f04f 547c 	mov.w	r4, #1056964608	; 0x3f000000
 800d8a6:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d8aa:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800d8ae:	4b71      	ldr	r3, [pc, #452]	; (800da74 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x304>)
 800d8b0:	9301      	str	r3, [sp, #4]
 800d8b2:	4b71      	ldr	r3, [pc, #452]	; (800da78 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
 800d8b4:	9300      	str	r3, [sp, #0]
 800d8b6:	232e      	movs	r3, #46	; 0x2e
 800d8b8:	4a67      	ldr	r2, [pc, #412]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d8ba:	4970      	ldr	r1, [pc, #448]	; (800da7c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
 800d8bc:	4630      	mov	r0, r6
 800d8be:	47a8      	blx	r5
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	e1a2      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
                          (0.001f * 1.f / 32768));
    } else {  // input->type == kTfLiteInt8
      TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteInt8);
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	2b09      	cmp	r3, #9
 800d8ca:	d019      	beq.n	800d900 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x190>
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	695c      	ldr	r4, [r3, #20]
 800d8d0:	68fd      	ldr	r5, [r7, #12]
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7f3 fc0e 	bl	80010f8 <TfLiteTypeGetName>
 800d8dc:	4606      	mov	r6, r0
 800d8de:	2009      	movs	r0, #9
 800d8e0:	f7f3 fc0a 	bl	80010f8 <TfLiteTypeGetName>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	9303      	str	r3, [sp, #12]
 800d8e8:	9602      	str	r6, [sp, #8]
 800d8ea:	4b65      	ldr	r3, [pc, #404]	; (800da80 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>)
 800d8ec:	9301      	str	r3, [sp, #4]
 800d8ee:	4b65      	ldr	r3, [pc, #404]	; (800da84 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x314>)
 800d8f0:	9300      	str	r3, [sp, #0]
 800d8f2:	2330      	movs	r3, #48	; 0x30
 800d8f4:	4a58      	ldr	r2, [pc, #352]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d8f6:	4959      	ldr	r1, [pc, #356]	; (800da5c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
 800d8f8:	4628      	mov	r0, r5
 800d8fa:	47a0      	blx	r4
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	e184      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
      if (output->type == kTfLiteInt16) {
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	2b07      	cmp	r3, #7
 800d906:	d157      	bne.n	800d9b8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x248>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	691b      	ldr	r3, [r3, #16]
 800d90c:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800d910:	d011      	beq.n	800d936 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1c6>
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	695c      	ldr	r4, [r3, #20]
 800d916:	68f8      	ldr	r0, [r7, #12]
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	691b      	ldr	r3, [r3, #16]
 800d91c:	4a5a      	ldr	r2, [pc, #360]	; (800da88 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x318>)
 800d91e:	9203      	str	r2, [sp, #12]
 800d920:	9302      	str	r3, [sp, #8]
 800d922:	4b5a      	ldr	r3, [pc, #360]	; (800da8c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x31c>)
 800d924:	9301      	str	r3, [sp, #4]
 800d926:	4b4f      	ldr	r3, [pc, #316]	; (800da64 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 800d928:	9300      	str	r3, [sp, #0]
 800d92a:	2332      	movs	r3, #50	; 0x32
 800d92c:	4a4a      	ldr	r2, [pc, #296]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d92e:	494e      	ldr	r1, [pc, #312]	; (800da68 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
 800d930:	47a0      	blx	r4
 800d932:	2301      	movs	r3, #1
 800d934:	e169      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
        TF_LITE_ENSURE_NEAR(context, output->params.scale, 1.f / 65536,
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	edd3 7a03 	vldr	s15, [r3, #12]
 800d93c:	ed9f 7a54 	vldr	s14, [pc, #336]	; 800da90 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>
 800d940:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d948:	dd07      	ble.n	800d95a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1ea>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	edd3 7a03 	vldr	s15, [r3, #12]
 800d950:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800da90 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>
 800d954:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d958:	e006      	b.n	800d968 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x1f8>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	edd3 7a03 	vldr	s15, [r3, #12]
 800d960:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800da90 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x320>
 800d964:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d968:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 800d96c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800d970:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800da94 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x324>
 800d974:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d97c:	f340 8098 	ble.w	800dab0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x340>
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	695d      	ldr	r5, [r3, #20]
 800d984:	68fe      	ldr	r6, [r7, #12]
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	68db      	ldr	r3, [r3, #12]
 800d98a:	4618      	mov	r0, r3
 800d98c:	f7f2 fdec 	bl	8000568 <__aeabi_f2d>
 800d990:	460a      	mov	r2, r1
 800d992:	4601      	mov	r1, r0
 800d994:	f04f 0300 	mov.w	r3, #0
 800d998:	4c3f      	ldr	r4, [pc, #252]	; (800da98 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x328>)
 800d99a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d99e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800d9a2:	4b3e      	ldr	r3, [pc, #248]	; (800da9c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x32c>)
 800d9a4:	9301      	str	r3, [sp, #4]
 800d9a6:	4b34      	ldr	r3, [pc, #208]	; (800da78 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x308>)
 800d9a8:	9300      	str	r3, [sp, #0]
 800d9aa:	2334      	movs	r3, #52	; 0x34
 800d9ac:	4a2a      	ldr	r2, [pc, #168]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d9ae:	4933      	ldr	r1, [pc, #204]	; (800da7c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x30c>)
 800d9b0:	4630      	mov	r0, r6
 800d9b2:	47a8      	blx	r5
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	e128      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
                            (0.001f * 1.f / 65536));
      } else {  // output->type == kTfLiteint8
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	2b09      	cmp	r3, #9
 800d9be:	d019      	beq.n	800d9f4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x284>
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	695c      	ldr	r4, [r3, #20]
 800d9c4:	68fd      	ldr	r5, [r7, #12]
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f7f3 fb94 	bl	80010f8 <TfLiteTypeGetName>
 800d9d0:	4606      	mov	r6, r0
 800d9d2:	2009      	movs	r0, #9
 800d9d4:	f7f3 fb90 	bl	80010f8 <TfLiteTypeGetName>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	9303      	str	r3, [sp, #12]
 800d9dc:	9602      	str	r6, [sp, #8]
 800d9de:	4b28      	ldr	r3, [pc, #160]	; (800da80 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x310>)
 800d9e0:	9301      	str	r3, [sp, #4]
 800d9e2:	4b1c      	ldr	r3, [pc, #112]	; (800da54 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e4>)
 800d9e4:	9300      	str	r3, [sp, #0]
 800d9e6:	2336      	movs	r3, #54	; 0x36
 800d9e8:	4a1b      	ldr	r2, [pc, #108]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800d9ea:	491c      	ldr	r1, [pc, #112]	; (800da5c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2ec>)
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	47a0      	blx	r4
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	e10a      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	691b      	ldr	r3, [r3, #16]
 800d9f8:	f113 0f80 	cmn.w	r3, #128	; 0x80
 800d9fc:	d012      	beq.n	800da24 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2b4>
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	695c      	ldr	r4, [r3, #20]
 800da02:	68f8      	ldr	r0, [r7, #12]
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	691b      	ldr	r3, [r3, #16]
 800da08:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800da0c:	9203      	str	r2, [sp, #12]
 800da0e:	9302      	str	r3, [sp, #8]
 800da10:	4b23      	ldr	r3, [pc, #140]	; (800daa0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x330>)
 800da12:	9301      	str	r3, [sp, #4]
 800da14:	4b13      	ldr	r3, [pc, #76]	; (800da64 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f4>)
 800da16:	9300      	str	r3, [sp, #0]
 800da18:	2337      	movs	r3, #55	; 0x37
 800da1a:	4a0f      	ldr	r2, [pc, #60]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800da1c:	4912      	ldr	r1, [pc, #72]	; (800da68 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2f8>)
 800da1e:	47a0      	blx	r4
 800da20:	2301      	movs	r3, #1
 800da22:	e0f2      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	edd3 7a03 	vldr	s15, [r3, #12]
 800da2a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800daa4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x334>
 800da2e:	eef4 7a47 	vcmp.f32	s15, s14
 800da32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da36:	d03b      	beq.n	800dab0 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x340>
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	695c      	ldr	r4, [r3, #20]
 800da3c:	68f8      	ldr	r0, [r7, #12]
 800da3e:	4b1a      	ldr	r3, [pc, #104]	; (800daa8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x338>)
 800da40:	9300      	str	r3, [sp, #0]
 800da42:	2338      	movs	r3, #56	; 0x38
 800da44:	4a04      	ldr	r2, [pc, #16]	; (800da58 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x2e8>)
 800da46:	4919      	ldr	r1, [pc, #100]	; (800daac <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x33c>)
 800da48:	47a0      	blx	r4
 800da4a:	2301      	movs	r3, #1
 800da4c:	e0dd      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
 800da4e:	bf00      	nop
 800da50:	080190a0 	.word	0x080190a0
 800da54:	080190b0 	.word	0x080190b0
 800da58:	0801906c 	.word	0x0801906c
 800da5c:	08019084 	.word	0x08019084
 800da60:	080190dc 	.word	0x080190dc
 800da64:	080190e0 	.word	0x080190e0
 800da68:	080190c0 	.word	0x080190c0
 800da6c:	38000000 	.word	0x38000000
 800da70:	3303126f 	.word	0x3303126f
 800da74:	0801911c 	.word	0x0801911c
 800da78:	08019128 	.word	0x08019128
 800da7c:	080190fc 	.word	0x080190fc
 800da80:	08019140 	.word	0x08019140
 800da84:	0801914c 	.word	0x0801914c
 800da88:	ffff8000 	.word	0xffff8000
 800da8c:	08019158 	.word	0x08019158
 800da90:	37800000 	.word	0x37800000
 800da94:	3283126f 	.word	0x3283126f
 800da98:	3ef00000 	.word	0x3ef00000
 800da9c:	08019160 	.word	0x08019160
 800daa0:	0801916c 	.word	0x0801916c
 800daa4:	3b800000 	.word	0x3b800000
 800daa8:	0801918c 	.word	0x0801918c
 800daac:	08019174 	.word	0x08019174
    }

    static const int kScaledDiffIntegerBits = 5;

    // Calculate input_multiplier and input_left_shift
    if (input->type == kTfLiteInt16) {
 800dab0:	68bb      	ldr	r3, [r7, #8]
 800dab2:	781b      	ldrb	r3, [r3, #0]
 800dab4:	2b07      	cmp	r3, #7
 800dab6:	d12c      	bne.n	800db12 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x3a2>
      int input_left_shift;
      double input_scale_beta_rescale =
          static_cast<double>(input->params.scale) *
 800dab8:	68bb      	ldr	r3, [r7, #8]
 800daba:	68db      	ldr	r3, [r3, #12]
 800dabc:	4618      	mov	r0, r3
 800dabe:	f7f2 fd53 	bl	8000568 <__aeabi_f2d>
 800dac2:	4604      	mov	r4, r0
 800dac4:	460d      	mov	r5, r1
          static_cast<double>(params->beta) /
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	4618      	mov	r0, r3
 800dacc:	f7f2 fd4c 	bl	8000568 <__aeabi_f2d>
 800dad0:	4602      	mov	r2, r0
 800dad2:	460b      	mov	r3, r1
          static_cast<double>(input->params.scale) *
 800dad4:	4620      	mov	r0, r4
 800dad6:	4629      	mov	r1, r5
 800dad8:	f7f2 fd9e 	bl	8000618 <__aeabi_dmul>
 800dadc:	4603      	mov	r3, r0
 800dade:	460c      	mov	r4, r1
 800dae0:	4618      	mov	r0, r3
 800dae2:	4621      	mov	r1, r4
      double input_scale_beta_rescale =
 800dae4:	a351      	add	r3, pc, #324	; (adr r3, 800dc2c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4bc>)
 800dae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daea:	f7f2 febf 	bl	800086c <__aeabi_ddiv>
 800daee:	4603      	mov	r3, r0
 800daf0:	460c      	mov	r4, r1
 800daf2:	e9c7 3406 	strd	r3, r4, [r7, #24]
          (10.0 / 65535.0);  // scale the input_diff such that [-65535, 0]
                             // correspond to [-10.0, 0.0]
      QuantizeMultiplier(input_scale_beta_rescale, &op_data->input_multiplier,
 800daf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800daf8:	3308      	adds	r3, #8
 800dafa:	f107 0214 	add.w	r2, r7, #20
 800dafe:	4611      	mov	r1, r2
 800db00:	4618      	mov	r0, r3
 800db02:	ed97 0b06 	vldr	d0, [r7, #24]
 800db06:	f7fe f8a5 	bl	800bc54 <_ZN6tflite18QuantizeMultiplierEdPlPi>
                         &input_left_shift);
      op_data->input_left_shift = input_left_shift;
 800db0a:	697a      	ldr	r2, [r7, #20]
 800db0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db0e:	60da      	str	r2, [r3, #12]
          &op_data->input_multiplier, &input_left_shift);
      op_data->input_left_shift = input_left_shift;
      op_data->diff_min =
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
                                              op_data->input_left_shift);
    }
 800db10:	e07a      	b.n	800dc08 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x498>
          static_cast<double>(params->beta),
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	681b      	ldr	r3, [r3, #0]
      tflite::PreprocessSoftmaxScaling(
 800db16:	4618      	mov	r0, r3
 800db18:	f7f2 fd26 	bl	8000568 <__aeabi_f2d>
 800db1c:	4680      	mov	r8, r0
 800db1e:	4689      	mov	r9, r1
          static_cast<double>(input->params.scale), kScaledDiffIntegerBits,
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	68db      	ldr	r3, [r3, #12]
      tflite::PreprocessSoftmaxScaling(
 800db24:	4618      	mov	r0, r3
 800db26:	f7f2 fd1f 	bl	8000568 <__aeabi_f2d>
 800db2a:	4682      	mov	sl, r0
 800db2c:	468b      	mov	fp, r1
 800db2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db30:	3308      	adds	r3, #8
 800db32:	f107 0210 	add.w	r2, r7, #16
 800db36:	4619      	mov	r1, r3
 800db38:	2005      	movs	r0, #5
 800db3a:	ec4b ab11 	vmov	d1, sl, fp
 800db3e:	ec49 8b10 	vmov	d0, r8, r9
 800db42:	f7fe f959 	bl	800bdf8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>
      op_data->input_left_shift = input_left_shift;
 800db46:	693a      	ldr	r2, [r7, #16]
 800db48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db4a:	60da      	str	r2, [r3, #12]
                                              op_data->input_left_shift);
 800db4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db4e:	68db      	ldr	r3, [r3, #12]
          -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
 800db50:	221f      	movs	r2, #31
 800db52:	4619      	mov	r1, r3
 800db54:	2005      	movs	r0, #5
 800db56:	f7fe f997 	bl	800be88 <_ZN6tflite20CalculateInputRadiusEiii>
 800db5a:	4603      	mov	r3, r0
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7f2 fcf1 	bl	8000544 <__aeabi_i2d>
 800db62:	4602      	mov	r2, r0
 800db64:	460b      	mov	r3, r1
 800db66:	4614      	mov	r4, r2
 800db68:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
      op_data->diff_min =
 800db6c:	4620      	mov	r0, r4
 800db6e:	4629      	mov	r1, r5
 800db70:	f7f3 f802 	bl	8000b78 <__aeabi_d2iz>
 800db74:	4602      	mov	r2, r0
 800db76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db78:	619a      	str	r2, [r3, #24]
    }
 800db7a:	e045      	b.n	800dc08 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x498>
  } else {
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	781b      	ldrb	r3, [r3, #0]
 800db80:	2b01      	cmp	r3, #1
 800db82:	d019      	beq.n	800dbb8 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x448>
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	695c      	ldr	r4, [r3, #20]
 800db88:	68fd      	ldr	r5, [r7, #12]
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	781b      	ldrb	r3, [r3, #0]
 800db8e:	4618      	mov	r0, r3
 800db90:	f7f3 fab2 	bl	80010f8 <TfLiteTypeGetName>
 800db94:	4606      	mov	r6, r0
 800db96:	2001      	movs	r0, #1
 800db98:	f7f3 faae 	bl	80010f8 <TfLiteTypeGetName>
 800db9c:	4603      	mov	r3, r0
 800db9e:	9303      	str	r3, [sp, #12]
 800dba0:	9602      	str	r6, [sp, #8]
 800dba2:	4b1d      	ldr	r3, [pc, #116]	; (800dc18 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4a8>)
 800dba4:	9301      	str	r3, [sp, #4]
 800dba6:	4b1d      	ldr	r3, [pc, #116]	; (800dc1c <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4ac>)
 800dba8:	9300      	str	r3, [sp, #0]
 800dbaa:	2355      	movs	r3, #85	; 0x55
 800dbac:	4a1c      	ldr	r2, [pc, #112]	; (800dc20 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b0>)
 800dbae:	491d      	ldr	r1, [pc, #116]	; (800dc24 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b4>)
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	47a0      	blx	r4
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	e028      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	2b01      	cmp	r3, #1
 800dbbe:	d019      	beq.n	800dbf4 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x484>
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	695c      	ldr	r4, [r3, #20]
 800dbc4:	68fd      	ldr	r5, [r7, #12]
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	781b      	ldrb	r3, [r3, #0]
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7f3 fa94 	bl	80010f8 <TfLiteTypeGetName>
 800dbd0:	4606      	mov	r6, r0
 800dbd2:	2001      	movs	r0, #1
 800dbd4:	f7f3 fa90 	bl	80010f8 <TfLiteTypeGetName>
 800dbd8:	4603      	mov	r3, r0
 800dbda:	9303      	str	r3, [sp, #12]
 800dbdc:	9602      	str	r6, [sp, #8]
 800dbde:	4b0e      	ldr	r3, [pc, #56]	; (800dc18 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4a8>)
 800dbe0:	9301      	str	r3, [sp, #4]
 800dbe2:	4b11      	ldr	r3, [pc, #68]	; (800dc28 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b8>)
 800dbe4:	9300      	str	r3, [sp, #0]
 800dbe6:	2356      	movs	r3, #86	; 0x56
 800dbe8:	4a0d      	ldr	r2, [pc, #52]	; (800dc20 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b0>)
 800dbea:	490e      	ldr	r1, [pc, #56]	; (800dc24 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x4b4>)
 800dbec:	4628      	mov	r0, r5
 800dbee:	47a0      	blx	r4
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	e00a      	b.n	800dc0a <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE+0x49a>
    op_data->beta = static_cast<double>(params->beta);
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f7f2 fcb5 	bl	8000568 <__aeabi_f2d>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	460c      	mov	r4, r1
 800dc02:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dc04:	e9c2 3400 	strd	r3, r4, [r2]
  }
  return kTfLiteOk;
 800dc08:	2300      	movs	r3, #0
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	372c      	adds	r7, #44	; 0x2c
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc14:	f3af 8000 	nop.w
 800dc18:	080191b0 	.word	0x080191b0
 800dc1c:	0801914c 	.word	0x0801914c
 800dc20:	0801906c 	.word	0x0801906c
 800dc24:	08019084 	.word	0x08019084
 800dc28:	080190b0 	.word	0x080190b0
 800dc2c:	00140014 	.word	0x00140014
 800dc30:	3f240014 	.word	0x3f240014

0800dc34 <_ZN6tflite12_GLOBAL__N_112SoftmaxFloatEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>:

// Takes a tensor and performs softmax along the last dimension.
void SoftmaxFloat(const TfLiteEvalTensor* input, TfLiteEvalTensor* output,
                  const SoftmaxParams& op_data) {
 800dc34:	b590      	push	{r4, r7, lr}
 800dc36:	b093      	sub	sp, #76	; 0x4c
 800dc38:	af02      	add	r7, sp, #8
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	60b9      	str	r1, [r7, #8]
 800dc3e:	607a      	str	r2, [r7, #4]
  tflite::reference_ops::Softmax(op_data, tflite::micro::GetTensorShape(input),
 800dc40:	f107 0310 	add.w	r3, r7, #16
 800dc44:	68f9      	ldr	r1, [r7, #12]
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7f8 fc17 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800dc4c:	68f8      	ldr	r0, [r7, #12]
 800dc4e:	f7f5 f8db 	bl	8002e08 <_ZN6tflite5micro13GetTensorDataIfEEPKT_PK16TfLiteEvalTensor>
 800dc52:	4604      	mov	r4, r0
                                 tflite::micro::GetTensorData<float>(input),
                                 tflite::micro::GetTensorShape(output),
 800dc54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc58:	68b9      	ldr	r1, [r7, #8]
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f7f8 fc0d 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  tflite::reference_ops::Softmax(op_data, tflite::micro::GetTensorShape(input),
 800dc60:	68b8      	ldr	r0, [r7, #8]
 800dc62:	f7f5 f8e0 	bl	8002e26 <_ZN6tflite5micro13GetTensorDataIfEEPT_P16TfLiteEvalTensor>
 800dc66:	4602      	mov	r2, r0
 800dc68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc6c:	f107 0110 	add.w	r1, r7, #16
 800dc70:	9200      	str	r2, [sp, #0]
 800dc72:	4622      	mov	r2, r4
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f7ff fb3e 	bl	800d2f6 <_ZN6tflite13reference_ops7SoftmaxERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKfS6_Pf>
                                 tflite::micro::GetTensorShape(output),
 800dc7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7f3 fb78 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
  tflite::reference_ops::Softmax(op_data, tflite::micro::GetTensorShape(input),
 800dc84:	f107 0310 	add.w	r3, r7, #16
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7f3 fb73 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
                                 tflite::micro::GetTensorData<float>(output));
}
 800dc8e:	bf00      	nop
 800dc90:	3744      	adds	r7, #68	; 0x44
 800dc92:	46bd      	mov	sp, r7
 800dc94:	bd90      	pop	{r4, r7, pc}

0800dc96 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>:

void SoftmaxQuantized(const TfLiteEvalTensor* input, TfLiteEvalTensor* output,
                      const SoftmaxParams& op_data) {
 800dc96:	b590      	push	{r4, r7, lr}
 800dc98:	b0b7      	sub	sp, #220	; 0xdc
 800dc9a:	af02      	add	r7, sp, #8
 800dc9c:	60f8      	str	r0, [r7, #12]
 800dc9e:	60b9      	str	r1, [r7, #8]
 800dca0:	607a      	str	r2, [r7, #4]
  if (input->type == kTfLiteUInt8) {
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	7a1b      	ldrb	r3, [r3, #8]
 800dca6:	2b03      	cmp	r3, #3
 800dca8:	d127      	bne.n	800dcfa <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x64>
    tflite::reference_ops::Softmax(
        op_data, tflite::micro::GetTensorShape(input),
 800dcaa:	f107 0310 	add.w	r3, r7, #16
 800dcae:	68f9      	ldr	r1, [r7, #12]
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f7f8 fbe2 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::Softmax(
 800dcb6:	68f8      	ldr	r0, [r7, #12]
 800dcb8:	f7f5 f8f5 	bl	8002ea6 <_ZN6tflite5micro13GetTensorDataIhEEPKT_PK16TfLiteEvalTensor>
 800dcbc:	4604      	mov	r4, r0
        tflite::micro::GetTensorData<uint8_t>(input),
        tflite::micro::GetTensorShape(output),
 800dcbe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dcc2:	68b9      	ldr	r1, [r7, #8]
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7f8 fbd8 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::Softmax(
 800dcca:	68b8      	ldr	r0, [r7, #8]
 800dccc:	f7f5 f8fa 	bl	8002ec4 <_ZN6tflite5micro13GetTensorDataIhEEPT_P16TfLiteEvalTensor>
 800dcd0:	4602      	mov	r2, r0
 800dcd2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dcd6:	f107 0110 	add.w	r1, r7, #16
 800dcda:	9200      	str	r2, [sp, #0]
 800dcdc:	4622      	mov	r2, r4
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f000 fbb4 	bl	800e44c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
        tflite::micro::GetTensorShape(output),
 800dce4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dce8:	4618      	mov	r0, r3
 800dcea:	f7f3 fb43 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
        op_data, tflite::micro::GetTensorShape(input),
 800dcee:	f107 0310 	add.w	r3, r7, #16
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f7f3 fb3e 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
        op_data, tflite::micro::GetTensorShape(input),
        tflite::micro::GetTensorData<int16_t>(input),
        tflite::micro::GetTensorShape(output),
        tflite::micro::GetTensorData<int16_t>(output));
  }
}
 800dcf8:	e07e      	b.n	800ddf8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x162>
  } else if (input->type == kTfLiteInt8) {
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	7a1b      	ldrb	r3, [r3, #8]
 800dcfe:	2b09      	cmp	r3, #9
 800dd00:	d153      	bne.n	800ddaa <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x114>
    if (output->type == kTfLiteInt16) {
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	7a1b      	ldrb	r3, [r3, #8]
 800dd06:	2b07      	cmp	r3, #7
 800dd08:	d127      	bne.n	800dd5a <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0xc4>
          op_data, tflite::micro::GetTensorShape(input),
 800dd0a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dd0e:	68f9      	ldr	r1, [r7, #12]
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7f8 fbb2 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
 800dd16:	68f8      	ldr	r0, [r7, #12]
 800dd18:	f7f5 f896 	bl	8002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 800dd1c:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
 800dd1e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800dd22:	68b9      	ldr	r1, [r7, #8]
 800dd24:	4618      	mov	r0, r3
 800dd26:	f7f8 fba8 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
 800dd2a:	68b8      	ldr	r0, [r7, #8]
 800dd2c:	f7f7 ff40 	bl	8005bb0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 800dd30:	4602      	mov	r2, r0
 800dd32:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800dd36:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800dd3a:	9200      	str	r2, [sp, #0]
 800dd3c:	4622      	mov	r2, r4
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 fc9f 	bl	800e682 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
          tflite::micro::GetTensorShape(output),
 800dd44:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f7f3 fb13 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
          op_data, tflite::micro::GetTensorShape(input),
 800dd4e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dd52:	4618      	mov	r0, r3
 800dd54:	f7f3 fb0e 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
}
 800dd58:	e04e      	b.n	800ddf8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x162>
          op_data, tflite::micro::GetTensorShape(input),
 800dd5a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800dd5e:	68f9      	ldr	r1, [r7, #12]
 800dd60:	4618      	mov	r0, r3
 800dd62:	f7f8 fb8a 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
 800dd66:	68f8      	ldr	r0, [r7, #12]
 800dd68:	f7f5 f86e 	bl	8002e48 <_ZN6tflite5micro13GetTensorDataIaEEPKT_PK16TfLiteEvalTensor>
 800dd6c:	4604      	mov	r4, r0
          tflite::micro::GetTensorShape(output),
 800dd6e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800dd72:	68b9      	ldr	r1, [r7, #8]
 800dd74:	4618      	mov	r0, r3
 800dd76:	f7f8 fb80 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
 800dd7a:	68b8      	ldr	r0, [r7, #8]
 800dd7c:	f7f5 f882 	bl	8002e84 <_ZN6tflite5micro13GetTensorDataIaEEPT_P16TfLiteEvalTensor>
 800dd80:	4602      	mov	r2, r0
 800dd82:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800dd86:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800dd8a:	9200      	str	r2, [sp, #0]
 800dd8c:	4622      	mov	r2, r4
 800dd8e:	6878      	ldr	r0, [r7, #4]
 800dd90:	f000 fd95 	bl	800e8be <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
          tflite::micro::GetTensorShape(output),
 800dd94:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800dd98:	4618      	mov	r0, r3
 800dd9a:	f7f3 faeb 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
          op_data, tflite::micro::GetTensorShape(input),
 800dd9e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800dda2:	4618      	mov	r0, r3
 800dda4:	f7f3 fae6 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
}
 800dda8:	e026      	b.n	800ddf8 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE+0x162>
        op_data, tflite::micro::GetTensorShape(input),
 800ddaa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800ddae:	68f9      	ldr	r1, [r7, #12]
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f7f8 fb62 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
 800ddb6:	68f8      	ldr	r0, [r7, #12]
 800ddb8:	f000 fe9f 	bl	800eafa <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>
 800ddbc:	4604      	mov	r4, r0
        tflite::micro::GetTensorShape(output),
 800ddbe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800ddc2:	68b9      	ldr	r1, [r7, #8]
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	f7f8 fb58 	bl	800647a <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    tflite::reference_ops::SoftmaxInt16(
 800ddca:	68b8      	ldr	r0, [r7, #8]
 800ddcc:	f7f7 fef0 	bl	8005bb0 <_ZN6tflite5micro13GetTensorDataIsEEPT_P16TfLiteEvalTensor>
 800ddd0:	4602      	mov	r2, r0
 800ddd2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800ddd6:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800ddda:	9200      	str	r2, [sp, #0]
 800dddc:	4622      	mov	r2, r4
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f7ff fb86 	bl	800d4f0 <_ZN6tflite13reference_ops12SoftmaxInt16ERKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKsS6_Ps>
        tflite::micro::GetTensorShape(output),
 800dde4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800dde8:	4618      	mov	r0, r3
 800ddea:	f7f3 fac3 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
        op_data, tflite::micro::GetTensorShape(input),
 800ddee:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7f3 fabe 	bl	8001374 <_ZN6tflite12RuntimeShapeD1Ev>
}
 800ddf8:	bf00      	nop
 800ddfa:	37d4      	adds	r7, #212	; 0xd4
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bd90      	pop	{r4, r7, pc}

0800de00 <_ZN6tflite12_GLOBAL__N_111SoftmaxInitEP13TfLiteContextPKcj>:

void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
 800de00:	b580      	push	{r7, lr}
 800de02:	b084      	sub	sp, #16
 800de04:	af00      	add	r7, sp, #0
 800de06:	60f8      	str	r0, [r7, #12]
 800de08:	60b9      	str	r1, [r7, #8]
 800de0a:	607a      	str	r2, [r7, #4]
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de10:	2b00      	cmp	r3, #0
 800de12:	d101      	bne.n	800de18 <_ZN6tflite12_GLOBAL__N_111SoftmaxInitEP13TfLiteContextPKcj+0x18>
 800de14:	f005 fde0 	bl	80139d8 <abort>
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de1c:	2138      	movs	r1, #56	; 0x38
 800de1e:	68f8      	ldr	r0, [r7, #12]
 800de20:	4798      	blx	r3
 800de22:	4603      	mov	r3, r0
}
 800de24:	4618      	mov	r0, r3
 800de26:	3710      	adds	r7, #16
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_clEf>:
  // Populate LUT if required
  if (input->type == kTfLiteInt16) {
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
    // exp LUT only used on negative values
    // we consider exp(-10.0) is insignificant to accumulation
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b082      	sub	sp, #8
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
 800de34:	ed87 0a00 	vstr	s0, [r7]
 800de38:	ed97 0a00 	vldr	s0, [r7]
 800de3c:	f7ff f808 	bl	800ce50 <_ZSt3expf>
 800de40:	eef0 7a40 	vmov.f32	s15, s0
 800de44:	eeb0 0a67 	vmov.f32	s0, s15
 800de48:	3708      	adds	r7, #8
 800de4a:	46bd      	mov	sp, r7
 800de4c:	bd80      	pop	{r7, pc}

0800de4e <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE_4_FUNEf>:
 800de4e:	b580      	push	{r7, lr}
 800de50:	b082      	sub	sp, #8
 800de52:	af00      	add	r7, sp, #0
 800de54:	ed87 0a01 	vstr	s0, [r7, #4]
 800de58:	ed97 0a01 	vldr	s0, [r7, #4]
 800de5c:	2000      	movs	r0, #0
 800de5e:	f7ff ffe5 	bl	800de2c <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_clEf>
 800de62:	eef0 7a40 	vmov.f32	s15, s0
 800de66:	eeb0 0a67 	vmov.f32	s0, s15
 800de6a:	3708      	adds	r7, #8
 800de6c:	46bd      	mov	sp, r7
 800de6e:	bd80      	pop	{r7, pc}

0800de70 <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_cvPFffEEv>:
 800de70:	b480      	push	{r7}
 800de72:	b083      	sub	sp, #12
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
 800de78:	4b03      	ldr	r3, [pc, #12]	; (800de88 <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_cvPFffEEv+0x18>)
 800de7a:	4618      	mov	r0, r3
 800de7c:	370c      	adds	r7, #12
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr
 800de86:	bf00      	nop
 800de88:	0800de4f 	.word	0x0800de4f

0800de8c <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_clEf>:
            op_data->exp_lut, kInt16LUTArraySize);
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
 800de8c:	b480      	push	{r7}
 800de8e:	b083      	sub	sp, #12
 800de90:	af00      	add	r7, sp, #0
 800de92:	6078      	str	r0, [r7, #4]
 800de94:	ed87 0a00 	vstr	s0, [r7]
 800de98:	edd7 7a00 	vldr	s15, [r7]
 800de9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dea0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dea4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dea8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800deac:	eef0 7a66 	vmov.f32	s15, s13
 800deb0:	eeb0 0a67 	vmov.f32	s0, s15
 800deb4:	370c      	adds	r7, #12
 800deb6:	46bd      	mov	sp, r7
 800deb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800debc:	4770      	bx	lr

0800debe <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENUlfE0_4_FUNEf>:
 800debe:	b580      	push	{r7, lr}
 800dec0:	b082      	sub	sp, #8
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	ed87 0a01 	vstr	s0, [r7, #4]
 800dec8:	ed97 0a01 	vldr	s0, [r7, #4]
 800decc:	2000      	movs	r0, #0
 800dece:	f7ff ffdd 	bl	800de8c <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_clEf>
 800ded2:	eef0 7a40 	vmov.f32	s15, s0
 800ded6:	eeb0 0a67 	vmov.f32	s0, s15
 800deda:	3708      	adds	r7, #8
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}

0800dee0 <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_cvPFffEEv>:
 800dee0:	b480      	push	{r7}
 800dee2:	b083      	sub	sp, #12
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	6078      	str	r0, [r7, #4]
 800dee8:	4b03      	ldr	r3, [pc, #12]	; (800def8 <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_cvPFffEEv+0x18>)
 800deea:	4618      	mov	r0, r3
 800deec:	370c      	adds	r7, #12
 800deee:	46bd      	mov	sp, r7
 800def0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def4:	4770      	bx	lr
 800def6:	bf00      	nop
 800def8:	0800debf 	.word	0x0800debf

0800defc <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 800defc:	b5b0      	push	{r4, r5, r7, lr}
 800defe:	b08e      	sub	sp, #56	; 0x38
 800df00:	af04      	add	r7, sp, #16
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	6039      	str	r1, [r7, #0]
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 800df06:	6838      	ldr	r0, [r7, #0]
 800df08:	f7f3 feee 	bl	8001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 800df0c:	4603      	mov	r3, r0
 800df0e:	2b01      	cmp	r3, #1
 800df10:	bf14      	ite	ne
 800df12:	2301      	movne	r3, #1
 800df14:	2300      	moveq	r3, #0
 800df16:	b2db      	uxtb	r3, r3
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d014      	beq.n	800df46 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x4a>
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	695c      	ldr	r4, [r3, #20]
 800df20:	687d      	ldr	r5, [r7, #4]
 800df22:	6838      	ldr	r0, [r7, #0]
 800df24:	f7f3 fee0 	bl	8001ce8 <_ZN6tflite9NumInputsEPK10TfLiteNode>
 800df28:	4602      	mov	r2, r0
 800df2a:	2301      	movs	r3, #1
 800df2c:	9303      	str	r3, [sp, #12]
 800df2e:	9202      	str	r2, [sp, #8]
 800df30:	4b80      	ldr	r3, [pc, #512]	; (800e134 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x238>)
 800df32:	9301      	str	r3, [sp, #4]
 800df34:	4b80      	ldr	r3, [pc, #512]	; (800e138 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x23c>)
 800df36:	9300      	str	r3, [sp, #0]
 800df38:	238a      	movs	r3, #138	; 0x8a
 800df3a:	4a80      	ldr	r2, [pc, #512]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800df3c:	4980      	ldr	r1, [pc, #512]	; (800e140 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 800df3e:	4628      	mov	r0, r5
 800df40:	47a0      	blx	r4
 800df42:	2301      	movs	r3, #1
 800df44:	e14e      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 800df46:	6838      	ldr	r0, [r7, #0]
 800df48:	f7fe fbba 	bl	800c6c0 <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 800df4c:	4603      	mov	r3, r0
 800df4e:	2b01      	cmp	r3, #1
 800df50:	bf14      	ite	ne
 800df52:	2301      	movne	r3, #1
 800df54:	2300      	moveq	r3, #0
 800df56:	b2db      	uxtb	r3, r3
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d014      	beq.n	800df86 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x8a>
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	695c      	ldr	r4, [r3, #20]
 800df60:	687d      	ldr	r5, [r7, #4]
 800df62:	6838      	ldr	r0, [r7, #0]
 800df64:	f7fe fbac 	bl	800c6c0 <_ZN6tflite10NumOutputsEPK10TfLiteNode>
 800df68:	4602      	mov	r2, r0
 800df6a:	2301      	movs	r3, #1
 800df6c:	9303      	str	r3, [sp, #12]
 800df6e:	9202      	str	r2, [sp, #8]
 800df70:	4b70      	ldr	r3, [pc, #448]	; (800e134 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x238>)
 800df72:	9301      	str	r3, [sp, #4]
 800df74:	4b73      	ldr	r3, [pc, #460]	; (800e144 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x248>)
 800df76:	9300      	str	r3, [sp, #0]
 800df78:	238b      	movs	r3, #139	; 0x8b
 800df7a:	4a70      	ldr	r2, [pc, #448]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800df7c:	4970      	ldr	r1, [pc, #448]	; (800e140 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 800df7e:	4628      	mov	r0, r5
 800df80:	47a0      	blx	r4
 800df82:	2301      	movs	r3, #1
 800df84:	e12e      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  const TfLiteTensor* input = GetInput(context, node, 0);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2200      	movs	r2, #0
 800df8a:	6839      	ldr	r1, [r7, #0]
 800df8c:	4618      	mov	r0, r3
 800df8e:	f7f8 fb88 	bl	80066a2 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 800df92:	6278      	str	r0, [r7, #36]	; 0x24
  TF_LITE_ENSURE(context, input != nullptr);
 800df94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df96:	2b00      	cmp	r3, #0
 800df98:	d10a      	bne.n	800dfb0 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xb4>
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	695c      	ldr	r4, [r3, #20]
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	4b69      	ldr	r3, [pc, #420]	; (800e148 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x24c>)
 800dfa2:	9300      	str	r3, [sp, #0]
 800dfa4:	238d      	movs	r3, #141	; 0x8d
 800dfa6:	4a65      	ldr	r2, [pc, #404]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800dfa8:	4968      	ldr	r1, [pc, #416]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800dfaa:	47a0      	blx	r4
 800dfac:	2301      	movs	r3, #1
 800dfae:	e119      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 800dfb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dfb2:	f7f8 faa8 	bl	8006506 <_ZN6tflite13NumDimensionsEPK12TfLiteTensor>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	bfd4      	ite	le
 800dfbc:	2301      	movle	r3, #1
 800dfbe:	2300      	movgt	r3, #0
 800dfc0:	b2db      	uxtb	r3, r3
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d00a      	beq.n	800dfdc <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xe0>
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	695c      	ldr	r4, [r3, #20]
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	4b60      	ldr	r3, [pc, #384]	; (800e150 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x254>)
 800dfce:	9300      	str	r3, [sp, #0]
 800dfd0:	238e      	movs	r3, #142	; 0x8e
 800dfd2:	4a5a      	ldr	r2, [pc, #360]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800dfd4:	495d      	ldr	r1, [pc, #372]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800dfd6:	47a0      	blx	r4
 800dfd8:	2301      	movs	r3, #1
 800dfda:	e103      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  TfLiteTensor* output = GetOutput(context, node, 0);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	6839      	ldr	r1, [r7, #0]
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f7f8 fb6d 	bl	80066c2 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800dfe8:	6238      	str	r0, [r7, #32]
  TF_LITE_ENSURE(context, output != nullptr);
 800dfea:	6a3b      	ldr	r3, [r7, #32]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d10a      	bne.n	800e006 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x10a>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	695c      	ldr	r4, [r3, #20]
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	4b57      	ldr	r3, [pc, #348]	; (800e154 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x258>)
 800dff8:	9300      	str	r3, [sp, #0]
 800dffa:	2390      	movs	r3, #144	; 0x90
 800dffc:	4a4f      	ldr	r2, [pc, #316]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800dffe:	4953      	ldr	r1, [pc, #332]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800e000:	47a0      	blx	r4
 800e002:	2301      	movs	r3, #1
 800e004:	e0ee      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  TF_LITE_ENSURE(context, node->user_data != nullptr);
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	691b      	ldr	r3, [r3, #16]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d10a      	bne.n	800e024 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x128>
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	695c      	ldr	r4, [r3, #20]
 800e012:	6878      	ldr	r0, [r7, #4]
 800e014:	4b50      	ldr	r3, [pc, #320]	; (800e158 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x25c>)
 800e016:	9300      	str	r3, [sp, #0]
 800e018:	2392      	movs	r3, #146	; 0x92
 800e01a:	4a48      	ldr	r2, [pc, #288]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800e01c:	494b      	ldr	r1, [pc, #300]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800e01e:	47a0      	blx	r4
 800e020:	2301      	movs	r3, #1
 800e022:	e0df      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  SoftmaxParams* op_data = static_cast<SoftmaxParams*>(node->user_data);
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	691b      	ldr	r3, [r3, #16]
 800e028:	61fb      	str	r3, [r7, #28]
  if (input->type == kTfLiteInt16) {
 800e02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e02c:	781b      	ldrb	r3, [r3, #0]
 800e02e:	2b07      	cmp	r3, #7
 800e030:	d131      	bne.n	800e096 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x19a>
    void* raw_exp_lut = context->AllocatePersistentBuffer(
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e036:	687a      	ldr	r2, [r7, #4]
        context, sizeof(int16_t) * kInt16LUTArraySize);
 800e038:	f240 4102 	movw	r1, #1026	; 0x402
 800e03c:	4610      	mov	r0, r2
 800e03e:	4798      	blx	r3
 800e040:	61b8      	str	r0, [r7, #24]
    TF_LITE_ENSURE(context, raw_exp_lut != nullptr);
 800e042:	69bb      	ldr	r3, [r7, #24]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d10a      	bne.n	800e05e <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x162>
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	695c      	ldr	r4, [r3, #20]
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	4b43      	ldr	r3, [pc, #268]	; (800e15c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x260>)
 800e050:	9300      	str	r3, [sp, #0]
 800e052:	2398      	movs	r3, #152	; 0x98
 800e054:	4a39      	ldr	r2, [pc, #228]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800e056:	493d      	ldr	r1, [pc, #244]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800e058:	47a0      	blx	r4
 800e05a:	2301      	movs	r3, #1
 800e05c:	e0c2      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
    op_data->exp_lut = reinterpret_cast<int16_t*>(raw_exp_lut);
 800e05e:	69fb      	ldr	r3, [r7, #28]
 800e060:	69ba      	ldr	r2, [r7, #24]
 800e062:	629a      	str	r2, [r3, #40]	; 0x28
    void* one_over_one_plus_x_lut = context->AllocatePersistentBuffer(
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e068:	687a      	ldr	r2, [r7, #4]
        context, sizeof(int16_t) * kInt16LUTArraySize);
 800e06a:	f240 4102 	movw	r1, #1026	; 0x402
 800e06e:	4610      	mov	r0, r2
 800e070:	4798      	blx	r3
 800e072:	6178      	str	r0, [r7, #20]
    TF_LITE_ENSURE(context, one_over_one_plus_x_lut != nullptr);
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d10a      	bne.n	800e090 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x194>
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	695c      	ldr	r4, [r3, #20]
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	4b37      	ldr	r3, [pc, #220]	; (800e160 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x264>)
 800e082:	9300      	str	r3, [sp, #0]
 800e084:	239c      	movs	r3, #156	; 0x9c
 800e086:	4a2d      	ldr	r2, [pc, #180]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800e088:	4930      	ldr	r1, [pc, #192]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800e08a:	47a0      	blx	r4
 800e08c:	2301      	movs	r3, #1
 800e08e:	e0a9      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
    op_data->one_over_one_plus_x_lut =
 800e090:	69fb      	ldr	r3, [r7, #28]
 800e092:	697a      	ldr	r2, [r7, #20]
 800e094:	62da      	str	r2, [r3, #44]	; 0x2c
  if (output->type == kTfLiteInt16) {
 800e096:	6a3b      	ldr	r3, [r7, #32]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	2b07      	cmp	r3, #7
 800e09c:	d116      	bne.n	800e0cc <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1d0>
    TF_LITE_ENSURE(context, input->type == kTfLiteInt8 ||
 800e09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a0:	781b      	ldrb	r3, [r3, #0]
 800e0a2:	2b09      	cmp	r3, #9
 800e0a4:	d02c      	beq.n	800e100 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x204>
 800e0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a8:	781b      	ldrb	r3, [r3, #0]
 800e0aa:	2b03      	cmp	r3, #3
 800e0ac:	d028      	beq.n	800e100 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x204>
 800e0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0b0:	781b      	ldrb	r3, [r3, #0]
 800e0b2:	2b07      	cmp	r3, #7
 800e0b4:	d024      	beq.n	800e100 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x204>
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	695c      	ldr	r4, [r3, #20]
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	4b29      	ldr	r3, [pc, #164]	; (800e164 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 800e0be:	9300      	str	r3, [sp, #0]
 800e0c0:	23a4      	movs	r3, #164	; 0xa4
 800e0c2:	4a1e      	ldr	r2, [pc, #120]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800e0c4:	4921      	ldr	r1, [pc, #132]	; (800e14c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x250>)
 800e0c6:	47a0      	blx	r4
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	e08b      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
    TF_LITE_ENSURE_EQ(context, input->type, output->type);
 800e0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ce:	781a      	ldrb	r2, [r3, #0]
 800e0d0:	6a3b      	ldr	r3, [r7, #32]
 800e0d2:	781b      	ldrb	r3, [r3, #0]
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d013      	beq.n	800e100 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x204>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	695c      	ldr	r4, [r3, #20]
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0e0:	781b      	ldrb	r3, [r3, #0]
 800e0e2:	461a      	mov	r2, r3
 800e0e4:	6a3b      	ldr	r3, [r7, #32]
 800e0e6:	781b      	ldrb	r3, [r3, #0]
 800e0e8:	9303      	str	r3, [sp, #12]
 800e0ea:	9202      	str	r2, [sp, #8]
 800e0ec:	4b1e      	ldr	r3, [pc, #120]	; (800e168 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x26c>)
 800e0ee:	9301      	str	r3, [sp, #4]
 800e0f0:	4b1e      	ldr	r3, [pc, #120]	; (800e16c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800e0f2:	9300      	str	r3, [sp, #0]
 800e0f4:	23a6      	movs	r3, #166	; 0xa6
 800e0f6:	4a11      	ldr	r2, [pc, #68]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800e0f8:	4911      	ldr	r1, [pc, #68]	; (800e140 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 800e0fa:	47a0      	blx	r4
 800e0fc:	2301      	movs	r3, #1
 800e0fe:	e071      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
  if (input->type == kTfLiteInt16) {
 800e100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	2b07      	cmp	r3, #7
 800e106:	d161      	bne.n	800e1cc <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2d0>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800e108:	6a3b      	ldr	r3, [r7, #32]
 800e10a:	691b      	ldr	r3, [r3, #16]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d035      	beq.n	800e17c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x280>
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	695c      	ldr	r4, [r3, #20]
 800e114:	6878      	ldr	r0, [r7, #4]
 800e116:	6a3b      	ldr	r3, [r7, #32]
 800e118:	691b      	ldr	r3, [r3, #16]
 800e11a:	2200      	movs	r2, #0
 800e11c:	9203      	str	r2, [sp, #12]
 800e11e:	9302      	str	r3, [sp, #8]
 800e120:	4b13      	ldr	r3, [pc, #76]	; (800e170 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 800e122:	9301      	str	r3, [sp, #4]
 800e124:	4b13      	ldr	r3, [pc, #76]	; (800e174 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x278>)
 800e126:	9300      	str	r3, [sp, #0]
 800e128:	23ab      	movs	r3, #171	; 0xab
 800e12a:	4a04      	ldr	r2, [pc, #16]	; (800e13c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x240>)
 800e12c:	4904      	ldr	r1, [pc, #16]	; (800e140 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x244>)
 800e12e:	47a0      	blx	r4
 800e130:	2301      	movs	r3, #1
 800e132:	e057      	b.n	800e1e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2e8>
 800e134:	080191c0 	.word	0x080191c0
 800e138:	080191c4 	.word	0x080191c4
 800e13c:	0801906c 	.word	0x0801906c
 800e140:	080190c0 	.word	0x080190c0
 800e144:	080191d4 	.word	0x080191d4
 800e148:	080191e8 	.word	0x080191e8
 800e14c:	08019174 	.word	0x08019174
 800e150:	080191fc 	.word	0x080191fc
 800e154:	08019218 	.word	0x08019218
 800e158:	0801922c 	.word	0x0801922c
 800e15c:	08019248 	.word	0x08019248
 800e160:	08019260 	.word	0x08019260
 800e164:	08019284 	.word	0x08019284
 800e168:	080190b0 	.word	0x080190b0
 800e16c:	0801914c 	.word	0x0801914c
 800e170:	080190dc 	.word	0x080190dc
 800e174:	080190e0 	.word	0x080190e0
 800e178:	00000000 	.word	0x00000000
    gen_lut([](float value) { return std::exp(value); }, -10.0f, 0.0f,
 800e17c:	f107 0308 	add.w	r3, r7, #8
 800e180:	4618      	mov	r0, r3
 800e182:	f7ff fe75 	bl	800de70 <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE_cvPFffEEv>
 800e186:	69fb      	ldr	r3, [r7, #28]
 800e188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e18a:	f240 2201 	movw	r2, #513	; 0x201
 800e18e:	4619      	mov	r1, r3
 800e190:	ed5f 0a07 	vldr	s1, [pc, #-28]	; 800e178 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x27c>
 800e194:	eeba 0a04 	vmov.f32	s0, #164	; 0xc1200000 -10.0
 800e198:	f7fe ff08 	bl	800cfac <_ZN6tflite7gen_lutEPFffEffPsi>
    gen_lut([](float value) { return 1.0f / (1.0f + value); }, 0.0f, 1.0f,
 800e19c:	f107 030c 	add.w	r3, r7, #12
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	f7ff fe9d 	bl	800dee0 <_ZZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNodeENKUlfE0_cvPFffEEv>
 800e1a6:	69fb      	ldr	r3, [r7, #28]
 800e1a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1aa:	f240 2201 	movw	r2, #513	; 0x201
 800e1ae:	4619      	mov	r1, r3
 800e1b0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800e1b4:	ed1f 0a10 	vldr	s0, [pc, #-64]	; 800e178 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x27c>
 800e1b8:	f7fe fef8 	bl	800cfac <_ZN6tflite7gen_lutEPFffEffPsi>
            op_data->one_over_one_plus_x_lut, kInt16LUTArraySize);
    op_data->zero_point = output->params.zero_point;
 800e1bc:	6a3b      	ldr	r3, [r7, #32]
 800e1be:	691a      	ldr	r2, [r3, #16]
 800e1c0:	69fb      	ldr	r3, [r7, #28]
 800e1c2:	61da      	str	r2, [r3, #28]
    op_data->scale = output->params.scale;
 800e1c4:	6a3b      	ldr	r3, [r7, #32]
 800e1c6:	68da      	ldr	r2, [r3, #12]
 800e1c8:	69fb      	ldr	r3, [r7, #28]
 800e1ca:	621a      	str	r2, [r3, #32]
  }

  auto* params = static_cast<TfLiteSoftmaxParams*>(node->builtin_data);
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	695b      	ldr	r3, [r3, #20]
 800e1d0:	613b      	str	r3, [r7, #16]
  return CalculateSoftmaxParams(context, input, output, params, op_data);
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	69fb      	ldr	r3, [r7, #28]
 800e1d6:	9300      	str	r3, [sp, #0]
 800e1d8:	693b      	ldr	r3, [r7, #16]
 800e1da:	6a3a      	ldr	r2, [r7, #32]
 800e1dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e1de:	f7ff fac7 	bl	800d770 <_ZN6tflite12_GLOBAL__N_122CalculateSoftmaxParamsEP13TfLiteContextPK12TfLiteTensorPS3_PK19TfLiteSoftmaxParamsPNS_13SoftmaxParamsE>
 800e1e2:	4603      	mov	r3, r0
}
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	3728      	adds	r7, #40	; 0x28
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	bdb0      	pop	{r4, r5, r7, pc}

0800e1ec <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
 800e1ec:	b5b0      	push	{r4, r5, r7, lr}
 800e1ee:	b092      	sub	sp, #72	; 0x48
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
 800e1f4:	6039      	str	r1, [r7, #0]
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	6839      	ldr	r1, [r7, #0]
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	f7f3 fe46 	bl	8001e8e <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
 800e202:	6478      	str	r0, [r7, #68]	; 0x44
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	2200      	movs	r2, #0
 800e208:	6839      	ldr	r1, [r7, #0]
 800e20a:	4618      	mov	r0, r3
 800e20c:	f7f3 fe4f 	bl	8001eae <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>
 800e210:	6438      	str	r0, [r7, #64]	; 0x40

  TFLITE_DCHECK(node->user_data != nullptr);
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	691b      	ldr	r3, [r3, #16]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d101      	bne.n	800e21e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x32>
 800e21a:	f005 fbdd 	bl	80139d8 <abort>
  SoftmaxParams op_data = *static_cast<SoftmaxParams*>(node->user_data);
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	691b      	ldr	r3, [r3, #16]
 800e222:	f107 0408 	add.w	r4, r7, #8
 800e226:	461d      	mov	r5, r3
 800e228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e22a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e22c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e22e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e234:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e238:	e884 0003 	stmia.w	r4, {r0, r1}

  switch (input->type) {
 800e23c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e23e:	7a1b      	ldrb	r3, [r3, #8]
 800e240:	3b01      	subs	r3, #1
 800e242:	2b08      	cmp	r3, #8
 800e244:	d826      	bhi.n	800e294 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xa8>
 800e246:	a201      	add	r2, pc, #4	; (adr r2, 800e24c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x60>)
 800e248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e24c:	0800e271 	.word	0x0800e271
 800e250:	0800e295 	.word	0x0800e295
 800e254:	0800e283 	.word	0x0800e283
 800e258:	0800e295 	.word	0x0800e295
 800e25c:	0800e295 	.word	0x0800e295
 800e260:	0800e295 	.word	0x0800e295
 800e264:	0800e283 	.word	0x0800e283
 800e268:	0800e295 	.word	0x0800e295
 800e26c:	0800e283 	.word	0x0800e283
    case kTfLiteFloat32: {
      SoftmaxFloat(input, output, op_data);
 800e270:	f107 0308 	add.w	r3, r7, #8
 800e274:	461a      	mov	r2, r3
 800e276:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e278:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e27a:	f7ff fcdb 	bl	800dc34 <_ZN6tflite12_GLOBAL__N_112SoftmaxFloatEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>
      return kTfLiteOk;
 800e27e:	2300      	movs	r3, #0
 800e280:	e017      	b.n	800e2b2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc6>
    }
    case kTfLiteInt8:
    case kTfLiteUInt8:
    case kTfLiteInt16: {
      SoftmaxQuantized(input, output, op_data);
 800e282:	f107 0308 	add.w	r3, r7, #8
 800e286:	461a      	mov	r2, r3
 800e288:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e28a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e28c:	f7ff fd03 	bl	800dc96 <_ZN6tflite12_GLOBAL__N_116SoftmaxQuantizedEPK16TfLiteEvalTensorPS1_RKNS_13SoftmaxParamsE>
      return kTfLiteOk;
 800e290:	2300      	movs	r3, #0
 800e292:	e00e      	b.n	800e2b2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xc6>
    }
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	695c      	ldr	r4, [r3, #20]
 800e298:	687d      	ldr	r5, [r7, #4]
 800e29a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e29c:	7a1b      	ldrb	r3, [r3, #8]
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f7f2 ff2a 	bl	80010f8 <TfLiteTypeGetName>
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e2a8:	7a1b      	ldrb	r3, [r3, #8]
 800e2aa:	4904      	ldr	r1, [pc, #16]	; (800e2bc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xd0>)
 800e2ac:	4628      	mov	r0, r5
 800e2ae:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 800e2b0:	2301      	movs	r3, #1
  }
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3748      	adds	r7, #72	; 0x48
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bdb0      	pop	{r4, r5, r7, pc}
 800e2ba:	bf00      	nop
 800e2bc:	080192e0 	.word	0x080192e0

0800e2c0 <_ZN6tflite16Register_SOFTMAXEv>:
}  // namespace

TfLiteRegistration Register_SOFTMAX() {
 800e2c0:	b4b0      	push	{r4, r5, r7}
 800e2c2:	b083      	sub	sp, #12
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
          /*prepare=*/SoftmaxPrepare,
          /*invoke=*/SoftmaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	4a07      	ldr	r2, [pc, #28]	; (800e2e8 <_ZN6tflite16Register_SOFTMAXEv+0x28>)
 800e2cc:	461c      	mov	r4, r3
 800e2ce:	4615      	mov	r5, r2
 800e2d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e2d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e2d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800e2d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	370c      	adds	r7, #12
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bcb0      	pop	{r4, r5, r7}
 800e2e4:	4770      	bx	lr
 800e2e6:	bf00      	nop
 800e2e8:	080192fc 	.word	0x080192fc

0800e2ec <_ZN6tflite17CountLeadingZerosImEEiT_>:
int CountLeadingZeros(T integer_input) {
 800e2ec:	b480      	push	{r7}
 800e2ee:	b083      	sub	sp, #12
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
  return integer_input ? __builtin_clz(integer_input)
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d003      	beq.n	800e302 <_ZN6tflite17CountLeadingZerosImEEiT_+0x16>
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	fab3 f383 	clz	r3, r3
                       : std::numeric_limits<T>::digits;
 800e300:	e000      	b.n	800e304 <_ZN6tflite17CountLeadingZerosImEEiT_+0x18>
  return integer_input ? __builtin_clz(integer_input)
 800e302:	2320      	movs	r3, #32
}
 800e304:	4618      	mov	r0, r3
 800e306:	370c      	adds	r7, #12
 800e308:	46bd      	mov	sp, r7
 800e30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30e:	4770      	bx	lr

0800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>:

  static const ScalarRawType RawMax() {
    return VectorFromScalar(ScalarRawMax());
  }

  static FixedPoint FromRaw(RawType x) {
 800e310:	b580      	push	{r7, lr}
 800e312:	b084      	sub	sp, #16
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
    FixedPoint retval;
    retval.raw() = x;
 800e318:	f107 030c 	add.w	r3, r7, #12
 800e31c:	4618      	mov	r0, r3
 800e31e:	f000 f869 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800e322:	4602      	mov	r2, r0
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6013      	str	r3, [r2, #0]
    return retval;
 800e328:	68fb      	ldr	r3, [r7, #12]
  }
 800e32a:	4618      	mov	r0, r3
 800e32c:	3710      	adds	r7, #16
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
	...

0800e334 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>:

// Implementation of logistic function.

// Returns 1 / (1 + x) for x in (0, 1).
template <typename tRawType>
FixedPoint<tRawType, 0> one_over_one_plus_x_for_x_in_0_1(
 800e334:	b580      	push	{r7, lr}
 800e336:	b08a      	sub	sp, #40	; 0x28
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]
    FixedPoint<tRawType, 0> a) {
  typedef FixedPoint<tRawType, 0> F0;
  typedef FixedPoint<tRawType, 2> F2;
  F0 half_denominator = RoundingHalfSum(a, F0::One());
 800e33c:	f000 fbec 	bl	800eb18 <_ZN8gemmlowp10FixedPointIlLi0EE3OneEv>
 800e340:	4603      	mov	r3, r0
 800e342:	4619      	mov	r1, r3
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fbf2 	bl	800eb2e <_ZN8gemmlowp15RoundingHalfSumIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e34a:	4603      	mov	r3, r0
 800e34c:	623b      	str	r3, [r7, #32]
  // Newton-Raphson division
  // https://en.wikipedia.org/wiki/Division_algorithm#Newton.E2.80.93Raphson_division
  // Refer to that page for the logic behind the 48/17 and 32/17 constants.
  const F2 constant_48_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, 1515870810, 48.0 / 17.0);
 800e34e:	f04f 305a 	mov.w	r0, #1515870810	; 0x5a5a5a5a
 800e352:	f000 fc1e 	bl	800eb92 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi2EEEEENT_13ScalarRawTypeEl>
 800e356:	4603      	mov	r3, r0
  const F2 constant_48_over_17 =
 800e358:	4618      	mov	r0, r3
 800e35a:	f000 fc06 	bl	800eb6a <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>
 800e35e:	4603      	mov	r3, r0
 800e360:	61fb      	str	r3, [r7, #28]
  const F2 constant_neg_32_over_17 =
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F2, -1010580540, -32.0 / 17.0);
 800e362:	4823      	ldr	r0, [pc, #140]	; (800e3f0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0xbc>)
 800e364:	f000 fc15 	bl	800eb92 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi2EEEEENT_13ScalarRawTypeEl>
 800e368:	4603      	mov	r3, r0
  const F2 constant_neg_32_over_17 =
 800e36a:	4618      	mov	r0, r3
 800e36c:	f000 fbfd 	bl	800eb6a <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>
 800e370:	4603      	mov	r3, r0
 800e372:	61bb      	str	r3, [r7, #24]
  F2 x = constant_48_over_17 + half_denominator * constant_neg_32_over_17;
 800e374:	69b9      	ldr	r1, [r7, #24]
 800e376:	6a38      	ldr	r0, [r7, #32]
 800e378:	f000 fc18 	bl	800ebac <_ZN8gemmlowpmlIlLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800e37c:	4603      	mov	r3, r0
 800e37e:	4619      	mov	r1, r3
 800e380:	69f8      	ldr	r0, [r7, #28]
 800e382:	f000 fc35 	bl	800ebf0 <_ZN8gemmlowpplIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e386:	4603      	mov	r3, r0
 800e388:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < 3; i++) {
 800e38a:	2300      	movs	r3, #0
 800e38c:	627b      	str	r3, [r7, #36]	; 0x24
 800e38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e390:	2b02      	cmp	r3, #2
 800e392:	dc21      	bgt.n	800e3d8 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0xa4>
    F2 half_denominator_times_x = half_denominator * x;
 800e394:	6979      	ldr	r1, [r7, #20]
 800e396:	6a38      	ldr	r0, [r7, #32]
 800e398:	f000 fc08 	bl	800ebac <_ZN8gemmlowpmlIlLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800e39c:	4603      	mov	r3, r0
 800e39e:	613b      	str	r3, [r7, #16]
    F2 one_minus_half_denominator_times_x =
        F2::One() - half_denominator_times_x;
 800e3a0:	f000 fc44 	bl	800ec2c <_ZN8gemmlowp10FixedPointIlLi2EE3OneEv>
 800e3a4:	4603      	mov	r3, r0
    F2 one_minus_half_denominator_times_x =
 800e3a6:	6939      	ldr	r1, [r7, #16]
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f000 fc48 	bl	800ec3e <_ZN8gemmlowpmiIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	60fb      	str	r3, [r7, #12]
    x = x + Rescale<2>(x * one_minus_half_denominator_times_x);
 800e3b2:	68f9      	ldr	r1, [r7, #12]
 800e3b4:	6978      	ldr	r0, [r7, #20]
 800e3b6:	f000 fc60 	bl	800ec7a <_ZN8gemmlowpmlIlLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f000 fc7e 	bl	800ecbe <_ZN8gemmlowp7RescaleILi2ElLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	4619      	mov	r1, r3
 800e3c6:	6978      	ldr	r0, [r7, #20]
 800e3c8:	f000 fc12 	bl	800ebf0 <_ZN8gemmlowpplIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < 3; i++) {
 800e3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	627b      	str	r3, [r7, #36]	; 0x24
 800e3d6:	e7da      	b.n	800e38e <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x5a>
  }
  return Rescale<0>(ExactMulByPot<-1>(x));
 800e3d8:	6978      	ldr	r0, [r7, #20]
 800e3da:	f000 fc8a 	bl	800ecf2 <_ZN8gemmlowp13ExactMulByPotILin1ElLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f000 fc9c 	bl	800ed1e <_ZN8gemmlowp7RescaleILi0ElLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 800e3e6:	4603      	mov	r3, r0
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3728      	adds	r7, #40	; 0x28
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}
 800e3f0:	c3c3c3c4 	.word	0xc3c3c3c4

0800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>:
  RawType& raw() { return i_; }
 800e3f4:	b480      	push	{r7}
 800e3f6:	b083      	sub	sp, #12
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	4618      	mov	r0, r3
 800e400:	370c      	adds	r7, #12
 800e402:	46bd      	mov	sp, r7
 800e404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e408:	4770      	bx	lr

0800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 800e40a:	b590      	push	{r4, r7, lr}
 800e40c:	b085      	sub	sp, #20
 800e40e:	af00      	add	r7, sp, #0
 800e410:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 800e412:	f107 030c 	add.w	r3, r7, #12
 800e416:	4618      	mov	r0, r3
 800e418:	f7ff ffec 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800e41c:	4604      	mov	r4, r0
 800e41e:	6878      	ldr	r0, [r7, #4]
 800e420:	f7f4 fd61 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800e424:	4603      	mov	r3, r0
 800e426:	6023      	str	r3, [r4, #0]
    return retval;
 800e428:	68fb      	ldr	r3, [r7, #12]
  }
 800e42a:	4618      	mov	r0, r3
 800e42c:	3714      	adds	r7, #20
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd90      	pop	{r4, r7, pc}

0800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>:
inline typename FixedPointType::ScalarRawType RescaleConstantInitializer(
 800e432:	b580      	push	{r7, lr}
 800e434:	b082      	sub	sp, #8
 800e436:	af00      	add	r7, sp, #0
 800e438:	6078      	str	r0, [r7, #4]
      RoundingDivideByPOT<std::int32_t>(int32_value, 32 - ScalarTypeBits));
 800e43a:	2100      	movs	r1, #0
 800e43c:	6878      	ldr	r0, [r7, #4]
 800e43e:	f7f4 fa5d 	bl	80028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 800e442:	4603      	mov	r3, r0
}
 800e444:	4618      	mov	r0, r3
 800e446:	3708      	adds	r7, #8
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}

0800e44c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
 800e44c:	b590      	push	{r4, r7, lr}
 800e44e:	b09f      	sub	sp, #124	; 0x7c
 800e450:	af00      	add	r7, sp, #0
 800e452:	60f8      	str	r0, [r7, #12]
 800e454:	60b9      	str	r1, [r7, #8]
 800e456:	607a      	str	r2, [r7, #4]
 800e458:	603b      	str	r3, [r7, #0]
  const int32_t input_beta_multiplier = params.input_multiplier;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	689b      	ldr	r3, [r3, #8]
 800e45e:	667b      	str	r3, [r7, #100]	; 0x64
  const int32_t input_beta_left_shift = params.input_left_shift;
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	68db      	ldr	r3, [r3, #12]
 800e464:	663b      	str	r3, [r7, #96]	; 0x60
  const int diff_min = params.diff_min;
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	699b      	ldr	r3, [r3, #24]
 800e46a:	65fb      	str	r3, [r7, #92]	; 0x5c
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800e46c:	68b8      	ldr	r0, [r7, #8]
 800e46e:	f7f2 ff97 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800e472:	4603      	mov	r3, r0
 800e474:	3b01      	subs	r3, #1
 800e476:	65bb      	str	r3, [r7, #88]	; 0x58
  const int outer_size =
 800e478:	683a      	ldr	r2, [r7, #0]
 800e47a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e47c:	68b8      	ldr	r0, [r7, #8]
 800e47e:	f7fe fd52 	bl	800cf26 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 800e482:	6578      	str	r0, [r7, #84]	; 0x54
  const int depth =
 800e484:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e486:	683a      	ldr	r2, [r7, #0]
 800e488:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e48a:	68b8      	ldr	r0, [r7, #8]
 800e48c:	f7f3 f853 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800e490:	6538      	str	r0, [r7, #80]	; 0x50
  for (int i = 0; i < outer_size; ++i) {
 800e492:	2300      	movs	r3, #0
 800e494:	677b      	str	r3, [r7, #116]	; 0x74
 800e496:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e498:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e49a:	429a      	cmp	r2, r3
 800e49c:	f280 80ed 	bge.w	800e67a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22e>
    InputT max_in_row = std::numeric_limits<InputT>::min();
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	673b      	str	r3, [r7, #112]	; 0x70
 800e4aa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e4ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e4ae:	429a      	cmp	r2, r3
 800e4b0:	da16      	bge.n	800e4e0 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x94>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
 800e4b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e4b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e4b6:	fb02 f203 	mul.w	r2, r2, r3
 800e4ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e4bc:	4413      	add	r3, r2
 800e4be:	461a      	mov	r2, r3
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	441a      	add	r2, r3
 800e4c4:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800e4c8:	4611      	mov	r1, r2
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f000 fc5b 	bl	800ed86 <_ZSt3maxIhERKT_S2_S2_>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	781b      	ldrb	r3, [r3, #0]
 800e4d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 800e4d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e4da:	3301      	adds	r3, #1
 800e4dc:	673b      	str	r3, [r7, #112]	; 0x70
 800e4de:	e7e4      	b.n	800e4aa <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5e>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
 800e4e0:	f000 fc65 	bl	800edae <_ZN8gemmlowp10FixedPointIlLi12EE4ZeroEv>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e4ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e4ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e4f0:	429a      	cmp	r2, r3
 800e4f2:	da2f      	bge.n	800e554 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x108>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800e4f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e4f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e4f8:	fb02 f203 	mul.w	r2, r2, r3
 800e4fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4fe:	4413      	add	r3, r2
 800e500:	461a      	mov	r2, r3
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	4413      	add	r3, r2
 800e506:	781b      	ldrb	r3, [r3, #0]
 800e508:	461a      	mov	r2, r3
 800e50a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 800e50e:	1ad3      	subs	r3, r2, r3
 800e510:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (input_diff >= diff_min) {
 800e512:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e516:	429a      	cmp	r2, r3
 800e518:	db18      	blt.n	800e54c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x100>
        const int32_t input_diff_rescaled =
 800e51a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e51c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e51e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e520:	f7fe fd30 	bl	800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 800e524:	64b8      	str	r0, [r7, #72]	; 0x48
        const FixedPointScaledDiff scaled_diff_f8 =
 800e526:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800e528:	f000 fc49 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800e52c:	4603      	mov	r3, r0
 800e52e:	61fb      	str	r3, [r7, #28]
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
 800e530:	69f8      	ldr	r0, [r7, #28]
 800e532:	f000 fc73 	bl	800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 800e536:	4603      	mov	r3, r0
 800e538:	4618      	mov	r0, r3
 800e53a:	f000 fdb7 	bl	800f0ac <_ZN8gemmlowp7RescaleILi12ElLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 800e53e:	4603      	mov	r3, r0
 800e540:	4619      	mov	r1, r3
 800e542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e544:	f000 fc4c 	bl	800ede0 <_ZN8gemmlowpplIlLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e548:	4603      	mov	r3, r0
 800e54a:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 800e54c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e54e:	3301      	adds	r3, #1
 800e550:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e552:	e7cb      	b.n	800e4ec <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa0>
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));
 800e554:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e558:	4618      	mov	r0, r3
 800e55a:	f000 fdc1 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800e55e:	4603      	mov	r3, r0
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800e566:	210c      	movs	r1, #12
 800e568:	4618      	mov	r0, r3
 800e56a:	f7fe fe99 	bl	800d2a0 <_ZN6tflite13GetReciprocalEliPi>
 800e56e:	4603      	mov	r3, r0
 800e570:	4618      	mov	r0, r3
 800e572:	f7ff fecd 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800e576:	4603      	mov	r3, r0
 800e578:	623b      	str	r3, [r7, #32]
    for (int c = 0; c < depth; ++c) {
 800e57a:	2300      	movs	r3, #0
 800e57c:	66bb      	str	r3, [r7, #104]	; 0x68
 800e57e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e580:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e582:	429a      	cmp	r2, r3
 800e584:	da75      	bge.n	800e672 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x226>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800e586:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e588:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e58a:	fb02 f203 	mul.w	r2, r2, r3
 800e58e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e590:	4413      	add	r3, r2
 800e592:	461a      	mov	r2, r3
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	4413      	add	r3, r2
 800e598:	781b      	ldrb	r3, [r3, #0]
 800e59a:	461a      	mov	r2, r3
 800e59c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 800e5a0:	1ad3      	subs	r3, r2, r3
 800e5a2:	647b      	str	r3, [r7, #68]	; 0x44
      if (input_diff >= diff_min) {
 800e5a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	db50      	blt.n	800e64e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x202>
        const int32_t input_diff_rescaled =
 800e5ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e5ae:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e5b0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e5b2:	f7fe fce7 	bl	800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 800e5b6:	6438      	str	r0, [r7, #64]	; 0x40
        const FixedPointScaledDiff scaled_diff_f8 =
 800e5b8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800e5ba:	f000 fc00 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	61bb      	str	r3, [r7, #24]
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
 800e5c2:	69b8      	ldr	r0, [r7, #24]
 800e5c4:	f000 fc2a 	bl	800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	617b      	str	r3, [r7, #20]
            (shifted_scale * exp_in_0).raw(),
 800e5cc:	6979      	ldr	r1, [r7, #20]
 800e5ce:	6a38      	ldr	r0, [r7, #32]
 800e5d0:	f000 fd91 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	633b      	str	r3, [r7, #48]	; 0x30
 800e5d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f7ff ff09 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800e5e2:	4603      	mov	r3, r0
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 800e5e4:	681b      	ldr	r3, [r3, #0]
            num_bits_over_unit + 31 - (sizeof(OutputT) * 8));
 800e5e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 800e5e8:	3217      	adds	r2, #23
 800e5ea:	4611      	mov	r1, r2
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	f000 fda5 	bl	800f13c <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_>
 800e5f2:	63f8      	str	r0, [r7, #60]	; 0x3c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min());
 800e5f4:	f7f7 ff63 	bl	80064be <_ZNSt14numeric_limitsIhE3minEv>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	461a      	mov	r2, r3
            unsat_output +
 800e5fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e5fe:	4413      	add	r3, r2
        const int32_t shifted_output =
 800e600:	613b      	str	r3, [r7, #16]
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
 800e602:	f7f7 ff64 	bl	80064ce <_ZNSt14numeric_limitsIhE3maxEv>
 800e606:	4603      	mov	r3, r0
 800e608:	637b      	str	r3, [r7, #52]	; 0x34
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
 800e60a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800e60e:	f107 0310 	add.w	r3, r7, #16
 800e612:	4611      	mov	r1, r2
 800e614:	4618      	mov	r0, r3
 800e616:	f7f4 f923 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800e61a:	4604      	mov	r4, r0
 800e61c:	f7f7 ff4f 	bl	80064be <_ZNSt14numeric_limitsIhE3minEv>
 800e620:	4603      	mov	r3, r0
 800e622:	63bb      	str	r3, [r7, #56]	; 0x38
 800e624:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e628:	4619      	mov	r1, r3
 800e62a:	4620      	mov	r0, r4
 800e62c:	f7f2 fe1e 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800e630:	4603      	mov	r3, r0
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
 800e632:	6819      	ldr	r1, [r3, #0]
 800e634:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e636:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e638:	fb02 f203 	mul.w	r2, r2, r3
 800e63c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e63e:	4413      	add	r3, r2
 800e640:	461a      	mov	r2, r3
 800e642:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e646:	4413      	add	r3, r2
 800e648:	b2ca      	uxtb	r2, r1
 800e64a:	701a      	strb	r2, [r3, #0]
 800e64c:	e00d      	b.n	800e66a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x21e>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800e64e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e650:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e652:	fb02 f203 	mul.w	r2, r2, r3
 800e656:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e658:	4413      	add	r3, r2
 800e65a:	461a      	mov	r2, r3
 800e65c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e660:	189c      	adds	r4, r3, r2
 800e662:	f7f7 ff2c 	bl	80064be <_ZNSt14numeric_limitsIhE3minEv>
 800e666:	4603      	mov	r3, r0
 800e668:	7023      	strb	r3, [r4, #0]
    for (int c = 0; c < depth; ++c) {
 800e66a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e66c:	3301      	adds	r3, #1
 800e66e:	66bb      	str	r3, [r7, #104]	; 0x68
 800e670:	e785      	b.n	800e57e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x132>
  for (int i = 0; i < outer_size; ++i) {
 800e672:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e674:	3301      	adds	r3, #1
 800e676:	677b      	str	r3, [r7, #116]	; 0x74
 800e678:	e70d      	b.n	800e496 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x4a>
}
 800e67a:	bf00      	nop
 800e67c:	377c      	adds	r7, #124	; 0x7c
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd90      	pop	{r4, r7, pc}

0800e682 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
 800e682:	b590      	push	{r4, r7, lr}
 800e684:	b09f      	sub	sp, #124	; 0x7c
 800e686:	af00      	add	r7, sp, #0
 800e688:	60f8      	str	r0, [r7, #12]
 800e68a:	60b9      	str	r1, [r7, #8]
 800e68c:	607a      	str	r2, [r7, #4]
 800e68e:	603b      	str	r3, [r7, #0]
  const int32_t input_beta_multiplier = params.input_multiplier;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	689b      	ldr	r3, [r3, #8]
 800e694:	667b      	str	r3, [r7, #100]	; 0x64
  const int32_t input_beta_left_shift = params.input_left_shift;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	68db      	ldr	r3, [r3, #12]
 800e69a:	663b      	str	r3, [r7, #96]	; 0x60
  const int diff_min = params.diff_min;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	699b      	ldr	r3, [r3, #24]
 800e6a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800e6a2:	68b8      	ldr	r0, [r7, #8]
 800e6a4:	f7f2 fe7c 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	3b01      	subs	r3, #1
 800e6ac:	65bb      	str	r3, [r7, #88]	; 0x58
  const int outer_size =
 800e6ae:	683a      	ldr	r2, [r7, #0]
 800e6b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e6b2:	68b8      	ldr	r0, [r7, #8]
 800e6b4:	f7fe fc37 	bl	800cf26 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 800e6b8:	6578      	str	r0, [r7, #84]	; 0x54
  const int depth =
 800e6ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e6bc:	683a      	ldr	r2, [r7, #0]
 800e6be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e6c0:	68b8      	ldr	r0, [r7, #8]
 800e6c2:	f7f2 ff38 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800e6c6:	6538      	str	r0, [r7, #80]	; 0x50
  for (int i = 0; i < outer_size; ++i) {
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	677b      	str	r3, [r7, #116]	; 0x74
 800e6cc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e6ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	f280 80f0 	bge.w	800e8b6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x234>
    InputT max_in_row = std::numeric_limits<InputT>::min();
 800e6d6:	2380      	movs	r3, #128	; 0x80
 800e6d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 800e6dc:	2300      	movs	r3, #0
 800e6de:	673b      	str	r3, [r7, #112]	; 0x70
 800e6e0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e6e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	da17      	bge.n	800e718 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
 800e6e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e6ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e6ec:	fb02 f203 	mul.w	r2, r2, r3
 800e6f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e6f2:	4413      	add	r3, r2
 800e6f4:	461a      	mov	r2, r3
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	441a      	add	r2, r3
 800e6fa:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800e6fe:	4611      	mov	r1, r2
 800e700:	4618      	mov	r0, r3
 800e702:	f000 fd83 	bl	800f20c <_ZSt3maxIaERKT_S2_S2_>
 800e706:	4603      	mov	r3, r0
 800e708:	f993 3000 	ldrsb.w	r3, [r3]
 800e70c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 800e710:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e712:	3301      	adds	r3, #1
 800e714:	673b      	str	r3, [r7, #112]	; 0x70
 800e716:	e7e3      	b.n	800e6e0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5e>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
 800e718:	f000 fb49 	bl	800edae <_ZN8gemmlowp10FixedPointIlLi12EE4ZeroEv>
 800e71c:	4603      	mov	r3, r0
 800e71e:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 800e720:	2300      	movs	r3, #0
 800e722:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e724:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e728:	429a      	cmp	r2, r3
 800e72a:	da30      	bge.n	800e78e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800e72c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e72e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e730:	fb02 f203 	mul.w	r2, r2, r3
 800e734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e736:	4413      	add	r3, r2
 800e738:	461a      	mov	r2, r3
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	4413      	add	r3, r2
 800e73e:	f993 3000 	ldrsb.w	r3, [r3]
 800e742:	461a      	mov	r2, r3
 800e744:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 800e748:	1ad3      	subs	r3, r2, r3
 800e74a:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (input_diff >= diff_min) {
 800e74c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e74e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e750:	429a      	cmp	r2, r3
 800e752:	db18      	blt.n	800e786 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x104>
        const int32_t input_diff_rescaled =
 800e754:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e756:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e758:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e75a:	f7fe fc13 	bl	800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 800e75e:	64b8      	str	r0, [r7, #72]	; 0x48
        const FixedPointScaledDiff scaled_diff_f8 =
 800e760:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800e762:	f000 fb2c 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800e766:	4603      	mov	r3, r0
 800e768:	61fb      	str	r3, [r7, #28]
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
 800e76a:	69f8      	ldr	r0, [r7, #28]
 800e76c:	f000 fb56 	bl	800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 800e770:	4603      	mov	r3, r0
 800e772:	4618      	mov	r0, r3
 800e774:	f000 fc9a 	bl	800f0ac <_ZN8gemmlowp7RescaleILi12ElLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 800e778:	4603      	mov	r3, r0
 800e77a:	4619      	mov	r1, r3
 800e77c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e77e:	f000 fb2f 	bl	800ede0 <_ZN8gemmlowpplIlLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e782:	4603      	mov	r3, r0
 800e784:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 800e786:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e788:	3301      	adds	r3, #1
 800e78a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e78c:	e7ca      	b.n	800e724 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa2>
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));
 800e78e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e792:	4618      	mov	r0, r3
 800e794:	f000 fca4 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800e798:	4603      	mov	r3, r0
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800e7a0:	210c      	movs	r1, #12
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f7fe fd7c 	bl	800d2a0 <_ZN6tflite13GetReciprocalEliPi>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f7ff fdb0 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	623b      	str	r3, [r7, #32]
    for (int c = 0; c < depth; ++c) {
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	66bb      	str	r3, [r7, #104]	; 0x68
 800e7b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e7ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e7bc:	429a      	cmp	r2, r3
 800e7be:	da76      	bge.n	800e8ae <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800e7c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e7c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e7c4:	fb02 f203 	mul.w	r2, r2, r3
 800e7c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e7ca:	4413      	add	r3, r2
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	4413      	add	r3, r2
 800e7d2:	f993 3000 	ldrsb.w	r3, [r3]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 800e7dc:	1ad3      	subs	r3, r2, r3
 800e7de:	647b      	str	r3, [r7, #68]	; 0x44
      if (input_diff >= diff_min) {
 800e7e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e7e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	db50      	blt.n	800e88a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x208>
        const int32_t input_diff_rescaled =
 800e7e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e7ea:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e7ec:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e7ee:	f7fe fbc9 	bl	800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 800e7f2:	6438      	str	r0, [r7, #64]	; 0x40
        const FixedPointScaledDiff scaled_diff_f8 =
 800e7f4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800e7f6:	f000 fae2 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	61bb      	str	r3, [r7, #24]
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
 800e7fe:	69b8      	ldr	r0, [r7, #24]
 800e800:	f000 fb0c 	bl	800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 800e804:	4603      	mov	r3, r0
 800e806:	617b      	str	r3, [r7, #20]
            (shifted_scale * exp_in_0).raw(),
 800e808:	6979      	ldr	r1, [r7, #20]
 800e80a:	6a38      	ldr	r0, [r7, #32]
 800e80c:	f000 fc73 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800e810:	4603      	mov	r3, r0
 800e812:	633b      	str	r3, [r7, #48]	; 0x30
 800e814:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e818:	4618      	mov	r0, r3
 800e81a:	f7ff fdeb 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800e81e:	4603      	mov	r3, r0
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 800e820:	681b      	ldr	r3, [r3, #0]
            num_bits_over_unit + 31 - (sizeof(OutputT) * 8));
 800e822:	6a7a      	ldr	r2, [r7, #36]	; 0x24
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 800e824:	320f      	adds	r2, #15
 800e826:	4611      	mov	r1, r2
 800e828:	4618      	mov	r0, r3
 800e82a:	f000 fc87 	bl	800f13c <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_>
 800e82e:	63f8      	str	r0, [r7, #60]	; 0x3c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min());
 800e830:	f7f7 fe56 	bl	80064e0 <_ZNSt14numeric_limitsIsE3minEv>
 800e834:	4603      	mov	r3, r0
 800e836:	461a      	mov	r2, r3
            unsat_output +
 800e838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e83a:	4413      	add	r3, r2
        const int32_t shifted_output =
 800e83c:	613b      	str	r3, [r7, #16]
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
 800e83e:	f7f7 fe59 	bl	80064f4 <_ZNSt14numeric_limitsIsE3maxEv>
 800e842:	4603      	mov	r3, r0
 800e844:	637b      	str	r3, [r7, #52]	; 0x34
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
 800e846:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800e84a:	f107 0310 	add.w	r3, r7, #16
 800e84e:	4611      	mov	r1, r2
 800e850:	4618      	mov	r0, r3
 800e852:	f7f4 f805 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800e856:	4604      	mov	r4, r0
 800e858:	f7f7 fe42 	bl	80064e0 <_ZNSt14numeric_limitsIsE3minEv>
 800e85c:	4603      	mov	r3, r0
 800e85e:	63bb      	str	r3, [r7, #56]	; 0x38
 800e860:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e864:	4619      	mov	r1, r3
 800e866:	4620      	mov	r0, r4
 800e868:	f7f2 fd00 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800e86c:	4603      	mov	r3, r0
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
 800e86e:	6819      	ldr	r1, [r3, #0]
 800e870:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e872:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e874:	fb02 f203 	mul.w	r2, r2, r3
 800e878:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e87a:	4413      	add	r3, r2
 800e87c:	005b      	lsls	r3, r3, #1
 800e87e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e882:	4413      	add	r3, r2
 800e884:	b20a      	sxth	r2, r1
 800e886:	801a      	strh	r2, [r3, #0]
 800e888:	e00d      	b.n	800e8a6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x224>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800e88a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e88c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e88e:	fb02 f203 	mul.w	r2, r2, r3
 800e892:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e894:	4413      	add	r3, r2
 800e896:	005b      	lsls	r3, r3, #1
 800e898:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800e89c:	18d4      	adds	r4, r2, r3
 800e89e:	f7f7 fe1f 	bl	80064e0 <_ZNSt14numeric_limitsIsE3minEv>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	8023      	strh	r3, [r4, #0]
    for (int c = 0; c < depth; ++c) {
 800e8a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e8a8:	3301      	adds	r3, #1
 800e8aa:	66bb      	str	r3, [r7, #104]	; 0x68
 800e8ac:	e784      	b.n	800e7b8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
  for (int i = 0; i < outer_size; ++i) {
 800e8ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e8b0:	3301      	adds	r3, #1
 800e8b2:	677b      	str	r3, [r7, #116]	; 0x74
 800e8b4:	e70a      	b.n	800e6cc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x4a>
}
 800e8b6:	bf00      	nop
 800e8b8:	377c      	adds	r7, #124	; 0x7c
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	bd90      	pop	{r4, r7, pc}

0800e8be <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
 800e8be:	b590      	push	{r4, r7, lr}
 800e8c0:	b09f      	sub	sp, #124	; 0x7c
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	60f8      	str	r0, [r7, #12]
 800e8c6:	60b9      	str	r1, [r7, #8]
 800e8c8:	607a      	str	r2, [r7, #4]
 800e8ca:	603b      	str	r3, [r7, #0]
  const int32_t input_beta_multiplier = params.input_multiplier;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	689b      	ldr	r3, [r3, #8]
 800e8d0:	667b      	str	r3, [r7, #100]	; 0x64
  const int32_t input_beta_left_shift = params.input_left_shift;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	68db      	ldr	r3, [r3, #12]
 800e8d6:	663b      	str	r3, [r7, #96]	; 0x60
  const int diff_min = params.diff_min;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	699b      	ldr	r3, [r3, #24]
 800e8dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800e8de:	68b8      	ldr	r0, [r7, #8]
 800e8e0:	f7f2 fd5e 	bl	80013a0 <_ZNK6tflite12RuntimeShape15DimensionsCountEv>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	3b01      	subs	r3, #1
 800e8e8:	65bb      	str	r3, [r7, #88]	; 0x58
  const int outer_size =
 800e8ea:	683a      	ldr	r2, [r7, #0]
 800e8ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e8ee:	68b8      	ldr	r0, [r7, #8]
 800e8f0:	f7fe fb19 	bl	800cf26 <_ZN6tflite23MatchingFlatSizeSkipDimERKNS_12RuntimeShapeEiS2_>
 800e8f4:	6578      	str	r0, [r7, #84]	; 0x54
  const int depth =
 800e8f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e8f8:	683a      	ldr	r2, [r7, #0]
 800e8fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e8fc:	68b8      	ldr	r0, [r7, #8]
 800e8fe:	f7f2 fe1a 	bl	8001536 <_ZN6tflite11MatchingDimERKNS_12RuntimeShapeEiS2_i>
 800e902:	6538      	str	r0, [r7, #80]	; 0x50
  for (int i = 0; i < outer_size; ++i) {
 800e904:	2300      	movs	r3, #0
 800e906:	677b      	str	r3, [r7, #116]	; 0x74
 800e908:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e90a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e90c:	429a      	cmp	r2, r3
 800e90e:	f280 80f0 	bge.w	800eaf2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x234>
    InputT max_in_row = std::numeric_limits<InputT>::min();
 800e912:	2380      	movs	r3, #128	; 0x80
 800e914:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 800e918:	2300      	movs	r3, #0
 800e91a:	673b      	str	r3, [r7, #112]	; 0x70
 800e91c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e91e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e920:	429a      	cmp	r2, r3
 800e922:	da17      	bge.n	800e954 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x96>
      max_in_row = std::max(max_in_row, input_data[i * depth + c]);
 800e924:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e926:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e928:	fb02 f203 	mul.w	r2, r2, r3
 800e92c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e92e:	4413      	add	r3, r2
 800e930:	461a      	mov	r2, r3
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	441a      	add	r2, r3
 800e936:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800e93a:	4611      	mov	r1, r2
 800e93c:	4618      	mov	r0, r3
 800e93e:	f000 fc65 	bl	800f20c <_ZSt3maxIaERKT_S2_S2_>
 800e942:	4603      	mov	r3, r0
 800e944:	f993 3000 	ldrsb.w	r3, [r3]
 800e948:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for (int c = 0; c < depth; ++c) {
 800e94c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e94e:	3301      	adds	r3, #1
 800e950:	673b      	str	r3, [r7, #112]	; 0x70
 800e952:	e7e3      	b.n	800e91c <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x5e>
    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
 800e954:	f000 fa2b 	bl	800edae <_ZN8gemmlowp10FixedPointIlLi12EE4ZeroEv>
 800e958:	4603      	mov	r3, r0
 800e95a:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 800e95c:	2300      	movs	r3, #0
 800e95e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e960:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e962:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e964:	429a      	cmp	r2, r3
 800e966:	da30      	bge.n	800e9ca <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x10c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800e968:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e96a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e96c:	fb02 f203 	mul.w	r2, r2, r3
 800e970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e972:	4413      	add	r3, r2
 800e974:	461a      	mov	r2, r3
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	4413      	add	r3, r2
 800e97a:	f993 3000 	ldrsb.w	r3, [r3]
 800e97e:	461a      	mov	r2, r3
 800e980:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 800e984:	1ad3      	subs	r3, r2, r3
 800e986:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (input_diff >= diff_min) {
 800e988:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e98a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e98c:	429a      	cmp	r2, r3
 800e98e:	db18      	blt.n	800e9c2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x104>
        const int32_t input_diff_rescaled =
 800e990:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e992:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e994:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e996:	f7fe faf5 	bl	800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 800e99a:	64b8      	str	r0, [r7, #72]	; 0x48
        const FixedPointScaledDiff scaled_diff_f8 =
 800e99c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800e99e:	f000 fa0e 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800e9a2:	4603      	mov	r3, r0
 800e9a4:	61fb      	str	r3, [r7, #28]
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
 800e9a6:	69f8      	ldr	r0, [r7, #28]
 800e9a8:	f000 fa38 	bl	800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 800e9ac:	4603      	mov	r3, r0
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	f000 fb7c 	bl	800f0ac <_ZN8gemmlowp7RescaleILi12ElLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	4619      	mov	r1, r3
 800e9b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e9ba:	f000 fa11 	bl	800ede0 <_ZN8gemmlowpplIlLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	62bb      	str	r3, [r7, #40]	; 0x28
    for (int c = 0; c < depth; ++c) {
 800e9c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9c4:	3301      	adds	r3, #1
 800e9c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e9c8:	e7ca      	b.n	800e960 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa2>
        sum_of_exps.raw(), kAccumulationIntegerBits, &num_bits_over_unit));
 800e9ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f000 fb86 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800e9d4:	4603      	mov	r3, r0
    FixedPoint0 shifted_scale = FixedPoint0::FromRaw(GetReciprocal(
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800e9dc:	210c      	movs	r1, #12
 800e9de:	4618      	mov	r0, r3
 800e9e0:	f7fe fc5e 	bl	800d2a0 <_ZN6tflite13GetReciprocalEliPi>
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	f7ff fc92 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	623b      	str	r3, [r7, #32]
    for (int c = 0; c < depth; ++c) {
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	66bb      	str	r3, [r7, #104]	; 0x68
 800e9f4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e9f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	da76      	bge.n	800eaea <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22c>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800e9fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e9fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ea00:	fb02 f203 	mul.w	r2, r2, r3
 800ea04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ea06:	4413      	add	r3, r2
 800ea08:	461a      	mov	r2, r3
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	4413      	add	r3, r2
 800ea0e:	f993 3000 	ldrsb.w	r3, [r3]
 800ea12:	461a      	mov	r2, r3
 800ea14:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
      int32_t input_diff =
 800ea18:	1ad3      	subs	r3, r2, r3
 800ea1a:	647b      	str	r3, [r7, #68]	; 0x44
      if (input_diff >= diff_min) {
 800ea1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ea1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ea20:	429a      	cmp	r2, r3
 800ea22:	db50      	blt.n	800eac6 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x208>
        const int32_t input_diff_rescaled =
 800ea24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ea26:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ea28:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800ea2a:	f7fe faab 	bl	800cf84 <_ZN6tflite43MultiplyByQuantizedMultiplierGreaterThanOneElli>
 800ea2e:	6438      	str	r0, [r7, #64]	; 0x40
        const FixedPointScaledDiff scaled_diff_f8 =
 800ea30:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800ea32:	f000 f9c4 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800ea36:	4603      	mov	r3, r0
 800ea38:	61bb      	str	r3, [r7, #24]
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
 800ea3a:	69b8      	ldr	r0, [r7, #24]
 800ea3c:	f000 f9ee 	bl	800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
 800ea40:	4603      	mov	r3, r0
 800ea42:	617b      	str	r3, [r7, #20]
            (shifted_scale * exp_in_0).raw(),
 800ea44:	6979      	ldr	r1, [r7, #20]
 800ea46:	6a38      	ldr	r0, [r7, #32]
 800ea48:	f000 fb55 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	633b      	str	r3, [r7, #48]	; 0x30
 800ea50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ea54:	4618      	mov	r0, r3
 800ea56:	f7ff fccd 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800ea5a:	4603      	mov	r3, r0
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 800ea5c:	681b      	ldr	r3, [r3, #0]
            num_bits_over_unit + 31 - (sizeof(OutputT) * 8));
 800ea5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
        int32_t unsat_output = gemmlowp::RoundingDivideByPOT(
 800ea60:	3217      	adds	r2, #23
 800ea62:	4611      	mov	r1, r2
 800ea64:	4618      	mov	r0, r3
 800ea66:	f000 fb69 	bl	800f13c <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_>
 800ea6a:	63f8      	str	r0, [r7, #60]	; 0x3c
            static_cast<int32_t>(std::numeric_limits<OutputT>::min());
 800ea6c:	f7f2 fbc0 	bl	80011f0 <_ZNSt14numeric_limitsIaE3minEv>
 800ea70:	4603      	mov	r3, r0
 800ea72:	461a      	mov	r2, r3
            unsat_output +
 800ea74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea76:	4413      	add	r3, r2
        const int32_t shifted_output =
 800ea78:	613b      	str	r3, [r7, #16]
                     static_cast<int32_t>(std::numeric_limits<OutputT>::max())),
 800ea7a:	f7f2 fbc2 	bl	8001202 <_ZNSt14numeric_limitsIaE3maxEv>
 800ea7e:	4603      	mov	r3, r0
 800ea80:	637b      	str	r3, [r7, #52]	; 0x34
            static_cast<int32_t>(std::numeric_limits<OutputT>::min())));
 800ea82:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800ea86:	f107 0310 	add.w	r3, r7, #16
 800ea8a:	4611      	mov	r1, r2
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f7f3 fee7 	bl	8002860 <_ZSt3minIlERKT_S2_S2_>
 800ea92:	4604      	mov	r4, r0
 800ea94:	f7f2 fbac 	bl	80011f0 <_ZNSt14numeric_limitsIaE3minEv>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ea9c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	4620      	mov	r0, r4
 800eaa4:	f7f2 fbe2 	bl	800126c <_ZSt3maxIlERKT_S2_S2_>
 800eaa8:	4603      	mov	r3, r0
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
 800eaaa:	6819      	ldr	r1, [r3, #0]
 800eaac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eaae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eab0:	fb02 f203 	mul.w	r2, r2, r3
 800eab4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eab6:	4413      	add	r3, r2
 800eab8:	461a      	mov	r2, r3
 800eaba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800eabe:	4413      	add	r3, r2
 800eac0:	b24a      	sxtb	r2, r1
 800eac2:	701a      	strb	r2, [r3, #0]
 800eac4:	e00d      	b.n	800eae2 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x224>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800eac6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eac8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eaca:	fb02 f203 	mul.w	r2, r2, r3
 800eace:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ead0:	4413      	add	r3, r2
 800ead2:	461a      	mov	r2, r3
 800ead4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ead8:	189c      	adds	r4, r3, r2
 800eada:	f7f2 fb89 	bl	80011f0 <_ZNSt14numeric_limitsIaE3minEv>
 800eade:	4603      	mov	r3, r0
 800eae0:	7023      	strb	r3, [r4, #0]
    for (int c = 0; c < depth; ++c) {
 800eae2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eae4:	3301      	adds	r3, #1
 800eae6:	66bb      	str	r3, [r7, #104]	; 0x68
 800eae8:	e784      	b.n	800e9f4 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x136>
  for (int i = 0; i < outer_size; ++i) {
 800eaea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eaec:	3301      	adds	r3, #1
 800eaee:	677b      	str	r3, [r7, #116]	; 0x74
 800eaf0:	e70a      	b.n	800e908 <_ZN6tflite13reference_ops7SoftmaxIaaEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x4a>
}
 800eaf2:	bf00      	nop
 800eaf4:	377c      	adds	r7, #124	; 0x7c
 800eaf6:	46bd      	mov	sp, r7
 800eaf8:	bd90      	pop	{r4, r7, pc}

0800eafa <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor>:
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 800eafa:	b580      	push	{r7, lr}
 800eafc:	b082      	sub	sp, #8
 800eafe:	af00      	add	r7, sp, #0
 800eb00:	6078      	str	r0, [r7, #4]
  TFLITE_DCHECK(tensor != nullptr);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d101      	bne.n	800eb0c <_ZN6tflite5micro13GetTensorDataIsEEPKT_PK16TfLiteEvalTensor+0x12>
 800eb08:	f004 ff66 	bl	80139d8 <abort>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	3708      	adds	r7, #8
 800eb14:	46bd      	mov	sp, r7
 800eb16:	bd80      	pop	{r7, pc}

0800eb18 <_ZN8gemmlowp10FixedPointIlLi0EE3OneEv>:
  static FixedPoint One() {
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	af00      	add	r7, sp, #0
    return FromScalarRaw(
 800eb1c:	f000 fb8c 	bl	800f238 <_ZN8gemmlowp10FixedPointIlLi0EE12ScalarRawMaxEv>
 800eb20:	4603      	mov	r3, r0
            : (ScalarRawType(1) << (kIntegerBits == 0 ? 0 : kFractionalBits)));
 800eb22:	4618      	mov	r0, r3
 800eb24:	f7ff fc71 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800eb28:	4603      	mov	r3, r0
  }
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	bd80      	pop	{r7, pc}

0800eb2e <_ZN8gemmlowp15RoundingHalfSumIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(RoundingHalfSum, RoundingHalfSum)
 800eb2e:	b590      	push	{r4, r7, lr}
 800eb30:	b083      	sub	sp, #12
 800eb32:	af00      	add	r7, sp, #0
 800eb34:	6078      	str	r0, [r7, #4]
 800eb36:	6039      	str	r1, [r7, #0]
 800eb38:	1d3b      	adds	r3, r7, #4
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f7ff fc5a 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800eb40:	4603      	mov	r3, r0
 800eb42:	681c      	ldr	r4, [r3, #0]
 800eb44:	463b      	mov	r3, r7
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7ff fc54 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	4619      	mov	r1, r3
 800eb52:	4620      	mov	r0, r4
 800eb54:	f7fe f98c 	bl	800ce70 <_ZN8gemmlowp15RoundingHalfSumIlEET_S1_S1_>
 800eb58:	4603      	mov	r3, r0
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f7ff fbd8 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800eb60:	4603      	mov	r3, r0
 800eb62:	4618      	mov	r0, r3
 800eb64:	370c      	adds	r7, #12
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd90      	pop	{r4, r7, pc}

0800eb6a <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 800eb6a:	b590      	push	{r4, r7, lr}
 800eb6c:	b085      	sub	sp, #20
 800eb6e:	af00      	add	r7, sp, #0
 800eb70:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 800eb72:	f107 030c 	add.w	r3, r7, #12
 800eb76:	4618      	mov	r0, r3
 800eb78:	f000 fb65 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800eb7c:	4604      	mov	r4, r0
 800eb7e:	6878      	ldr	r0, [r7, #4]
 800eb80:	f7f4 f9b1 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800eb84:	4603      	mov	r3, r0
 800eb86:	6023      	str	r3, [r4, #0]
    return retval;
 800eb88:	68fb      	ldr	r3, [r7, #12]
  }
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3714      	adds	r7, #20
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd90      	pop	{r4, r7, pc}

0800eb92 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi2EEEEENT_13ScalarRawTypeEl>:
inline typename FixedPointType::ScalarRawType RescaleConstantInitializer(
 800eb92:	b580      	push	{r7, lr}
 800eb94:	b082      	sub	sp, #8
 800eb96:	af00      	add	r7, sp, #0
 800eb98:	6078      	str	r0, [r7, #4]
      RoundingDivideByPOT<std::int32_t>(int32_value, 32 - ScalarTypeBits));
 800eb9a:	2100      	movs	r1, #0
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f7f3 fead 	bl	80028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 800eba2:	4603      	mov	r3, r0
}
 800eba4:	4618      	mov	r0, r3
 800eba6:	3708      	adds	r7, #8
 800eba8:	46bd      	mov	sp, r7
 800ebaa:	bd80      	pop	{r7, pc}

0800ebac <_ZN8gemmlowpmlIlLi0ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
 800ebac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ebae:	b085      	sub	sp, #20
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
 800ebb4:	6039      	str	r1, [r7, #0]
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
 800ebb6:	1d3b      	adds	r3, r7, #4
 800ebb8:	4618      	mov	r0, r3
 800ebba:	f7ff fc1b 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	681d      	ldr	r5, [r3, #0]
 800ebc2:	463b      	mov	r3, r7
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	f000 fb3e 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	681e      	ldr	r6, [r3, #0]
 800ebce:	f107 030c 	add.w	r3, r7, #12
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	f000 fb37 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ebd8:	4604      	mov	r4, r0
 800ebda:	4631      	mov	r1, r6
 800ebdc:	4628      	mov	r0, r5
 800ebde:	f7f2 fb59 	bl	8001294 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	6023      	str	r3, [r4, #0]
  return c;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
}
 800ebe8:	4618      	mov	r0, r3
 800ebea:	3714      	adds	r7, #20
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ebf0 <_ZN8gemmlowpplIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
 800ebf0:	b590      	push	{r4, r7, lr}
 800ebf2:	b083      	sub	sp, #12
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
 800ebfa:	1d3b      	adds	r3, r7, #4
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	f000 fb22 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ec02:	4603      	mov	r3, r0
 800ec04:	681c      	ldr	r4, [r3, #0]
 800ec06:	463b      	mov	r3, r7
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f000 fb1c 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	4619      	mov	r1, r3
 800ec14:	4620      	mov	r0, r4
 800ec16:	f7f4 f9a2 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	f000 fb1d 	bl	800f25c <_ZN8gemmlowp10FixedPointIlLi2EE7FromRawEl>
 800ec22:	4603      	mov	r3, r0
 800ec24:	4618      	mov	r0, r3
 800ec26:	370c      	adds	r7, #12
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	bd90      	pop	{r4, r7, pc}

0800ec2c <_ZN8gemmlowp10FixedPointIlLi2EE3OneEv>:
  static FixedPoint One() {
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	af00      	add	r7, sp, #0
            : (ScalarRawType(1) << (kIntegerBits == 0 ? 0 : kFractionalBits)));
 800ec30:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800ec34:	f7ff ff99 	bl	800eb6a <_ZN8gemmlowp10FixedPointIlLi2EE13FromScalarRawEl>
 800ec38:	4603      	mov	r3, r0
  }
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	bd80      	pop	{r7, pc}

0800ec3e <_ZN8gemmlowpmiIlLi2EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
 800ec3e:	b590      	push	{r4, r7, lr}
 800ec40:	b083      	sub	sp, #12
 800ec42:	af00      	add	r7, sp, #0
 800ec44:	6078      	str	r0, [r7, #4]
 800ec46:	6039      	str	r1, [r7, #0]
 800ec48:	1d3b      	adds	r3, r7, #4
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f000 fafb 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ec50:	4603      	mov	r3, r0
 800ec52:	681c      	ldr	r4, [r3, #0]
 800ec54:	463b      	mov	r3, r7
 800ec56:	4618      	mov	r0, r3
 800ec58:	f000 faf5 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	4619      	mov	r1, r3
 800ec62:	4620      	mov	r0, r4
 800ec64:	f000 f881 	bl	800ed6a <_ZN8gemmlowp3SubIlEET_S1_S1_>
 800ec68:	4603      	mov	r3, r0
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f000 faf6 	bl	800f25c <_ZN8gemmlowp10FixedPointIlLi2EE7FromRawEl>
 800ec70:	4603      	mov	r3, r0
 800ec72:	4618      	mov	r0, r3
 800ec74:	370c      	adds	r7, #12
 800ec76:	46bd      	mov	sp, r7
 800ec78:	bd90      	pop	{r4, r7, pc}

0800ec7a <_ZN8gemmlowpmlIlLi2ELi2EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
 800ec7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec7c:	b085      	sub	sp, #20
 800ec7e:	af00      	add	r7, sp, #0
 800ec80:	6078      	str	r0, [r7, #4]
 800ec82:	6039      	str	r1, [r7, #0]
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
 800ec84:	1d3b      	adds	r3, r7, #4
 800ec86:	4618      	mov	r0, r3
 800ec88:	f000 fadd 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	681d      	ldr	r5, [r3, #0]
 800ec90:	463b      	mov	r3, r7
 800ec92:	4618      	mov	r0, r3
 800ec94:	f000 fad7 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ec98:	4603      	mov	r3, r0
 800ec9a:	681e      	ldr	r6, [r3, #0]
 800ec9c:	f107 030c 	add.w	r3, r7, #12
 800eca0:	4618      	mov	r0, r3
 800eca2:	f000 faec 	bl	800f27e <_ZN8gemmlowp10FixedPointIlLi4EE3rawEv>
 800eca6:	4604      	mov	r4, r0
 800eca8:	4631      	mov	r1, r6
 800ecaa:	4628      	mov	r0, r5
 800ecac:	f7f2 faf2 	bl	8001294 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	6023      	str	r3, [r4, #0]
  return c;
 800ecb4:	68fb      	ldr	r3, [r7, #12]
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	3714      	adds	r7, #20
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ecbe <_ZN8gemmlowp7RescaleILi2ElLi4EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 800ecbe:	b5b0      	push	{r4, r5, r7, lr}
 800ecc0:	b084      	sub	sp, #16
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 800ecc6:	1d3b      	adds	r3, r7, #4
 800ecc8:	4618      	mov	r0, r3
 800ecca:	f000 fad8 	bl	800f27e <_ZN8gemmlowp10FixedPointIlLi4EE3rawEv>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	681d      	ldr	r5, [r3, #0]
 800ecd2:	f107 030c 	add.w	r3, r7, #12
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f000 fab5 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ecdc:	4604      	mov	r4, r0
 800ecde:	4628      	mov	r0, r5
 800ece0:	f000 fad8 	bl	800f294 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2ElEET0_S1_>
 800ece4:	4603      	mov	r3, r0
 800ece6:	6023      	str	r3, [r4, #0]
  return result;
 800ece8:	68fb      	ldr	r3, [r7, #12]
}
 800ecea:	4618      	mov	r0, r3
 800ecec:	3710      	adds	r7, #16
 800ecee:	46bd      	mov	sp, r7
 800ecf0:	bdb0      	pop	{r4, r5, r7, pc}

0800ecf2 <_ZN8gemmlowp13ExactMulByPotILin1ElLi2EEENS_10FixedPointIT0_XplT_T1_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tExponent + tIntegerBits> ExactMulByPot(
 800ecf2:	b590      	push	{r4, r7, lr}
 800ecf4:	b085      	sub	sp, #20
 800ecf6:	af00      	add	r7, sp, #0
 800ecf8:	6078      	str	r0, [r7, #4]
  c.raw() = a.raw();
 800ecfa:	1d3b      	adds	r3, r7, #4
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f000 faa2 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800ed02:	4604      	mov	r4, r0
 800ed04:	f107 030c 	add.w	r3, r7, #12
 800ed08:	4618      	mov	r0, r3
 800ed0a:	f000 facf 	bl	800f2ac <_ZN8gemmlowp10FixedPointIlLi1EE3rawEv>
 800ed0e:	4602      	mov	r2, r0
 800ed10:	6823      	ldr	r3, [r4, #0]
 800ed12:	6013      	str	r3, [r2, #0]
  return c;
 800ed14:	68fb      	ldr	r3, [r7, #12]
}
 800ed16:	4618      	mov	r0, r3
 800ed18:	3714      	adds	r7, #20
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	bd90      	pop	{r4, r7, pc}

0800ed1e <_ZN8gemmlowp7RescaleILi0ElLi1EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 800ed1e:	b5b0      	push	{r4, r5, r7, lr}
 800ed20:	b084      	sub	sp, #16
 800ed22:	af00      	add	r7, sp, #0
 800ed24:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 800ed26:	1d3b      	adds	r3, r7, #4
 800ed28:	4618      	mov	r0, r3
 800ed2a:	f000 fabf 	bl	800f2ac <_ZN8gemmlowp10FixedPointIlLi1EE3rawEv>
 800ed2e:	4603      	mov	r3, r0
 800ed30:	681d      	ldr	r5, [r3, #0]
 800ed32:	f107 030c 	add.w	r3, r7, #12
 800ed36:	4618      	mov	r0, r3
 800ed38:	f7ff fb5c 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800ed3c:	4604      	mov	r4, r0
 800ed3e:	4628      	mov	r0, r5
 800ed40:	f000 fabf 	bl	800f2c2 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1ElEET0_S1_>
 800ed44:	4603      	mov	r3, r0
 800ed46:	6023      	str	r3, [r4, #0]
  return result;
 800ed48:	68fb      	ldr	r3, [r7, #12]
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	3710      	adds	r7, #16
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bdb0      	pop	{r4, r5, r7, pc}

0800ed52 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 800ed52:	b580      	push	{r7, lr}
 800ed54:	b082      	sub	sp, #8
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 800ed5a:	6878      	ldr	r0, [r7, #4]
 800ed5c:	f000 fabd 	bl	800f2da <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin1ElLin1EE4evalEl>
 800ed60:	4603      	mov	r3, r0
}
 800ed62:	4618      	mov	r0, r3
 800ed64:	3708      	adds	r7, #8
 800ed66:	46bd      	mov	sp, r7
 800ed68:	bd80      	pop	{r7, pc}

0800ed6a <_ZN8gemmlowp3SubIlEET_S1_S1_>:
tIntegerType Sub(tIntegerType a, tIntegerType b) {
 800ed6a:	b480      	push	{r7}
 800ed6c:	b083      	sub	sp, #12
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	6078      	str	r0, [r7, #4]
 800ed72:	6039      	str	r1, [r7, #0]
  return a - b;
 800ed74:	687a      	ldr	r2, [r7, #4]
 800ed76:	683b      	ldr	r3, [r7, #0]
 800ed78:	1ad3      	subs	r3, r2, r3
}
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	370c      	adds	r7, #12
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed84:	4770      	bx	lr

0800ed86 <_ZSt3maxIhERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800ed86:	b480      	push	{r7}
 800ed88:	b083      	sub	sp, #12
 800ed8a:	af00      	add	r7, sp, #0
 800ed8c:	6078      	str	r0, [r7, #4]
 800ed8e:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	781a      	ldrb	r2, [r3, #0]
 800ed94:	683b      	ldr	r3, [r7, #0]
 800ed96:	781b      	ldrb	r3, [r3, #0]
 800ed98:	429a      	cmp	r2, r3
 800ed9a:	d201      	bcs.n	800eda0 <_ZSt3maxIhERKT_S2_S2_+0x1a>
	return __b;
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	e000      	b.n	800eda2 <_ZSt3maxIhERKT_S2_S2_+0x1c>
      return __a;
 800eda0:	687b      	ldr	r3, [r7, #4]
    }
 800eda2:	4618      	mov	r0, r3
 800eda4:	370c      	adds	r7, #12
 800eda6:	46bd      	mov	sp, r7
 800eda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edac:	4770      	bx	lr

0800edae <_ZN8gemmlowp10FixedPointIlLi12EE4ZeroEv>:
  static FixedPoint Zero() { return FromScalarRaw(0); }
 800edae:	b580      	push	{r7, lr}
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	2000      	movs	r0, #0
 800edb4:	f000 fa9e 	bl	800f2f4 <_ZN8gemmlowp10FixedPointIlLi12EE13FromScalarRawEl>
 800edb8:	4603      	mov	r3, r0
 800edba:	4618      	mov	r0, r3
 800edbc:	bd80      	pop	{r7, pc}

0800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>:
  static FixedPoint FromRaw(RawType x) {
 800edbe:	b580      	push	{r7, lr}
 800edc0:	b084      	sub	sp, #16
 800edc2:	af00      	add	r7, sp, #0
 800edc4:	6078      	str	r0, [r7, #4]
    retval.raw() = x;
 800edc6:	f107 030c 	add.w	r3, r7, #12
 800edca:	4618      	mov	r0, r3
 800edcc:	f000 faa6 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800edd0:	4602      	mov	r2, r0
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	6013      	str	r3, [r2, #0]
    return retval;
 800edd6:	68fb      	ldr	r3, [r7, #12]
  }
 800edd8:	4618      	mov	r0, r3
 800edda:	3710      	adds	r7, #16
 800eddc:	46bd      	mov	sp, r7
 800edde:	bd80      	pop	{r7, pc}

0800ede0 <_ZN8gemmlowpplIlLi12EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
 800ede0:	b590      	push	{r4, r7, lr}
 800ede2:	b083      	sub	sp, #12
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	6078      	str	r0, [r7, #4]
 800ede8:	6039      	str	r1, [r7, #0]
 800edea:	1d3b      	adds	r3, r7, #4
 800edec:	4618      	mov	r0, r3
 800edee:	f000 f977 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800edf2:	4603      	mov	r3, r0
 800edf4:	681c      	ldr	r4, [r3, #0]
 800edf6:	463b      	mov	r3, r7
 800edf8:	4618      	mov	r0, r3
 800edfa:	f000 f971 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800edfe:	4603      	mov	r3, r0
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	4619      	mov	r1, r3
 800ee04:	4620      	mov	r0, r4
 800ee06:	f7f4 f8aa 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f000 fa90 	bl	800f332 <_ZN8gemmlowp10FixedPointIlLi12EE7FromRawEl>
 800ee12:	4603      	mov	r3, r0
 800ee14:	4618      	mov	r0, r3
 800ee16:	370c      	adds	r7, #12
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	bd90      	pop	{r4, r7, pc}

0800ee1c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>:
FixedPoint<tRawType, 0> exp_on_negative_values(
 800ee1c:	b590      	push	{r4, r7, lr}
 800ee1e:	b091      	sub	sp, #68	; 0x44
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
  const InputF kOneQuarter = InputF::template ConstantPOT<-2>();
 800ee24:	f000 fa96 	bl	800f354 <_ZN8gemmlowp10FixedPointIlLi5EE11ConstantPOTILin2EEES1_v>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	637b      	str	r3, [r7, #52]	; 0x34
  InputF mask = kOneQuarter - InputF::FromScalarRaw(1);
 800ee2c:	2001      	movs	r0, #1
 800ee2e:	f000 fa9a 	bl	800f366 <_ZN8gemmlowp10FixedPointIlLi5EE13FromScalarRawEl>
 800ee32:	4603      	mov	r3, r0
 800ee34:	4619      	mov	r1, r3
 800ee36:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee38:	f000 faa9 	bl	800f38e <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	633b      	str	r3, [r7, #48]	; 0x30
  InputF a_mod_quarter_minus_one_quarter = (a & mask) - kOneQuarter;
 800ee40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ee42:	6878      	ldr	r0, [r7, #4]
 800ee44:	f000 fac1 	bl	800f3ca <_ZN8gemmlowpanIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f000 fa9e 	bl	800f38e <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800ee52:	4603      	mov	r3, r0
 800ee54:	62fb      	str	r3, [r7, #44]	; 0x2c
  ResultF result = exp_on_interval_between_negative_one_quarter_and_0_excl(
 800ee56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ee58:	f000 fad5 	bl	800f406 <_ZN8gemmlowp7RescaleILi0ElLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f000 faec 	bl	800f43c <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_>
 800ee64:	4603      	mov	r3, r0
 800ee66:	62bb      	str	r3, [r7, #40]	; 0x28
  tRawType remainder = (a_mod_quarter_minus_one_quarter - a).raw();
 800ee68:	6879      	ldr	r1, [r7, #4]
 800ee6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ee6c:	f000 fa8f 	bl	800f38e <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800ee70:	4603      	mov	r3, r0
 800ee72:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f000 fa4f 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800ee7e:	4603      	mov	r3, r0
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	63fb      	str	r3, [r7, #60]	; 0x3c
  GEMMLOWP_EXP_BARREL_SHIFTER(-2, 1672461947);  // exp(-1/4)
 800ee84:	4883      	ldr	r0, [pc, #524]	; (800f094 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x278>)
 800ee86:	f7ff fad4 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f7ff fabc 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800ee92:	4603      	mov	r3, r0
 800ee94:	627b      	str	r3, [r7, #36]	; 0x24
 800ee96:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800ee9a:	f7f4 f824 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	4619      	mov	r1, r3
 800eea2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800eea4:	f7f4 f82a 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	4618      	mov	r0, r3
 800eeac:	f7f4 f879 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800eeb0:	4604      	mov	r4, r0
 800eeb2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800eeb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eeb6:	f000 f91e 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800eeba:	4603      	mov	r3, r0
 800eebc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eebe:	4619      	mov	r1, r3
 800eec0:	4620      	mov	r0, r4
 800eec2:	f000 fb1d 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800eec6:	4603      	mov	r3, r0
 800eec8:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(-1, 1302514674);  // exp(-1/2)
 800eeca:	4873      	ldr	r0, [pc, #460]	; (800f098 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x27c>)
 800eecc:	f7ff fab1 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800eed0:	4603      	mov	r3, r0
 800eed2:	4618      	mov	r0, r3
 800eed4:	f7ff fa99 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800eed8:	4603      	mov	r3, r0
 800eeda:	623b      	str	r3, [r7, #32]
 800eedc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800eee0:	f7f4 f801 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800eee4:	4603      	mov	r3, r0
 800eee6:	4619      	mov	r1, r3
 800eee8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800eeea:	f7f4 f807 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800eeee:	4603      	mov	r3, r0
 800eef0:	4618      	mov	r0, r3
 800eef2:	f7f4 f856 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800eef6:	4604      	mov	r4, r0
 800eef8:	6a39      	ldr	r1, [r7, #32]
 800eefa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eefc:	f000 f8fb 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800ef00:	4603      	mov	r3, r0
 800ef02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef04:	4619      	mov	r1, r3
 800ef06:	4620      	mov	r0, r4
 800ef08:	f000 fafa 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+0, 790015084);   // exp(-1)
 800ef10:	4862      	ldr	r0, [pc, #392]	; (800f09c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x280>)
 800ef12:	f7ff fa8e 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800ef16:	4603      	mov	r3, r0
 800ef18:	4618      	mov	r0, r3
 800ef1a:	f7ff fa76 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	61fb      	str	r3, [r7, #28]
 800ef22:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800ef26:	f7f3 ffde 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800ef2a:	4603      	mov	r3, r0
 800ef2c:	4619      	mov	r1, r3
 800ef2e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ef30:	f7f3 ffe4 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800ef34:	4603      	mov	r3, r0
 800ef36:	4618      	mov	r0, r3
 800ef38:	f7f4 f833 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800ef3c:	4604      	mov	r4, r0
 800ef3e:	69f9      	ldr	r1, [r7, #28]
 800ef40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef42:	f000 f8d8 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800ef46:	4603      	mov	r3, r0
 800ef48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	4620      	mov	r0, r4
 800ef4e:	f000 fad7 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800ef52:	4603      	mov	r3, r0
 800ef54:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+1, 290630308);   // exp(-2)
 800ef56:	4852      	ldr	r0, [pc, #328]	; (800f0a0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x284>)
 800ef58:	f7ff fa6b 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f7ff fa53 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800ef64:	4603      	mov	r3, r0
 800ef66:	61bb      	str	r3, [r7, #24]
 800ef68:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800ef6c:	f7f3 ffbb 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800ef70:	4603      	mov	r3, r0
 800ef72:	4619      	mov	r1, r3
 800ef74:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ef76:	f7f3 ffc1 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f7f4 f810 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800ef82:	4604      	mov	r4, r0
 800ef84:	69b9      	ldr	r1, [r7, #24]
 800ef86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ef88:	f000 f8b5 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800ef8c:	4603      	mov	r3, r0
 800ef8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef90:	4619      	mov	r1, r3
 800ef92:	4620      	mov	r0, r4
 800ef94:	f000 fab4 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+2, 39332535);    // exp(-4)
 800ef9c:	4841      	ldr	r0, [pc, #260]	; (800f0a4 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x288>)
 800ef9e:	f7ff fa48 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800efa2:	4603      	mov	r3, r0
 800efa4:	4618      	mov	r0, r3
 800efa6:	f7ff fa30 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800efaa:	4603      	mov	r3, r0
 800efac:	617b      	str	r3, [r7, #20]
 800efae:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800efb2:	f7f3 ff98 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800efb6:	4603      	mov	r3, r0
 800efb8:	4619      	mov	r1, r3
 800efba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800efbc:	f7f3 ff9e 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800efc0:	4603      	mov	r3, r0
 800efc2:	4618      	mov	r0, r3
 800efc4:	f7f3 ffed 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800efc8:	4604      	mov	r4, r0
 800efca:	6979      	ldr	r1, [r7, #20]
 800efcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800efce:	f000 f892 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800efd2:	4603      	mov	r3, r0
 800efd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800efd6:	4619      	mov	r1, r3
 800efd8:	4620      	mov	r0, r4
 800efda:	f000 fa91 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800efde:	4603      	mov	r3, r0
 800efe0:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+3, 720401);      // exp(-8)
 800efe2:	4831      	ldr	r0, [pc, #196]	; (800f0a8 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x28c>)
 800efe4:	f7ff fa25 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800efe8:	4603      	mov	r3, r0
 800efea:	4618      	mov	r0, r3
 800efec:	f7ff fa0d 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800eff0:	4603      	mov	r3, r0
 800eff2:	613b      	str	r3, [r7, #16]
 800eff4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800eff8:	f7f3 ff75 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800effc:	4603      	mov	r3, r0
 800effe:	4619      	mov	r1, r3
 800f000:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f002:	f7f3 ff7b 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f006:	4603      	mov	r3, r0
 800f008:	4618      	mov	r0, r3
 800f00a:	f7f3 ffca 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800f00e:	4604      	mov	r4, r0
 800f010:	6939      	ldr	r1, [r7, #16]
 800f012:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f014:	f000 f86f 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f018:	4603      	mov	r3, r0
 800f01a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f01c:	4619      	mov	r1, r3
 800f01e:	4620      	mov	r0, r4
 800f020:	f000 fa6e 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800f024:	4603      	mov	r3, r0
 800f026:	62bb      	str	r3, [r7, #40]	; 0x28
  GEMMLOWP_EXP_BARREL_SHIFTER(+4, 242);         // exp(-16)
 800f028:	20f2      	movs	r0, #242	; 0xf2
 800f02a:	f7ff fa02 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800f02e:	4603      	mov	r3, r0
 800f030:	4618      	mov	r0, r3
 800f032:	f7ff f9ea 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800f036:	4603      	mov	r3, r0
 800f038:	60fb      	str	r3, [r7, #12]
 800f03a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800f03e:	f7f3 ff52 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f042:	4603      	mov	r3, r0
 800f044:	4619      	mov	r1, r3
 800f046:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f048:	f7f3 ff58 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f04c:	4603      	mov	r3, r0
 800f04e:	4618      	mov	r0, r3
 800f050:	f7f3 ffa7 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800f054:	4604      	mov	r4, r0
 800f056:	68f9      	ldr	r1, [r7, #12]
 800f058:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f05a:	f000 f84c 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f05e:	4603      	mov	r3, r0
 800f060:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f062:	4619      	mov	r1, r3
 800f064:	4620      	mov	r0, r4
 800f066:	f000 fa4b 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800f06a:	4603      	mov	r3, r0
 800f06c:	62bb      	str	r3, [r7, #40]	; 0x28
  result = SelectUsingMask(MaskIfZero(a), ResultF::One(), result);
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f000 fa67 	bl	800f542 <_ZN8gemmlowp10MaskIfZeroIlLi5EEET_NS_10FixedPointIS1_XT0_EEE>
 800f074:	4604      	mov	r4, r0
 800f076:	f7ff fd4f 	bl	800eb18 <_ZN8gemmlowp10FixedPointIlLi0EE3OneEv>
 800f07a:	4603      	mov	r3, r0
 800f07c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f07e:	4619      	mov	r1, r3
 800f080:	4620      	mov	r0, r4
 800f082:	f000 fa3d 	bl	800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>
 800f086:	4603      	mov	r3, r0
 800f088:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800f08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800f08c:	4618      	mov	r0, r3
 800f08e:	3744      	adds	r7, #68	; 0x44
 800f090:	46bd      	mov	sp, r7
 800f092:	bd90      	pop	{r4, r7, pc}
 800f094:	63afbe7b 	.word	0x63afbe7b
 800f098:	4da2cbf2 	.word	0x4da2cbf2
 800f09c:	2f16ac6c 	.word	0x2f16ac6c
 800f0a0:	1152aaa4 	.word	0x1152aaa4
 800f0a4:	02582ab7 	.word	0x02582ab7
 800f0a8:	000afe11 	.word	0x000afe11

0800f0ac <_ZN8gemmlowp7RescaleILi12ElLi0EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 800f0ac:	b5b0      	push	{r4, r5, r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 800f0b4:	1d3b      	adds	r3, r7, #4
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f7ff f99c 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f0bc:	4603      	mov	r3, r0
 800f0be:	681d      	ldr	r5, [r3, #0]
 800f0c0:	f107 030c 	add.w	r3, r7, #12
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	f000 f80b 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800f0ca:	4604      	mov	r4, r0
 800f0cc:	4628      	mov	r0, r5
 800f0ce:	f000 fa4a 	bl	800f566 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12ElEET0_S1_>
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	6023      	str	r3, [r4, #0]
  return result;
 800f0d6:	68fb      	ldr	r3, [r7, #12]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3710      	adds	r7, #16
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bdb0      	pop	{r4, r5, r7, pc}

0800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>:
  RawType& raw() { return i_; }
 800f0e0:	b480      	push	{r7}
 800f0e2:	b083      	sub	sp, #12
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	370c      	adds	r7, #12
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f4:	4770      	bx	lr

0800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBits_a + tIntegerBits_b> operator*(
 800f0f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0f8:	b085      	sub	sp, #20
 800f0fa:	af00      	add	r7, sp, #0
 800f0fc:	6078      	str	r0, [r7, #4]
 800f0fe:	6039      	str	r1, [r7, #0]
  c.raw() = SaturatingRoundingDoublingHighMul(a.raw(), b.raw());
 800f100:	1d3b      	adds	r3, r7, #4
 800f102:	4618      	mov	r0, r3
 800f104:	f7ff f976 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f108:	4603      	mov	r3, r0
 800f10a:	681d      	ldr	r5, [r3, #0]
 800f10c:	463b      	mov	r3, r7
 800f10e:	4618      	mov	r0, r3
 800f110:	f7ff f970 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f114:	4603      	mov	r3, r0
 800f116:	681e      	ldr	r6, [r3, #0]
 800f118:	f107 030c 	add.w	r3, r7, #12
 800f11c:	4618      	mov	r0, r3
 800f11e:	f7ff f969 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f122:	4604      	mov	r4, r0
 800f124:	4631      	mov	r1, r6
 800f126:	4628      	mov	r0, r5
 800f128:	f7f2 f8b4 	bl	8001294 <_ZN8gemmlowp33SaturatingRoundingDoublingHighMulIlEET_S1_S1_>
 800f12c:	4603      	mov	r3, r0
 800f12e:	6023      	str	r3, [r4, #0]
  return c;
 800f130:	68fb      	ldr	r3, [r7, #12]
}
 800f132:	4618      	mov	r0, r3
 800f134:	3714      	adds	r7, #20
 800f136:	46bd      	mov	sp, r7
 800f138:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800f13c <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_>:
inline IntegerType RoundingDivideByPOT(IntegerType x, ExponentType exponent) {
 800f13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f13e:	b089      	sub	sp, #36	; 0x24
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
 800f144:	6039      	str	r1, [r7, #0]
  assert(exponent <= 31);
 800f146:	683a      	ldr	r2, [r7, #0]
 800f148:	2a1f      	cmp	r2, #31
 800f14a:	d906      	bls.n	800f15a <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_+0x1e>
 800f14c:	4b2c      	ldr	r3, [pc, #176]	; (800f200 <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_+0xc4>)
 800f14e:	4a2d      	ldr	r2, [pc, #180]	; (800f204 <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_+0xc8>)
 800f150:	f44f 71b9 	mov.w	r1, #370	; 0x172
 800f154:	482c      	ldr	r0, [pc, #176]	; (800f208 <_ZN8gemmlowp19RoundingDivideByPOTIljEET_S1_T0_+0xcc>)
 800f156:	f004 fc47 	bl	80139e8 <__assert_func>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800f15a:	f04f 0101 	mov.w	r1, #1
 800f15e:	f04f 0200 	mov.w	r2, #0
 800f162:	6838      	ldr	r0, [r7, #0]
 800f164:	f1a0 0620 	sub.w	r6, r0, #32
 800f168:	f1c0 0520 	rsb	r5, r0, #32
 800f16c:	fa02 f400 	lsl.w	r4, r2, r0
 800f170:	fa01 f606 	lsl.w	r6, r1, r6
 800f174:	4334      	orrs	r4, r6
 800f176:	fa21 f505 	lsr.w	r5, r1, r5
 800f17a:	432c      	orrs	r4, r5
 800f17c:	fa01 f300 	lsl.w	r3, r1, r0
 800f180:	3b01      	subs	r3, #1
 800f182:	4618      	mov	r0, r3
 800f184:	f7f3 feaf 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f188:	61f8      	str	r0, [r7, #28]
  const IntegerType zero = Dup<IntegerType>(0);
 800f18a:	2000      	movs	r0, #0
 800f18c:	f7f3 feab 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f190:	61b8      	str	r0, [r7, #24]
  const IntegerType one = Dup<IntegerType>(1);
 800f192:	2001      	movs	r0, #1
 800f194:	f7f3 fea7 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f198:	6178      	str	r0, [r7, #20]
  const IntegerType remainder = BitAnd(x, mask);
 800f19a:	69f9      	ldr	r1, [r7, #28]
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	f7f3 fead 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f1a2:	6138      	str	r0, [r7, #16]
      Add(ShiftRight(mask, 1), BitAnd(MaskIfLessThan(x, zero), one));
 800f1a4:	2101      	movs	r1, #1
 800f1a6:	69f8      	ldr	r0, [r7, #28]
 800f1a8:	f7f3 feb6 	bl	8002f18 <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 800f1ac:	4604      	mov	r4, r0
 800f1ae:	69b9      	ldr	r1, [r7, #24]
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f7f3 fec0 	bl	8002f36 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	6979      	ldr	r1, [r7, #20]
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	f7f3 fe9e 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f1c0:	4603      	mov	r3, r0
  const IntegerType threshold =
 800f1c2:	4619      	mov	r1, r3
 800f1c4:	4620      	mov	r0, r4
 800f1c6:	f7f3 feca 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800f1ca:	60f8      	str	r0, [r7, #12]
  return Add(ShiftRight(x, exponent),
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	4619      	mov	r1, r3
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f7f3 fea1 	bl	8002f18 <_ZN8gemmlowp10ShiftRightIlEET_S1_i>
 800f1d6:	4604      	mov	r4, r0
 800f1d8:	68f9      	ldr	r1, [r7, #12]
 800f1da:	6938      	ldr	r0, [r7, #16]
 800f1dc:	f7f3 fecd 	bl	8002f7a <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 800f1e0:	4603      	mov	r3, r0
 800f1e2:	6979      	ldr	r1, [r7, #20]
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f7f3 fe89 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f1ea:	4603      	mov	r3, r0
             BitAnd(MaskIfGreaterThan(remainder, threshold), one));
 800f1ec:	4619      	mov	r1, r3
 800f1ee:	4620      	mov	r0, r4
 800f1f0:	f7f3 feb5 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800f1f4:	4603      	mov	r3, r0
}
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	3724      	adds	r7, #36	; 0x24
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1fe:	bf00      	nop
 800f200:	08019348 	.word	0x08019348
 800f204:	0802083c 	.word	0x0802083c
 800f208:	0801932c 	.word	0x0801932c

0800f20c <_ZSt3maxIaERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 800f20c:	b480      	push	{r7}
 800f20e:	b083      	sub	sp, #12
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
 800f214:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f993 2000 	ldrsb.w	r2, [r3]
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	f993 3000 	ldrsb.w	r3, [r3]
 800f222:	429a      	cmp	r2, r3
 800f224:	da01      	bge.n	800f22a <_ZSt3maxIaERKT_S2_S2_+0x1e>
	return __b;
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	e000      	b.n	800f22c <_ZSt3maxIaERKT_S2_S2_+0x20>
      return __a;
 800f22a:	687b      	ldr	r3, [r7, #4]
    }
 800f22c:	4618      	mov	r0, r3
 800f22e:	370c      	adds	r7, #12
 800f230:	46bd      	mov	sp, r7
 800f232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f236:	4770      	bx	lr

0800f238 <_ZN8gemmlowp10FixedPointIlLi0EE12ScalarRawMaxEv>:
  static const ScalarRawType ScalarRawMax() {
 800f238:	b580      	push	{r7, lr}
 800f23a:	af00      	add	r7, sp, #0
    return std::numeric_limits<ScalarRawType>::max();
 800f23c:	f7f1 fff2 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800f240:	4603      	mov	r3, r0
  }
 800f242:	4618      	mov	r0, r3
 800f244:	bd80      	pop	{r7, pc}

0800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>:
  RawType& raw() { return i_; }
 800f246:	b480      	push	{r7}
 800f248:	b083      	sub	sp, #12
 800f24a:	af00      	add	r7, sp, #0
 800f24c:	6078      	str	r0, [r7, #4]
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	4618      	mov	r0, r3
 800f252:	370c      	adds	r7, #12
 800f254:	46bd      	mov	sp, r7
 800f256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25a:	4770      	bx	lr

0800f25c <_ZN8gemmlowp10FixedPointIlLi2EE7FromRawEl>:
  static FixedPoint FromRaw(RawType x) {
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b084      	sub	sp, #16
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
    retval.raw() = x;
 800f264:	f107 030c 	add.w	r3, r7, #12
 800f268:	4618      	mov	r0, r3
 800f26a:	f7ff ffec 	bl	800f246 <_ZN8gemmlowp10FixedPointIlLi2EE3rawEv>
 800f26e:	4602      	mov	r2, r0
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	6013      	str	r3, [r2, #0]
    return retval;
 800f274:	68fb      	ldr	r3, [r7, #12]
  }
 800f276:	4618      	mov	r0, r3
 800f278:	3710      	adds	r7, #16
 800f27a:	46bd      	mov	sp, r7
 800f27c:	bd80      	pop	{r7, pc}

0800f27e <_ZN8gemmlowp10FixedPointIlLi4EE3rawEv>:
  RawType& raw() { return i_; }
 800f27e:	b480      	push	{r7}
 800f280:	b083      	sub	sp, #12
 800f282:	af00      	add	r7, sp, #0
 800f284:	6078      	str	r0, [r7, #4]
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	4618      	mov	r0, r3
 800f28a:	370c      	adds	r7, #12
 800f28c:	46bd      	mov	sp, r7
 800f28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f292:	4770      	bx	lr

0800f294 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi2ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 800f294:	b580      	push	{r7, lr}
 800f296:	b082      	sub	sp, #8
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 800f29c:	6878      	ldr	r0, [r7, #4]
 800f29e:	f000 f96f 	bl	800f580 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi2ElLi1EE4evalEl>
 800f2a2:	4603      	mov	r3, r0
}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	3708      	adds	r7, #8
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	bd80      	pop	{r7, pc}

0800f2ac <_ZN8gemmlowp10FixedPointIlLi1EE3rawEv>:
  RawType& raw() { return i_; }
 800f2ac:	b480      	push	{r7}
 800f2ae:	b083      	sub	sp, #12
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	370c      	adds	r7, #12
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c0:	4770      	bx	lr

0800f2c2 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi1ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 800f2c2:	b580      	push	{r7, lr}
 800f2c4:	b082      	sub	sp, #8
 800f2c6:	af00      	add	r7, sp, #0
 800f2c8:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 800f2ca:	6878      	ldr	r0, [r7, #4]
 800f2cc:	f000 f99a 	bl	800f604 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi1ElLi1EE4evalEl>
 800f2d0:	4603      	mov	r3, r0
}
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	3708      	adds	r7, #8
 800f2d6:	46bd      	mov	sp, r7
 800f2d8:	bd80      	pop	{r7, pc}

0800f2da <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin1ElLin1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 800f2da:	b580      	push	{r7, lr}
 800f2dc:	b082      	sub	sp, #8
 800f2de:	af00      	add	r7, sp, #0
 800f2e0:	6078      	str	r0, [r7, #4]
    return RoundingDivideByPOT<IntegerType>(x, -Exponent);
 800f2e2:	2101      	movs	r1, #1
 800f2e4:	6878      	ldr	r0, [r7, #4]
 800f2e6:	f7f3 fb09 	bl	80028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 800f2ea:	4603      	mov	r3, r0
  }
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3708      	adds	r7, #8
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}

0800f2f4 <_ZN8gemmlowp10FixedPointIlLi12EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 800f2f4:	b590      	push	{r4, r7, lr}
 800f2f6:	b085      	sub	sp, #20
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 800f2fc:	f107 030c 	add.w	r3, r7, #12
 800f300:	4618      	mov	r0, r3
 800f302:	f7ff feed 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800f306:	4604      	mov	r4, r0
 800f308:	6878      	ldr	r0, [r7, #4]
 800f30a:	f7f3 fdec 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f30e:	4603      	mov	r3, r0
 800f310:	6023      	str	r3, [r4, #0]
    return retval;
 800f312:	68fb      	ldr	r3, [r7, #12]
  }
 800f314:	4618      	mov	r0, r3
 800f316:	3714      	adds	r7, #20
 800f318:	46bd      	mov	sp, r7
 800f31a:	bd90      	pop	{r4, r7, pc}

0800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>:
  RawType& raw() { return i_; }
 800f31c:	b480      	push	{r7}
 800f31e:	b083      	sub	sp, #12
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	4618      	mov	r0, r3
 800f328:	370c      	adds	r7, #12
 800f32a:	46bd      	mov	sp, r7
 800f32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f330:	4770      	bx	lr

0800f332 <_ZN8gemmlowp10FixedPointIlLi12EE7FromRawEl>:
  static FixedPoint FromRaw(RawType x) {
 800f332:	b580      	push	{r7, lr}
 800f334:	b084      	sub	sp, #16
 800f336:	af00      	add	r7, sp, #0
 800f338:	6078      	str	r0, [r7, #4]
    retval.raw() = x;
 800f33a:	f107 030c 	add.w	r3, r7, #12
 800f33e:	4618      	mov	r0, r3
 800f340:	f7ff fece 	bl	800f0e0 <_ZN8gemmlowp10FixedPointIlLi12EE3rawEv>
 800f344:	4602      	mov	r2, r0
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	6013      	str	r3, [r2, #0]
    return retval;
 800f34a:	68fb      	ldr	r3, [r7, #12]
  }
 800f34c:	4618      	mov	r0, r3
 800f34e:	3710      	adds	r7, #16
 800f350:	46bd      	mov	sp, r7
 800f352:	bd80      	pop	{r7, pc}

0800f354 <_ZN8gemmlowp10FixedPointIlLi5EE11ConstantPOTILin2EEES1_v>:
  static FixedPoint ConstantPOT() {
 800f354:	b580      	push	{r7, lr}
 800f356:	af00      	add	r7, sp, #0
    return FromScalarRaw(ScalarRawType(1) << kOffset);
 800f358:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800f35c:	f000 f803 	bl	800f366 <_ZN8gemmlowp10FixedPointIlLi5EE13FromScalarRawEl>
 800f360:	4603      	mov	r3, r0
  }
 800f362:	4618      	mov	r0, r3
 800f364:	bd80      	pop	{r7, pc}

0800f366 <_ZN8gemmlowp10FixedPointIlLi5EE13FromScalarRawEl>:
  static FixedPoint FromScalarRaw(ScalarRawType x) {
 800f366:	b590      	push	{r4, r7, lr}
 800f368:	b085      	sub	sp, #20
 800f36a:	af00      	add	r7, sp, #0
 800f36c:	6078      	str	r0, [r7, #4]
    retval.raw() = Dup<RawType>(x);
 800f36e:	f107 030c 	add.w	r3, r7, #12
 800f372:	4618      	mov	r0, r3
 800f374:	f7ff ffd2 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f378:	4604      	mov	r4, r0
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f7f3 fdb3 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f380:	4603      	mov	r3, r0
 800f382:	6023      	str	r3, [r4, #0]
    return retval;
 800f384:	68fb      	ldr	r3, [r7, #12]
  }
 800f386:	4618      	mov	r0, r3
 800f388:	3714      	adds	r7, #20
 800f38a:	46bd      	mov	sp, r7
 800f38c:	bd90      	pop	{r4, r7, pc}

0800f38e <_ZN8gemmlowpmiIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator-, Sub)
 800f38e:	b590      	push	{r4, r7, lr}
 800f390:	b083      	sub	sp, #12
 800f392:	af00      	add	r7, sp, #0
 800f394:	6078      	str	r0, [r7, #4]
 800f396:	6039      	str	r1, [r7, #0]
 800f398:	1d3b      	adds	r3, r7, #4
 800f39a:	4618      	mov	r0, r3
 800f39c:	f7ff ffbe 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	681c      	ldr	r4, [r3, #0]
 800f3a4:	463b      	mov	r3, r7
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7ff ffb8 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	4619      	mov	r1, r3
 800f3b2:	4620      	mov	r0, r4
 800f3b4:	f7ff fcd9 	bl	800ed6a <_ZN8gemmlowp3SubIlEET_S1_S1_>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	4618      	mov	r0, r3
 800f3bc:	f7ff fcff 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800f3c0:	4603      	mov	r3, r0
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	370c      	adds	r7, #12
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd90      	pop	{r4, r7, pc}

0800f3ca <_ZN8gemmlowpanIlLi5EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator&, BitAnd)
 800f3ca:	b590      	push	{r4, r7, lr}
 800f3cc:	b083      	sub	sp, #12
 800f3ce:	af00      	add	r7, sp, #0
 800f3d0:	6078      	str	r0, [r7, #4]
 800f3d2:	6039      	str	r1, [r7, #0]
 800f3d4:	1d3b      	adds	r3, r7, #4
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f7ff ffa0 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	681c      	ldr	r4, [r3, #0]
 800f3e0:	463b      	mov	r3, r7
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f7ff ff9a 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f3e8:	4603      	mov	r3, r0
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	4619      	mov	r1, r3
 800f3ee:	4620      	mov	r0, r4
 800f3f0:	f7f3 fd84 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f7ff fce1 	bl	800edbe <_ZN8gemmlowp10FixedPointIlLi5EE7FromRawEl>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	4618      	mov	r0, r3
 800f400:	370c      	adds	r7, #12
 800f402:	46bd      	mov	sp, r7
 800f404:	bd90      	pop	{r4, r7, pc}

0800f406 <_ZN8gemmlowp7RescaleILi0ElLi5EEENS_10FixedPointIT0_XT_EEENS1_IS2_XT1_EEE>:
FixedPoint<tRawType, tIntegerBitsDst> Rescale(
 800f406:	b5b0      	push	{r4, r5, r7, lr}
 800f408:	b084      	sub	sp, #16
 800f40a:	af00      	add	r7, sp, #0
 800f40c:	6078      	str	r0, [r7, #4]
  result.raw() = SaturatingRoundingMultiplyByPOT<kExponent>(x.raw());
 800f40e:	1d3b      	adds	r3, r7, #4
 800f410:	4618      	mov	r0, r3
 800f412:	f7ff ff83 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f416:	4603      	mov	r3, r0
 800f418:	681d      	ldr	r5, [r3, #0]
 800f41a:	f107 030c 	add.w	r3, r7, #12
 800f41e:	4618      	mov	r0, r3
 800f420:	f7fe ffe8 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f424:	4604      	mov	r4, r0
 800f426:	4628      	mov	r0, r5
 800f428:	f000 f98e 	bl	800f748 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5ElEET0_S1_>
 800f42c:	4603      	mov	r3, r0
 800f42e:	6023      	str	r3, [r4, #0]
  return result;
 800f430:	68fb      	ldr	r3, [r7, #12]
}
 800f432:	4618      	mov	r0, r3
 800f434:	3710      	adds	r7, #16
 800f436:	46bd      	mov	sp, r7
 800f438:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800f43c <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_>:
FixedPoint<tRawType, 0> exp_on_interval_between_negative_one_quarter_and_0_excl(
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b08a      	sub	sp, #40	; 0x28
 800f440:	af00      	add	r7, sp, #0
 800f442:	6078      	str	r0, [r7, #4]
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F, 1895147668, std::exp(-1.0 / 8.0));
 800f444:	482c      	ldr	r0, [pc, #176]	; (800f4f8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0xbc>)
 800f446:	f7fe fff4 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800f44a:	4603      	mov	r3, r0
  const F constant_term =
 800f44c:	4618      	mov	r0, r3
 800f44e:	f7fe ffdc 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800f452:	4603      	mov	r3, r0
 800f454:	627b      	str	r3, [r7, #36]	; 0x24
      GEMMLOWP_CHECKED_FIXEDPOINT_CONSTANT(F, 715827883, 1.0 / 3.0);
 800f456:	4829      	ldr	r0, [pc, #164]	; (800f4fc <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0xc0>)
 800f458:	f7fe ffeb 	bl	800e432 <_ZN8gemmlowp26RescaleConstantInitializerINS_10FixedPointIlLi0EEEEENT_13ScalarRawTypeEl>
 800f45c:	4603      	mov	r3, r0
  const F constant_1_over_3 =
 800f45e:	4618      	mov	r0, r3
 800f460:	f7fe ffd3 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800f464:	4603      	mov	r3, r0
 800f466:	623b      	str	r3, [r7, #32]
  F x = a + F::template ConstantPOT<-3>();
 800f468:	f000 f97a 	bl	800f760 <_ZN8gemmlowp10FixedPointIlLi0EE11ConstantPOTILin3EEES1_v>
 800f46c:	4603      	mov	r3, r0
 800f46e:	4619      	mov	r1, r3
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f000 f97e 	bl	800f772 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800f476:	4603      	mov	r3, r0
 800f478:	61fb      	str	r3, [r7, #28]
  F x2 = x * x;
 800f47a:	69f9      	ldr	r1, [r7, #28]
 800f47c:	69f8      	ldr	r0, [r7, #28]
 800f47e:	f7ff fe3a 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f482:	4603      	mov	r3, r0
 800f484:	61bb      	str	r3, [r7, #24]
  F x3 = x2 * x;
 800f486:	69f9      	ldr	r1, [r7, #28]
 800f488:	69b8      	ldr	r0, [r7, #24]
 800f48a:	f7ff fe34 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f48e:	4603      	mov	r3, r0
 800f490:	617b      	str	r3, [r7, #20]
  F x4 = x2 * x2;
 800f492:	69b9      	ldr	r1, [r7, #24]
 800f494:	69b8      	ldr	r0, [r7, #24]
 800f496:	f7ff fe2e 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f49a:	4603      	mov	r3, r0
 800f49c:	613b      	str	r3, [r7, #16]
  F x4_over_4 = SaturatingRoundingMultiplyByPOT<-2>(x4);
 800f49e:	6938      	ldr	r0, [r7, #16]
 800f4a0:	f000 f985 	bl	800f7ae <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>
 800f4a4:	4603      	mov	r3, r0
 800f4a6:	60fb      	str	r3, [r7, #12]
      SaturatingRoundingMultiplyByPOT<-1>(
 800f4a8:	6979      	ldr	r1, [r7, #20]
 800f4aa:	68f8      	ldr	r0, [r7, #12]
 800f4ac:	f000 f961 	bl	800f772 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	6a39      	ldr	r1, [r7, #32]
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f7ff fe1e 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	69b9      	ldr	r1, [r7, #24]
 800f4be:	4618      	mov	r0, r3
 800f4c0:	f000 f957 	bl	800f772 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800f4c4:	4603      	mov	r3, r0
  F x4_over_24_plus_x3_over_6_plus_x2_over_2 =
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	f000 f987 	bl	800f7da <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>
 800f4cc:	4603      	mov	r3, r0
 800f4ce:	60bb      	str	r3, [r7, #8]
  return AddSaturatingIf16Bit(
 800f4d0:	68b9      	ldr	r1, [r7, #8]
 800f4d2:	69f8      	ldr	r0, [r7, #28]
 800f4d4:	f000 f94d 	bl	800f772 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	4619      	mov	r1, r3
 800f4dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f4de:	f7ff fe0a 	bl	800f0f6 <_ZN8gemmlowpmlIlLi0ELi0EEENS_10FixedPointIT_XplT0_T1_EEENS1_IS2_XT0_EEENS1_IS2_XT1_EEE>
 800f4e2:	4603      	mov	r3, r0
      constant_term * (x + x4_over_24_plus_x3_over_6_plus_x2_over_2));
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f4e8:	f000 f98d 	bl	800f806 <_ZN8gemmlowp20AddSaturatingIf16BitIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>
 800f4ec:	4603      	mov	r3, r0
}
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	3728      	adds	r7, #40	; 0x28
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	70f5a894 	.word	0x70f5a894
 800f4fc:	2aaaaaab 	.word	0x2aaaaaab

0800f500 <_ZN8gemmlowp15SelectUsingMaskIlLi0EEENS_10FixedPointIT_XT0_EEES2_S3_S3_>:
FixedPoint<tRawType, tIntegerBits> SelectUsingMask(
 800f500:	b590      	push	{r4, r7, lr}
 800f502:	b085      	sub	sp, #20
 800f504:	af00      	add	r7, sp, #0
 800f506:	60f8      	str	r0, [r7, #12]
 800f508:	60b9      	str	r1, [r7, #8]
 800f50a:	607a      	str	r2, [r7, #4]
      SelectUsingMask(if_mask, then_val.raw(), else_val.raw()));
 800f50c:	f107 0308 	add.w	r3, r7, #8
 800f510:	4618      	mov	r0, r3
 800f512:	f7fe ff6f 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f516:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 800f518:	681c      	ldr	r4, [r3, #0]
      SelectUsingMask(if_mask, then_val.raw(), else_val.raw()));
 800f51a:	1d3b      	adds	r3, r7, #4
 800f51c:	4618      	mov	r0, r3
 800f51e:	f7fe ff69 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f522:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	461a      	mov	r2, r3
 800f528:	4621      	mov	r1, r4
 800f52a:	68f8      	ldr	r0, [r7, #12]
 800f52c:	f000 f8ef 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f530:	4603      	mov	r3, r0
      SelectUsingMask(if_mask, then_val.raw(), else_val.raw()));
 800f532:	4618      	mov	r0, r3
 800f534:	f7fe feec 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800f538:	4603      	mov	r3, r0
}
 800f53a:	4618      	mov	r0, r3
 800f53c:	3714      	adds	r7, #20
 800f53e:	46bd      	mov	sp, r7
 800f540:	bd90      	pop	{r4, r7, pc}

0800f542 <_ZN8gemmlowp10MaskIfZeroIlLi5EEET_NS_10FixedPointIS1_XT0_EEE>:
MAKE_FIXEDPOINT_UNARY_FUNC_RETURNING_RAW(MaskIfZero)
 800f542:	b580      	push	{r7, lr}
 800f544:	b082      	sub	sp, #8
 800f546:	af00      	add	r7, sp, #0
 800f548:	6078      	str	r0, [r7, #4]
 800f54a:	1d3b      	adds	r3, r7, #4
 800f54c:	4618      	mov	r0, r3
 800f54e:	f7ff fee5 	bl	800f31c <_ZN8gemmlowp10FixedPointIlLi5EE3rawEv>
 800f552:	4603      	mov	r3, r0
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	4618      	mov	r0, r3
 800f558:	f000 f973 	bl	800f842 <_ZN8gemmlowp10MaskIfZeroIlEET_S1_>
 800f55c:	4603      	mov	r3, r0
 800f55e:	4618      	mov	r0, r3
 800f560:	3708      	adds	r7, #8
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}

0800f566 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin12ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 800f566:	b580      	push	{r7, lr}
 800f568:	b082      	sub	sp, #8
 800f56a:	af00      	add	r7, sp, #0
 800f56c:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	f000 f979 	bl	800f866 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin12ElLin1EE4evalEl>
 800f574:	4603      	mov	r3, r0
}
 800f576:	4618      	mov	r0, r3
 800f578:	3708      	adds	r7, #8
 800f57a:	46bd      	mov	sp, r7
 800f57c:	bd80      	pop	{r7, pc}
	...

0800f580 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi2ElLi1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 800f580:	b580      	push	{r7, lr}
 800f582:	b08a      	sub	sp, #40	; 0x28
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
 800f588:	f7f1 fe43 	bl	8001212 <_ZNSt14numeric_limitsIlE3minEv>
 800f58c:	4603      	mov	r3, r0
    const IntegerType min =
 800f58e:	4618      	mov	r0, r3
 800f590:	f7f3 fca9 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f594:	6278      	str	r0, [r7, #36]	; 0x24
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
 800f596:	f7f1 fe45 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800f59a:	4603      	mov	r3, r0
    const IntegerType max =
 800f59c:	4618      	mov	r0, r3
 800f59e:	f7f3 fca2 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f5a2:	6238      	str	r0, [r7, #32]
    const int ScalarIntegerTypeBits = 8 * sizeof(ScalarIntegerType);
 800f5a4:	2320      	movs	r3, #32
 800f5a6:	61fb      	str	r3, [r7, #28]
    const std::int32_t threshold =
 800f5a8:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800f5ac:	61bb      	str	r3, [r7, #24]
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
 800f5ae:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
 800f5b2:	f7f3 fc98 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f5b6:	4603      	mov	r3, r0
    const IntegerType positive_mask =
 800f5b8:	4619      	mov	r1, r3
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f7f3 fcdd 	bl	8002f7a <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 800f5c0:	6178      	str	r0, [r7, #20]
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
 800f5c2:	480f      	ldr	r0, [pc, #60]	; (800f600 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi2ElLi1EE4evalEl+0x80>)
 800f5c4:	f7f3 fc8f 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f5c8:	4603      	mov	r3, r0
    const IntegerType negative_mask =
 800f5ca:	4619      	mov	r1, r3
 800f5cc:	6878      	ldr	r0, [r7, #4]
 800f5ce:	f7f3 fcb2 	bl	8002f36 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 800f5d2:	6138      	str	r0, [r7, #16]
    IntegerType result = ShiftLeft(x, Exponent);
 800f5d4:	2102      	movs	r1, #2
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f000 f856 	bl	800f688 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_>
 800f5dc:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(positive_mask, max, result);
 800f5de:	68fa      	ldr	r2, [r7, #12]
 800f5e0:	6a39      	ldr	r1, [r7, #32]
 800f5e2:	6978      	ldr	r0, [r7, #20]
 800f5e4:	f000 f893 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f5e8:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(negative_mask, min, result);
 800f5ea:	68fa      	ldr	r2, [r7, #12]
 800f5ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f5ee:	6938      	ldr	r0, [r7, #16]
 800f5f0:	f000 f88d 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f5f4:	60f8      	str	r0, [r7, #12]
    return result;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
  }
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	3728      	adds	r7, #40	; 0x28
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	bd80      	pop	{r7, pc}
 800f600:	e0000001 	.word	0xe0000001

0800f604 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi1ElLi1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 800f604:	b580      	push	{r7, lr}
 800f606:	b08a      	sub	sp, #40	; 0x28
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
 800f60c:	f7f1 fe01 	bl	8001212 <_ZNSt14numeric_limitsIlE3minEv>
 800f610:	4603      	mov	r3, r0
    const IntegerType min =
 800f612:	4618      	mov	r0, r3
 800f614:	f7f3 fc67 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f618:	6278      	str	r0, [r7, #36]	; 0x24
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
 800f61a:	f7f1 fe03 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800f61e:	4603      	mov	r3, r0
    const IntegerType max =
 800f620:	4618      	mov	r0, r3
 800f622:	f7f3 fc60 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f626:	6238      	str	r0, [r7, #32]
    const int ScalarIntegerTypeBits = 8 * sizeof(ScalarIntegerType);
 800f628:	2320      	movs	r3, #32
 800f62a:	61fb      	str	r3, [r7, #28]
    const std::int32_t threshold =
 800f62c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800f630:	61bb      	str	r3, [r7, #24]
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
 800f632:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800f636:	f7f3 fc56 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f63a:	4603      	mov	r3, r0
    const IntegerType positive_mask =
 800f63c:	4619      	mov	r1, r3
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	f7f3 fc9b 	bl	8002f7a <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 800f644:	6178      	str	r0, [r7, #20]
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
 800f646:	480f      	ldr	r0, [pc, #60]	; (800f684 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi1ElLi1EE4evalEl+0x80>)
 800f648:	f7f3 fc4d 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f64c:	4603      	mov	r3, r0
    const IntegerType negative_mask =
 800f64e:	4619      	mov	r1, r3
 800f650:	6878      	ldr	r0, [r7, #4]
 800f652:	f7f3 fc70 	bl	8002f36 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 800f656:	6138      	str	r0, [r7, #16]
    IntegerType result = ShiftLeft(x, Exponent);
 800f658:	2101      	movs	r1, #1
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f000 f814 	bl	800f688 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_>
 800f660:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(positive_mask, max, result);
 800f662:	68fa      	ldr	r2, [r7, #12]
 800f664:	6a39      	ldr	r1, [r7, #32]
 800f666:	6978      	ldr	r0, [r7, #20]
 800f668:	f000 f851 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f66c:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(negative_mask, min, result);
 800f66e:	68fa      	ldr	r2, [r7, #12]
 800f670:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f672:	6938      	ldr	r0, [r7, #16]
 800f674:	f000 f84b 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f678:	60f8      	str	r0, [r7, #12]
    return result;
 800f67a:	68fb      	ldr	r3, [r7, #12]
  }
 800f67c:	4618      	mov	r0, r3
 800f67e:	3728      	adds	r7, #40	; 0x28
 800f680:	46bd      	mov	sp, r7
 800f682:	bd80      	pop	{r7, pc}
 800f684:	c0000001 	.word	0xc0000001

0800f688 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_>:
tIntegerType ShiftLeft(tIntegerType a, OffsetType offset) {
 800f688:	b490      	push	{r4, r7}
 800f68a:	b088      	sub	sp, #32
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
 800f690:	6039      	str	r1, [r7, #0]
  const std::int64_t wide_a = static_cast<std::int64_t>(a);
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800f698:	e9c7 3406 	strd	r3, r4, [r7, #24]
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 800f69c:	2201      	movs	r2, #1
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	fa02 f303 	lsl.w	r3, r2, r3
 800f6a4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800f6a8:	69fa      	ldr	r2, [r7, #28]
 800f6aa:	fb03 f102 	mul.w	r1, r3, r2
 800f6ae:	69ba      	ldr	r2, [r7, #24]
 800f6b0:	fb04 f202 	mul.w	r2, r4, r2
 800f6b4:	440a      	add	r2, r1
 800f6b6:	69b9      	ldr	r1, [r7, #24]
 800f6b8:	fba1 3403 	umull	r3, r4, r1, r3
 800f6bc:	4422      	add	r2, r4
 800f6be:	4614      	mov	r4, r2
 800f6c0:	e9c7 3404 	strd	r3, r4, [r7, #16]
 800f6c4:	e9c7 3404 	strd	r3, r4, [r7, #16]
  const auto min = std::numeric_limits<tIntegerType>::min();
 800f6c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f6cc:	60fb      	str	r3, [r7, #12]
  const auto max = std::numeric_limits<tIntegerType>::max();
 800f6ce:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f6d2:	60bb      	str	r3, [r7, #8]
             ? min
 800f6d4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f6d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f6dc:	f174 33ff 	sbcs.w	r3, r4, #4294967295
 800f6e0:	db0e      	blt.n	800f700 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_+0x78>
             : wide_shifted > max ? max
 800f6e2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f6e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f6ea:	f04f 0200 	mov.w	r2, #0
 800f6ee:	4299      	cmp	r1, r3
 800f6f0:	eb72 0304 	sbcs.w	r3, r2, r4
 800f6f4:	db01      	blt.n	800f6fa <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_+0x72>
 800f6f6:	693b      	ldr	r3, [r7, #16]
                                  : static_cast<tIntegerType>(wide_shifted);
 800f6f8:	e004      	b.n	800f704 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_+0x7c>
             : wide_shifted > max ? max
 800f6fa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
                                  : static_cast<tIntegerType>(wide_shifted);
 800f6fe:	e001      	b.n	800f704 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_+0x7c>
             ? min
 800f700:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
}
 800f704:	4618      	mov	r0, r3
 800f706:	3720      	adds	r7, #32
 800f708:	46bd      	mov	sp, r7
 800f70a:	bc90      	pop	{r4, r7}
 800f70c:	4770      	bx	lr

0800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>:
tIntegerType SelectUsingMask(tIntegerType if_mask, tIntegerType then_val,
 800f70e:	b590      	push	{r4, r7, lr}
 800f710:	b085      	sub	sp, #20
 800f712:	af00      	add	r7, sp, #0
 800f714:	60f8      	str	r0, [r7, #12]
 800f716:	60b9      	str	r1, [r7, #8]
 800f718:	607a      	str	r2, [r7, #4]
  return BitXor(BitAnd(if_mask, then_val), BitAnd(BitNot(if_mask), else_val));
 800f71a:	68b9      	ldr	r1, [r7, #8]
 800f71c:	68f8      	ldr	r0, [r7, #12]
 800f71e:	f7f3 fbed 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f722:	4604      	mov	r4, r0
 800f724:	68f8      	ldr	r0, [r7, #12]
 800f726:	f7f3 fc4d 	bl	8002fc4 <_ZN8gemmlowp6BitNotIlEET_S1_>
 800f72a:	4603      	mov	r3, r0
 800f72c:	6879      	ldr	r1, [r7, #4]
 800f72e:	4618      	mov	r0, r3
 800f730:	f7f3 fbe4 	bl	8002efc <_ZN8gemmlowp6BitAndIlEET_S1_S1_>
 800f734:	4603      	mov	r3, r0
 800f736:	4619      	mov	r1, r3
 800f738:	4620      	mov	r0, r4
 800f73a:	f000 f8a1 	bl	800f880 <_ZN8gemmlowp6BitXorIlEET_S1_S1_>
 800f73e:	4603      	mov	r3, r0
}
 800f740:	4618      	mov	r0, r3
 800f742:	3714      	adds	r7, #20
 800f744:	46bd      	mov	sp, r7
 800f746:	bd90      	pop	{r4, r7, pc}

0800f748 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILi5ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 800f748:	b580      	push	{r7, lr}
 800f74a:	b082      	sub	sp, #8
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 800f750:	6878      	ldr	r0, [r7, #4]
 800f752:	f000 f8a3 	bl	800f89c <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi5ElLi1EE4evalEl>
 800f756:	4603      	mov	r3, r0
}
 800f758:	4618      	mov	r0, r3
 800f75a:	3708      	adds	r7, #8
 800f75c:	46bd      	mov	sp, r7
 800f75e:	bd80      	pop	{r7, pc}

0800f760 <_ZN8gemmlowp10FixedPointIlLi0EE11ConstantPOTILin3EEES1_v>:
  static FixedPoint ConstantPOT() {
 800f760:	b580      	push	{r7, lr}
 800f762:	af00      	add	r7, sp, #0
    return FromScalarRaw(ScalarRawType(1) << kOffset);
 800f764:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800f768:	f7fe fe4f 	bl	800e40a <_ZN8gemmlowp10FixedPointIlLi0EE13FromScalarRawEl>
 800f76c:	4603      	mov	r3, r0
  }
 800f76e:	4618      	mov	r0, r3
 800f770:	bd80      	pop	{r7, pc}

0800f772 <_ZN8gemmlowpplIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
MAKE_FIXEDPOINT_BINARY_FUNC(operator+, Add)
 800f772:	b590      	push	{r4, r7, lr}
 800f774:	b083      	sub	sp, #12
 800f776:	af00      	add	r7, sp, #0
 800f778:	6078      	str	r0, [r7, #4]
 800f77a:	6039      	str	r1, [r7, #0]
 800f77c:	1d3b      	adds	r3, r7, #4
 800f77e:	4618      	mov	r0, r3
 800f780:	f7fe fe38 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f784:	4603      	mov	r3, r0
 800f786:	681c      	ldr	r4, [r3, #0]
 800f788:	463b      	mov	r3, r7
 800f78a:	4618      	mov	r0, r3
 800f78c:	f7fe fe32 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f790:	4603      	mov	r3, r0
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	4619      	mov	r1, r3
 800f796:	4620      	mov	r0, r4
 800f798:	f7f3 fbe1 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800f79c:	4603      	mov	r3, r0
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f7fe fdb6 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	370c      	adds	r7, #12
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	bd90      	pop	{r4, r7, pc}

0800f7ae <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
 800f7ae:	b580      	push	{r7, lr}
 800f7b0:	b082      	sub	sp, #8
 800f7b2:	af00      	add	r7, sp, #0
 800f7b4:	6078      	str	r0, [r7, #4]
      SaturatingRoundingMultiplyByPOT<tExponent>(a.raw()));
 800f7b6:	1d3b      	adds	r3, r7, #4
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	f7fe fe1b 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f7be:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	f000 f8ac 	bl	800f920 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElEET0_S1_>
 800f7c8:	4603      	mov	r3, r0
      SaturatingRoundingMultiplyByPOT<tExponent>(a.raw()));
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	f7fe fda0 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800f7d0:	4603      	mov	r3, r0
}
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	3708      	adds	r7, #8
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd80      	pop	{r7, pc}

0800f7da <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElLi0EEENS_10FixedPointIT0_XT1_EEES3_>:
FixedPoint<tRawType, tIntegerBits> SaturatingRoundingMultiplyByPOT(
 800f7da:	b580      	push	{r7, lr}
 800f7dc:	b082      	sub	sp, #8
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
      SaturatingRoundingMultiplyByPOT<tExponent>(a.raw()));
 800f7e2:	1d3b      	adds	r3, r7, #4
 800f7e4:	4618      	mov	r0, r3
 800f7e6:	f7fe fe05 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f7ea:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f7ff faaf 	bl	800ed52 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin1ElEET0_S1_>
 800f7f4:	4603      	mov	r3, r0
      SaturatingRoundingMultiplyByPOT<tExponent>(a.raw()));
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	f7fe fd8a 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800f7fc:	4603      	mov	r3, r0
}
 800f7fe:	4618      	mov	r0, r3
 800f800:	3708      	adds	r7, #8
 800f802:	46bd      	mov	sp, r7
 800f804:	bd80      	pop	{r7, pc}

0800f806 <_ZN8gemmlowp20AddSaturatingIf16BitIlLi0EEENS_10FixedPointIT_XT0_EEES3_S3_>:
FixedPoint<tRawType, tIntegerBits> AddSaturatingIf16Bit(
 800f806:	b590      	push	{r4, r7, lr}
 800f808:	b083      	sub	sp, #12
 800f80a:	af00      	add	r7, sp, #0
 800f80c:	6078      	str	r0, [r7, #4]
 800f80e:	6039      	str	r1, [r7, #0]
      AddSaturatingIf16Bit(a.raw(), b.raw()));
 800f810:	1d3b      	adds	r3, r7, #4
 800f812:	4618      	mov	r0, r3
 800f814:	f7fe fdee 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f818:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 800f81a:	681c      	ldr	r4, [r3, #0]
      AddSaturatingIf16Bit(a.raw(), b.raw()));
 800f81c:	463b      	mov	r3, r7
 800f81e:	4618      	mov	r0, r3
 800f820:	f7fe fde8 	bl	800e3f4 <_ZN8gemmlowp10FixedPointIlLi0EE3rawEv>
 800f824:	4603      	mov	r3, r0
  return FixedPoint<tRawType, tIntegerBits>::FromRaw(
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	4619      	mov	r1, r3
 800f82a:	4620      	mov	r0, r4
 800f82c:	f000 f884 	bl	800f938 <_ZN8gemmlowp20AddSaturatingIf16BitIlEET_S1_S1_>
 800f830:	4603      	mov	r3, r0
      AddSaturatingIf16Bit(a.raw(), b.raw()));
 800f832:	4618      	mov	r0, r3
 800f834:	f7fe fd6c 	bl	800e310 <_ZN8gemmlowp10FixedPointIlLi0EE7FromRawEl>
 800f838:	4603      	mov	r3, r0
}
 800f83a:	4618      	mov	r0, r3
 800f83c:	370c      	adds	r7, #12
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd90      	pop	{r4, r7, pc}

0800f842 <_ZN8gemmlowp10MaskIfZeroIlEET_S1_>:
tIntegerType MaskIfZero(tIntegerType a) {
 800f842:	b580      	push	{r7, lr}
 800f844:	b082      	sub	sp, #8
 800f846:	af00      	add	r7, sp, #0
 800f848:	6078      	str	r0, [r7, #4]
  return MaskIfNonZero<tIntegerType>(!a);
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	bf0c      	ite	eq
 800f850:	2301      	moveq	r3, #1
 800f852:	2300      	movne	r3, #0
 800f854:	b2db      	uxtb	r3, r3
 800f856:	4618      	mov	r0, r3
 800f858:	f7f3 fba3 	bl	8002fa2 <_ZN8gemmlowp13MaskIfNonZeroIlEET_S1_>
 800f85c:	4603      	mov	r3, r0
}
 800f85e:	4618      	mov	r0, r3
 800f860:	3708      	adds	r7, #8
 800f862:	46bd      	mov	sp, r7
 800f864:	bd80      	pop	{r7, pc}

0800f866 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin12ElLin1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 800f866:	b580      	push	{r7, lr}
 800f868:	b082      	sub	sp, #8
 800f86a:	af00      	add	r7, sp, #0
 800f86c:	6078      	str	r0, [r7, #4]
    return RoundingDivideByPOT<IntegerType>(x, -Exponent);
 800f86e:	210c      	movs	r1, #12
 800f870:	6878      	ldr	r0, [r7, #4]
 800f872:	f7f3 f843 	bl	80028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 800f876:	4603      	mov	r3, r0
  }
 800f878:	4618      	mov	r0, r3
 800f87a:	3708      	adds	r7, #8
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}

0800f880 <_ZN8gemmlowp6BitXorIlEET_S1_S1_>:
tIntegerType BitXor(tIntegerType a, tIntegerType b) {
 800f880:	b480      	push	{r7}
 800f882:	b083      	sub	sp, #12
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
 800f888:	6039      	str	r1, [r7, #0]
  return a ^ b;
 800f88a:	687a      	ldr	r2, [r7, #4]
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	4053      	eors	r3, r2
}
 800f890:	4618      	mov	r0, r3
 800f892:	370c      	adds	r7, #12
 800f894:	46bd      	mov	sp, r7
 800f896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89a:	4770      	bx	lr

0800f89c <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi5ElLi1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 800f89c:	b580      	push	{r7, lr}
 800f89e:	b08a      	sub	sp, #40	; 0x28
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::min());
 800f8a4:	f7f1 fcb5 	bl	8001212 <_ZNSt14numeric_limitsIlE3minEv>
 800f8a8:	4603      	mov	r3, r0
    const IntegerType min =
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f7f3 fb1b 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f8b0:	6278      	str	r0, [r7, #36]	; 0x24
        Dup<IntegerType>(std::numeric_limits<ScalarIntegerType>::max());
 800f8b2:	f7f1 fcb7 	bl	8001224 <_ZNSt14numeric_limitsIlE3maxEv>
 800f8b6:	4603      	mov	r3, r0
    const IntegerType max =
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	f7f3 fb14 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f8be:	6238      	str	r0, [r7, #32]
    const int ScalarIntegerTypeBits = 8 * sizeof(ScalarIntegerType);
 800f8c0:	2320      	movs	r3, #32
 800f8c2:	61fb      	str	r3, [r7, #28]
    const std::int32_t threshold =
 800f8c4:	f06f 437c 	mvn.w	r3, #4227858432	; 0xfc000000
 800f8c8:	61bb      	str	r3, [r7, #24]
        MaskIfGreaterThan(x, Dup<IntegerType>(threshold));
 800f8ca:	f06f 407c 	mvn.w	r0, #4227858432	; 0xfc000000
 800f8ce:	f7f3 fb0a 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f8d2:	4603      	mov	r3, r0
    const IntegerType positive_mask =
 800f8d4:	4619      	mov	r1, r3
 800f8d6:	6878      	ldr	r0, [r7, #4]
 800f8d8:	f7f3 fb4f 	bl	8002f7a <_ZN8gemmlowp17MaskIfGreaterThanIlEET_S1_S1_>
 800f8dc:	6178      	str	r0, [r7, #20]
        MaskIfLessThan(x, Dup<IntegerType>(-threshold));
 800f8de:	480f      	ldr	r0, [pc, #60]	; (800f91c <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILi5ElLi1EE4evalEl+0x80>)
 800f8e0:	f7f3 fb01 	bl	8002ee6 <_ZN8gemmlowp3DupIlEET_NS_23FixedPointRawTypeTraitsIS1_E13ScalarRawTypeE>
 800f8e4:	4603      	mov	r3, r0
    const IntegerType negative_mask =
 800f8e6:	4619      	mov	r1, r3
 800f8e8:	6878      	ldr	r0, [r7, #4]
 800f8ea:	f7f3 fb24 	bl	8002f36 <_ZN8gemmlowp14MaskIfLessThanIlEET_S1_S1_>
 800f8ee:	6138      	str	r0, [r7, #16]
    IntegerType result = ShiftLeft(x, Exponent);
 800f8f0:	2105      	movs	r1, #5
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f7ff fec8 	bl	800f688 <_ZN8gemmlowp9ShiftLeftIliEET_S1_T0_>
 800f8f8:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(positive_mask, max, result);
 800f8fa:	68fa      	ldr	r2, [r7, #12]
 800f8fc:	6a39      	ldr	r1, [r7, #32]
 800f8fe:	6978      	ldr	r0, [r7, #20]
 800f900:	f7ff ff05 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f904:	60f8      	str	r0, [r7, #12]
    result = SelectUsingMask(negative_mask, min, result);
 800f906:	68fa      	ldr	r2, [r7, #12]
 800f908:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f90a:	6938      	ldr	r0, [r7, #16]
 800f90c:	f7ff feff 	bl	800f70e <_ZN8gemmlowp15SelectUsingMaskIlEET_S1_S1_S1_>
 800f910:	60f8      	str	r0, [r7, #12]
    return result;
 800f912:	68fb      	ldr	r3, [r7, #12]
  }
 800f914:	4618      	mov	r0, r3
 800f916:	3728      	adds	r7, #40	; 0x28
 800f918:	46bd      	mov	sp, r7
 800f91a:	bd80      	pop	{r7, pc}
 800f91c:	fc000001 	.word	0xfc000001

0800f920 <_ZN8gemmlowp31SaturatingRoundingMultiplyByPOTILin2ElEET0_S1_>:
IntegerType SaturatingRoundingMultiplyByPOT(IntegerType x) {
 800f920:	b580      	push	{r7, lr}
 800f922:	b082      	sub	sp, #8
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
  return ImplSaturatingRoundingMultiplyByPOT<Exponent, IntegerType>::eval(x);
 800f928:	6878      	ldr	r0, [r7, #4]
 800f92a:	f000 f813 	bl	800f954 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin2ElLin1EE4evalEl>
 800f92e:	4603      	mov	r3, r0
}
 800f930:	4618      	mov	r0, r3
 800f932:	3708      	adds	r7, #8
 800f934:	46bd      	mov	sp, r7
 800f936:	bd80      	pop	{r7, pc}

0800f938 <_ZN8gemmlowp20AddSaturatingIf16BitIlEET_S1_S1_>:
IntegerType AddSaturatingIf16Bit(IntegerType a, IntegerType b) {
 800f938:	b580      	push	{r7, lr}
 800f93a:	b082      	sub	sp, #8
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
 800f940:	6039      	str	r1, [r7, #0]
                                                                             b);
 800f942:	6839      	ldr	r1, [r7, #0]
 800f944:	6878      	ldr	r0, [r7, #4]
 800f946:	f000 f812 	bl	800f96e <_ZN8gemmlowp24AddSaturatingIf16BitImplIlLb0EE3RunEll>
 800f94a:	4603      	mov	r3, r0
}
 800f94c:	4618      	mov	r0, r3
 800f94e:	3708      	adds	r7, #8
 800f950:	46bd      	mov	sp, r7
 800f952:	bd80      	pop	{r7, pc}

0800f954 <_ZN8gemmlowp35ImplSaturatingRoundingMultiplyByPOTILin2ElLin1EE4evalEl>:
  static IntegerType eval(IntegerType x) {
 800f954:	b580      	push	{r7, lr}
 800f956:	b082      	sub	sp, #8
 800f958:	af00      	add	r7, sp, #0
 800f95a:	6078      	str	r0, [r7, #4]
    return RoundingDivideByPOT<IntegerType>(x, -Exponent);
 800f95c:	2102      	movs	r1, #2
 800f95e:	6878      	ldr	r0, [r7, #4]
 800f960:	f7f2 ffcc 	bl	80028fc <_ZN8gemmlowp19RoundingDivideByPOTIliEET_S1_T0_>
 800f964:	4603      	mov	r3, r0
  }
 800f966:	4618      	mov	r0, r3
 800f968:	3708      	adds	r7, #8
 800f96a:	46bd      	mov	sp, r7
 800f96c:	bd80      	pop	{r7, pc}

0800f96e <_ZN8gemmlowp24AddSaturatingIf16BitImplIlLb0EE3RunEll>:
  static IntegerType Run(IntegerType a, IntegerType b) { return Add(a, b); }
 800f96e:	b580      	push	{r7, lr}
 800f970:	b082      	sub	sp, #8
 800f972:	af00      	add	r7, sp, #0
 800f974:	6078      	str	r0, [r7, #4]
 800f976:	6039      	str	r1, [r7, #0]
 800f978:	6839      	ldr	r1, [r7, #0]
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f7f3 faef 	bl	8002f5e <_ZN8gemmlowp3AddIlEET_S1_S1_>
 800f980:	4603      	mov	r3, r0
 800f982:	4618      	mov	r0, r3
 800f984:	3708      	adds	r7, #8
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}
	...

0800f98c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b083      	sub	sp, #12
 800f990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f992:	4b0f      	ldr	r3, [pc, #60]	; (800f9d0 <HAL_MspInit+0x44>)
 800f994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f996:	4a0e      	ldr	r2, [pc, #56]	; (800f9d0 <HAL_MspInit+0x44>)
 800f998:	f043 0301 	orr.w	r3, r3, #1
 800f99c:	6613      	str	r3, [r2, #96]	; 0x60
 800f99e:	4b0c      	ldr	r3, [pc, #48]	; (800f9d0 <HAL_MspInit+0x44>)
 800f9a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f9a2:	f003 0301 	and.w	r3, r3, #1
 800f9a6:	607b      	str	r3, [r7, #4]
 800f9a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800f9aa:	4b09      	ldr	r3, [pc, #36]	; (800f9d0 <HAL_MspInit+0x44>)
 800f9ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9ae:	4a08      	ldr	r2, [pc, #32]	; (800f9d0 <HAL_MspInit+0x44>)
 800f9b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f9b4:	6593      	str	r3, [r2, #88]	; 0x58
 800f9b6:	4b06      	ldr	r3, [pc, #24]	; (800f9d0 <HAL_MspInit+0x44>)
 800f9b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f9be:	603b      	str	r3, [r7, #0]
 800f9c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f9c2:	bf00      	nop
 800f9c4:	370c      	adds	r7, #12
 800f9c6:	46bd      	mov	sp, r7
 800f9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9cc:	4770      	bx	lr
 800f9ce:	bf00      	nop
 800f9d0:	40021000 	.word	0x40021000

0800f9d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b08a      	sub	sp, #40	; 0x28
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f9dc:	f107 0314 	add.w	r3, r7, #20
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	601a      	str	r2, [r3, #0]
 800f9e4:	605a      	str	r2, [r3, #4]
 800f9e6:	609a      	str	r2, [r3, #8]
 800f9e8:	60da      	str	r2, [r3, #12]
 800f9ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	4a15      	ldr	r2, [pc, #84]	; (800fa48 <HAL_ADC_MspInit+0x74>)
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d124      	bne.n	800fa40 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800f9f6:	4b15      	ldr	r3, [pc, #84]	; (800fa4c <HAL_ADC_MspInit+0x78>)
 800f9f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9fa:	4a14      	ldr	r2, [pc, #80]	; (800fa4c <HAL_ADC_MspInit+0x78>)
 800f9fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fa00:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fa02:	4b12      	ldr	r3, [pc, #72]	; (800fa4c <HAL_ADC_MspInit+0x78>)
 800fa04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fa0a:	613b      	str	r3, [r7, #16]
 800fa0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fa0e:	4b0f      	ldr	r3, [pc, #60]	; (800fa4c <HAL_ADC_MspInit+0x78>)
 800fa10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa12:	4a0e      	ldr	r2, [pc, #56]	; (800fa4c <HAL_ADC_MspInit+0x78>)
 800fa14:	f043 0301 	orr.w	r3, r3, #1
 800fa18:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fa1a:	4b0c      	ldr	r3, [pc, #48]	; (800fa4c <HAL_ADC_MspInit+0x78>)
 800fa1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa1e:	f003 0301 	and.w	r3, r3, #1
 800fa22:	60fb      	str	r3, [r7, #12]
 800fa24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800fa26:	2380      	movs	r3, #128	; 0x80
 800fa28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800fa2a:	230b      	movs	r3, #11
 800fa2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fa2e:	2300      	movs	r3, #0
 800fa30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fa32:	f107 0314 	add.w	r3, r7, #20
 800fa36:	4619      	mov	r1, r3
 800fa38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fa3c:	f001 faf8 	bl	8011030 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800fa40:	bf00      	nop
 800fa42:	3728      	adds	r7, #40	; 0x28
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bd80      	pop	{r7, pc}
 800fa48:	50040000 	.word	0x50040000
 800fa4c:	40021000 	.word	0x40021000

0800fa50 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800fa50:	b480      	push	{r7}
 800fa52:	b085      	sub	sp, #20
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	4a0a      	ldr	r2, [pc, #40]	; (800fa88 <HAL_CRC_MspInit+0x38>)
 800fa5e:	4293      	cmp	r3, r2
 800fa60:	d10b      	bne.n	800fa7a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800fa62:	4b0a      	ldr	r3, [pc, #40]	; (800fa8c <HAL_CRC_MspInit+0x3c>)
 800fa64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fa66:	4a09      	ldr	r2, [pc, #36]	; (800fa8c <HAL_CRC_MspInit+0x3c>)
 800fa68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800fa6c:	6493      	str	r3, [r2, #72]	; 0x48
 800fa6e:	4b07      	ldr	r3, [pc, #28]	; (800fa8c <HAL_CRC_MspInit+0x3c>)
 800fa70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fa72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fa76:	60fb      	str	r3, [r7, #12]
 800fa78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800fa7a:	bf00      	nop
 800fa7c:	3714      	adds	r7, #20
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa84:	4770      	bx	lr
 800fa86:	bf00      	nop
 800fa88:	40023000 	.word	0x40023000
 800fa8c:	40021000 	.word	0x40021000

0800fa90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800fa90:	b480      	push	{r7}
 800fa92:	b085      	sub	sp, #20
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	4a13      	ldr	r2, [pc, #76]	; (800faec <HAL_TIM_Base_MspInit+0x5c>)
 800fa9e:	4293      	cmp	r3, r2
 800faa0:	d10c      	bne.n	800fabc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800faa2:	4b13      	ldr	r3, [pc, #76]	; (800faf0 <HAL_TIM_Base_MspInit+0x60>)
 800faa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800faa6:	4a12      	ldr	r2, [pc, #72]	; (800faf0 <HAL_TIM_Base_MspInit+0x60>)
 800faa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800faac:	6613      	str	r3, [r2, #96]	; 0x60
 800faae:	4b10      	ldr	r3, [pc, #64]	; (800faf0 <HAL_TIM_Base_MspInit+0x60>)
 800fab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fab6:	60fb      	str	r3, [r7, #12]
 800fab8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800faba:	e010      	b.n	800fade <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM16)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	4a0c      	ldr	r2, [pc, #48]	; (800faf4 <HAL_TIM_Base_MspInit+0x64>)
 800fac2:	4293      	cmp	r3, r2
 800fac4:	d10b      	bne.n	800fade <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800fac6:	4b0a      	ldr	r3, [pc, #40]	; (800faf0 <HAL_TIM_Base_MspInit+0x60>)
 800fac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800faca:	4a09      	ldr	r2, [pc, #36]	; (800faf0 <HAL_TIM_Base_MspInit+0x60>)
 800facc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fad0:	6613      	str	r3, [r2, #96]	; 0x60
 800fad2:	4b07      	ldr	r3, [pc, #28]	; (800faf0 <HAL_TIM_Base_MspInit+0x60>)
 800fad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fada:	60bb      	str	r3, [r7, #8]
 800fadc:	68bb      	ldr	r3, [r7, #8]
}
 800fade:	bf00      	nop
 800fae0:	3714      	adds	r7, #20
 800fae2:	46bd      	mov	sp, r7
 800fae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae8:	4770      	bx	lr
 800faea:	bf00      	nop
 800faec:	40012c00 	.word	0x40012c00
 800faf0:	40021000 	.word	0x40021000
 800faf4:	40014400 	.word	0x40014400

0800faf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b08a      	sub	sp, #40	; 0x28
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fb00:	f107 0314 	add.w	r3, r7, #20
 800fb04:	2200      	movs	r2, #0
 800fb06:	601a      	str	r2, [r3, #0]
 800fb08:	605a      	str	r2, [r3, #4]
 800fb0a:	609a      	str	r2, [r3, #8]
 800fb0c:	60da      	str	r2, [r3, #12]
 800fb0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	4a20      	ldr	r2, [pc, #128]	; (800fb98 <HAL_UART_MspInit+0xa0>)
 800fb16:	4293      	cmp	r3, r2
 800fb18:	d13a      	bne.n	800fb90 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800fb1a:	4b20      	ldr	r3, [pc, #128]	; (800fb9c <HAL_UART_MspInit+0xa4>)
 800fb1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb1e:	4a1f      	ldr	r2, [pc, #124]	; (800fb9c <HAL_UART_MspInit+0xa4>)
 800fb20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800fb24:	6593      	str	r3, [r2, #88]	; 0x58
 800fb26:	4b1d      	ldr	r3, [pc, #116]	; (800fb9c <HAL_UART_MspInit+0xa4>)
 800fb28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fb2e:	613b      	str	r3, [r7, #16]
 800fb30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fb32:	4b1a      	ldr	r3, [pc, #104]	; (800fb9c <HAL_UART_MspInit+0xa4>)
 800fb34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb36:	4a19      	ldr	r2, [pc, #100]	; (800fb9c <HAL_UART_MspInit+0xa4>)
 800fb38:	f043 0301 	orr.w	r3, r3, #1
 800fb3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fb3e:	4b17      	ldr	r3, [pc, #92]	; (800fb9c <HAL_UART_MspInit+0xa4>)
 800fb40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fb42:	f003 0301 	and.w	r3, r3, #1
 800fb46:	60fb      	str	r3, [r7, #12]
 800fb48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800fb4a:	2304      	movs	r3, #4
 800fb4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fb4e:	2302      	movs	r3, #2
 800fb50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb52:	2300      	movs	r3, #0
 800fb54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fb56:	2303      	movs	r3, #3
 800fb58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800fb5a:	2307      	movs	r3, #7
 800fb5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fb5e:	f107 0314 	add.w	r3, r7, #20
 800fb62:	4619      	mov	r1, r3
 800fb64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fb68:	f001 fa62 	bl	8011030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800fb6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fb70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fb72:	2302      	movs	r3, #2
 800fb74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb76:	2300      	movs	r3, #0
 800fb78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fb7a:	2303      	movs	r3, #3
 800fb7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800fb7e:	2303      	movs	r3, #3
 800fb80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fb82:	f107 0314 	add.w	r3, r7, #20
 800fb86:	4619      	mov	r1, r3
 800fb88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800fb8c:	f001 fa50 	bl	8011030 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800fb90:	bf00      	nop
 800fb92:	3728      	adds	r7, #40	; 0x28
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}
 800fb98:	40004400 	.word	0x40004400
 800fb9c:	40021000 	.word	0x40021000

0800fba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800fba0:	b480      	push	{r7}
 800fba2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800fba4:	bf00      	nop
 800fba6:	46bd      	mov	sp, r7
 800fba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbac:	4770      	bx	lr

0800fbae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800fbae:	b480      	push	{r7}
 800fbb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800fbb2:	e7fe      	b.n	800fbb2 <HardFault_Handler+0x4>

0800fbb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800fbb4:	b480      	push	{r7}
 800fbb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800fbb8:	e7fe      	b.n	800fbb8 <MemManage_Handler+0x4>

0800fbba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800fbba:	b480      	push	{r7}
 800fbbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800fbbe:	e7fe      	b.n	800fbbe <BusFault_Handler+0x4>

0800fbc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800fbc0:	b480      	push	{r7}
 800fbc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800fbc4:	e7fe      	b.n	800fbc4 <UsageFault_Handler+0x4>

0800fbc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800fbc6:	b480      	push	{r7}
 800fbc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800fbca:	bf00      	nop
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd2:	4770      	bx	lr

0800fbd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800fbd8:	bf00      	nop
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe0:	4770      	bx	lr

0800fbe2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800fbe2:	b480      	push	{r7}
 800fbe4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800fbe6:	bf00      	nop
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbee:	4770      	bx	lr

0800fbf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800fbf4:	f000 f97c 	bl	800fef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800fbf8:	bf00      	nop
 800fbfa:	bd80      	pop	{r7, pc}

0800fbfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	af00      	add	r7, sp, #0
	return 1;
 800fc00:	2301      	movs	r3, #1
}
 800fc02:	4618      	mov	r0, r3
 800fc04:	46bd      	mov	sp, r7
 800fc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0a:	4770      	bx	lr

0800fc0c <_kill>:

int _kill(int pid, int sig)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b082      	sub	sp, #8
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
 800fc14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800fc16:	f003 ff0b 	bl	8013a30 <__errno>
 800fc1a:	4602      	mov	r2, r0
 800fc1c:	2316      	movs	r3, #22
 800fc1e:	6013      	str	r3, [r2, #0]
	return -1;
 800fc20:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fc24:	4618      	mov	r0, r3
 800fc26:	3708      	adds	r7, #8
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bd80      	pop	{r7, pc}

0800fc2c <_exit>:

void _exit (int status)
{
 800fc2c:	b580      	push	{r7, lr}
 800fc2e:	b082      	sub	sp, #8
 800fc30:	af00      	add	r7, sp, #0
 800fc32:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800fc34:	f04f 31ff 	mov.w	r1, #4294967295
 800fc38:	6878      	ldr	r0, [r7, #4]
 800fc3a:	f7ff ffe7 	bl	800fc0c <_kill>
	while (1) {}		/* Make sure we hang here */
 800fc3e:	e7fe      	b.n	800fc3e <_exit+0x12>

0800fc40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b086      	sub	sp, #24
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	60f8      	str	r0, [r7, #12]
 800fc48:	60b9      	str	r1, [r7, #8]
 800fc4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	617b      	str	r3, [r7, #20]
 800fc50:	e00a      	b.n	800fc68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800fc52:	f3af 8000 	nop.w
 800fc56:	4601      	mov	r1, r0
 800fc58:	68bb      	ldr	r3, [r7, #8]
 800fc5a:	1c5a      	adds	r2, r3, #1
 800fc5c:	60ba      	str	r2, [r7, #8]
 800fc5e:	b2ca      	uxtb	r2, r1
 800fc60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fc62:	697b      	ldr	r3, [r7, #20]
 800fc64:	3301      	adds	r3, #1
 800fc66:	617b      	str	r3, [r7, #20]
 800fc68:	697a      	ldr	r2, [r7, #20]
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	dbf0      	blt.n	800fc52 <_read+0x12>
	}

return len;
 800fc70:	687b      	ldr	r3, [r7, #4]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3718      	adds	r7, #24
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}

0800fc7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800fc7a:	b580      	push	{r7, lr}
 800fc7c:	b086      	sub	sp, #24
 800fc7e:	af00      	add	r7, sp, #0
 800fc80:	60f8      	str	r0, [r7, #12]
 800fc82:	60b9      	str	r1, [r7, #8]
 800fc84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fc86:	2300      	movs	r3, #0
 800fc88:	617b      	str	r3, [r7, #20]
 800fc8a:	e009      	b.n	800fca0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800fc8c:	68bb      	ldr	r3, [r7, #8]
 800fc8e:	1c5a      	adds	r2, r3, #1
 800fc90:	60ba      	str	r2, [r7, #8]
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	4618      	mov	r0, r3
 800fc96:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fc9a:	697b      	ldr	r3, [r7, #20]
 800fc9c:	3301      	adds	r3, #1
 800fc9e:	617b      	str	r3, [r7, #20]
 800fca0:	697a      	ldr	r2, [r7, #20]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	429a      	cmp	r2, r3
 800fca6:	dbf1      	blt.n	800fc8c <_write+0x12>
	}
	return len;
 800fca8:	687b      	ldr	r3, [r7, #4]
}
 800fcaa:	4618      	mov	r0, r3
 800fcac:	3718      	adds	r7, #24
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}

0800fcb2 <_close>:

int _close(int file)
{
 800fcb2:	b480      	push	{r7}
 800fcb4:	b083      	sub	sp, #12
 800fcb6:	af00      	add	r7, sp, #0
 800fcb8:	6078      	str	r0, [r7, #4]
	return -1;
 800fcba:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	370c      	adds	r7, #12
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc8:	4770      	bx	lr

0800fcca <_fstat>:


int _fstat(int file, struct stat *st)
{
 800fcca:	b480      	push	{r7}
 800fccc:	b083      	sub	sp, #12
 800fcce:	af00      	add	r7, sp, #0
 800fcd0:	6078      	str	r0, [r7, #4]
 800fcd2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800fcd4:	683b      	ldr	r3, [r7, #0]
 800fcd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fcda:	605a      	str	r2, [r3, #4]
	return 0;
 800fcdc:	2300      	movs	r3, #0
}
 800fcde:	4618      	mov	r0, r3
 800fce0:	370c      	adds	r7, #12
 800fce2:	46bd      	mov	sp, r7
 800fce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce8:	4770      	bx	lr

0800fcea <_isatty>:

int _isatty(int file)
{
 800fcea:	b480      	push	{r7}
 800fcec:	b083      	sub	sp, #12
 800fcee:	af00      	add	r7, sp, #0
 800fcf0:	6078      	str	r0, [r7, #4]
	return 1;
 800fcf2:	2301      	movs	r3, #1
}
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	370c      	adds	r7, #12
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfe:	4770      	bx	lr

0800fd00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800fd00:	b480      	push	{r7}
 800fd02:	b085      	sub	sp, #20
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	60f8      	str	r0, [r7, #12]
 800fd08:	60b9      	str	r1, [r7, #8]
 800fd0a:	607a      	str	r2, [r7, #4]
	return 0;
 800fd0c:	2300      	movs	r3, #0
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3714      	adds	r7, #20
 800fd12:	46bd      	mov	sp, r7
 800fd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd18:	4770      	bx	lr
	...

0800fd1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b086      	sub	sp, #24
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800fd24:	4a14      	ldr	r2, [pc, #80]	; (800fd78 <_sbrk+0x5c>)
 800fd26:	4b15      	ldr	r3, [pc, #84]	; (800fd7c <_sbrk+0x60>)
 800fd28:	1ad3      	subs	r3, r2, r3
 800fd2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800fd2c:	697b      	ldr	r3, [r7, #20]
 800fd2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800fd30:	4b13      	ldr	r3, [pc, #76]	; (800fd80 <_sbrk+0x64>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d102      	bne.n	800fd3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800fd38:	4b11      	ldr	r3, [pc, #68]	; (800fd80 <_sbrk+0x64>)
 800fd3a:	4a12      	ldr	r2, [pc, #72]	; (800fd84 <_sbrk+0x68>)
 800fd3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800fd3e:	4b10      	ldr	r3, [pc, #64]	; (800fd80 <_sbrk+0x64>)
 800fd40:	681a      	ldr	r2, [r3, #0]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	4413      	add	r3, r2
 800fd46:	693a      	ldr	r2, [r7, #16]
 800fd48:	429a      	cmp	r2, r3
 800fd4a:	d207      	bcs.n	800fd5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800fd4c:	f003 fe70 	bl	8013a30 <__errno>
 800fd50:	4602      	mov	r2, r0
 800fd52:	230c      	movs	r3, #12
 800fd54:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800fd56:	f04f 33ff 	mov.w	r3, #4294967295
 800fd5a:	e009      	b.n	800fd70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800fd5c:	4b08      	ldr	r3, [pc, #32]	; (800fd80 <_sbrk+0x64>)
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800fd62:	4b07      	ldr	r3, [pc, #28]	; (800fd80 <_sbrk+0x64>)
 800fd64:	681a      	ldr	r2, [r3, #0]
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	4413      	add	r3, r2
 800fd6a:	4a05      	ldr	r2, [pc, #20]	; (800fd80 <_sbrk+0x64>)
 800fd6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	3718      	adds	r7, #24
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	20010000 	.word	0x20010000
 800fd7c:	00000800 	.word	0x00000800
 800fd80:	20000650 	.word	0x20000650
 800fd84:	200006f8 	.word	0x200006f8

0800fd88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800fd88:	b480      	push	{r7}
 800fd8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800fd8c:	4b17      	ldr	r3, [pc, #92]	; (800fdec <SystemInit+0x64>)
 800fd8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fd92:	4a16      	ldr	r2, [pc, #88]	; (800fdec <SystemInit+0x64>)
 800fd94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fd98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800fd9c:	4b14      	ldr	r3, [pc, #80]	; (800fdf0 <SystemInit+0x68>)
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	4a13      	ldr	r2, [pc, #76]	; (800fdf0 <SystemInit+0x68>)
 800fda2:	f043 0301 	orr.w	r3, r3, #1
 800fda6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800fda8:	4b11      	ldr	r3, [pc, #68]	; (800fdf0 <SystemInit+0x68>)
 800fdaa:	2200      	movs	r2, #0
 800fdac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800fdae:	4b10      	ldr	r3, [pc, #64]	; (800fdf0 <SystemInit+0x68>)
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	4a0f      	ldr	r2, [pc, #60]	; (800fdf0 <SystemInit+0x68>)
 800fdb4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800fdb8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800fdbc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800fdbe:	4b0c      	ldr	r3, [pc, #48]	; (800fdf0 <SystemInit+0x68>)
 800fdc0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800fdc4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800fdc6:	4b0a      	ldr	r3, [pc, #40]	; (800fdf0 <SystemInit+0x68>)
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	4a09      	ldr	r2, [pc, #36]	; (800fdf0 <SystemInit+0x68>)
 800fdcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800fdd0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800fdd2:	4b07      	ldr	r3, [pc, #28]	; (800fdf0 <SystemInit+0x68>)
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800fdd8:	4b04      	ldr	r3, [pc, #16]	; (800fdec <SystemInit+0x64>)
 800fdda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800fdde:	609a      	str	r2, [r3, #8]
#endif
}
 800fde0:	bf00      	nop
 800fde2:	46bd      	mov	sp, r7
 800fde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde8:	4770      	bx	lr
 800fdea:	bf00      	nop
 800fdec:	e000ed00 	.word	0xe000ed00
 800fdf0:	40021000 	.word	0x40021000

0800fdf4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800fdf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800fe2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800fdf8:	f7ff ffc6 	bl	800fd88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800fdfc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800fdfe:	e003      	b.n	800fe08 <LoopCopyDataInit>

0800fe00 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800fe00:	4b0b      	ldr	r3, [pc, #44]	; (800fe30 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800fe02:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800fe04:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800fe06:	3104      	adds	r1, #4

0800fe08 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800fe08:	480a      	ldr	r0, [pc, #40]	; (800fe34 <LoopForever+0xa>)
	ldr	r3, =_edata
 800fe0a:	4b0b      	ldr	r3, [pc, #44]	; (800fe38 <LoopForever+0xe>)
	adds	r2, r0, r1
 800fe0c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800fe0e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800fe10:	d3f6      	bcc.n	800fe00 <CopyDataInit>
	ldr	r2, =_sbss
 800fe12:	4a0a      	ldr	r2, [pc, #40]	; (800fe3c <LoopForever+0x12>)
	b	LoopFillZerobss
 800fe14:	e002      	b.n	800fe1c <LoopFillZerobss>

0800fe16 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800fe16:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800fe18:	f842 3b04 	str.w	r3, [r2], #4

0800fe1c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800fe1c:	4b08      	ldr	r3, [pc, #32]	; (800fe40 <LoopForever+0x16>)
	cmp	r2, r3
 800fe1e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800fe20:	d3f9      	bcc.n	800fe16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800fe22:	f003 fe6d 	bl	8013b00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800fe26:	f7f7 f8f9 	bl	800701c <main>

0800fe2a <LoopForever>:

LoopForever:
    b LoopForever
 800fe2a:	e7fe      	b.n	800fe2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800fe2c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800fe30:	08022b18 	.word	0x08022b18
	ldr	r0, =_sdata
 800fe34:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800fe38:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 800fe3c:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 800fe40:	200006f8 	.word	0x200006f8

0800fe44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800fe44:	e7fe      	b.n	800fe44 <ADC1_IRQHandler>

0800fe46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800fe46:	b580      	push	{r7, lr}
 800fe48:	b082      	sub	sp, #8
 800fe4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fe50:	2003      	movs	r0, #3
 800fe52:	f000 ffcf 	bl	8010df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800fe56:	2000      	movs	r0, #0
 800fe58:	f000 f80e 	bl	800fe78 <HAL_InitTick>
 800fe5c:	4603      	mov	r3, r0
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d002      	beq.n	800fe68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800fe62:	2301      	movs	r3, #1
 800fe64:	71fb      	strb	r3, [r7, #7]
 800fe66:	e001      	b.n	800fe6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800fe68:	f7ff fd90 	bl	800f98c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800fe6c:	79fb      	ldrb	r3, [r7, #7]
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
	...

0800fe78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b084      	sub	sp, #16
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800fe80:	2300      	movs	r3, #0
 800fe82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800fe84:	4b17      	ldr	r3, [pc, #92]	; (800fee4 <HAL_InitTick+0x6c>)
 800fe86:	781b      	ldrb	r3, [r3, #0]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d023      	beq.n	800fed4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800fe8c:	4b16      	ldr	r3, [pc, #88]	; (800fee8 <HAL_InitTick+0x70>)
 800fe8e:	681a      	ldr	r2, [r3, #0]
 800fe90:	4b14      	ldr	r3, [pc, #80]	; (800fee4 <HAL_InitTick+0x6c>)
 800fe92:	781b      	ldrb	r3, [r3, #0]
 800fe94:	4619      	mov	r1, r3
 800fe96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800fe9a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fe9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fea2:	4618      	mov	r0, r3
 800fea4:	f000 ffcd 	bl	8010e42 <HAL_SYSTICK_Config>
 800fea8:	4603      	mov	r3, r0
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d10f      	bne.n	800fece <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	2b0f      	cmp	r3, #15
 800feb2:	d809      	bhi.n	800fec8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800feb4:	2200      	movs	r2, #0
 800feb6:	6879      	ldr	r1, [r7, #4]
 800feb8:	f04f 30ff 	mov.w	r0, #4294967295
 800febc:	f000 ffa5 	bl	8010e0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800fec0:	4a0a      	ldr	r2, [pc, #40]	; (800feec <HAL_InitTick+0x74>)
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	6013      	str	r3, [r2, #0]
 800fec6:	e007      	b.n	800fed8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800fec8:	2301      	movs	r3, #1
 800feca:	73fb      	strb	r3, [r7, #15]
 800fecc:	e004      	b.n	800fed8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800fece:	2301      	movs	r3, #1
 800fed0:	73fb      	strb	r3, [r7, #15]
 800fed2:	e001      	b.n	800fed8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800fed4:	2301      	movs	r3, #1
 800fed6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800fed8:	7bfb      	ldrb	r3, [r7, #15]
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3710      	adds	r7, #16
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}
 800fee2:	bf00      	nop
 800fee4:	20000020 	.word	0x20000020
 800fee8:	20000018 	.word	0x20000018
 800feec:	2000001c 	.word	0x2000001c

0800fef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800fef0:	b480      	push	{r7}
 800fef2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800fef4:	4b06      	ldr	r3, [pc, #24]	; (800ff10 <HAL_IncTick+0x20>)
 800fef6:	781b      	ldrb	r3, [r3, #0]
 800fef8:	461a      	mov	r2, r3
 800fefa:	4b06      	ldr	r3, [pc, #24]	; (800ff14 <HAL_IncTick+0x24>)
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	4413      	add	r3, r2
 800ff00:	4a04      	ldr	r2, [pc, #16]	; (800ff14 <HAL_IncTick+0x24>)
 800ff02:	6013      	str	r3, [r2, #0]
}
 800ff04:	bf00      	nop
 800ff06:	46bd      	mov	sp, r7
 800ff08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0c:	4770      	bx	lr
 800ff0e:	bf00      	nop
 800ff10:	20000020 	.word	0x20000020
 800ff14:	200006f0 	.word	0x200006f0

0800ff18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ff18:	b480      	push	{r7}
 800ff1a:	af00      	add	r7, sp, #0
  return uwTick;
 800ff1c:	4b03      	ldr	r3, [pc, #12]	; (800ff2c <HAL_GetTick+0x14>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
}
 800ff20:	4618      	mov	r0, r3
 800ff22:	46bd      	mov	sp, r7
 800ff24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff28:	4770      	bx	lr
 800ff2a:	bf00      	nop
 800ff2c:	200006f0 	.word	0x200006f0

0800ff30 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ff30:	b480      	push	{r7}
 800ff32:	b083      	sub	sp, #12
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
 800ff38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	689b      	ldr	r3, [r3, #8]
 800ff3e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800ff42:	683b      	ldr	r3, [r7, #0]
 800ff44:	431a      	orrs	r2, r3
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	609a      	str	r2, [r3, #8]
}
 800ff4a:	bf00      	nop
 800ff4c:	370c      	adds	r7, #12
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff54:	4770      	bx	lr

0800ff56 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800ff56:	b480      	push	{r7}
 800ff58:	b083      	sub	sp, #12
 800ff5a:	af00      	add	r7, sp, #0
 800ff5c:	6078      	str	r0, [r7, #4]
 800ff5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	689b      	ldr	r3, [r3, #8]
 800ff64:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800ff68:	683b      	ldr	r3, [r7, #0]
 800ff6a:	431a      	orrs	r2, r3
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	609a      	str	r2, [r3, #8]
}
 800ff70:	bf00      	nop
 800ff72:	370c      	adds	r7, #12
 800ff74:	46bd      	mov	sp, r7
 800ff76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff7a:	4770      	bx	lr

0800ff7c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ff7c:	b480      	push	{r7}
 800ff7e:	b083      	sub	sp, #12
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	689b      	ldr	r3, [r3, #8]
 800ff88:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	370c      	adds	r7, #12
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr

0800ff98 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800ff98:	b480      	push	{r7}
 800ff9a:	b087      	sub	sp, #28
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	607a      	str	r2, [r7, #4]
 800ffa4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	3360      	adds	r3, #96	; 0x60
 800ffaa:	461a      	mov	r2, r3
 800ffac:	68bb      	ldr	r3, [r7, #8]
 800ffae:	009b      	lsls	r3, r3, #2
 800ffb0:	4413      	add	r3, r2
 800ffb2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ffb4:	697b      	ldr	r3, [r7, #20]
 800ffb6:	681a      	ldr	r2, [r3, #0]
 800ffb8:	4b08      	ldr	r3, [pc, #32]	; (800ffdc <LL_ADC_SetOffset+0x44>)
 800ffba:	4013      	ands	r3, r2
 800ffbc:	687a      	ldr	r2, [r7, #4]
 800ffbe:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800ffc2:	683a      	ldr	r2, [r7, #0]
 800ffc4:	430a      	orrs	r2, r1
 800ffc6:	4313      	orrs	r3, r2
 800ffc8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ffcc:	697b      	ldr	r3, [r7, #20]
 800ffce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800ffd0:	bf00      	nop
 800ffd2:	371c      	adds	r7, #28
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffda:	4770      	bx	lr
 800ffdc:	03fff000 	.word	0x03fff000

0800ffe0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ffe0:	b480      	push	{r7}
 800ffe2:	b085      	sub	sp, #20
 800ffe4:	af00      	add	r7, sp, #0
 800ffe6:	6078      	str	r0, [r7, #4]
 800ffe8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	3360      	adds	r3, #96	; 0x60
 800ffee:	461a      	mov	r2, r3
 800fff0:	683b      	ldr	r3, [r7, #0]
 800fff2:	009b      	lsls	r3, r3, #2
 800fff4:	4413      	add	r3, r2
 800fff6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8010000:	4618      	mov	r0, r3
 8010002:	3714      	adds	r7, #20
 8010004:	46bd      	mov	sp, r7
 8010006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000a:	4770      	bx	lr

0801000c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 801000c:	b480      	push	{r7}
 801000e:	b087      	sub	sp, #28
 8010010:	af00      	add	r7, sp, #0
 8010012:	60f8      	str	r0, [r7, #12]
 8010014:	60b9      	str	r1, [r7, #8]
 8010016:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	3360      	adds	r3, #96	; 0x60
 801001c:	461a      	mov	r2, r3
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	009b      	lsls	r3, r3, #2
 8010022:	4413      	add	r3, r2
 8010024:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8010026:	697b      	ldr	r3, [r7, #20]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	431a      	orrs	r2, r3
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8010036:	bf00      	nop
 8010038:	371c      	adds	r7, #28
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr

08010042 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8010042:	b480      	push	{r7}
 8010044:	b087      	sub	sp, #28
 8010046:	af00      	add	r7, sp, #0
 8010048:	60f8      	str	r0, [r7, #12]
 801004a:	60b9      	str	r1, [r7, #8]
 801004c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	3330      	adds	r3, #48	; 0x30
 8010052:	461a      	mov	r2, r3
 8010054:	68bb      	ldr	r3, [r7, #8]
 8010056:	0a1b      	lsrs	r3, r3, #8
 8010058:	009b      	lsls	r3, r3, #2
 801005a:	f003 030c 	and.w	r3, r3, #12
 801005e:	4413      	add	r3, r2
 8010060:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8010062:	697b      	ldr	r3, [r7, #20]
 8010064:	681a      	ldr	r2, [r3, #0]
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	f003 031f 	and.w	r3, r3, #31
 801006c:	211f      	movs	r1, #31
 801006e:	fa01 f303 	lsl.w	r3, r1, r3
 8010072:	43db      	mvns	r3, r3
 8010074:	401a      	ands	r2, r3
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	0e9b      	lsrs	r3, r3, #26
 801007a:	f003 011f 	and.w	r1, r3, #31
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	f003 031f 	and.w	r3, r3, #31
 8010084:	fa01 f303 	lsl.w	r3, r1, r3
 8010088:	431a      	orrs	r2, r3
 801008a:	697b      	ldr	r3, [r7, #20]
 801008c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 801008e:	bf00      	nop
 8010090:	371c      	adds	r7, #28
 8010092:	46bd      	mov	sp, r7
 8010094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010098:	4770      	bx	lr

0801009a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 801009a:	b480      	push	{r7}
 801009c:	b087      	sub	sp, #28
 801009e:	af00      	add	r7, sp, #0
 80100a0:	60f8      	str	r0, [r7, #12]
 80100a2:	60b9      	str	r1, [r7, #8]
 80100a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	3314      	adds	r3, #20
 80100aa:	461a      	mov	r2, r3
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	0e5b      	lsrs	r3, r3, #25
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	f003 0304 	and.w	r3, r3, #4
 80100b6:	4413      	add	r3, r2
 80100b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80100ba:	697b      	ldr	r3, [r7, #20]
 80100bc:	681a      	ldr	r2, [r3, #0]
 80100be:	68bb      	ldr	r3, [r7, #8]
 80100c0:	0d1b      	lsrs	r3, r3, #20
 80100c2:	f003 031f 	and.w	r3, r3, #31
 80100c6:	2107      	movs	r1, #7
 80100c8:	fa01 f303 	lsl.w	r3, r1, r3
 80100cc:	43db      	mvns	r3, r3
 80100ce:	401a      	ands	r2, r3
 80100d0:	68bb      	ldr	r3, [r7, #8]
 80100d2:	0d1b      	lsrs	r3, r3, #20
 80100d4:	f003 031f 	and.w	r3, r3, #31
 80100d8:	6879      	ldr	r1, [r7, #4]
 80100da:	fa01 f303 	lsl.w	r3, r1, r3
 80100de:	431a      	orrs	r2, r3
 80100e0:	697b      	ldr	r3, [r7, #20]
 80100e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80100e4:	bf00      	nop
 80100e6:	371c      	adds	r7, #28
 80100e8:	46bd      	mov	sp, r7
 80100ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ee:	4770      	bx	lr

080100f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80100f0:	b480      	push	{r7}
 80100f2:	b085      	sub	sp, #20
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	60f8      	str	r0, [r7, #12]
 80100f8:	60b9      	str	r1, [r7, #8]
 80100fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8010102:	68bb      	ldr	r3, [r7, #8]
 8010104:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010108:	43db      	mvns	r3, r3
 801010a:	401a      	ands	r2, r3
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	f003 0318 	and.w	r3, r3, #24
 8010112:	4908      	ldr	r1, [pc, #32]	; (8010134 <LL_ADC_SetChannelSingleDiff+0x44>)
 8010114:	40d9      	lsrs	r1, r3
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	400b      	ands	r3, r1
 801011a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801011e:	431a      	orrs	r2, r3
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8010126:	bf00      	nop
 8010128:	3714      	adds	r7, #20
 801012a:	46bd      	mov	sp, r7
 801012c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010130:	4770      	bx	lr
 8010132:	bf00      	nop
 8010134:	0007ffff 	.word	0x0007ffff

08010138 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8010138:	b480      	push	{r7}
 801013a:	b083      	sub	sp, #12
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	689b      	ldr	r3, [r3, #8]
 8010144:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8010148:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 801014c:	687a      	ldr	r2, [r7, #4]
 801014e:	6093      	str	r3, [r2, #8]
}
 8010150:	bf00      	nop
 8010152:	370c      	adds	r7, #12
 8010154:	46bd      	mov	sp, r7
 8010156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015a:	4770      	bx	lr

0801015c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 801015c:	b480      	push	{r7}
 801015e:	b083      	sub	sp, #12
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	689b      	ldr	r3, [r3, #8]
 8010168:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801016c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010170:	d101      	bne.n	8010176 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8010172:	2301      	movs	r3, #1
 8010174:	e000      	b.n	8010178 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8010176:	2300      	movs	r3, #0
}
 8010178:	4618      	mov	r0, r3
 801017a:	370c      	adds	r7, #12
 801017c:	46bd      	mov	sp, r7
 801017e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010182:	4770      	bx	lr

08010184 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8010184:	b480      	push	{r7}
 8010186:	b083      	sub	sp, #12
 8010188:	af00      	add	r7, sp, #0
 801018a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	689b      	ldr	r3, [r3, #8]
 8010190:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8010194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8010198:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80101a0:	bf00      	nop
 80101a2:	370c      	adds	r7, #12
 80101a4:	46bd      	mov	sp, r7
 80101a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101aa:	4770      	bx	lr

080101ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80101ac:	b480      	push	{r7}
 80101ae:	b083      	sub	sp, #12
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	689b      	ldr	r3, [r3, #8]
 80101b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80101bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80101c0:	d101      	bne.n	80101c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80101c2:	2301      	movs	r3, #1
 80101c4:	e000      	b.n	80101c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80101c6:	2300      	movs	r3, #0
}
 80101c8:	4618      	mov	r0, r3
 80101ca:	370c      	adds	r7, #12
 80101cc:	46bd      	mov	sp, r7
 80101ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d2:	4770      	bx	lr

080101d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80101d4:	b480      	push	{r7}
 80101d6:	b083      	sub	sp, #12
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	689b      	ldr	r3, [r3, #8]
 80101e0:	f003 0301 	and.w	r3, r3, #1
 80101e4:	2b01      	cmp	r3, #1
 80101e6:	d101      	bne.n	80101ec <LL_ADC_IsEnabled+0x18>
 80101e8:	2301      	movs	r3, #1
 80101ea:	e000      	b.n	80101ee <LL_ADC_IsEnabled+0x1a>
 80101ec:	2300      	movs	r3, #0
}
 80101ee:	4618      	mov	r0, r3
 80101f0:	370c      	adds	r7, #12
 80101f2:	46bd      	mov	sp, r7
 80101f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f8:	4770      	bx	lr

080101fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80101fa:	b480      	push	{r7}
 80101fc:	b083      	sub	sp, #12
 80101fe:	af00      	add	r7, sp, #0
 8010200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	689b      	ldr	r3, [r3, #8]
 8010206:	f003 0304 	and.w	r3, r3, #4
 801020a:	2b04      	cmp	r3, #4
 801020c:	d101      	bne.n	8010212 <LL_ADC_REG_IsConversionOngoing+0x18>
 801020e:	2301      	movs	r3, #1
 8010210:	e000      	b.n	8010214 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8010212:	2300      	movs	r3, #0
}
 8010214:	4618      	mov	r0, r3
 8010216:	370c      	adds	r7, #12
 8010218:	46bd      	mov	sp, r7
 801021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801021e:	4770      	bx	lr

08010220 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8010220:	b480      	push	{r7}
 8010222:	b083      	sub	sp, #12
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	689b      	ldr	r3, [r3, #8]
 801022c:	f003 0308 	and.w	r3, r3, #8
 8010230:	2b08      	cmp	r3, #8
 8010232:	d101      	bne.n	8010238 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8010234:	2301      	movs	r3, #1
 8010236:	e000      	b.n	801023a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8010238:	2300      	movs	r3, #0
}
 801023a:	4618      	mov	r0, r3
 801023c:	370c      	adds	r7, #12
 801023e:	46bd      	mov	sp, r7
 8010240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010244:	4770      	bx	lr
	...

08010248 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b088      	sub	sp, #32
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8010250:	2300      	movs	r3, #0
 8010252:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8010254:	2300      	movs	r3, #0
 8010256:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d101      	bne.n	8010262 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 801025e:	2301      	movs	r3, #1
 8010260:	e12a      	b.n	80104b8 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	691b      	ldr	r3, [r3, #16]
 8010266:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801026c:	2b00      	cmp	r3, #0
 801026e:	d109      	bne.n	8010284 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8010270:	6878      	ldr	r0, [r7, #4]
 8010272:	f7ff fbaf 	bl	800f9d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	2200      	movs	r2, #0
 801027a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2200      	movs	r2, #0
 8010280:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	4618      	mov	r0, r3
 801028a:	f7ff ff67 	bl	801015c <LL_ADC_IsDeepPowerDownEnabled>
 801028e:	4603      	mov	r3, r0
 8010290:	2b00      	cmp	r3, #0
 8010292:	d004      	beq.n	801029e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	4618      	mov	r0, r3
 801029a:	f7ff ff4d 	bl	8010138 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7ff ff82 	bl	80101ac <LL_ADC_IsInternalRegulatorEnabled>
 80102a8:	4603      	mov	r3, r0
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d113      	bne.n	80102d6 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	4618      	mov	r0, r3
 80102b4:	f7ff ff66 	bl	8010184 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80102b8:	4b81      	ldr	r3, [pc, #516]	; (80104c0 <HAL_ADC_Init+0x278>)
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	099b      	lsrs	r3, r3, #6
 80102be:	4a81      	ldr	r2, [pc, #516]	; (80104c4 <HAL_ADC_Init+0x27c>)
 80102c0:	fba2 2303 	umull	r2, r3, r2, r3
 80102c4:	099b      	lsrs	r3, r3, #6
 80102c6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80102c8:	e002      	b.n	80102d0 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	3b01      	subs	r3, #1
 80102ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d1f9      	bne.n	80102ca <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	4618      	mov	r0, r3
 80102dc:	f7ff ff66 	bl	80101ac <LL_ADC_IsInternalRegulatorEnabled>
 80102e0:	4603      	mov	r3, r0
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d10d      	bne.n	8010302 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80102ea:	f043 0210 	orr.w	r2, r3, #16
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80102f6:	f043 0201 	orr.w	r2, r3, #1
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80102fe:	2301      	movs	r3, #1
 8010300:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	4618      	mov	r0, r3
 8010308:	f7ff ff77 	bl	80101fa <LL_ADC_REG_IsConversionOngoing>
 801030c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010312:	f003 0310 	and.w	r3, r3, #16
 8010316:	2b00      	cmp	r3, #0
 8010318:	f040 80c5 	bne.w	80104a6 <HAL_ADC_Init+0x25e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 801031c:	697b      	ldr	r3, [r7, #20]
 801031e:	2b00      	cmp	r3, #0
 8010320:	f040 80c1 	bne.w	80104a6 <HAL_ADC_Init+0x25e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010328:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 801032c:	f043 0202 	orr.w	r2, r3, #2
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	4618      	mov	r0, r3
 801033a:	f7ff ff4b 	bl	80101d4 <LL_ADC_IsEnabled>
 801033e:	4603      	mov	r3, r0
 8010340:	2b00      	cmp	r3, #0
 8010342:	d10b      	bne.n	801035c <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8010344:	4860      	ldr	r0, [pc, #384]	; (80104c8 <HAL_ADC_Init+0x280>)
 8010346:	f7ff ff45 	bl	80101d4 <LL_ADC_IsEnabled>
 801034a:	4603      	mov	r3, r0
 801034c:	2b00      	cmp	r3, #0
 801034e:	d105      	bne.n	801035c <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	4619      	mov	r1, r3
 8010356:	485d      	ldr	r0, [pc, #372]	; (80104cc <HAL_ADC_Init+0x284>)
 8010358:	f7ff fdea 	bl	800ff30 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	7e5b      	ldrb	r3, [r3, #25]
 8010360:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8010366:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 801036c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8010372:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f893 3020 	ldrb.w	r3, [r3, #32]
 801037a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 801037c:	4313      	orrs	r3, r2
 801037e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010386:	2b01      	cmp	r3, #1
 8010388:	d106      	bne.n	8010398 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801038e:	3b01      	subs	r3, #1
 8010390:	045b      	lsls	r3, r3, #17
 8010392:	69ba      	ldr	r2, [r7, #24]
 8010394:	4313      	orrs	r3, r2
 8010396:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801039c:	2b00      	cmp	r3, #0
 801039e:	d009      	beq.n	80103b4 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103a4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103ac:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80103ae:	69ba      	ldr	r2, [r7, #24]
 80103b0:	4313      	orrs	r3, r2
 80103b2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	68da      	ldr	r2, [r3, #12]
 80103ba:	4b45      	ldr	r3, [pc, #276]	; (80104d0 <HAL_ADC_Init+0x288>)
 80103bc:	4013      	ands	r3, r2
 80103be:	687a      	ldr	r2, [r7, #4]
 80103c0:	6812      	ldr	r2, [r2, #0]
 80103c2:	69b9      	ldr	r1, [r7, #24]
 80103c4:	430b      	orrs	r3, r1
 80103c6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	4618      	mov	r0, r3
 80103ce:	f7ff ff14 	bl	80101fa <LL_ADC_REG_IsConversionOngoing>
 80103d2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	4618      	mov	r0, r3
 80103da:	f7ff ff21 	bl	8010220 <LL_ADC_INJ_IsConversionOngoing>
 80103de:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d13d      	bne.n	8010462 <HAL_ADC_Init+0x21a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d13a      	bne.n	8010462 <HAL_ADC_Init+0x21a>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80103f0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80103f8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80103fa:	4313      	orrs	r3, r2
 80103fc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	68db      	ldr	r3, [r3, #12]
 8010404:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010408:	f023 0302 	bic.w	r3, r3, #2
 801040c:	687a      	ldr	r2, [r7, #4]
 801040e:	6812      	ldr	r2, [r2, #0]
 8010410:	69b9      	ldr	r1, [r7, #24]
 8010412:	430b      	orrs	r3, r1
 8010414:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801041c:	2b01      	cmp	r3, #1
 801041e:	d118      	bne.n	8010452 <HAL_ADC_Init+0x20a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	691b      	ldr	r3, [r3, #16]
 8010426:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801042a:	f023 0304 	bic.w	r3, r3, #4
 801042e:	687a      	ldr	r2, [r7, #4]
 8010430:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8010432:	687a      	ldr	r2, [r7, #4]
 8010434:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8010436:	4311      	orrs	r1, r2
 8010438:	687a      	ldr	r2, [r7, #4]
 801043a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801043c:	4311      	orrs	r1, r2
 801043e:	687a      	ldr	r2, [r7, #4]
 8010440:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8010442:	430a      	orrs	r2, r1
 8010444:	431a      	orrs	r2, r3
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	f042 0201 	orr.w	r2, r2, #1
 801044e:	611a      	str	r2, [r3, #16]
 8010450:	e007      	b.n	8010462 <HAL_ADC_Init+0x21a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	691a      	ldr	r2, [r3, #16]
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	f022 0201 	bic.w	r2, r2, #1
 8010460:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	691b      	ldr	r3, [r3, #16]
 8010466:	2b01      	cmp	r3, #1
 8010468:	d10c      	bne.n	8010484 <HAL_ADC_Init+0x23c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010470:	f023 010f 	bic.w	r1, r3, #15
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	69db      	ldr	r3, [r3, #28]
 8010478:	1e5a      	subs	r2, r3, #1
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	430a      	orrs	r2, r1
 8010480:	631a      	str	r2, [r3, #48]	; 0x30
 8010482:	e007      	b.n	8010494 <HAL_ADC_Init+0x24c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	f022 020f 	bic.w	r2, r2, #15
 8010492:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010498:	f023 0303 	bic.w	r3, r3, #3
 801049c:	f043 0201 	orr.w	r2, r3, #1
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	655a      	str	r2, [r3, #84]	; 0x54
 80104a4:	e007      	b.n	80104b6 <HAL_ADC_Init+0x26e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80104aa:	f043 0210 	orr.w	r2, r3, #16
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80104b2:	2301      	movs	r3, #1
 80104b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80104b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80104b8:	4618      	mov	r0, r3
 80104ba:	3720      	adds	r7, #32
 80104bc:	46bd      	mov	sp, r7
 80104be:	bd80      	pop	{r7, pc}
 80104c0:	20000018 	.word	0x20000018
 80104c4:	053e2d63 	.word	0x053e2d63
 80104c8:	50040000 	.word	0x50040000
 80104cc:	50040300 	.word	0x50040300
 80104d0:	fff0c007 	.word	0xfff0c007

080104d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b0b6      	sub	sp, #216	; 0xd8
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
 80104dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80104de:	2300      	movs	r3, #0
 80104e0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80104e4:	2300      	movs	r3, #0
 80104e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80104ee:	2b01      	cmp	r3, #1
 80104f0:	d101      	bne.n	80104f6 <HAL_ADC_ConfigChannel+0x22>
 80104f2:	2302      	movs	r3, #2
 80104f4:	e3b8      	b.n	8010c68 <HAL_ADC_ConfigChannel+0x794>
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	2201      	movs	r2, #1
 80104fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	4618      	mov	r0, r3
 8010504:	f7ff fe79 	bl	80101fa <LL_ADC_REG_IsConversionOngoing>
 8010508:	4603      	mov	r3, r0
 801050a:	2b00      	cmp	r3, #0
 801050c:	f040 839d 	bne.w	8010c4a <HAL_ADC_ConfigChannel+0x776>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	685b      	ldr	r3, [r3, #4]
 8010514:	2b05      	cmp	r3, #5
 8010516:	d824      	bhi.n	8010562 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8010518:	683b      	ldr	r3, [r7, #0]
 801051a:	685b      	ldr	r3, [r3, #4]
 801051c:	3b02      	subs	r3, #2
 801051e:	2b03      	cmp	r3, #3
 8010520:	d81b      	bhi.n	801055a <HAL_ADC_ConfigChannel+0x86>
 8010522:	a201      	add	r2, pc, #4	; (adr r2, 8010528 <HAL_ADC_ConfigChannel+0x54>)
 8010524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010528:	08010539 	.word	0x08010539
 801052c:	08010541 	.word	0x08010541
 8010530:	08010549 	.word	0x08010549
 8010534:	08010551 	.word	0x08010551
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8010538:	683b      	ldr	r3, [r7, #0]
 801053a:	220c      	movs	r2, #12
 801053c:	605a      	str	r2, [r3, #4]
          break;
 801053e:	e011      	b.n	8010564 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	2212      	movs	r2, #18
 8010544:	605a      	str	r2, [r3, #4]
          break;
 8010546:	e00d      	b.n	8010564 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8010548:	683b      	ldr	r3, [r7, #0]
 801054a:	2218      	movs	r2, #24
 801054c:	605a      	str	r2, [r3, #4]
          break;
 801054e:	e009      	b.n	8010564 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010556:	605a      	str	r2, [r3, #4]
          break;
 8010558:	e004      	b.n	8010564 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	2206      	movs	r2, #6
 801055e:	605a      	str	r2, [r3, #4]
          break;
 8010560:	e000      	b.n	8010564 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8010562:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	6818      	ldr	r0, [r3, #0]
 8010568:	683b      	ldr	r3, [r7, #0]
 801056a:	6859      	ldr	r1, [r3, #4]
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	461a      	mov	r2, r3
 8010572:	f7ff fd66 	bl	8010042 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	4618      	mov	r0, r3
 801057c:	f7ff fe3d 	bl	80101fa <LL_ADC_REG_IsConversionOngoing>
 8010580:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	4618      	mov	r0, r3
 801058a:	f7ff fe49 	bl	8010220 <LL_ADC_INJ_IsConversionOngoing>
 801058e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8010592:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8010596:	2b00      	cmp	r3, #0
 8010598:	f040 81a6 	bne.w	80108e8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 801059c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	f040 81a1 	bne.w	80108e8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6818      	ldr	r0, [r3, #0]
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	6819      	ldr	r1, [r3, #0]
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	689b      	ldr	r3, [r3, #8]
 80105b2:	461a      	mov	r2, r3
 80105b4:	f7ff fd71 	bl	801009a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80105b8:	683b      	ldr	r3, [r7, #0]
 80105ba:	695a      	ldr	r2, [r3, #20]
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	68db      	ldr	r3, [r3, #12]
 80105c2:	08db      	lsrs	r3, r3, #3
 80105c4:	f003 0303 	and.w	r3, r3, #3
 80105c8:	005b      	lsls	r3, r3, #1
 80105ca:	fa02 f303 	lsl.w	r3, r2, r3
 80105ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	691b      	ldr	r3, [r3, #16]
 80105d6:	2b04      	cmp	r3, #4
 80105d8:	d00a      	beq.n	80105f0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6818      	ldr	r0, [r3, #0]
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	6919      	ldr	r1, [r3, #16]
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	681a      	ldr	r2, [r3, #0]
 80105e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80105ea:	f7ff fcd5 	bl	800ff98 <LL_ADC_SetOffset>
 80105ee:	e17b      	b.n	80108e8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	2100      	movs	r1, #0
 80105f6:	4618      	mov	r0, r3
 80105f8:	f7ff fcf2 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 80105fc:	4603      	mov	r3, r0
 80105fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010602:	2b00      	cmp	r3, #0
 8010604:	d10a      	bne.n	801061c <HAL_ADC_ConfigChannel+0x148>
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	2100      	movs	r1, #0
 801060c:	4618      	mov	r0, r3
 801060e:	f7ff fce7 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 8010612:	4603      	mov	r3, r0
 8010614:	0e9b      	lsrs	r3, r3, #26
 8010616:	f003 021f 	and.w	r2, r3, #31
 801061a:	e01e      	b.n	801065a <HAL_ADC_ConfigChannel+0x186>
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	2100      	movs	r1, #0
 8010622:	4618      	mov	r0, r3
 8010624:	f7ff fcdc 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 8010628:	4603      	mov	r3, r0
 801062a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801062e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8010632:	fa93 f3a3 	rbit	r3, r3
 8010636:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 801063a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801063e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8010642:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010646:	2b00      	cmp	r3, #0
 8010648:	d101      	bne.n	801064e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 801064a:	2320      	movs	r3, #32
 801064c:	e004      	b.n	8010658 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 801064e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010652:	fab3 f383 	clz	r3, r3
 8010656:	b2db      	uxtb	r3, r3
 8010658:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 801065a:	683b      	ldr	r3, [r7, #0]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010662:	2b00      	cmp	r3, #0
 8010664:	d105      	bne.n	8010672 <HAL_ADC_ConfigChannel+0x19e>
 8010666:	683b      	ldr	r3, [r7, #0]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	0e9b      	lsrs	r3, r3, #26
 801066c:	f003 031f 	and.w	r3, r3, #31
 8010670:	e018      	b.n	80106a4 <HAL_ADC_ConfigChannel+0x1d0>
 8010672:	683b      	ldr	r3, [r7, #0]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801067a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801067e:	fa93 f3a3 	rbit	r3, r3
 8010682:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8010686:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801068a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 801068e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8010692:	2b00      	cmp	r3, #0
 8010694:	d101      	bne.n	801069a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8010696:	2320      	movs	r3, #32
 8010698:	e004      	b.n	80106a4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 801069a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801069e:	fab3 f383 	clz	r3, r3
 80106a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80106a4:	429a      	cmp	r2, r3
 80106a6:	d106      	bne.n	80106b6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	2200      	movs	r2, #0
 80106ae:	2100      	movs	r1, #0
 80106b0:	4618      	mov	r0, r3
 80106b2:	f7ff fcab 	bl	801000c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	2101      	movs	r1, #1
 80106bc:	4618      	mov	r0, r3
 80106be:	f7ff fc8f 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 80106c2:	4603      	mov	r3, r0
 80106c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d10a      	bne.n	80106e2 <HAL_ADC_ConfigChannel+0x20e>
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	2101      	movs	r1, #1
 80106d2:	4618      	mov	r0, r3
 80106d4:	f7ff fc84 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 80106d8:	4603      	mov	r3, r0
 80106da:	0e9b      	lsrs	r3, r3, #26
 80106dc:	f003 021f 	and.w	r2, r3, #31
 80106e0:	e01e      	b.n	8010720 <HAL_ADC_ConfigChannel+0x24c>
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	2101      	movs	r1, #1
 80106e8:	4618      	mov	r0, r3
 80106ea:	f7ff fc79 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 80106ee:	4603      	mov	r3, r0
 80106f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80106f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80106f8:	fa93 f3a3 	rbit	r3, r3
 80106fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8010700:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010704:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8010708:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801070c:	2b00      	cmp	r3, #0
 801070e:	d101      	bne.n	8010714 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8010710:	2320      	movs	r3, #32
 8010712:	e004      	b.n	801071e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8010714:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010718:	fab3 f383 	clz	r3, r3
 801071c:	b2db      	uxtb	r3, r3
 801071e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8010720:	683b      	ldr	r3, [r7, #0]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010728:	2b00      	cmp	r3, #0
 801072a:	d105      	bne.n	8010738 <HAL_ADC_ConfigChannel+0x264>
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	0e9b      	lsrs	r3, r3, #26
 8010732:	f003 031f 	and.w	r3, r3, #31
 8010736:	e018      	b.n	801076a <HAL_ADC_ConfigChannel+0x296>
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010740:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010744:	fa93 f3a3 	rbit	r3, r3
 8010748:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 801074c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010750:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8010754:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010758:	2b00      	cmp	r3, #0
 801075a:	d101      	bne.n	8010760 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 801075c:	2320      	movs	r3, #32
 801075e:	e004      	b.n	801076a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8010760:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010764:	fab3 f383 	clz	r3, r3
 8010768:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 801076a:	429a      	cmp	r2, r3
 801076c:	d106      	bne.n	801077c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	2200      	movs	r2, #0
 8010774:	2101      	movs	r1, #1
 8010776:	4618      	mov	r0, r3
 8010778:	f7ff fc48 	bl	801000c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	2102      	movs	r1, #2
 8010782:	4618      	mov	r0, r3
 8010784:	f7ff fc2c 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 8010788:	4603      	mov	r3, r0
 801078a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801078e:	2b00      	cmp	r3, #0
 8010790:	d10a      	bne.n	80107a8 <HAL_ADC_ConfigChannel+0x2d4>
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	2102      	movs	r1, #2
 8010798:	4618      	mov	r0, r3
 801079a:	f7ff fc21 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 801079e:	4603      	mov	r3, r0
 80107a0:	0e9b      	lsrs	r3, r3, #26
 80107a2:	f003 021f 	and.w	r2, r3, #31
 80107a6:	e01e      	b.n	80107e6 <HAL_ADC_ConfigChannel+0x312>
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	2102      	movs	r1, #2
 80107ae:	4618      	mov	r0, r3
 80107b0:	f7ff fc16 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 80107b4:	4603      	mov	r3, r0
 80107b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80107ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80107be:	fa93 f3a3 	rbit	r3, r3
 80107c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80107c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80107ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80107ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d101      	bne.n	80107da <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80107d6:	2320      	movs	r3, #32
 80107d8:	e004      	b.n	80107e4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80107da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80107de:	fab3 f383 	clz	r3, r3
 80107e2:	b2db      	uxtb	r3, r3
 80107e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d105      	bne.n	80107fe <HAL_ADC_ConfigChannel+0x32a>
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	0e9b      	lsrs	r3, r3, #26
 80107f8:	f003 031f 	and.w	r3, r3, #31
 80107fc:	e016      	b.n	801082c <HAL_ADC_ConfigChannel+0x358>
 80107fe:	683b      	ldr	r3, [r7, #0]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010806:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801080a:	fa93 f3a3 	rbit	r3, r3
 801080e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8010810:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010812:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8010816:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801081a:	2b00      	cmp	r3, #0
 801081c:	d101      	bne.n	8010822 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 801081e:	2320      	movs	r3, #32
 8010820:	e004      	b.n	801082c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8010822:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010826:	fab3 f383 	clz	r3, r3
 801082a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 801082c:	429a      	cmp	r2, r3
 801082e:	d106      	bne.n	801083e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	2200      	movs	r2, #0
 8010836:	2102      	movs	r1, #2
 8010838:	4618      	mov	r0, r3
 801083a:	f7ff fbe7 	bl	801000c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	2103      	movs	r1, #3
 8010844:	4618      	mov	r0, r3
 8010846:	f7ff fbcb 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 801084a:	4603      	mov	r3, r0
 801084c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010850:	2b00      	cmp	r3, #0
 8010852:	d10a      	bne.n	801086a <HAL_ADC_ConfigChannel+0x396>
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	2103      	movs	r1, #3
 801085a:	4618      	mov	r0, r3
 801085c:	f7ff fbc0 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 8010860:	4603      	mov	r3, r0
 8010862:	0e9b      	lsrs	r3, r3, #26
 8010864:	f003 021f 	and.w	r2, r3, #31
 8010868:	e017      	b.n	801089a <HAL_ADC_ConfigChannel+0x3c6>
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	2103      	movs	r1, #3
 8010870:	4618      	mov	r0, r3
 8010872:	f7ff fbb5 	bl	800ffe0 <LL_ADC_GetOffsetChannel>
 8010876:	4603      	mov	r3, r0
 8010878:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801087a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801087c:	fa93 f3a3 	rbit	r3, r3
 8010880:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8010882:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010884:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8010886:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010888:	2b00      	cmp	r3, #0
 801088a:	d101      	bne.n	8010890 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 801088c:	2320      	movs	r3, #32
 801088e:	e003      	b.n	8010898 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8010890:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010892:	fab3 f383 	clz	r3, r3
 8010896:	b2db      	uxtb	r3, r3
 8010898:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d105      	bne.n	80108b2 <HAL_ADC_ConfigChannel+0x3de>
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	0e9b      	lsrs	r3, r3, #26
 80108ac:	f003 031f 	and.w	r3, r3, #31
 80108b0:	e011      	b.n	80108d6 <HAL_ADC_ConfigChannel+0x402>
 80108b2:	683b      	ldr	r3, [r7, #0]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80108b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80108ba:	fa93 f3a3 	rbit	r3, r3
 80108be:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80108c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80108c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80108c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d101      	bne.n	80108ce <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80108ca:	2320      	movs	r3, #32
 80108cc:	e003      	b.n	80108d6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80108ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80108d0:	fab3 f383 	clz	r3, r3
 80108d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80108d6:	429a      	cmp	r2, r3
 80108d8:	d106      	bne.n	80108e8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	2200      	movs	r2, #0
 80108e0:	2103      	movs	r1, #3
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7ff fb92 	bl	801000c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	4618      	mov	r0, r3
 80108ee:	f7ff fc71 	bl	80101d4 <LL_ADC_IsEnabled>
 80108f2:	4603      	mov	r3, r0
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	f040 813f 	bne.w	8010b78 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6818      	ldr	r0, [r3, #0]
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	6819      	ldr	r1, [r3, #0]
 8010902:	683b      	ldr	r3, [r7, #0]
 8010904:	68db      	ldr	r3, [r3, #12]
 8010906:	461a      	mov	r2, r3
 8010908:	f7ff fbf2 	bl	80100f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	68db      	ldr	r3, [r3, #12]
 8010910:	4a8e      	ldr	r2, [pc, #568]	; (8010b4c <HAL_ADC_ConfigChannel+0x678>)
 8010912:	4293      	cmp	r3, r2
 8010914:	f040 8130 	bne.w	8010b78 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 801091c:	683b      	ldr	r3, [r7, #0]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010924:	2b00      	cmp	r3, #0
 8010926:	d10b      	bne.n	8010940 <HAL_ADC_ConfigChannel+0x46c>
 8010928:	683b      	ldr	r3, [r7, #0]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	0e9b      	lsrs	r3, r3, #26
 801092e:	3301      	adds	r3, #1
 8010930:	f003 031f 	and.w	r3, r3, #31
 8010934:	2b09      	cmp	r3, #9
 8010936:	bf94      	ite	ls
 8010938:	2301      	movls	r3, #1
 801093a:	2300      	movhi	r3, #0
 801093c:	b2db      	uxtb	r3, r3
 801093e:	e019      	b.n	8010974 <HAL_ADC_ConfigChannel+0x4a0>
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010946:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010948:	fa93 f3a3 	rbit	r3, r3
 801094c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 801094e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010950:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8010952:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010954:	2b00      	cmp	r3, #0
 8010956:	d101      	bne.n	801095c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8010958:	2320      	movs	r3, #32
 801095a:	e003      	b.n	8010964 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 801095c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801095e:	fab3 f383 	clz	r3, r3
 8010962:	b2db      	uxtb	r3, r3
 8010964:	3301      	adds	r3, #1
 8010966:	f003 031f 	and.w	r3, r3, #31
 801096a:	2b09      	cmp	r3, #9
 801096c:	bf94      	ite	ls
 801096e:	2301      	movls	r3, #1
 8010970:	2300      	movhi	r3, #0
 8010972:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8010974:	2b00      	cmp	r3, #0
 8010976:	d079      	beq.n	8010a6c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8010978:	683b      	ldr	r3, [r7, #0]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010980:	2b00      	cmp	r3, #0
 8010982:	d107      	bne.n	8010994 <HAL_ADC_ConfigChannel+0x4c0>
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	0e9b      	lsrs	r3, r3, #26
 801098a:	3301      	adds	r3, #1
 801098c:	069b      	lsls	r3, r3, #26
 801098e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8010992:	e015      	b.n	80109c0 <HAL_ADC_ConfigChannel+0x4ec>
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801099a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801099c:	fa93 f3a3 	rbit	r3, r3
 80109a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80109a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109a4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80109a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d101      	bne.n	80109b0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80109ac:	2320      	movs	r3, #32
 80109ae:	e003      	b.n	80109b8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80109b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80109b2:	fab3 f383 	clz	r3, r3
 80109b6:	b2db      	uxtb	r3, r3
 80109b8:	3301      	adds	r3, #1
 80109ba:	069b      	lsls	r3, r3, #26
 80109bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80109c0:	683b      	ldr	r3, [r7, #0]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d109      	bne.n	80109e0 <HAL_ADC_ConfigChannel+0x50c>
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	0e9b      	lsrs	r3, r3, #26
 80109d2:	3301      	adds	r3, #1
 80109d4:	f003 031f 	and.w	r3, r3, #31
 80109d8:	2101      	movs	r1, #1
 80109da:	fa01 f303 	lsl.w	r3, r1, r3
 80109de:	e017      	b.n	8010a10 <HAL_ADC_ConfigChannel+0x53c>
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80109e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80109e8:	fa93 f3a3 	rbit	r3, r3
 80109ec:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80109ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80109f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80109f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d101      	bne.n	80109fc <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80109f8:	2320      	movs	r3, #32
 80109fa:	e003      	b.n	8010a04 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80109fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109fe:	fab3 f383 	clz	r3, r3
 8010a02:	b2db      	uxtb	r3, r3
 8010a04:	3301      	adds	r3, #1
 8010a06:	f003 031f 	and.w	r3, r3, #31
 8010a0a:	2101      	movs	r1, #1
 8010a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8010a10:	ea42 0103 	orr.w	r1, r2, r3
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d10a      	bne.n	8010a36 <HAL_ADC_ConfigChannel+0x562>
 8010a20:	683b      	ldr	r3, [r7, #0]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	0e9b      	lsrs	r3, r3, #26
 8010a26:	3301      	adds	r3, #1
 8010a28:	f003 021f 	and.w	r2, r3, #31
 8010a2c:	4613      	mov	r3, r2
 8010a2e:	005b      	lsls	r3, r3, #1
 8010a30:	4413      	add	r3, r2
 8010a32:	051b      	lsls	r3, r3, #20
 8010a34:	e018      	b.n	8010a68 <HAL_ADC_ConfigChannel+0x594>
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a3e:	fa93 f3a3 	rbit	r3, r3
 8010a42:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8010a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8010a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d101      	bne.n	8010a52 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8010a4e:	2320      	movs	r3, #32
 8010a50:	e003      	b.n	8010a5a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8010a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a54:	fab3 f383 	clz	r3, r3
 8010a58:	b2db      	uxtb	r3, r3
 8010a5a:	3301      	adds	r3, #1
 8010a5c:	f003 021f 	and.w	r2, r3, #31
 8010a60:	4613      	mov	r3, r2
 8010a62:	005b      	lsls	r3, r3, #1
 8010a64:	4413      	add	r3, r2
 8010a66:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8010a68:	430b      	orrs	r3, r1
 8010a6a:	e080      	b.n	8010b6e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d107      	bne.n	8010a88 <HAL_ADC_ConfigChannel+0x5b4>
 8010a78:	683b      	ldr	r3, [r7, #0]
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	0e9b      	lsrs	r3, r3, #26
 8010a7e:	3301      	adds	r3, #1
 8010a80:	069b      	lsls	r3, r3, #26
 8010a82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8010a86:	e015      	b.n	8010ab4 <HAL_ADC_ConfigChannel+0x5e0>
 8010a88:	683b      	ldr	r3, [r7, #0]
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a90:	fa93 f3a3 	rbit	r3, r3
 8010a94:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8010a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a98:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8010a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d101      	bne.n	8010aa4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8010aa0:	2320      	movs	r3, #32
 8010aa2:	e003      	b.n	8010aac <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8010aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010aa6:	fab3 f383 	clz	r3, r3
 8010aaa:	b2db      	uxtb	r3, r3
 8010aac:	3301      	adds	r3, #1
 8010aae:	069b      	lsls	r3, r3, #26
 8010ab0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8010ab4:	683b      	ldr	r3, [r7, #0]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d109      	bne.n	8010ad4 <HAL_ADC_ConfigChannel+0x600>
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	0e9b      	lsrs	r3, r3, #26
 8010ac6:	3301      	adds	r3, #1
 8010ac8:	f003 031f 	and.w	r3, r3, #31
 8010acc:	2101      	movs	r1, #1
 8010ace:	fa01 f303 	lsl.w	r3, r1, r3
 8010ad2:	e017      	b.n	8010b04 <HAL_ADC_ConfigChannel+0x630>
 8010ad4:	683b      	ldr	r3, [r7, #0]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010ada:	6a3b      	ldr	r3, [r7, #32]
 8010adc:	fa93 f3a3 	rbit	r3, r3
 8010ae0:	61fb      	str	r3, [r7, #28]
  return result;
 8010ae2:	69fb      	ldr	r3, [r7, #28]
 8010ae4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8010ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d101      	bne.n	8010af0 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8010aec:	2320      	movs	r3, #32
 8010aee:	e003      	b.n	8010af8 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8010af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010af2:	fab3 f383 	clz	r3, r3
 8010af6:	b2db      	uxtb	r3, r3
 8010af8:	3301      	adds	r3, #1
 8010afa:	f003 031f 	and.w	r3, r3, #31
 8010afe:	2101      	movs	r1, #1
 8010b00:	fa01 f303 	lsl.w	r3, r1, r3
 8010b04:	ea42 0103 	orr.w	r1, r2, r3
 8010b08:	683b      	ldr	r3, [r7, #0]
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d10d      	bne.n	8010b30 <HAL_ADC_ConfigChannel+0x65c>
 8010b14:	683b      	ldr	r3, [r7, #0]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	0e9b      	lsrs	r3, r3, #26
 8010b1a:	3301      	adds	r3, #1
 8010b1c:	f003 021f 	and.w	r2, r3, #31
 8010b20:	4613      	mov	r3, r2
 8010b22:	005b      	lsls	r3, r3, #1
 8010b24:	4413      	add	r3, r2
 8010b26:	3b1e      	subs	r3, #30
 8010b28:	051b      	lsls	r3, r3, #20
 8010b2a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010b2e:	e01d      	b.n	8010b6c <HAL_ADC_ConfigChannel+0x698>
 8010b30:	683b      	ldr	r3, [r7, #0]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010b36:	697b      	ldr	r3, [r7, #20]
 8010b38:	fa93 f3a3 	rbit	r3, r3
 8010b3c:	613b      	str	r3, [r7, #16]
  return result;
 8010b3e:	693b      	ldr	r3, [r7, #16]
 8010b40:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010b42:	69bb      	ldr	r3, [r7, #24]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d103      	bne.n	8010b50 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8010b48:	2320      	movs	r3, #32
 8010b4a:	e005      	b.n	8010b58 <HAL_ADC_ConfigChannel+0x684>
 8010b4c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8010b50:	69bb      	ldr	r3, [r7, #24]
 8010b52:	fab3 f383 	clz	r3, r3
 8010b56:	b2db      	uxtb	r3, r3
 8010b58:	3301      	adds	r3, #1
 8010b5a:	f003 021f 	and.w	r2, r3, #31
 8010b5e:	4613      	mov	r3, r2
 8010b60:	005b      	lsls	r3, r3, #1
 8010b62:	4413      	add	r3, r2
 8010b64:	3b1e      	subs	r3, #30
 8010b66:	051b      	lsls	r3, r3, #20
 8010b68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8010b6c:	430b      	orrs	r3, r1
 8010b6e:	683a      	ldr	r2, [r7, #0]
 8010b70:	6892      	ldr	r2, [r2, #8]
 8010b72:	4619      	mov	r1, r3
 8010b74:	f7ff fa91 	bl	801009a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	681a      	ldr	r2, [r3, #0]
 8010b7c:	4b3c      	ldr	r3, [pc, #240]	; (8010c70 <HAL_ADC_ConfigChannel+0x79c>)
 8010b7e:	4013      	ands	r3, r2
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d06b      	beq.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8010b84:	483b      	ldr	r0, [pc, #236]	; (8010c74 <HAL_ADC_ConfigChannel+0x7a0>)
 8010b86:	f7ff f9f9 	bl	800ff7c <LL_ADC_GetCommonPathInternalCh>
 8010b8a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	4a39      	ldr	r2, [pc, #228]	; (8010c78 <HAL_ADC_ConfigChannel+0x7a4>)
 8010b94:	4293      	cmp	r3, r2
 8010b96:	d126      	bne.n	8010be6 <HAL_ADC_ConfigChannel+0x712>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8010b98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010b9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d120      	bne.n	8010be6 <HAL_ADC_ConfigChannel+0x712>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	4a34      	ldr	r2, [pc, #208]	; (8010c7c <HAL_ADC_ConfigChannel+0x7a8>)
 8010baa:	4293      	cmp	r3, r2
 8010bac:	d156      	bne.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8010bae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010bb2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8010bb6:	4619      	mov	r1, r3
 8010bb8:	482e      	ldr	r0, [pc, #184]	; (8010c74 <HAL_ADC_ConfigChannel+0x7a0>)
 8010bba:	f7ff f9cc 	bl	800ff56 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8010bbe:	4b30      	ldr	r3, [pc, #192]	; (8010c80 <HAL_ADC_ConfigChannel+0x7ac>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	099b      	lsrs	r3, r3, #6
 8010bc4:	4a2f      	ldr	r2, [pc, #188]	; (8010c84 <HAL_ADC_ConfigChannel+0x7b0>)
 8010bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8010bca:	099a      	lsrs	r2, r3, #6
 8010bcc:	4613      	mov	r3, r2
 8010bce:	005b      	lsls	r3, r3, #1
 8010bd0:	4413      	add	r3, r2
 8010bd2:	009b      	lsls	r3, r3, #2
 8010bd4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8010bd6:	e002      	b.n	8010bde <HAL_ADC_ConfigChannel+0x70a>
          {
            wait_loop_index--;
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	3b01      	subs	r3, #1
 8010bdc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d1f9      	bne.n	8010bd8 <HAL_ADC_ConfigChannel+0x704>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8010be4:	e03a      	b.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	4a27      	ldr	r2, [pc, #156]	; (8010c88 <HAL_ADC_ConfigChannel+0x7b4>)
 8010bec:	4293      	cmp	r3, r2
 8010bee:	d113      	bne.n	8010c18 <HAL_ADC_ConfigChannel+0x744>
 8010bf0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d10d      	bne.n	8010c18 <HAL_ADC_ConfigChannel+0x744>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	4a1e      	ldr	r2, [pc, #120]	; (8010c7c <HAL_ADC_ConfigChannel+0x7a8>)
 8010c02:	4293      	cmp	r3, r2
 8010c04:	d12a      	bne.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8010c06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010c0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010c0e:	4619      	mov	r1, r3
 8010c10:	4818      	ldr	r0, [pc, #96]	; (8010c74 <HAL_ADC_ConfigChannel+0x7a0>)
 8010c12:	f7ff f9a0 	bl	800ff56 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8010c16:	e021      	b.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8010c18:	683b      	ldr	r3, [r7, #0]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	4a1b      	ldr	r2, [pc, #108]	; (8010c8c <HAL_ADC_ConfigChannel+0x7b8>)
 8010c1e:	4293      	cmp	r3, r2
 8010c20:	d11c      	bne.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8010c22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d116      	bne.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	4a12      	ldr	r2, [pc, #72]	; (8010c7c <HAL_ADC_ConfigChannel+0x7a8>)
 8010c34:	4293      	cmp	r3, r2
 8010c36:	d111      	bne.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8010c38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010c3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8010c40:	4619      	mov	r1, r3
 8010c42:	480c      	ldr	r0, [pc, #48]	; (8010c74 <HAL_ADC_ConfigChannel+0x7a0>)
 8010c44:	f7ff f987 	bl	800ff56 <LL_ADC_SetCommonPathInternalCh>
 8010c48:	e008      	b.n	8010c5c <HAL_ADC_ConfigChannel+0x788>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c4e:	f043 0220 	orr.w	r2, r3, #32
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8010c56:	2301      	movs	r3, #1
 8010c58:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	2200      	movs	r2, #0
 8010c60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8010c64:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8010c68:	4618      	mov	r0, r3
 8010c6a:	37d8      	adds	r7, #216	; 0xd8
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}
 8010c70:	80080000 	.word	0x80080000
 8010c74:	50040300 	.word	0x50040300
 8010c78:	c7520000 	.word	0xc7520000
 8010c7c:	50040000 	.word	0x50040000
 8010c80:	20000018 	.word	0x20000018
 8010c84:	053e2d63 	.word	0x053e2d63
 8010c88:	cb840000 	.word	0xcb840000
 8010c8c:	80000001 	.word	0x80000001

08010c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010c90:	b480      	push	{r7}
 8010c92:	b085      	sub	sp, #20
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	f003 0307 	and.w	r3, r3, #7
 8010c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010ca0:	4b0c      	ldr	r3, [pc, #48]	; (8010cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8010ca2:	68db      	ldr	r3, [r3, #12]
 8010ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010ca6:	68ba      	ldr	r2, [r7, #8]
 8010ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010cac:	4013      	ands	r3, r2
 8010cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010cb4:	68bb      	ldr	r3, [r7, #8]
 8010cb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010cb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010cc2:	4a04      	ldr	r2, [pc, #16]	; (8010cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8010cc4:	68bb      	ldr	r3, [r7, #8]
 8010cc6:	60d3      	str	r3, [r2, #12]
}
 8010cc8:	bf00      	nop
 8010cca:	3714      	adds	r7, #20
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd2:	4770      	bx	lr
 8010cd4:	e000ed00 	.word	0xe000ed00

08010cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8010cd8:	b480      	push	{r7}
 8010cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010cdc:	4b04      	ldr	r3, [pc, #16]	; (8010cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8010cde:	68db      	ldr	r3, [r3, #12]
 8010ce0:	0a1b      	lsrs	r3, r3, #8
 8010ce2:	f003 0307 	and.w	r3, r3, #7
}
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr
 8010cf0:	e000ed00 	.word	0xe000ed00

08010cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010cf4:	b480      	push	{r7}
 8010cf6:	b083      	sub	sp, #12
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	4603      	mov	r3, r0
 8010cfc:	6039      	str	r1, [r7, #0]
 8010cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	db0a      	blt.n	8010d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d08:	683b      	ldr	r3, [r7, #0]
 8010d0a:	b2da      	uxtb	r2, r3
 8010d0c:	490c      	ldr	r1, [pc, #48]	; (8010d40 <__NVIC_SetPriority+0x4c>)
 8010d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d12:	0112      	lsls	r2, r2, #4
 8010d14:	b2d2      	uxtb	r2, r2
 8010d16:	440b      	add	r3, r1
 8010d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010d1c:	e00a      	b.n	8010d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	b2da      	uxtb	r2, r3
 8010d22:	4908      	ldr	r1, [pc, #32]	; (8010d44 <__NVIC_SetPriority+0x50>)
 8010d24:	79fb      	ldrb	r3, [r7, #7]
 8010d26:	f003 030f 	and.w	r3, r3, #15
 8010d2a:	3b04      	subs	r3, #4
 8010d2c:	0112      	lsls	r2, r2, #4
 8010d2e:	b2d2      	uxtb	r2, r2
 8010d30:	440b      	add	r3, r1
 8010d32:	761a      	strb	r2, [r3, #24]
}
 8010d34:	bf00      	nop
 8010d36:	370c      	adds	r7, #12
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3e:	4770      	bx	lr
 8010d40:	e000e100 	.word	0xe000e100
 8010d44:	e000ed00 	.word	0xe000ed00

08010d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010d48:	b480      	push	{r7}
 8010d4a:	b089      	sub	sp, #36	; 0x24
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	60f8      	str	r0, [r7, #12]
 8010d50:	60b9      	str	r1, [r7, #8]
 8010d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	f003 0307 	and.w	r3, r3, #7
 8010d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010d5c:	69fb      	ldr	r3, [r7, #28]
 8010d5e:	f1c3 0307 	rsb	r3, r3, #7
 8010d62:	2b04      	cmp	r3, #4
 8010d64:	bf28      	it	cs
 8010d66:	2304      	movcs	r3, #4
 8010d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010d6a:	69fb      	ldr	r3, [r7, #28]
 8010d6c:	3304      	adds	r3, #4
 8010d6e:	2b06      	cmp	r3, #6
 8010d70:	d902      	bls.n	8010d78 <NVIC_EncodePriority+0x30>
 8010d72:	69fb      	ldr	r3, [r7, #28]
 8010d74:	3b03      	subs	r3, #3
 8010d76:	e000      	b.n	8010d7a <NVIC_EncodePriority+0x32>
 8010d78:	2300      	movs	r3, #0
 8010d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8010d80:	69bb      	ldr	r3, [r7, #24]
 8010d82:	fa02 f303 	lsl.w	r3, r2, r3
 8010d86:	43da      	mvns	r2, r3
 8010d88:	68bb      	ldr	r3, [r7, #8]
 8010d8a:	401a      	ands	r2, r3
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010d90:	f04f 31ff 	mov.w	r1, #4294967295
 8010d94:	697b      	ldr	r3, [r7, #20]
 8010d96:	fa01 f303 	lsl.w	r3, r1, r3
 8010d9a:	43d9      	mvns	r1, r3
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010da0:	4313      	orrs	r3, r2
         );
}
 8010da2:	4618      	mov	r0, r3
 8010da4:	3724      	adds	r7, #36	; 0x24
 8010da6:	46bd      	mov	sp, r7
 8010da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dac:	4770      	bx	lr
	...

08010db0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010db0:	b580      	push	{r7, lr}
 8010db2:	b082      	sub	sp, #8
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	3b01      	subs	r3, #1
 8010dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010dc0:	d301      	bcc.n	8010dc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	e00f      	b.n	8010de6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010dc6:	4a0a      	ldr	r2, [pc, #40]	; (8010df0 <SysTick_Config+0x40>)
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	3b01      	subs	r3, #1
 8010dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010dce:	210f      	movs	r1, #15
 8010dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8010dd4:	f7ff ff8e 	bl	8010cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010dd8:	4b05      	ldr	r3, [pc, #20]	; (8010df0 <SysTick_Config+0x40>)
 8010dda:	2200      	movs	r2, #0
 8010ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010dde:	4b04      	ldr	r3, [pc, #16]	; (8010df0 <SysTick_Config+0x40>)
 8010de0:	2207      	movs	r2, #7
 8010de2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010de4:	2300      	movs	r3, #0
}
 8010de6:	4618      	mov	r0, r3
 8010de8:	3708      	adds	r7, #8
 8010dea:	46bd      	mov	sp, r7
 8010dec:	bd80      	pop	{r7, pc}
 8010dee:	bf00      	nop
 8010df0:	e000e010 	.word	0xe000e010

08010df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010df4:	b580      	push	{r7, lr}
 8010df6:	b082      	sub	sp, #8
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010dfc:	6878      	ldr	r0, [r7, #4]
 8010dfe:	f7ff ff47 	bl	8010c90 <__NVIC_SetPriorityGrouping>
}
 8010e02:	bf00      	nop
 8010e04:	3708      	adds	r7, #8
 8010e06:	46bd      	mov	sp, r7
 8010e08:	bd80      	pop	{r7, pc}

08010e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010e0a:	b580      	push	{r7, lr}
 8010e0c:	b086      	sub	sp, #24
 8010e0e:	af00      	add	r7, sp, #0
 8010e10:	4603      	mov	r3, r0
 8010e12:	60b9      	str	r1, [r7, #8]
 8010e14:	607a      	str	r2, [r7, #4]
 8010e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8010e18:	2300      	movs	r3, #0
 8010e1a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8010e1c:	f7ff ff5c 	bl	8010cd8 <__NVIC_GetPriorityGrouping>
 8010e20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010e22:	687a      	ldr	r2, [r7, #4]
 8010e24:	68b9      	ldr	r1, [r7, #8]
 8010e26:	6978      	ldr	r0, [r7, #20]
 8010e28:	f7ff ff8e 	bl	8010d48 <NVIC_EncodePriority>
 8010e2c:	4602      	mov	r2, r0
 8010e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010e32:	4611      	mov	r1, r2
 8010e34:	4618      	mov	r0, r3
 8010e36:	f7ff ff5d 	bl	8010cf4 <__NVIC_SetPriority>
}
 8010e3a:	bf00      	nop
 8010e3c:	3718      	adds	r7, #24
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}

08010e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010e42:	b580      	push	{r7, lr}
 8010e44:	b082      	sub	sp, #8
 8010e46:	af00      	add	r7, sp, #0
 8010e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010e4a:	6878      	ldr	r0, [r7, #4]
 8010e4c:	f7ff ffb0 	bl	8010db0 <SysTick_Config>
 8010e50:	4603      	mov	r3, r0
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3708      	adds	r7, #8
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}
	...

08010e5c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b082      	sub	sp, #8
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d101      	bne.n	8010e6e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8010e6a:	2301      	movs	r3, #1
 8010e6c:	e054      	b.n	8010f18 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	7f5b      	ldrb	r3, [r3, #29]
 8010e72:	b2db      	uxtb	r3, r3
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d105      	bne.n	8010e84 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8010e7e:	6878      	ldr	r0, [r7, #4]
 8010e80:	f7fe fde6 	bl	800fa50 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2202      	movs	r2, #2
 8010e88:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	791b      	ldrb	r3, [r3, #4]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d10c      	bne.n	8010eac <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	4a22      	ldr	r2, [pc, #136]	; (8010f20 <HAL_CRC_Init+0xc4>)
 8010e98:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	689a      	ldr	r2, [r3, #8]
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	f022 0218 	bic.w	r2, r2, #24
 8010ea8:	609a      	str	r2, [r3, #8]
 8010eaa:	e00c      	b.n	8010ec6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6899      	ldr	r1, [r3, #8]
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	68db      	ldr	r3, [r3, #12]
 8010eb4:	461a      	mov	r2, r3
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f000 f834 	bl	8010f24 <HAL_CRCEx_Polynomial_Set>
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d001      	beq.n	8010ec6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8010ec2:	2301      	movs	r3, #1
 8010ec4:	e028      	b.n	8010f18 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	795b      	ldrb	r3, [r3, #5]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d105      	bne.n	8010eda <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ed6:	611a      	str	r2, [r3, #16]
 8010ed8:	e004      	b.n	8010ee4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	687a      	ldr	r2, [r7, #4]
 8010ee0:	6912      	ldr	r2, [r2, #16]
 8010ee2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	695a      	ldr	r2, [r3, #20]
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	430a      	orrs	r2, r1
 8010ef8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	689b      	ldr	r3, [r3, #8]
 8010f00:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	699a      	ldr	r2, [r3, #24]
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	430a      	orrs	r2, r1
 8010f0e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2201      	movs	r2, #1
 8010f14:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8010f16:	2300      	movs	r3, #0
}
 8010f18:	4618      	mov	r0, r3
 8010f1a:	3708      	adds	r7, #8
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	bd80      	pop	{r7, pc}
 8010f20:	04c11db7 	.word	0x04c11db7

08010f24 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8010f24:	b480      	push	{r7}
 8010f26:	b087      	sub	sp, #28
 8010f28:	af00      	add	r7, sp, #0
 8010f2a:	60f8      	str	r0, [r7, #12]
 8010f2c:	60b9      	str	r1, [r7, #8]
 8010f2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010f30:	2300      	movs	r3, #0
 8010f32:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8010f34:	231f      	movs	r3, #31
 8010f36:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8010f38:	bf00      	nop
 8010f3a:	693b      	ldr	r3, [r7, #16]
 8010f3c:	1e5a      	subs	r2, r3, #1
 8010f3e:	613a      	str	r2, [r7, #16]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d009      	beq.n	8010f58 <HAL_CRCEx_Polynomial_Set+0x34>
 8010f44:	693b      	ldr	r3, [r7, #16]
 8010f46:	f003 031f 	and.w	r3, r3, #31
 8010f4a:	68ba      	ldr	r2, [r7, #8]
 8010f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8010f50:	f003 0301 	and.w	r3, r3, #1
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d0f0      	beq.n	8010f3a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	2b18      	cmp	r3, #24
 8010f5c:	d846      	bhi.n	8010fec <HAL_CRCEx_Polynomial_Set+0xc8>
 8010f5e:	a201      	add	r2, pc, #4	; (adr r2, 8010f64 <HAL_CRCEx_Polynomial_Set+0x40>)
 8010f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f64:	08010ff3 	.word	0x08010ff3
 8010f68:	08010fed 	.word	0x08010fed
 8010f6c:	08010fed 	.word	0x08010fed
 8010f70:	08010fed 	.word	0x08010fed
 8010f74:	08010fed 	.word	0x08010fed
 8010f78:	08010fed 	.word	0x08010fed
 8010f7c:	08010fed 	.word	0x08010fed
 8010f80:	08010fed 	.word	0x08010fed
 8010f84:	08010fe1 	.word	0x08010fe1
 8010f88:	08010fed 	.word	0x08010fed
 8010f8c:	08010fed 	.word	0x08010fed
 8010f90:	08010fed 	.word	0x08010fed
 8010f94:	08010fed 	.word	0x08010fed
 8010f98:	08010fed 	.word	0x08010fed
 8010f9c:	08010fed 	.word	0x08010fed
 8010fa0:	08010fed 	.word	0x08010fed
 8010fa4:	08010fd5 	.word	0x08010fd5
 8010fa8:	08010fed 	.word	0x08010fed
 8010fac:	08010fed 	.word	0x08010fed
 8010fb0:	08010fed 	.word	0x08010fed
 8010fb4:	08010fed 	.word	0x08010fed
 8010fb8:	08010fed 	.word	0x08010fed
 8010fbc:	08010fed 	.word	0x08010fed
 8010fc0:	08010fed 	.word	0x08010fed
 8010fc4:	08010fc9 	.word	0x08010fc9
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8010fc8:	693b      	ldr	r3, [r7, #16]
 8010fca:	2b06      	cmp	r3, #6
 8010fcc:	d913      	bls.n	8010ff6 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8010fce:	2301      	movs	r3, #1
 8010fd0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010fd2:	e010      	b.n	8010ff6 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8010fd4:	693b      	ldr	r3, [r7, #16]
 8010fd6:	2b07      	cmp	r3, #7
 8010fd8:	d90f      	bls.n	8010ffa <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8010fda:	2301      	movs	r3, #1
 8010fdc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010fde:	e00c      	b.n	8010ffa <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8010fe0:	693b      	ldr	r3, [r7, #16]
 8010fe2:	2b0f      	cmp	r3, #15
 8010fe4:	d90b      	bls.n	8010ffe <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010fea:	e008      	b.n	8010ffe <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8010fec:	2301      	movs	r3, #1
 8010fee:	75fb      	strb	r3, [r7, #23]
      break;
 8010ff0:	e006      	b.n	8011000 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8010ff2:	bf00      	nop
 8010ff4:	e004      	b.n	8011000 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8010ff6:	bf00      	nop
 8010ff8:	e002      	b.n	8011000 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8010ffa:	bf00      	nop
 8010ffc:	e000      	b.n	8011000 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8010ffe:	bf00      	nop
  }
  if (status == HAL_OK)
 8011000:	7dfb      	ldrb	r3, [r7, #23]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d10d      	bne.n	8011022 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	68ba      	ldr	r2, [r7, #8]
 801100c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	689b      	ldr	r3, [r3, #8]
 8011014:	f023 0118 	bic.w	r1, r3, #24
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	687a      	ldr	r2, [r7, #4]
 801101e:	430a      	orrs	r2, r1
 8011020:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8011022:	7dfb      	ldrb	r3, [r7, #23]
}
 8011024:	4618      	mov	r0, r3
 8011026:	371c      	adds	r7, #28
 8011028:	46bd      	mov	sp, r7
 801102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102e:	4770      	bx	lr

08011030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011030:	b480      	push	{r7}
 8011032:	b087      	sub	sp, #28
 8011034:	af00      	add	r7, sp, #0
 8011036:	6078      	str	r0, [r7, #4]
 8011038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801103a:	2300      	movs	r3, #0
 801103c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801103e:	e148      	b.n	80112d2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	681a      	ldr	r2, [r3, #0]
 8011044:	2101      	movs	r1, #1
 8011046:	697b      	ldr	r3, [r7, #20]
 8011048:	fa01 f303 	lsl.w	r3, r1, r3
 801104c:	4013      	ands	r3, r2
 801104e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	2b00      	cmp	r3, #0
 8011054:	f000 813a 	beq.w	80112cc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011058:	683b      	ldr	r3, [r7, #0]
 801105a:	685b      	ldr	r3, [r3, #4]
 801105c:	2b01      	cmp	r3, #1
 801105e:	d00b      	beq.n	8011078 <HAL_GPIO_Init+0x48>
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	685b      	ldr	r3, [r3, #4]
 8011064:	2b02      	cmp	r3, #2
 8011066:	d007      	beq.n	8011078 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801106c:	2b11      	cmp	r3, #17
 801106e:	d003      	beq.n	8011078 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011070:	683b      	ldr	r3, [r7, #0]
 8011072:	685b      	ldr	r3, [r3, #4]
 8011074:	2b12      	cmp	r3, #18
 8011076:	d130      	bne.n	80110da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	689b      	ldr	r3, [r3, #8]
 801107c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 801107e:	697b      	ldr	r3, [r7, #20]
 8011080:	005b      	lsls	r3, r3, #1
 8011082:	2203      	movs	r2, #3
 8011084:	fa02 f303 	lsl.w	r3, r2, r3
 8011088:	43db      	mvns	r3, r3
 801108a:	693a      	ldr	r2, [r7, #16]
 801108c:	4013      	ands	r3, r2
 801108e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8011090:	683b      	ldr	r3, [r7, #0]
 8011092:	68da      	ldr	r2, [r3, #12]
 8011094:	697b      	ldr	r3, [r7, #20]
 8011096:	005b      	lsls	r3, r3, #1
 8011098:	fa02 f303 	lsl.w	r3, r2, r3
 801109c:	693a      	ldr	r2, [r7, #16]
 801109e:	4313      	orrs	r3, r2
 80110a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	693a      	ldr	r2, [r7, #16]
 80110a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	685b      	ldr	r3, [r3, #4]
 80110ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80110ae:	2201      	movs	r2, #1
 80110b0:	697b      	ldr	r3, [r7, #20]
 80110b2:	fa02 f303 	lsl.w	r3, r2, r3
 80110b6:	43db      	mvns	r3, r3
 80110b8:	693a      	ldr	r2, [r7, #16]
 80110ba:	4013      	ands	r3, r2
 80110bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80110be:	683b      	ldr	r3, [r7, #0]
 80110c0:	685b      	ldr	r3, [r3, #4]
 80110c2:	091b      	lsrs	r3, r3, #4
 80110c4:	f003 0201 	and.w	r2, r3, #1
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	fa02 f303 	lsl.w	r3, r2, r3
 80110ce:	693a      	ldr	r2, [r7, #16]
 80110d0:	4313      	orrs	r3, r2
 80110d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	693a      	ldr	r2, [r7, #16]
 80110d8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	68db      	ldr	r3, [r3, #12]
 80110de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	005b      	lsls	r3, r3, #1
 80110e4:	2203      	movs	r2, #3
 80110e6:	fa02 f303 	lsl.w	r3, r2, r3
 80110ea:	43db      	mvns	r3, r3
 80110ec:	693a      	ldr	r2, [r7, #16]
 80110ee:	4013      	ands	r3, r2
 80110f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80110f2:	683b      	ldr	r3, [r7, #0]
 80110f4:	689a      	ldr	r2, [r3, #8]
 80110f6:	697b      	ldr	r3, [r7, #20]
 80110f8:	005b      	lsls	r3, r3, #1
 80110fa:	fa02 f303 	lsl.w	r3, r2, r3
 80110fe:	693a      	ldr	r2, [r7, #16]
 8011100:	4313      	orrs	r3, r2
 8011102:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	693a      	ldr	r2, [r7, #16]
 8011108:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801110a:	683b      	ldr	r3, [r7, #0]
 801110c:	685b      	ldr	r3, [r3, #4]
 801110e:	2b02      	cmp	r3, #2
 8011110:	d003      	beq.n	801111a <HAL_GPIO_Init+0xea>
 8011112:	683b      	ldr	r3, [r7, #0]
 8011114:	685b      	ldr	r3, [r3, #4]
 8011116:	2b12      	cmp	r3, #18
 8011118:	d123      	bne.n	8011162 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 801111a:	697b      	ldr	r3, [r7, #20]
 801111c:	08da      	lsrs	r2, r3, #3
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	3208      	adds	r2, #8
 8011122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011126:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8011128:	697b      	ldr	r3, [r7, #20]
 801112a:	f003 0307 	and.w	r3, r3, #7
 801112e:	009b      	lsls	r3, r3, #2
 8011130:	220f      	movs	r2, #15
 8011132:	fa02 f303 	lsl.w	r3, r2, r3
 8011136:	43db      	mvns	r3, r3
 8011138:	693a      	ldr	r2, [r7, #16]
 801113a:	4013      	ands	r3, r2
 801113c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	691a      	ldr	r2, [r3, #16]
 8011142:	697b      	ldr	r3, [r7, #20]
 8011144:	f003 0307 	and.w	r3, r3, #7
 8011148:	009b      	lsls	r3, r3, #2
 801114a:	fa02 f303 	lsl.w	r3, r2, r3
 801114e:	693a      	ldr	r2, [r7, #16]
 8011150:	4313      	orrs	r3, r2
 8011152:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8011154:	697b      	ldr	r3, [r7, #20]
 8011156:	08da      	lsrs	r2, r3, #3
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	3208      	adds	r2, #8
 801115c:	6939      	ldr	r1, [r7, #16]
 801115e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8011168:	697b      	ldr	r3, [r7, #20]
 801116a:	005b      	lsls	r3, r3, #1
 801116c:	2203      	movs	r2, #3
 801116e:	fa02 f303 	lsl.w	r3, r2, r3
 8011172:	43db      	mvns	r3, r3
 8011174:	693a      	ldr	r2, [r7, #16]
 8011176:	4013      	ands	r3, r2
 8011178:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 801117a:	683b      	ldr	r3, [r7, #0]
 801117c:	685b      	ldr	r3, [r3, #4]
 801117e:	f003 0203 	and.w	r2, r3, #3
 8011182:	697b      	ldr	r3, [r7, #20]
 8011184:	005b      	lsls	r3, r3, #1
 8011186:	fa02 f303 	lsl.w	r3, r2, r3
 801118a:	693a      	ldr	r2, [r7, #16]
 801118c:	4313      	orrs	r3, r2
 801118e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	693a      	ldr	r2, [r7, #16]
 8011194:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	685b      	ldr	r3, [r3, #4]
 801119a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801119e:	2b00      	cmp	r3, #0
 80111a0:	f000 8094 	beq.w	80112cc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80111a4:	4b52      	ldr	r3, [pc, #328]	; (80112f0 <HAL_GPIO_Init+0x2c0>)
 80111a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80111a8:	4a51      	ldr	r2, [pc, #324]	; (80112f0 <HAL_GPIO_Init+0x2c0>)
 80111aa:	f043 0301 	orr.w	r3, r3, #1
 80111ae:	6613      	str	r3, [r2, #96]	; 0x60
 80111b0:	4b4f      	ldr	r3, [pc, #316]	; (80112f0 <HAL_GPIO_Init+0x2c0>)
 80111b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80111b4:	f003 0301 	and.w	r3, r3, #1
 80111b8:	60bb      	str	r3, [r7, #8]
 80111ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80111bc:	4a4d      	ldr	r2, [pc, #308]	; (80112f4 <HAL_GPIO_Init+0x2c4>)
 80111be:	697b      	ldr	r3, [r7, #20]
 80111c0:	089b      	lsrs	r3, r3, #2
 80111c2:	3302      	adds	r3, #2
 80111c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80111c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80111ca:	697b      	ldr	r3, [r7, #20]
 80111cc:	f003 0303 	and.w	r3, r3, #3
 80111d0:	009b      	lsls	r3, r3, #2
 80111d2:	220f      	movs	r2, #15
 80111d4:	fa02 f303 	lsl.w	r3, r2, r3
 80111d8:	43db      	mvns	r3, r3
 80111da:	693a      	ldr	r2, [r7, #16]
 80111dc:	4013      	ands	r3, r2
 80111de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80111e6:	d00d      	beq.n	8011204 <HAL_GPIO_Init+0x1d4>
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	4a43      	ldr	r2, [pc, #268]	; (80112f8 <HAL_GPIO_Init+0x2c8>)
 80111ec:	4293      	cmp	r3, r2
 80111ee:	d007      	beq.n	8011200 <HAL_GPIO_Init+0x1d0>
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	4a42      	ldr	r2, [pc, #264]	; (80112fc <HAL_GPIO_Init+0x2cc>)
 80111f4:	4293      	cmp	r3, r2
 80111f6:	d101      	bne.n	80111fc <HAL_GPIO_Init+0x1cc>
 80111f8:	2302      	movs	r3, #2
 80111fa:	e004      	b.n	8011206 <HAL_GPIO_Init+0x1d6>
 80111fc:	2307      	movs	r3, #7
 80111fe:	e002      	b.n	8011206 <HAL_GPIO_Init+0x1d6>
 8011200:	2301      	movs	r3, #1
 8011202:	e000      	b.n	8011206 <HAL_GPIO_Init+0x1d6>
 8011204:	2300      	movs	r3, #0
 8011206:	697a      	ldr	r2, [r7, #20]
 8011208:	f002 0203 	and.w	r2, r2, #3
 801120c:	0092      	lsls	r2, r2, #2
 801120e:	4093      	lsls	r3, r2
 8011210:	693a      	ldr	r2, [r7, #16]
 8011212:	4313      	orrs	r3, r2
 8011214:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8011216:	4937      	ldr	r1, [pc, #220]	; (80112f4 <HAL_GPIO_Init+0x2c4>)
 8011218:	697b      	ldr	r3, [r7, #20]
 801121a:	089b      	lsrs	r3, r3, #2
 801121c:	3302      	adds	r3, #2
 801121e:	693a      	ldr	r2, [r7, #16]
 8011220:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8011224:	4b36      	ldr	r3, [pc, #216]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801122a:	68fb      	ldr	r3, [r7, #12]
 801122c:	43db      	mvns	r3, r3
 801122e:	693a      	ldr	r2, [r7, #16]
 8011230:	4013      	ands	r3, r2
 8011232:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	685b      	ldr	r3, [r3, #4]
 8011238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801123c:	2b00      	cmp	r3, #0
 801123e:	d003      	beq.n	8011248 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8011240:	693a      	ldr	r2, [r7, #16]
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	4313      	orrs	r3, r2
 8011246:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8011248:	4a2d      	ldr	r2, [pc, #180]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 801124a:	693b      	ldr	r3, [r7, #16]
 801124c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 801124e:	4b2c      	ldr	r3, [pc, #176]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 8011250:	685b      	ldr	r3, [r3, #4]
 8011252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	43db      	mvns	r3, r3
 8011258:	693a      	ldr	r2, [r7, #16]
 801125a:	4013      	ands	r3, r2
 801125c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801125e:	683b      	ldr	r3, [r7, #0]
 8011260:	685b      	ldr	r3, [r3, #4]
 8011262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011266:	2b00      	cmp	r3, #0
 8011268:	d003      	beq.n	8011272 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 801126a:	693a      	ldr	r2, [r7, #16]
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	4313      	orrs	r3, r2
 8011270:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8011272:	4a23      	ldr	r2, [pc, #140]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 8011274:	693b      	ldr	r3, [r7, #16]
 8011276:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8011278:	4b21      	ldr	r3, [pc, #132]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 801127a:	689b      	ldr	r3, [r3, #8]
 801127c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	43db      	mvns	r3, r3
 8011282:	693a      	ldr	r2, [r7, #16]
 8011284:	4013      	ands	r3, r2
 8011286:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	685b      	ldr	r3, [r3, #4]
 801128c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011290:	2b00      	cmp	r3, #0
 8011292:	d003      	beq.n	801129c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8011294:	693a      	ldr	r2, [r7, #16]
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	4313      	orrs	r3, r2
 801129a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 801129c:	4a18      	ldr	r2, [pc, #96]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 801129e:	693b      	ldr	r3, [r7, #16]
 80112a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80112a2:	4b17      	ldr	r3, [pc, #92]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 80112a4:	68db      	ldr	r3, [r3, #12]
 80112a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	43db      	mvns	r3, r3
 80112ac:	693a      	ldr	r2, [r7, #16]
 80112ae:	4013      	ands	r3, r2
 80112b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	685b      	ldr	r3, [r3, #4]
 80112b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d003      	beq.n	80112c6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80112be:	693a      	ldr	r2, [r7, #16]
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	4313      	orrs	r3, r2
 80112c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80112c6:	4a0e      	ldr	r2, [pc, #56]	; (8011300 <HAL_GPIO_Init+0x2d0>)
 80112c8:	693b      	ldr	r3, [r7, #16]
 80112ca:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80112cc:	697b      	ldr	r3, [r7, #20]
 80112ce:	3301      	adds	r3, #1
 80112d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80112d2:	683b      	ldr	r3, [r7, #0]
 80112d4:	681a      	ldr	r2, [r3, #0]
 80112d6:	697b      	ldr	r3, [r7, #20]
 80112d8:	fa22 f303 	lsr.w	r3, r2, r3
 80112dc:	2b00      	cmp	r3, #0
 80112de:	f47f aeaf 	bne.w	8011040 <HAL_GPIO_Init+0x10>
  }
}
 80112e2:	bf00      	nop
 80112e4:	371c      	adds	r7, #28
 80112e6:	46bd      	mov	sp, r7
 80112e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ec:	4770      	bx	lr
 80112ee:	bf00      	nop
 80112f0:	40021000 	.word	0x40021000
 80112f4:	40010000 	.word	0x40010000
 80112f8:	48000400 	.word	0x48000400
 80112fc:	48000800 	.word	0x48000800
 8011300:	40010400 	.word	0x40010400

08011304 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8011304:	b480      	push	{r7}
 8011306:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011308:	4b05      	ldr	r3, [pc, #20]	; (8011320 <HAL_PWR_EnableBkUpAccess+0x1c>)
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	4a04      	ldr	r2, [pc, #16]	; (8011320 <HAL_PWR_EnableBkUpAccess+0x1c>)
 801130e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011312:	6013      	str	r3, [r2, #0]
}
 8011314:	bf00      	nop
 8011316:	46bd      	mov	sp, r7
 8011318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131c:	4770      	bx	lr
 801131e:	bf00      	nop
 8011320:	40007000 	.word	0x40007000

08011324 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8011324:	b480      	push	{r7}
 8011326:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8011328:	4b04      	ldr	r3, [pc, #16]	; (801133c <HAL_PWREx_GetVoltageRange+0x18>)
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8011330:	4618      	mov	r0, r3
 8011332:	46bd      	mov	sp, r7
 8011334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011338:	4770      	bx	lr
 801133a:	bf00      	nop
 801133c:	40007000 	.word	0x40007000

08011340 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8011340:	b480      	push	{r7}
 8011342:	b085      	sub	sp, #20
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801134e:	d130      	bne.n	80113b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8011350:	4b23      	ldr	r3, [pc, #140]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8011358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801135c:	d038      	beq.n	80113d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 801135e:	4b20      	ldr	r3, [pc, #128]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8011366:	4a1e      	ldr	r2, [pc, #120]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8011368:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801136c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801136e:	4b1d      	ldr	r3, [pc, #116]	; (80113e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	2232      	movs	r2, #50	; 0x32
 8011374:	fb02 f303 	mul.w	r3, r2, r3
 8011378:	4a1b      	ldr	r2, [pc, #108]	; (80113e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 801137a:	fba2 2303 	umull	r2, r3, r2, r3
 801137e:	0c9b      	lsrs	r3, r3, #18
 8011380:	3301      	adds	r3, #1
 8011382:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8011384:	e002      	b.n	801138c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	3b01      	subs	r3, #1
 801138a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801138c:	4b14      	ldr	r3, [pc, #80]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801138e:	695b      	ldr	r3, [r3, #20]
 8011390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011398:	d102      	bne.n	80113a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d1f2      	bne.n	8011386 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80113a0:	4b0f      	ldr	r3, [pc, #60]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80113a2:	695b      	ldr	r3, [r3, #20]
 80113a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80113a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80113ac:	d110      	bne.n	80113d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80113ae:	2303      	movs	r3, #3
 80113b0:	e00f      	b.n	80113d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80113b2:	4b0b      	ldr	r3, [pc, #44]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80113ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80113be:	d007      	beq.n	80113d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80113c0:	4b07      	ldr	r3, [pc, #28]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80113c8:	4a05      	ldr	r2, [pc, #20]	; (80113e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80113ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80113ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80113d0:	2300      	movs	r3, #0
}
 80113d2:	4618      	mov	r0, r3
 80113d4:	3714      	adds	r7, #20
 80113d6:	46bd      	mov	sp, r7
 80113d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113dc:	4770      	bx	lr
 80113de:	bf00      	nop
 80113e0:	40007000 	.word	0x40007000
 80113e4:	20000018 	.word	0x20000018
 80113e8:	431bde83 	.word	0x431bde83

080113ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b088      	sub	sp, #32
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d102      	bne.n	8011400 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80113fa:	2301      	movs	r3, #1
 80113fc:	f000 bc11 	b.w	8011c22 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8011400:	4ba0      	ldr	r3, [pc, #640]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011402:	689b      	ldr	r3, [r3, #8]
 8011404:	f003 030c 	and.w	r3, r3, #12
 8011408:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 801140a:	4b9e      	ldr	r3, [pc, #632]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801140c:	68db      	ldr	r3, [r3, #12]
 801140e:	f003 0303 	and.w	r3, r3, #3
 8011412:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	f003 0310 	and.w	r3, r3, #16
 801141c:	2b00      	cmp	r3, #0
 801141e:	f000 80e4 	beq.w	80115ea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8011422:	69bb      	ldr	r3, [r7, #24]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d007      	beq.n	8011438 <HAL_RCC_OscConfig+0x4c>
 8011428:	69bb      	ldr	r3, [r7, #24]
 801142a:	2b0c      	cmp	r3, #12
 801142c:	f040 808b 	bne.w	8011546 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8011430:	697b      	ldr	r3, [r7, #20]
 8011432:	2b01      	cmp	r3, #1
 8011434:	f040 8087 	bne.w	8011546 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8011438:	4b92      	ldr	r3, [pc, #584]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	f003 0302 	and.w	r3, r3, #2
 8011440:	2b00      	cmp	r3, #0
 8011442:	d005      	beq.n	8011450 <HAL_RCC_OscConfig+0x64>
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	699b      	ldr	r3, [r3, #24]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d101      	bne.n	8011450 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 801144c:	2301      	movs	r3, #1
 801144e:	e3e8      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	6a1a      	ldr	r2, [r3, #32]
 8011454:	4b8b      	ldr	r3, [pc, #556]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	f003 0308 	and.w	r3, r3, #8
 801145c:	2b00      	cmp	r3, #0
 801145e:	d004      	beq.n	801146a <HAL_RCC_OscConfig+0x7e>
 8011460:	4b88      	ldr	r3, [pc, #544]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011468:	e005      	b.n	8011476 <HAL_RCC_OscConfig+0x8a>
 801146a:	4b86      	ldr	r3, [pc, #536]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801146c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011470:	091b      	lsrs	r3, r3, #4
 8011472:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011476:	4293      	cmp	r3, r2
 8011478:	d223      	bcs.n	80114c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	6a1b      	ldr	r3, [r3, #32]
 801147e:	4618      	mov	r0, r3
 8011480:	f000 fd78 	bl	8011f74 <RCC_SetFlashLatencyFromMSIRange>
 8011484:	4603      	mov	r3, r0
 8011486:	2b00      	cmp	r3, #0
 8011488:	d001      	beq.n	801148e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 801148a:	2301      	movs	r3, #1
 801148c:	e3c9      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801148e:	4b7d      	ldr	r3, [pc, #500]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	4a7c      	ldr	r2, [pc, #496]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011494:	f043 0308 	orr.w	r3, r3, #8
 8011498:	6013      	str	r3, [r2, #0]
 801149a:	4b7a      	ldr	r3, [pc, #488]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	6a1b      	ldr	r3, [r3, #32]
 80114a6:	4977      	ldr	r1, [pc, #476]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114a8:	4313      	orrs	r3, r2
 80114aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80114ac:	4b75      	ldr	r3, [pc, #468]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114ae:	685b      	ldr	r3, [r3, #4]
 80114b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	69db      	ldr	r3, [r3, #28]
 80114b8:	021b      	lsls	r3, r3, #8
 80114ba:	4972      	ldr	r1, [pc, #456]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114bc:	4313      	orrs	r3, r2
 80114be:	604b      	str	r3, [r1, #4]
 80114c0:	e025      	b.n	801150e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80114c2:	4b70      	ldr	r3, [pc, #448]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	4a6f      	ldr	r2, [pc, #444]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114c8:	f043 0308 	orr.w	r3, r3, #8
 80114cc:	6013      	str	r3, [r2, #0]
 80114ce:	4b6d      	ldr	r3, [pc, #436]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	6a1b      	ldr	r3, [r3, #32]
 80114da:	496a      	ldr	r1, [pc, #424]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114dc:	4313      	orrs	r3, r2
 80114de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80114e0:	4b68      	ldr	r3, [pc, #416]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114e2:	685b      	ldr	r3, [r3, #4]
 80114e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	69db      	ldr	r3, [r3, #28]
 80114ec:	021b      	lsls	r3, r3, #8
 80114ee:	4965      	ldr	r1, [pc, #404]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80114f0:	4313      	orrs	r3, r2
 80114f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80114f4:	69bb      	ldr	r3, [r7, #24]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d109      	bne.n	801150e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	6a1b      	ldr	r3, [r3, #32]
 80114fe:	4618      	mov	r0, r3
 8011500:	f000 fd38 	bl	8011f74 <RCC_SetFlashLatencyFromMSIRange>
 8011504:	4603      	mov	r3, r0
 8011506:	2b00      	cmp	r3, #0
 8011508:	d001      	beq.n	801150e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 801150a:	2301      	movs	r3, #1
 801150c:	e389      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801150e:	f000 fc6f 	bl	8011df0 <HAL_RCC_GetSysClockFreq>
 8011512:	4601      	mov	r1, r0
 8011514:	4b5b      	ldr	r3, [pc, #364]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011516:	689b      	ldr	r3, [r3, #8]
 8011518:	091b      	lsrs	r3, r3, #4
 801151a:	f003 030f 	and.w	r3, r3, #15
 801151e:	4a5a      	ldr	r2, [pc, #360]	; (8011688 <HAL_RCC_OscConfig+0x29c>)
 8011520:	5cd3      	ldrb	r3, [r2, r3]
 8011522:	f003 031f 	and.w	r3, r3, #31
 8011526:	fa21 f303 	lsr.w	r3, r1, r3
 801152a:	4a58      	ldr	r2, [pc, #352]	; (801168c <HAL_RCC_OscConfig+0x2a0>)
 801152c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 801152e:	4b58      	ldr	r3, [pc, #352]	; (8011690 <HAL_RCC_OscConfig+0x2a4>)
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	4618      	mov	r0, r3
 8011534:	f7fe fca0 	bl	800fe78 <HAL_InitTick>
 8011538:	4603      	mov	r3, r0
 801153a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 801153c:	7bfb      	ldrb	r3, [r7, #15]
 801153e:	2b00      	cmp	r3, #0
 8011540:	d052      	beq.n	80115e8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8011542:	7bfb      	ldrb	r3, [r7, #15]
 8011544:	e36d      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	699b      	ldr	r3, [r3, #24]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d032      	beq.n	80115b4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 801154e:	4b4d      	ldr	r3, [pc, #308]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	4a4c      	ldr	r2, [pc, #304]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011554:	f043 0301 	orr.w	r3, r3, #1
 8011558:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801155a:	f7fe fcdd 	bl	800ff18 <HAL_GetTick>
 801155e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8011560:	e008      	b.n	8011574 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8011562:	f7fe fcd9 	bl	800ff18 <HAL_GetTick>
 8011566:	4602      	mov	r2, r0
 8011568:	693b      	ldr	r3, [r7, #16]
 801156a:	1ad3      	subs	r3, r2, r3
 801156c:	2b02      	cmp	r3, #2
 801156e:	d901      	bls.n	8011574 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8011570:	2303      	movs	r3, #3
 8011572:	e356      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8011574:	4b43      	ldr	r3, [pc, #268]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	f003 0302 	and.w	r3, r3, #2
 801157c:	2b00      	cmp	r3, #0
 801157e:	d0f0      	beq.n	8011562 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8011580:	4b40      	ldr	r3, [pc, #256]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	4a3f      	ldr	r2, [pc, #252]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011586:	f043 0308 	orr.w	r3, r3, #8
 801158a:	6013      	str	r3, [r2, #0]
 801158c:	4b3d      	ldr	r3, [pc, #244]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	6a1b      	ldr	r3, [r3, #32]
 8011598:	493a      	ldr	r1, [pc, #232]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801159a:	4313      	orrs	r3, r2
 801159c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801159e:	4b39      	ldr	r3, [pc, #228]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80115a0:	685b      	ldr	r3, [r3, #4]
 80115a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	69db      	ldr	r3, [r3, #28]
 80115aa:	021b      	lsls	r3, r3, #8
 80115ac:	4935      	ldr	r1, [pc, #212]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80115ae:	4313      	orrs	r3, r2
 80115b0:	604b      	str	r3, [r1, #4]
 80115b2:	e01a      	b.n	80115ea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80115b4:	4b33      	ldr	r3, [pc, #204]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	4a32      	ldr	r2, [pc, #200]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80115ba:	f023 0301 	bic.w	r3, r3, #1
 80115be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80115c0:	f7fe fcaa 	bl	800ff18 <HAL_GetTick>
 80115c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80115c6:	e008      	b.n	80115da <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80115c8:	f7fe fca6 	bl	800ff18 <HAL_GetTick>
 80115cc:	4602      	mov	r2, r0
 80115ce:	693b      	ldr	r3, [r7, #16]
 80115d0:	1ad3      	subs	r3, r2, r3
 80115d2:	2b02      	cmp	r3, #2
 80115d4:	d901      	bls.n	80115da <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80115d6:	2303      	movs	r3, #3
 80115d8:	e323      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80115da:	4b2a      	ldr	r3, [pc, #168]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	f003 0302 	and.w	r3, r3, #2
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d1f0      	bne.n	80115c8 <HAL_RCC_OscConfig+0x1dc>
 80115e6:	e000      	b.n	80115ea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80115e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	f003 0301 	and.w	r3, r3, #1
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d073      	beq.n	80116de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80115f6:	69bb      	ldr	r3, [r7, #24]
 80115f8:	2b08      	cmp	r3, #8
 80115fa:	d005      	beq.n	8011608 <HAL_RCC_OscConfig+0x21c>
 80115fc:	69bb      	ldr	r3, [r7, #24]
 80115fe:	2b0c      	cmp	r3, #12
 8011600:	d10e      	bne.n	8011620 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8011602:	697b      	ldr	r3, [r7, #20]
 8011604:	2b03      	cmp	r3, #3
 8011606:	d10b      	bne.n	8011620 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011608:	4b1e      	ldr	r3, [pc, #120]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011610:	2b00      	cmp	r3, #0
 8011612:	d063      	beq.n	80116dc <HAL_RCC_OscConfig+0x2f0>
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	685b      	ldr	r3, [r3, #4]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d15f      	bne.n	80116dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 801161c:	2301      	movs	r3, #1
 801161e:	e300      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	685b      	ldr	r3, [r3, #4]
 8011624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011628:	d106      	bne.n	8011638 <HAL_RCC_OscConfig+0x24c>
 801162a:	4b16      	ldr	r3, [pc, #88]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	4a15      	ldr	r2, [pc, #84]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011634:	6013      	str	r3, [r2, #0]
 8011636:	e01d      	b.n	8011674 <HAL_RCC_OscConfig+0x288>
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	685b      	ldr	r3, [r3, #4]
 801163c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011640:	d10c      	bne.n	801165c <HAL_RCC_OscConfig+0x270>
 8011642:	4b10      	ldr	r3, [pc, #64]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	4a0f      	ldr	r2, [pc, #60]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801164c:	6013      	str	r3, [r2, #0]
 801164e:	4b0d      	ldr	r3, [pc, #52]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	4a0c      	ldr	r2, [pc, #48]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011658:	6013      	str	r3, [r2, #0]
 801165a:	e00b      	b.n	8011674 <HAL_RCC_OscConfig+0x288>
 801165c:	4b09      	ldr	r3, [pc, #36]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	4a08      	ldr	r2, [pc, #32]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 8011662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011666:	6013      	str	r3, [r2, #0]
 8011668:	4b06      	ldr	r3, [pc, #24]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	4a05      	ldr	r2, [pc, #20]	; (8011684 <HAL_RCC_OscConfig+0x298>)
 801166e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	685b      	ldr	r3, [r3, #4]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d01b      	beq.n	80116b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801167c:	f7fe fc4c 	bl	800ff18 <HAL_GetTick>
 8011680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8011682:	e010      	b.n	80116a6 <HAL_RCC_OscConfig+0x2ba>
 8011684:	40021000 	.word	0x40021000
 8011688:	08020900 	.word	0x08020900
 801168c:	20000018 	.word	0x20000018
 8011690:	2000001c 	.word	0x2000001c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011694:	f7fe fc40 	bl	800ff18 <HAL_GetTick>
 8011698:	4602      	mov	r2, r0
 801169a:	693b      	ldr	r3, [r7, #16]
 801169c:	1ad3      	subs	r3, r2, r3
 801169e:	2b64      	cmp	r3, #100	; 0x64
 80116a0:	d901      	bls.n	80116a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80116a2:	2303      	movs	r3, #3
 80116a4:	e2bd      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80116a6:	4baf      	ldr	r3, [pc, #700]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d0f0      	beq.n	8011694 <HAL_RCC_OscConfig+0x2a8>
 80116b2:	e014      	b.n	80116de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80116b4:	f7fe fc30 	bl	800ff18 <HAL_GetTick>
 80116b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80116ba:	e008      	b.n	80116ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80116bc:	f7fe fc2c 	bl	800ff18 <HAL_GetTick>
 80116c0:	4602      	mov	r2, r0
 80116c2:	693b      	ldr	r3, [r7, #16]
 80116c4:	1ad3      	subs	r3, r2, r3
 80116c6:	2b64      	cmp	r3, #100	; 0x64
 80116c8:	d901      	bls.n	80116ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80116ca:	2303      	movs	r3, #3
 80116cc:	e2a9      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80116ce:	4ba5      	ldr	r3, [pc, #660]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d1f0      	bne.n	80116bc <HAL_RCC_OscConfig+0x2d0>
 80116da:	e000      	b.n	80116de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80116dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	f003 0302 	and.w	r3, r3, #2
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d060      	beq.n	80117ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80116ea:	69bb      	ldr	r3, [r7, #24]
 80116ec:	2b04      	cmp	r3, #4
 80116ee:	d005      	beq.n	80116fc <HAL_RCC_OscConfig+0x310>
 80116f0:	69bb      	ldr	r3, [r7, #24]
 80116f2:	2b0c      	cmp	r3, #12
 80116f4:	d119      	bne.n	801172a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80116f6:	697b      	ldr	r3, [r7, #20]
 80116f8:	2b02      	cmp	r3, #2
 80116fa:	d116      	bne.n	801172a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80116fc:	4b99      	ldr	r3, [pc, #612]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011704:	2b00      	cmp	r3, #0
 8011706:	d005      	beq.n	8011714 <HAL_RCC_OscConfig+0x328>
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	68db      	ldr	r3, [r3, #12]
 801170c:	2b00      	cmp	r3, #0
 801170e:	d101      	bne.n	8011714 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8011710:	2301      	movs	r3, #1
 8011712:	e286      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011714:	4b93      	ldr	r3, [pc, #588]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011716:	685b      	ldr	r3, [r3, #4]
 8011718:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	691b      	ldr	r3, [r3, #16]
 8011720:	061b      	lsls	r3, r3, #24
 8011722:	4990      	ldr	r1, [pc, #576]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011724:	4313      	orrs	r3, r2
 8011726:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8011728:	e040      	b.n	80117ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	68db      	ldr	r3, [r3, #12]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d023      	beq.n	801177a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011732:	4b8c      	ldr	r3, [pc, #560]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	4a8b      	ldr	r2, [pc, #556]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801173c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801173e:	f7fe fbeb 	bl	800ff18 <HAL_GetTick>
 8011742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8011744:	e008      	b.n	8011758 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011746:	f7fe fbe7 	bl	800ff18 <HAL_GetTick>
 801174a:	4602      	mov	r2, r0
 801174c:	693b      	ldr	r3, [r7, #16]
 801174e:	1ad3      	subs	r3, r2, r3
 8011750:	2b02      	cmp	r3, #2
 8011752:	d901      	bls.n	8011758 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8011754:	2303      	movs	r3, #3
 8011756:	e264      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8011758:	4b82      	ldr	r3, [pc, #520]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011760:	2b00      	cmp	r3, #0
 8011762:	d0f0      	beq.n	8011746 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011764:	4b7f      	ldr	r3, [pc, #508]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011766:	685b      	ldr	r3, [r3, #4]
 8011768:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	691b      	ldr	r3, [r3, #16]
 8011770:	061b      	lsls	r3, r3, #24
 8011772:	497c      	ldr	r1, [pc, #496]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011774:	4313      	orrs	r3, r2
 8011776:	604b      	str	r3, [r1, #4]
 8011778:	e018      	b.n	80117ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801177a:	4b7a      	ldr	r3, [pc, #488]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	4a79      	ldr	r2, [pc, #484]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011786:	f7fe fbc7 	bl	800ff18 <HAL_GetTick>
 801178a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801178c:	e008      	b.n	80117a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801178e:	f7fe fbc3 	bl	800ff18 <HAL_GetTick>
 8011792:	4602      	mov	r2, r0
 8011794:	693b      	ldr	r3, [r7, #16]
 8011796:	1ad3      	subs	r3, r2, r3
 8011798:	2b02      	cmp	r3, #2
 801179a:	d901      	bls.n	80117a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 801179c:	2303      	movs	r3, #3
 801179e:	e240      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80117a0:	4b70      	ldr	r3, [pc, #448]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d1f0      	bne.n	801178e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	f003 0308 	and.w	r3, r3, #8
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d03c      	beq.n	8011832 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	695b      	ldr	r3, [r3, #20]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d01c      	beq.n	80117fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80117c0:	4b68      	ldr	r3, [pc, #416]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80117c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80117c6:	4a67      	ldr	r2, [pc, #412]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80117c8:	f043 0301 	orr.w	r3, r3, #1
 80117cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80117d0:	f7fe fba2 	bl	800ff18 <HAL_GetTick>
 80117d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80117d6:	e008      	b.n	80117ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80117d8:	f7fe fb9e 	bl	800ff18 <HAL_GetTick>
 80117dc:	4602      	mov	r2, r0
 80117de:	693b      	ldr	r3, [r7, #16]
 80117e0:	1ad3      	subs	r3, r2, r3
 80117e2:	2b02      	cmp	r3, #2
 80117e4:	d901      	bls.n	80117ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80117e6:	2303      	movs	r3, #3
 80117e8:	e21b      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80117ea:	4b5e      	ldr	r3, [pc, #376]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80117ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80117f0:	f003 0302 	and.w	r3, r3, #2
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d0ef      	beq.n	80117d8 <HAL_RCC_OscConfig+0x3ec>
 80117f8:	e01b      	b.n	8011832 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80117fa:	4b5a      	ldr	r3, [pc, #360]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80117fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011800:	4a58      	ldr	r2, [pc, #352]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011802:	f023 0301 	bic.w	r3, r3, #1
 8011806:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801180a:	f7fe fb85 	bl	800ff18 <HAL_GetTick>
 801180e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8011810:	e008      	b.n	8011824 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8011812:	f7fe fb81 	bl	800ff18 <HAL_GetTick>
 8011816:	4602      	mov	r2, r0
 8011818:	693b      	ldr	r3, [r7, #16]
 801181a:	1ad3      	subs	r3, r2, r3
 801181c:	2b02      	cmp	r3, #2
 801181e:	d901      	bls.n	8011824 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8011820:	2303      	movs	r3, #3
 8011822:	e1fe      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8011824:	4b4f      	ldr	r3, [pc, #316]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011826:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801182a:	f003 0302 	and.w	r3, r3, #2
 801182e:	2b00      	cmp	r3, #0
 8011830:	d1ef      	bne.n	8011812 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	f003 0304 	and.w	r3, r3, #4
 801183a:	2b00      	cmp	r3, #0
 801183c:	f000 80a6 	beq.w	801198c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011840:	2300      	movs	r3, #0
 8011842:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8011844:	4b47      	ldr	r3, [pc, #284]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801184c:	2b00      	cmp	r3, #0
 801184e:	d10d      	bne.n	801186c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011850:	4b44      	ldr	r3, [pc, #272]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011854:	4a43      	ldr	r2, [pc, #268]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011856:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801185a:	6593      	str	r3, [r2, #88]	; 0x58
 801185c:	4b41      	ldr	r3, [pc, #260]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 801185e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011864:	60bb      	str	r3, [r7, #8]
 8011866:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011868:	2301      	movs	r3, #1
 801186a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801186c:	4b3e      	ldr	r3, [pc, #248]	; (8011968 <HAL_RCC_OscConfig+0x57c>)
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011874:	2b00      	cmp	r3, #0
 8011876:	d118      	bne.n	80118aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011878:	4b3b      	ldr	r3, [pc, #236]	; (8011968 <HAL_RCC_OscConfig+0x57c>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	4a3a      	ldr	r2, [pc, #232]	; (8011968 <HAL_RCC_OscConfig+0x57c>)
 801187e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011882:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011884:	f7fe fb48 	bl	800ff18 <HAL_GetTick>
 8011888:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801188a:	e008      	b.n	801189e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801188c:	f7fe fb44 	bl	800ff18 <HAL_GetTick>
 8011890:	4602      	mov	r2, r0
 8011892:	693b      	ldr	r3, [r7, #16]
 8011894:	1ad3      	subs	r3, r2, r3
 8011896:	2b02      	cmp	r3, #2
 8011898:	d901      	bls.n	801189e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 801189a:	2303      	movs	r3, #3
 801189c:	e1c1      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801189e:	4b32      	ldr	r3, [pc, #200]	; (8011968 <HAL_RCC_OscConfig+0x57c>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d0f0      	beq.n	801188c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	689b      	ldr	r3, [r3, #8]
 80118ae:	2b01      	cmp	r3, #1
 80118b0:	d108      	bne.n	80118c4 <HAL_RCC_OscConfig+0x4d8>
 80118b2:	4b2c      	ldr	r3, [pc, #176]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80118b8:	4a2a      	ldr	r2, [pc, #168]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118ba:	f043 0301 	orr.w	r3, r3, #1
 80118be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80118c2:	e024      	b.n	801190e <HAL_RCC_OscConfig+0x522>
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	689b      	ldr	r3, [r3, #8]
 80118c8:	2b05      	cmp	r3, #5
 80118ca:	d110      	bne.n	80118ee <HAL_RCC_OscConfig+0x502>
 80118cc:	4b25      	ldr	r3, [pc, #148]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80118d2:	4a24      	ldr	r2, [pc, #144]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118d4:	f043 0304 	orr.w	r3, r3, #4
 80118d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80118dc:	4b21      	ldr	r3, [pc, #132]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80118e2:	4a20      	ldr	r2, [pc, #128]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118e4:	f043 0301 	orr.w	r3, r3, #1
 80118e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80118ec:	e00f      	b.n	801190e <HAL_RCC_OscConfig+0x522>
 80118ee:	4b1d      	ldr	r3, [pc, #116]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80118f4:	4a1b      	ldr	r2, [pc, #108]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 80118f6:	f023 0301 	bic.w	r3, r3, #1
 80118fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80118fe:	4b19      	ldr	r3, [pc, #100]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011904:	4a17      	ldr	r2, [pc, #92]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011906:	f023 0304 	bic.w	r3, r3, #4
 801190a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	689b      	ldr	r3, [r3, #8]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d016      	beq.n	8011944 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011916:	f7fe faff 	bl	800ff18 <HAL_GetTick>
 801191a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801191c:	e00a      	b.n	8011934 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801191e:	f7fe fafb 	bl	800ff18 <HAL_GetTick>
 8011922:	4602      	mov	r2, r0
 8011924:	693b      	ldr	r3, [r7, #16]
 8011926:	1ad3      	subs	r3, r2, r3
 8011928:	f241 3288 	movw	r2, #5000	; 0x1388
 801192c:	4293      	cmp	r3, r2
 801192e:	d901      	bls.n	8011934 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8011930:	2303      	movs	r3, #3
 8011932:	e176      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011934:	4b0b      	ldr	r3, [pc, #44]	; (8011964 <HAL_RCC_OscConfig+0x578>)
 8011936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801193a:	f003 0302 	and.w	r3, r3, #2
 801193e:	2b00      	cmp	r3, #0
 8011940:	d0ed      	beq.n	801191e <HAL_RCC_OscConfig+0x532>
 8011942:	e01a      	b.n	801197a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011944:	f7fe fae8 	bl	800ff18 <HAL_GetTick>
 8011948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801194a:	e00f      	b.n	801196c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801194c:	f7fe fae4 	bl	800ff18 <HAL_GetTick>
 8011950:	4602      	mov	r2, r0
 8011952:	693b      	ldr	r3, [r7, #16]
 8011954:	1ad3      	subs	r3, r2, r3
 8011956:	f241 3288 	movw	r2, #5000	; 0x1388
 801195a:	4293      	cmp	r3, r2
 801195c:	d906      	bls.n	801196c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 801195e:	2303      	movs	r3, #3
 8011960:	e15f      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
 8011962:	bf00      	nop
 8011964:	40021000 	.word	0x40021000
 8011968:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801196c:	4baa      	ldr	r3, [pc, #680]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 801196e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011972:	f003 0302 	and.w	r3, r3, #2
 8011976:	2b00      	cmp	r3, #0
 8011978:	d1e8      	bne.n	801194c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801197a:	7ffb      	ldrb	r3, [r7, #31]
 801197c:	2b01      	cmp	r3, #1
 801197e:	d105      	bne.n	801198c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011980:	4ba5      	ldr	r3, [pc, #660]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011984:	4aa4      	ldr	r2, [pc, #656]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011986:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801198a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	f003 0320 	and.w	r3, r3, #32
 8011994:	2b00      	cmp	r3, #0
 8011996:	d03c      	beq.n	8011a12 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801199c:	2b00      	cmp	r3, #0
 801199e:	d01c      	beq.n	80119da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80119a0:	4b9d      	ldr	r3, [pc, #628]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 80119a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80119a6:	4a9c      	ldr	r2, [pc, #624]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 80119a8:	f043 0301 	orr.w	r3, r3, #1
 80119ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80119b0:	f7fe fab2 	bl	800ff18 <HAL_GetTick>
 80119b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80119b6:	e008      	b.n	80119ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80119b8:	f7fe faae 	bl	800ff18 <HAL_GetTick>
 80119bc:	4602      	mov	r2, r0
 80119be:	693b      	ldr	r3, [r7, #16]
 80119c0:	1ad3      	subs	r3, r2, r3
 80119c2:	2b02      	cmp	r3, #2
 80119c4:	d901      	bls.n	80119ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80119c6:	2303      	movs	r3, #3
 80119c8:	e12b      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80119ca:	4b93      	ldr	r3, [pc, #588]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 80119cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80119d0:	f003 0302 	and.w	r3, r3, #2
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d0ef      	beq.n	80119b8 <HAL_RCC_OscConfig+0x5cc>
 80119d8:	e01b      	b.n	8011a12 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80119da:	4b8f      	ldr	r3, [pc, #572]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 80119dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80119e0:	4a8d      	ldr	r2, [pc, #564]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 80119e2:	f023 0301 	bic.w	r3, r3, #1
 80119e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80119ea:	f7fe fa95 	bl	800ff18 <HAL_GetTick>
 80119ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80119f0:	e008      	b.n	8011a04 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80119f2:	f7fe fa91 	bl	800ff18 <HAL_GetTick>
 80119f6:	4602      	mov	r2, r0
 80119f8:	693b      	ldr	r3, [r7, #16]
 80119fa:	1ad3      	subs	r3, r2, r3
 80119fc:	2b02      	cmp	r3, #2
 80119fe:	d901      	bls.n	8011a04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8011a00:	2303      	movs	r3, #3
 8011a02:	e10e      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8011a04:	4b84      	ldr	r3, [pc, #528]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011a06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011a0a:	f003 0302 	and.w	r3, r3, #2
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d1ef      	bne.n	80119f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	f000 8102 	beq.w	8011c20 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a20:	2b02      	cmp	r3, #2
 8011a22:	f040 80c5 	bne.w	8011bb0 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8011a26:	4b7c      	ldr	r3, [pc, #496]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011a28:	68db      	ldr	r3, [r3, #12]
 8011a2a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8011a2c:	697b      	ldr	r3, [r7, #20]
 8011a2e:	f003 0203 	and.w	r2, r3, #3
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a36:	429a      	cmp	r2, r3
 8011a38:	d12c      	bne.n	8011a94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8011a3a:	697b      	ldr	r3, [r7, #20]
 8011a3c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a44:	3b01      	subs	r3, #1
 8011a46:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8011a48:	429a      	cmp	r2, r3
 8011a4a:	d123      	bne.n	8011a94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8011a4c:	697b      	ldr	r3, [r7, #20]
 8011a4e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a56:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8011a58:	429a      	cmp	r2, r3
 8011a5a:	d11b      	bne.n	8011a94 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8011a5c:	697b      	ldr	r3, [r7, #20]
 8011a5e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a66:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8011a68:	429a      	cmp	r2, r3
 8011a6a:	d113      	bne.n	8011a94 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011a6c:	697b      	ldr	r3, [r7, #20]
 8011a6e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a76:	085b      	lsrs	r3, r3, #1
 8011a78:	3b01      	subs	r3, #1
 8011a7a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8011a7c:	429a      	cmp	r2, r3
 8011a7e:	d109      	bne.n	8011a94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011a8a:	085b      	lsrs	r3, r3, #1
 8011a8c:	3b01      	subs	r3, #1
 8011a8e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011a90:	429a      	cmp	r2, r3
 8011a92:	d067      	beq.n	8011b64 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8011a94:	69bb      	ldr	r3, [r7, #24]
 8011a96:	2b0c      	cmp	r3, #12
 8011a98:	d062      	beq.n	8011b60 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8011a9a:	4b5f      	ldr	r3, [pc, #380]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d001      	beq.n	8011aaa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	e0bb      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8011aaa:	4b5b      	ldr	r3, [pc, #364]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	4a5a      	ldr	r2, [pc, #360]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011ab0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011ab4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8011ab6:	f7fe fa2f 	bl	800ff18 <HAL_GetTick>
 8011aba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011abc:	e008      	b.n	8011ad0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011abe:	f7fe fa2b 	bl	800ff18 <HAL_GetTick>
 8011ac2:	4602      	mov	r2, r0
 8011ac4:	693b      	ldr	r3, [r7, #16]
 8011ac6:	1ad3      	subs	r3, r2, r3
 8011ac8:	2b02      	cmp	r3, #2
 8011aca:	d901      	bls.n	8011ad0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8011acc:	2303      	movs	r3, #3
 8011ace:	e0a8      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011ad0:	4b51      	ldr	r3, [pc, #324]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d1f0      	bne.n	8011abe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8011adc:	4b4e      	ldr	r3, [pc, #312]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011ade:	68da      	ldr	r2, [r3, #12]
 8011ae0:	4b4e      	ldr	r3, [pc, #312]	; (8011c1c <HAL_RCC_OscConfig+0x830>)
 8011ae2:	4013      	ands	r3, r2
 8011ae4:	687a      	ldr	r2, [r7, #4]
 8011ae6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8011ae8:	687a      	ldr	r2, [r7, #4]
 8011aea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8011aec:	3a01      	subs	r2, #1
 8011aee:	0112      	lsls	r2, r2, #4
 8011af0:	4311      	orrs	r1, r2
 8011af2:	687a      	ldr	r2, [r7, #4]
 8011af4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8011af6:	0212      	lsls	r2, r2, #8
 8011af8:	4311      	orrs	r1, r2
 8011afa:	687a      	ldr	r2, [r7, #4]
 8011afc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8011afe:	0852      	lsrs	r2, r2, #1
 8011b00:	3a01      	subs	r2, #1
 8011b02:	0552      	lsls	r2, r2, #21
 8011b04:	4311      	orrs	r1, r2
 8011b06:	687a      	ldr	r2, [r7, #4]
 8011b08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8011b0a:	0852      	lsrs	r2, r2, #1
 8011b0c:	3a01      	subs	r2, #1
 8011b0e:	0652      	lsls	r2, r2, #25
 8011b10:	4311      	orrs	r1, r2
 8011b12:	687a      	ldr	r2, [r7, #4]
 8011b14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8011b16:	06d2      	lsls	r2, r2, #27
 8011b18:	430a      	orrs	r2, r1
 8011b1a:	493f      	ldr	r1, [pc, #252]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b1c:	4313      	orrs	r3, r2
 8011b1e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8011b20:	4b3d      	ldr	r3, [pc, #244]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	4a3c      	ldr	r2, [pc, #240]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011b2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8011b2c:	4b3a      	ldr	r3, [pc, #232]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b2e:	68db      	ldr	r3, [r3, #12]
 8011b30:	4a39      	ldr	r2, [pc, #228]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011b36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8011b38:	f7fe f9ee 	bl	800ff18 <HAL_GetTick>
 8011b3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011b3e:	e008      	b.n	8011b52 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011b40:	f7fe f9ea 	bl	800ff18 <HAL_GetTick>
 8011b44:	4602      	mov	r2, r0
 8011b46:	693b      	ldr	r3, [r7, #16]
 8011b48:	1ad3      	subs	r3, r2, r3
 8011b4a:	2b02      	cmp	r3, #2
 8011b4c:	d901      	bls.n	8011b52 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8011b4e:	2303      	movs	r3, #3
 8011b50:	e067      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011b52:	4b31      	ldr	r3, [pc, #196]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d0f0      	beq.n	8011b40 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8011b5e:	e05f      	b.n	8011c20 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8011b60:	2301      	movs	r3, #1
 8011b62:	e05e      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011b64:	4b2c      	ldr	r3, [pc, #176]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d157      	bne.n	8011c20 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8011b70:	4b29      	ldr	r3, [pc, #164]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	4a28      	ldr	r2, [pc, #160]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011b7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8011b7c:	4b26      	ldr	r3, [pc, #152]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b7e:	68db      	ldr	r3, [r3, #12]
 8011b80:	4a25      	ldr	r2, [pc, #148]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011b86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8011b88:	f7fe f9c6 	bl	800ff18 <HAL_GetTick>
 8011b8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011b8e:	e008      	b.n	8011ba2 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011b90:	f7fe f9c2 	bl	800ff18 <HAL_GetTick>
 8011b94:	4602      	mov	r2, r0
 8011b96:	693b      	ldr	r3, [r7, #16]
 8011b98:	1ad3      	subs	r3, r2, r3
 8011b9a:	2b02      	cmp	r3, #2
 8011b9c:	d901      	bls.n	8011ba2 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8011b9e:	2303      	movs	r3, #3
 8011ba0:	e03f      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011ba2:	4b1d      	ldr	r3, [pc, #116]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d0f0      	beq.n	8011b90 <HAL_RCC_OscConfig+0x7a4>
 8011bae:	e037      	b.n	8011c20 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8011bb0:	69bb      	ldr	r3, [r7, #24]
 8011bb2:	2b0c      	cmp	r3, #12
 8011bb4:	d02d      	beq.n	8011c12 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011bb6:	4b18      	ldr	r3, [pc, #96]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	4a17      	ldr	r2, [pc, #92]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011bbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011bc0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8011bc2:	4b15      	ldr	r3, [pc, #84]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d105      	bne.n	8011bda <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8011bce:	4b12      	ldr	r3, [pc, #72]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011bd0:	68db      	ldr	r3, [r3, #12]
 8011bd2:	4a11      	ldr	r2, [pc, #68]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011bd4:	f023 0303 	bic.w	r3, r3, #3
 8011bd8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8011bda:	4b0f      	ldr	r3, [pc, #60]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011bdc:	68db      	ldr	r3, [r3, #12]
 8011bde:	4a0e      	ldr	r2, [pc, #56]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011be0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8011be4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011be8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011bea:	f7fe f995 	bl	800ff18 <HAL_GetTick>
 8011bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011bf0:	e008      	b.n	8011c04 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011bf2:	f7fe f991 	bl	800ff18 <HAL_GetTick>
 8011bf6:	4602      	mov	r2, r0
 8011bf8:	693b      	ldr	r3, [r7, #16]
 8011bfa:	1ad3      	subs	r3, r2, r3
 8011bfc:	2b02      	cmp	r3, #2
 8011bfe:	d901      	bls.n	8011c04 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8011c00:	2303      	movs	r3, #3
 8011c02:	e00e      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011c04:	4b04      	ldr	r3, [pc, #16]	; (8011c18 <HAL_RCC_OscConfig+0x82c>)
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d1f0      	bne.n	8011bf2 <HAL_RCC_OscConfig+0x806>
 8011c10:	e006      	b.n	8011c20 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8011c12:	2301      	movs	r3, #1
 8011c14:	e005      	b.n	8011c22 <HAL_RCC_OscConfig+0x836>
 8011c16:	bf00      	nop
 8011c18:	40021000 	.word	0x40021000
 8011c1c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8011c20:	2300      	movs	r3, #0
}
 8011c22:	4618      	mov	r0, r3
 8011c24:	3720      	adds	r7, #32
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}
 8011c2a:	bf00      	nop

08011c2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011c2c:	b580      	push	{r7, lr}
 8011c2e:	b084      	sub	sp, #16
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	6078      	str	r0, [r7, #4]
 8011c34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d101      	bne.n	8011c40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011c3c:	2301      	movs	r3, #1
 8011c3e:	e0c8      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8011c40:	4b66      	ldr	r3, [pc, #408]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	f003 0307 	and.w	r3, r3, #7
 8011c48:	683a      	ldr	r2, [r7, #0]
 8011c4a:	429a      	cmp	r2, r3
 8011c4c:	d910      	bls.n	8011c70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011c4e:	4b63      	ldr	r3, [pc, #396]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	f023 0207 	bic.w	r2, r3, #7
 8011c56:	4961      	ldr	r1, [pc, #388]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011c58:	683b      	ldr	r3, [r7, #0]
 8011c5a:	4313      	orrs	r3, r2
 8011c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011c5e:	4b5f      	ldr	r3, [pc, #380]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	f003 0307 	and.w	r3, r3, #7
 8011c66:	683a      	ldr	r2, [r7, #0]
 8011c68:	429a      	cmp	r2, r3
 8011c6a:	d001      	beq.n	8011c70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8011c6c:	2301      	movs	r3, #1
 8011c6e:	e0b0      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	f003 0301 	and.w	r3, r3, #1
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d04c      	beq.n	8011d16 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	685b      	ldr	r3, [r3, #4]
 8011c80:	2b03      	cmp	r3, #3
 8011c82:	d107      	bne.n	8011c94 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011c84:	4b56      	ldr	r3, [pc, #344]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d121      	bne.n	8011cd4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8011c90:	2301      	movs	r3, #1
 8011c92:	e09e      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	685b      	ldr	r3, [r3, #4]
 8011c98:	2b02      	cmp	r3, #2
 8011c9a:	d107      	bne.n	8011cac <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8011c9c:	4b50      	ldr	r3, [pc, #320]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d115      	bne.n	8011cd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8011ca8:	2301      	movs	r3, #1
 8011caa:	e092      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	685b      	ldr	r3, [r3, #4]
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d107      	bne.n	8011cc4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8011cb4:	4b4a      	ldr	r3, [pc, #296]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	f003 0302 	and.w	r3, r3, #2
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d109      	bne.n	8011cd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8011cc0:	2301      	movs	r3, #1
 8011cc2:	e086      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8011cc4:	4b46      	ldr	r3, [pc, #280]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d101      	bne.n	8011cd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8011cd0:	2301      	movs	r3, #1
 8011cd2:	e07e      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8011cd4:	4b42      	ldr	r3, [pc, #264]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011cd6:	689b      	ldr	r3, [r3, #8]
 8011cd8:	f023 0203 	bic.w	r2, r3, #3
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	685b      	ldr	r3, [r3, #4]
 8011ce0:	493f      	ldr	r1, [pc, #252]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011ce2:	4313      	orrs	r3, r2
 8011ce4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011ce6:	f7fe f917 	bl	800ff18 <HAL_GetTick>
 8011cea:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011cec:	e00a      	b.n	8011d04 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011cee:	f7fe f913 	bl	800ff18 <HAL_GetTick>
 8011cf2:	4602      	mov	r2, r0
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	1ad3      	subs	r3, r2, r3
 8011cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8011cfc:	4293      	cmp	r3, r2
 8011cfe:	d901      	bls.n	8011d04 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8011d00:	2303      	movs	r3, #3
 8011d02:	e066      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011d04:	4b36      	ldr	r3, [pc, #216]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d06:	689b      	ldr	r3, [r3, #8]
 8011d08:	f003 020c 	and.w	r2, r3, #12
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	685b      	ldr	r3, [r3, #4]
 8011d10:	009b      	lsls	r3, r3, #2
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d1eb      	bne.n	8011cee <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	f003 0302 	and.w	r3, r3, #2
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d008      	beq.n	8011d34 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011d22:	4b2f      	ldr	r3, [pc, #188]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d24:	689b      	ldr	r3, [r3, #8]
 8011d26:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	689b      	ldr	r3, [r3, #8]
 8011d2e:	492c      	ldr	r1, [pc, #176]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d30:	4313      	orrs	r3, r2
 8011d32:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8011d34:	4b29      	ldr	r3, [pc, #164]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	f003 0307 	and.w	r3, r3, #7
 8011d3c:	683a      	ldr	r2, [r7, #0]
 8011d3e:	429a      	cmp	r2, r3
 8011d40:	d210      	bcs.n	8011d64 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011d42:	4b26      	ldr	r3, [pc, #152]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	f023 0207 	bic.w	r2, r3, #7
 8011d4a:	4924      	ldr	r1, [pc, #144]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011d4c:	683b      	ldr	r3, [r7, #0]
 8011d4e:	4313      	orrs	r3, r2
 8011d50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011d52:	4b22      	ldr	r3, [pc, #136]	; (8011ddc <HAL_RCC_ClockConfig+0x1b0>)
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	f003 0307 	and.w	r3, r3, #7
 8011d5a:	683a      	ldr	r2, [r7, #0]
 8011d5c:	429a      	cmp	r2, r3
 8011d5e:	d001      	beq.n	8011d64 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8011d60:	2301      	movs	r3, #1
 8011d62:	e036      	b.n	8011dd2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	f003 0304 	and.w	r3, r3, #4
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d008      	beq.n	8011d82 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011d70:	4b1b      	ldr	r3, [pc, #108]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d72:	689b      	ldr	r3, [r3, #8]
 8011d74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	68db      	ldr	r3, [r3, #12]
 8011d7c:	4918      	ldr	r1, [pc, #96]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d7e:	4313      	orrs	r3, r2
 8011d80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	f003 0308 	and.w	r3, r3, #8
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d009      	beq.n	8011da2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011d8e:	4b14      	ldr	r3, [pc, #80]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d90:	689b      	ldr	r3, [r3, #8]
 8011d92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	691b      	ldr	r3, [r3, #16]
 8011d9a:	00db      	lsls	r3, r3, #3
 8011d9c:	4910      	ldr	r1, [pc, #64]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011d9e:	4313      	orrs	r3, r2
 8011da0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8011da2:	f000 f825 	bl	8011df0 <HAL_RCC_GetSysClockFreq>
 8011da6:	4601      	mov	r1, r0
 8011da8:	4b0d      	ldr	r3, [pc, #52]	; (8011de0 <HAL_RCC_ClockConfig+0x1b4>)
 8011daa:	689b      	ldr	r3, [r3, #8]
 8011dac:	091b      	lsrs	r3, r3, #4
 8011dae:	f003 030f 	and.w	r3, r3, #15
 8011db2:	4a0c      	ldr	r2, [pc, #48]	; (8011de4 <HAL_RCC_ClockConfig+0x1b8>)
 8011db4:	5cd3      	ldrb	r3, [r2, r3]
 8011db6:	f003 031f 	and.w	r3, r3, #31
 8011dba:	fa21 f303 	lsr.w	r3, r1, r3
 8011dbe:	4a0a      	ldr	r2, [pc, #40]	; (8011de8 <HAL_RCC_ClockConfig+0x1bc>)
 8011dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8011dc2:	4b0a      	ldr	r3, [pc, #40]	; (8011dec <HAL_RCC_ClockConfig+0x1c0>)
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f7fe f856 	bl	800fe78 <HAL_InitTick>
 8011dcc:	4603      	mov	r3, r0
 8011dce:	72fb      	strb	r3, [r7, #11]

  return status;
 8011dd0:	7afb      	ldrb	r3, [r7, #11]
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	3710      	adds	r7, #16
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}
 8011dda:	bf00      	nop
 8011ddc:	40022000 	.word	0x40022000
 8011de0:	40021000 	.word	0x40021000
 8011de4:	08020900 	.word	0x08020900
 8011de8:	20000018 	.word	0x20000018
 8011dec:	2000001c 	.word	0x2000001c

08011df0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011df0:	b480      	push	{r7}
 8011df2:	b089      	sub	sp, #36	; 0x24
 8011df4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8011df6:	2300      	movs	r3, #0
 8011df8:	61fb      	str	r3, [r7, #28]
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8011dfe:	4b3d      	ldr	r3, [pc, #244]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011e00:	689b      	ldr	r3, [r3, #8]
 8011e02:	f003 030c 	and.w	r3, r3, #12
 8011e06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8011e08:	4b3a      	ldr	r3, [pc, #232]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011e0a:	68db      	ldr	r3, [r3, #12]
 8011e0c:	f003 0303 	and.w	r3, r3, #3
 8011e10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8011e12:	693b      	ldr	r3, [r7, #16]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d005      	beq.n	8011e24 <HAL_RCC_GetSysClockFreq+0x34>
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	2b0c      	cmp	r3, #12
 8011e1c:	d121      	bne.n	8011e62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	2b01      	cmp	r3, #1
 8011e22:	d11e      	bne.n	8011e62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8011e24:	4b33      	ldr	r3, [pc, #204]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	f003 0308 	and.w	r3, r3, #8
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d107      	bne.n	8011e40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8011e30:	4b30      	ldr	r3, [pc, #192]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011e36:	0a1b      	lsrs	r3, r3, #8
 8011e38:	f003 030f 	and.w	r3, r3, #15
 8011e3c:	61fb      	str	r3, [r7, #28]
 8011e3e:	e005      	b.n	8011e4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8011e40:	4b2c      	ldr	r3, [pc, #176]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	091b      	lsrs	r3, r3, #4
 8011e46:	f003 030f 	and.w	r3, r3, #15
 8011e4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8011e4c:	4a2a      	ldr	r2, [pc, #168]	; (8011ef8 <HAL_RCC_GetSysClockFreq+0x108>)
 8011e4e:	69fb      	ldr	r3, [r7, #28]
 8011e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011e54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8011e56:	693b      	ldr	r3, [r7, #16]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d10d      	bne.n	8011e78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8011e5c:	69fb      	ldr	r3, [r7, #28]
 8011e5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8011e60:	e00a      	b.n	8011e78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	2b04      	cmp	r3, #4
 8011e66:	d102      	bne.n	8011e6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8011e68:	4b24      	ldr	r3, [pc, #144]	; (8011efc <HAL_RCC_GetSysClockFreq+0x10c>)
 8011e6a:	61bb      	str	r3, [r7, #24]
 8011e6c:	e004      	b.n	8011e78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	2b08      	cmp	r3, #8
 8011e72:	d101      	bne.n	8011e78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8011e74:	4b22      	ldr	r3, [pc, #136]	; (8011f00 <HAL_RCC_GetSysClockFreq+0x110>)
 8011e76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8011e78:	693b      	ldr	r3, [r7, #16]
 8011e7a:	2b0c      	cmp	r3, #12
 8011e7c:	d133      	bne.n	8011ee6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8011e7e:	4b1d      	ldr	r3, [pc, #116]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011e80:	68db      	ldr	r3, [r3, #12]
 8011e82:	f003 0303 	and.w	r3, r3, #3
 8011e86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8011e88:	68bb      	ldr	r3, [r7, #8]
 8011e8a:	2b02      	cmp	r3, #2
 8011e8c:	d002      	beq.n	8011e94 <HAL_RCC_GetSysClockFreq+0xa4>
 8011e8e:	2b03      	cmp	r3, #3
 8011e90:	d003      	beq.n	8011e9a <HAL_RCC_GetSysClockFreq+0xaa>
 8011e92:	e005      	b.n	8011ea0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8011e94:	4b19      	ldr	r3, [pc, #100]	; (8011efc <HAL_RCC_GetSysClockFreq+0x10c>)
 8011e96:	617b      	str	r3, [r7, #20]
      break;
 8011e98:	e005      	b.n	8011ea6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8011e9a:	4b19      	ldr	r3, [pc, #100]	; (8011f00 <HAL_RCC_GetSysClockFreq+0x110>)
 8011e9c:	617b      	str	r3, [r7, #20]
      break;
 8011e9e:	e002      	b.n	8011ea6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8011ea0:	69fb      	ldr	r3, [r7, #28]
 8011ea2:	617b      	str	r3, [r7, #20]
      break;
 8011ea4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8011ea6:	4b13      	ldr	r3, [pc, #76]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011ea8:	68db      	ldr	r3, [r3, #12]
 8011eaa:	091b      	lsrs	r3, r3, #4
 8011eac:	f003 0307 	and.w	r3, r3, #7
 8011eb0:	3301      	adds	r3, #1
 8011eb2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8011eb4:	4b0f      	ldr	r3, [pc, #60]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011eb6:	68db      	ldr	r3, [r3, #12]
 8011eb8:	0a1b      	lsrs	r3, r3, #8
 8011eba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ebe:	697a      	ldr	r2, [r7, #20]
 8011ec0:	fb02 f203 	mul.w	r2, r2, r3
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8011eca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8011ecc:	4b09      	ldr	r3, [pc, #36]	; (8011ef4 <HAL_RCC_GetSysClockFreq+0x104>)
 8011ece:	68db      	ldr	r3, [r3, #12]
 8011ed0:	0e5b      	lsrs	r3, r3, #25
 8011ed2:	f003 0303 	and.w	r3, r3, #3
 8011ed6:	3301      	adds	r3, #1
 8011ed8:	005b      	lsls	r3, r3, #1
 8011eda:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8011edc:	697a      	ldr	r2, [r7, #20]
 8011ede:	683b      	ldr	r3, [r7, #0]
 8011ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8011ee4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8011ee6:	69bb      	ldr	r3, [r7, #24]
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3724      	adds	r7, #36	; 0x24
 8011eec:	46bd      	mov	sp, r7
 8011eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef2:	4770      	bx	lr
 8011ef4:	40021000 	.word	0x40021000
 8011ef8:	08020918 	.word	0x08020918
 8011efc:	00f42400 	.word	0x00f42400
 8011f00:	007a1200 	.word	0x007a1200

08011f04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011f04:	b480      	push	{r7}
 8011f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011f08:	4b03      	ldr	r3, [pc, #12]	; (8011f18 <HAL_RCC_GetHCLKFreq+0x14>)
 8011f0a:	681b      	ldr	r3, [r3, #0]
}
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	46bd      	mov	sp, r7
 8011f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f14:	4770      	bx	lr
 8011f16:	bf00      	nop
 8011f18:	20000018 	.word	0x20000018

08011f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8011f20:	f7ff fff0 	bl	8011f04 <HAL_RCC_GetHCLKFreq>
 8011f24:	4601      	mov	r1, r0
 8011f26:	4b06      	ldr	r3, [pc, #24]	; (8011f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011f28:	689b      	ldr	r3, [r3, #8]
 8011f2a:	0a1b      	lsrs	r3, r3, #8
 8011f2c:	f003 0307 	and.w	r3, r3, #7
 8011f30:	4a04      	ldr	r2, [pc, #16]	; (8011f44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8011f32:	5cd3      	ldrb	r3, [r2, r3]
 8011f34:	f003 031f 	and.w	r3, r3, #31
 8011f38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	bd80      	pop	{r7, pc}
 8011f40:	40021000 	.word	0x40021000
 8011f44:	08020910 	.word	0x08020910

08011f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8011f4c:	f7ff ffda 	bl	8011f04 <HAL_RCC_GetHCLKFreq>
 8011f50:	4601      	mov	r1, r0
 8011f52:	4b06      	ldr	r3, [pc, #24]	; (8011f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8011f54:	689b      	ldr	r3, [r3, #8]
 8011f56:	0adb      	lsrs	r3, r3, #11
 8011f58:	f003 0307 	and.w	r3, r3, #7
 8011f5c:	4a04      	ldr	r2, [pc, #16]	; (8011f70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8011f5e:	5cd3      	ldrb	r3, [r2, r3]
 8011f60:	f003 031f 	and.w	r3, r3, #31
 8011f64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8011f68:	4618      	mov	r0, r3
 8011f6a:	bd80      	pop	{r7, pc}
 8011f6c:	40021000 	.word	0x40021000
 8011f70:	08020910 	.word	0x08020910

08011f74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8011f74:	b580      	push	{r7, lr}
 8011f76:	b086      	sub	sp, #24
 8011f78:	af00      	add	r7, sp, #0
 8011f7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8011f80:	4b2a      	ldr	r3, [pc, #168]	; (801202c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d003      	beq.n	8011f94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8011f8c:	f7ff f9ca 	bl	8011324 <HAL_PWREx_GetVoltageRange>
 8011f90:	6178      	str	r0, [r7, #20]
 8011f92:	e014      	b.n	8011fbe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8011f94:	4b25      	ldr	r3, [pc, #148]	; (801202c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f98:	4a24      	ldr	r2, [pc, #144]	; (801202c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011f9e:	6593      	str	r3, [r2, #88]	; 0x58
 8011fa0:	4b22      	ldr	r3, [pc, #136]	; (801202c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011fa8:	60fb      	str	r3, [r7, #12]
 8011faa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8011fac:	f7ff f9ba 	bl	8011324 <HAL_PWREx_GetVoltageRange>
 8011fb0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8011fb2:	4b1e      	ldr	r3, [pc, #120]	; (801202c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011fb6:	4a1d      	ldr	r2, [pc, #116]	; (801202c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011fb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011fbc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8011fbe:	697b      	ldr	r3, [r7, #20]
 8011fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011fc4:	d10b      	bne.n	8011fde <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	2b80      	cmp	r3, #128	; 0x80
 8011fca:	d919      	bls.n	8012000 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	2ba0      	cmp	r3, #160	; 0xa0
 8011fd0:	d902      	bls.n	8011fd8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8011fd2:	2302      	movs	r3, #2
 8011fd4:	613b      	str	r3, [r7, #16]
 8011fd6:	e013      	b.n	8012000 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8011fd8:	2301      	movs	r3, #1
 8011fda:	613b      	str	r3, [r7, #16]
 8011fdc:	e010      	b.n	8012000 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	2b80      	cmp	r3, #128	; 0x80
 8011fe2:	d902      	bls.n	8011fea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8011fe4:	2303      	movs	r3, #3
 8011fe6:	613b      	str	r3, [r7, #16]
 8011fe8:	e00a      	b.n	8012000 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	2b80      	cmp	r3, #128	; 0x80
 8011fee:	d102      	bne.n	8011ff6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8011ff0:	2302      	movs	r3, #2
 8011ff2:	613b      	str	r3, [r7, #16]
 8011ff4:	e004      	b.n	8012000 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	2b70      	cmp	r3, #112	; 0x70
 8011ffa:	d101      	bne.n	8012000 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8012000:	4b0b      	ldr	r3, [pc, #44]	; (8012030 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	f023 0207 	bic.w	r2, r3, #7
 8012008:	4909      	ldr	r1, [pc, #36]	; (8012030 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801200a:	693b      	ldr	r3, [r7, #16]
 801200c:	4313      	orrs	r3, r2
 801200e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8012010:	4b07      	ldr	r3, [pc, #28]	; (8012030 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	f003 0307 	and.w	r3, r3, #7
 8012018:	693a      	ldr	r2, [r7, #16]
 801201a:	429a      	cmp	r2, r3
 801201c:	d001      	beq.n	8012022 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 801201e:	2301      	movs	r3, #1
 8012020:	e000      	b.n	8012024 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8012022:	2300      	movs	r3, #0
}
 8012024:	4618      	mov	r0, r3
 8012026:	3718      	adds	r7, #24
 8012028:	46bd      	mov	sp, r7
 801202a:	bd80      	pop	{r7, pc}
 801202c:	40021000 	.word	0x40021000
 8012030:	40022000 	.word	0x40022000

08012034 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b086      	sub	sp, #24
 8012038:	af00      	add	r7, sp, #0
 801203a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801203c:	2300      	movs	r3, #0
 801203e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8012040:	2300      	movs	r3, #0
 8012042:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801204c:	2b00      	cmp	r3, #0
 801204e:	d02f      	beq.n	80120b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012054:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012058:	d005      	beq.n	8012066 <HAL_RCCEx_PeriphCLKConfig+0x32>
 801205a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 801205e:	d015      	beq.n	801208c <HAL_RCCEx_PeriphCLKConfig+0x58>
 8012060:	2b00      	cmp	r3, #0
 8012062:	d007      	beq.n	8012074 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8012064:	e00f      	b.n	8012086 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8012066:	4bac      	ldr	r3, [pc, #688]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012068:	68db      	ldr	r3, [r3, #12]
 801206a:	4aab      	ldr	r2, [pc, #684]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801206c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012070:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8012072:	e00c      	b.n	801208e <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	3304      	adds	r3, #4
 8012078:	2100      	movs	r1, #0
 801207a:	4618      	mov	r0, r3
 801207c:	f000 f9dc 	bl	8012438 <RCCEx_PLLSAI1_Config>
 8012080:	4603      	mov	r3, r0
 8012082:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8012084:	e003      	b.n	801208e <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012086:	2301      	movs	r3, #1
 8012088:	74fb      	strb	r3, [r7, #19]
      break;
 801208a:	e000      	b.n	801208e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 801208c:	bf00      	nop
    }

    if(ret == HAL_OK)
 801208e:	7cfb      	ldrb	r3, [r7, #19]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d10b      	bne.n	80120ac <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8012094:	4ba0      	ldr	r3, [pc, #640]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801209a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80120a2:	499d      	ldr	r1, [pc, #628]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80120a4:	4313      	orrs	r3, r2
 80120a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80120aa:	e001      	b.n	80120b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80120ac:	7cfb      	ldrb	r3, [r7, #19]
 80120ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	f000 8099 	beq.w	80121f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 80120be:	2300      	movs	r3, #0
 80120c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80120c2:	4b95      	ldr	r3, [pc, #596]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80120c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80120c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d101      	bne.n	80120d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80120ce:	2301      	movs	r3, #1
 80120d0:	e000      	b.n	80120d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80120d2:	2300      	movs	r3, #0
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d00d      	beq.n	80120f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80120d8:	4b8f      	ldr	r3, [pc, #572]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80120da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80120dc:	4a8e      	ldr	r2, [pc, #568]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80120de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80120e2:	6593      	str	r3, [r2, #88]	; 0x58
 80120e4:	4b8c      	ldr	r3, [pc, #560]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80120e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80120e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80120ec:	60bb      	str	r3, [r7, #8]
 80120ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80120f0:	2301      	movs	r3, #1
 80120f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80120f4:	4b89      	ldr	r3, [pc, #548]	; (801231c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80120f6:	681b      	ldr	r3, [r3, #0]
 80120f8:	4a88      	ldr	r2, [pc, #544]	; (801231c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80120fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80120fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8012100:	f7fd ff0a 	bl	800ff18 <HAL_GetTick>
 8012104:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8012106:	e009      	b.n	801211c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012108:	f7fd ff06 	bl	800ff18 <HAL_GetTick>
 801210c:	4602      	mov	r2, r0
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	1ad3      	subs	r3, r2, r3
 8012112:	2b02      	cmp	r3, #2
 8012114:	d902      	bls.n	801211c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8012116:	2303      	movs	r3, #3
 8012118:	74fb      	strb	r3, [r7, #19]
        break;
 801211a:	e005      	b.n	8012128 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801211c:	4b7f      	ldr	r3, [pc, #508]	; (801231c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012124:	2b00      	cmp	r3, #0
 8012126:	d0ef      	beq.n	8012108 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8012128:	7cfb      	ldrb	r3, [r7, #19]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d155      	bne.n	80121da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801212e:	4b7a      	ldr	r3, [pc, #488]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012134:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012138:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 801213a:	697b      	ldr	r3, [r7, #20]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d01e      	beq.n	801217e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012144:	697a      	ldr	r2, [r7, #20]
 8012146:	429a      	cmp	r2, r3
 8012148:	d019      	beq.n	801217e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801214a:	4b73      	ldr	r3, [pc, #460]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801214c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012150:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012154:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8012156:	4b70      	ldr	r3, [pc, #448]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801215c:	4a6e      	ldr	r2, [pc, #440]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801215e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012162:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8012166:	4b6c      	ldr	r3, [pc, #432]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801216c:	4a6a      	ldr	r2, [pc, #424]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801216e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012172:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8012176:	4a68      	ldr	r2, [pc, #416]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012178:	697b      	ldr	r3, [r7, #20]
 801217a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801217e:	697b      	ldr	r3, [r7, #20]
 8012180:	f003 0301 	and.w	r3, r3, #1
 8012184:	2b00      	cmp	r3, #0
 8012186:	d016      	beq.n	80121b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012188:	f7fd fec6 	bl	800ff18 <HAL_GetTick>
 801218c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801218e:	e00b      	b.n	80121a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012190:	f7fd fec2 	bl	800ff18 <HAL_GetTick>
 8012194:	4602      	mov	r2, r0
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	1ad3      	subs	r3, r2, r3
 801219a:	f241 3288 	movw	r2, #5000	; 0x1388
 801219e:	4293      	cmp	r3, r2
 80121a0:	d902      	bls.n	80121a8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 80121a2:	2303      	movs	r3, #3
 80121a4:	74fb      	strb	r3, [r7, #19]
            break;
 80121a6:	e006      	b.n	80121b6 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80121a8:	4b5b      	ldr	r3, [pc, #364]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80121aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80121ae:	f003 0302 	and.w	r3, r3, #2
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d0ec      	beq.n	8012190 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 80121b6:	7cfb      	ldrb	r3, [r7, #19]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d10b      	bne.n	80121d4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80121bc:	4b56      	ldr	r3, [pc, #344]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80121be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80121c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80121ca:	4953      	ldr	r1, [pc, #332]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80121cc:	4313      	orrs	r3, r2
 80121ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80121d2:	e004      	b.n	80121de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80121d4:	7cfb      	ldrb	r3, [r7, #19]
 80121d6:	74bb      	strb	r3, [r7, #18]
 80121d8:	e001      	b.n	80121de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80121da:	7cfb      	ldrb	r3, [r7, #19]
 80121dc:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80121de:	7c7b      	ldrb	r3, [r7, #17]
 80121e0:	2b01      	cmp	r3, #1
 80121e2:	d105      	bne.n	80121f0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80121e4:	4b4c      	ldr	r3, [pc, #304]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80121e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80121e8:	4a4b      	ldr	r2, [pc, #300]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80121ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80121ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	f003 0301 	and.w	r3, r3, #1
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d00a      	beq.n	8012212 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80121fc:	4b46      	ldr	r3, [pc, #280]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80121fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012202:	f023 0203 	bic.w	r2, r3, #3
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	6a1b      	ldr	r3, [r3, #32]
 801220a:	4943      	ldr	r1, [pc, #268]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801220c:	4313      	orrs	r3, r2
 801220e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	f003 0302 	and.w	r3, r3, #2
 801221a:	2b00      	cmp	r3, #0
 801221c:	d00a      	beq.n	8012234 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801221e:	4b3e      	ldr	r3, [pc, #248]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012224:	f023 020c 	bic.w	r2, r3, #12
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801222c:	493a      	ldr	r1, [pc, #232]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801222e:	4313      	orrs	r3, r2
 8012230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	f003 0320 	and.w	r3, r3, #32
 801223c:	2b00      	cmp	r3, #0
 801223e:	d00a      	beq.n	8012256 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8012240:	4b35      	ldr	r3, [pc, #212]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012246:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801224e:	4932      	ldr	r1, [pc, #200]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012250:	4313      	orrs	r3, r2
 8012252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801225e:	2b00      	cmp	r3, #0
 8012260:	d00a      	beq.n	8012278 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8012262:	4b2d      	ldr	r3, [pc, #180]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012268:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012270:	4929      	ldr	r1, [pc, #164]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012272:	4313      	orrs	r3, r2
 8012274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8012280:	2b00      	cmp	r3, #0
 8012282:	d00a      	beq.n	801229a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8012284:	4b24      	ldr	r3, [pc, #144]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801228a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012292:	4921      	ldr	r1, [pc, #132]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012294:	4313      	orrs	r3, r2
 8012296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d00a      	beq.n	80122bc <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80122a6:	4b1c      	ldr	r3, [pc, #112]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80122a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80122ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122b4:	4918      	ldr	r1, [pc, #96]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80122b6:	4313      	orrs	r3, r2
 80122b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d00a      	beq.n	80122de <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80122c8:	4b13      	ldr	r3, [pc, #76]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80122ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80122ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80122d6:	4910      	ldr	r1, [pc, #64]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80122d8:	4313      	orrs	r3, r2
 80122da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d02c      	beq.n	8012344 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80122ea:	4b0b      	ldr	r3, [pc, #44]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80122ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80122f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122f8:	4907      	ldr	r1, [pc, #28]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80122fa:	4313      	orrs	r3, r2
 80122fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012304:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8012308:	d10a      	bne.n	8012320 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801230a:	4b03      	ldr	r3, [pc, #12]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 801230c:	68db      	ldr	r3, [r3, #12]
 801230e:	4a02      	ldr	r2, [pc, #8]	; (8012318 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8012310:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012314:	60d3      	str	r3, [r2, #12]
 8012316:	e015      	b.n	8012344 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8012318:	40021000 	.word	0x40021000
 801231c:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012324:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8012328:	d10c      	bne.n	8012344 <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	3304      	adds	r3, #4
 801232e:	2101      	movs	r1, #1
 8012330:	4618      	mov	r0, r3
 8012332:	f000 f881 	bl	8012438 <RCCEx_PLLSAI1_Config>
 8012336:	4603      	mov	r3, r0
 8012338:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 801233a:	7cfb      	ldrb	r3, [r7, #19]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d001      	beq.n	8012344 <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8012340:	7cfb      	ldrb	r3, [r7, #19]
 8012342:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801234c:	2b00      	cmp	r3, #0
 801234e:	d028      	beq.n	80123a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8012350:	4b30      	ldr	r3, [pc, #192]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012356:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801235e:	492d      	ldr	r1, [pc, #180]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012360:	4313      	orrs	r3, r2
 8012362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801236a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801236e:	d106      	bne.n	801237e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8012370:	4b28      	ldr	r3, [pc, #160]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012372:	68db      	ldr	r3, [r3, #12]
 8012374:	4a27      	ldr	r2, [pc, #156]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012376:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801237a:	60d3      	str	r3, [r2, #12]
 801237c:	e011      	b.n	80123a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012382:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8012386:	d10c      	bne.n	80123a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	3304      	adds	r3, #4
 801238c:	2101      	movs	r1, #1
 801238e:	4618      	mov	r0, r3
 8012390:	f000 f852 	bl	8012438 <RCCEx_PLLSAI1_Config>
 8012394:	4603      	mov	r3, r0
 8012396:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8012398:	7cfb      	ldrb	r3, [r7, #19]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d001      	beq.n	80123a2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 801239e:	7cfb      	ldrb	r3, [r7, #19]
 80123a0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d01c      	beq.n	80123e8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80123ae:	4b19      	ldr	r3, [pc, #100]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80123b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80123b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80123bc:	4915      	ldr	r1, [pc, #84]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80123be:	4313      	orrs	r3, r2
 80123c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80123c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80123cc:	d10c      	bne.n	80123e8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	3304      	adds	r3, #4
 80123d2:	2102      	movs	r1, #2
 80123d4:	4618      	mov	r0, r3
 80123d6:	f000 f82f 	bl	8012438 <RCCEx_PLLSAI1_Config>
 80123da:	4603      	mov	r3, r0
 80123dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80123de:	7cfb      	ldrb	r3, [r7, #19]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d001      	beq.n	80123e8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 80123e4:	7cfb      	ldrb	r3, [r7, #19]
 80123e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d00a      	beq.n	801240a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80123f4:	4b07      	ldr	r3, [pc, #28]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80123f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80123fa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012402:	4904      	ldr	r1, [pc, #16]	; (8012414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8012404:	4313      	orrs	r3, r2
 8012406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 801240a:	7cbb      	ldrb	r3, [r7, #18]
}
 801240c:	4618      	mov	r0, r3
 801240e:	3718      	adds	r7, #24
 8012410:	46bd      	mov	sp, r7
 8012412:	bd80      	pop	{r7, pc}
 8012414:	40021000 	.word	0x40021000

08012418 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8012418:	b480      	push	{r7}
 801241a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 801241c:	4b05      	ldr	r3, [pc, #20]	; (8012434 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	4a04      	ldr	r2, [pc, #16]	; (8012434 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8012422:	f043 0304 	orr.w	r3, r3, #4
 8012426:	6013      	str	r3, [r2, #0]
}
 8012428:	bf00      	nop
 801242a:	46bd      	mov	sp, r7
 801242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012430:	4770      	bx	lr
 8012432:	bf00      	nop
 8012434:	40021000 	.word	0x40021000

08012438 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8012438:	b580      	push	{r7, lr}
 801243a:	b084      	sub	sp, #16
 801243c:	af00      	add	r7, sp, #0
 801243e:	6078      	str	r0, [r7, #4]
 8012440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8012442:	2300      	movs	r3, #0
 8012444:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8012446:	4b73      	ldr	r3, [pc, #460]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012448:	68db      	ldr	r3, [r3, #12]
 801244a:	f003 0303 	and.w	r3, r3, #3
 801244e:	2b00      	cmp	r3, #0
 8012450:	d018      	beq.n	8012484 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8012452:	4b70      	ldr	r3, [pc, #448]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012454:	68db      	ldr	r3, [r3, #12]
 8012456:	f003 0203 	and.w	r2, r3, #3
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	429a      	cmp	r2, r3
 8012460:	d10d      	bne.n	801247e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681b      	ldr	r3, [r3, #0]
       ||
 8012466:	2b00      	cmp	r3, #0
 8012468:	d009      	beq.n	801247e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 801246a:	4b6a      	ldr	r3, [pc, #424]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 801246c:	68db      	ldr	r3, [r3, #12]
 801246e:	091b      	lsrs	r3, r3, #4
 8012470:	f003 0307 	and.w	r3, r3, #7
 8012474:	1c5a      	adds	r2, r3, #1
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	685b      	ldr	r3, [r3, #4]
       ||
 801247a:	429a      	cmp	r2, r3
 801247c:	d044      	beq.n	8012508 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 801247e:	2301      	movs	r3, #1
 8012480:	73fb      	strb	r3, [r7, #15]
 8012482:	e041      	b.n	8012508 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	2b02      	cmp	r3, #2
 801248a:	d00c      	beq.n	80124a6 <RCCEx_PLLSAI1_Config+0x6e>
 801248c:	2b03      	cmp	r3, #3
 801248e:	d013      	beq.n	80124b8 <RCCEx_PLLSAI1_Config+0x80>
 8012490:	2b01      	cmp	r3, #1
 8012492:	d120      	bne.n	80124d6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8012494:	4b5f      	ldr	r3, [pc, #380]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	f003 0302 	and.w	r3, r3, #2
 801249c:	2b00      	cmp	r3, #0
 801249e:	d11d      	bne.n	80124dc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80124a0:	2301      	movs	r3, #1
 80124a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80124a4:	e01a      	b.n	80124dc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80124a6:	4b5b      	ldr	r3, [pc, #364]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d116      	bne.n	80124e0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80124b2:	2301      	movs	r3, #1
 80124b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80124b6:	e013      	b.n	80124e0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80124b8:	4b56      	ldr	r3, [pc, #344]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d10f      	bne.n	80124e4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80124c4:	4b53      	ldr	r3, [pc, #332]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d109      	bne.n	80124e4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80124d0:	2301      	movs	r3, #1
 80124d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80124d4:	e006      	b.n	80124e4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80124d6:	2301      	movs	r3, #1
 80124d8:	73fb      	strb	r3, [r7, #15]
      break;
 80124da:	e004      	b.n	80124e6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80124dc:	bf00      	nop
 80124de:	e002      	b.n	80124e6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80124e0:	bf00      	nop
 80124e2:	e000      	b.n	80124e6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80124e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80124e6:	7bfb      	ldrb	r3, [r7, #15]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d10d      	bne.n	8012508 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80124ec:	4b49      	ldr	r3, [pc, #292]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80124ee:	68db      	ldr	r3, [r3, #12]
 80124f0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	6819      	ldr	r1, [r3, #0]
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	685b      	ldr	r3, [r3, #4]
 80124fc:	3b01      	subs	r3, #1
 80124fe:	011b      	lsls	r3, r3, #4
 8012500:	430b      	orrs	r3, r1
 8012502:	4944      	ldr	r1, [pc, #272]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012504:	4313      	orrs	r3, r2
 8012506:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8012508:	7bfb      	ldrb	r3, [r7, #15]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d17c      	bne.n	8012608 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 801250e:	4b41      	ldr	r3, [pc, #260]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	4a40      	ldr	r2, [pc, #256]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012514:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012518:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801251a:	f7fd fcfd 	bl	800ff18 <HAL_GetTick>
 801251e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8012520:	e009      	b.n	8012536 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8012522:	f7fd fcf9 	bl	800ff18 <HAL_GetTick>
 8012526:	4602      	mov	r2, r0
 8012528:	68bb      	ldr	r3, [r7, #8]
 801252a:	1ad3      	subs	r3, r2, r3
 801252c:	2b02      	cmp	r3, #2
 801252e:	d902      	bls.n	8012536 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8012530:	2303      	movs	r3, #3
 8012532:	73fb      	strb	r3, [r7, #15]
        break;
 8012534:	e005      	b.n	8012542 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8012536:	4b37      	ldr	r3, [pc, #220]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801253e:	2b00      	cmp	r3, #0
 8012540:	d1ef      	bne.n	8012522 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8012542:	7bfb      	ldrb	r3, [r7, #15]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d15f      	bne.n	8012608 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8012548:	683b      	ldr	r3, [r7, #0]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d110      	bne.n	8012570 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801254e:	4b31      	ldr	r3, [pc, #196]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012550:	691b      	ldr	r3, [r3, #16]
 8012552:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8012556:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 801255a:	687a      	ldr	r2, [r7, #4]
 801255c:	6892      	ldr	r2, [r2, #8]
 801255e:	0211      	lsls	r1, r2, #8
 8012560:	687a      	ldr	r2, [r7, #4]
 8012562:	68d2      	ldr	r2, [r2, #12]
 8012564:	06d2      	lsls	r2, r2, #27
 8012566:	430a      	orrs	r2, r1
 8012568:	492a      	ldr	r1, [pc, #168]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 801256a:	4313      	orrs	r3, r2
 801256c:	610b      	str	r3, [r1, #16]
 801256e:	e027      	b.n	80125c0 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8012570:	683b      	ldr	r3, [r7, #0]
 8012572:	2b01      	cmp	r3, #1
 8012574:	d112      	bne.n	801259c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8012576:	4b27      	ldr	r3, [pc, #156]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012578:	691b      	ldr	r3, [r3, #16]
 801257a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 801257e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8012582:	687a      	ldr	r2, [r7, #4]
 8012584:	6892      	ldr	r2, [r2, #8]
 8012586:	0211      	lsls	r1, r2, #8
 8012588:	687a      	ldr	r2, [r7, #4]
 801258a:	6912      	ldr	r2, [r2, #16]
 801258c:	0852      	lsrs	r2, r2, #1
 801258e:	3a01      	subs	r2, #1
 8012590:	0552      	lsls	r2, r2, #21
 8012592:	430a      	orrs	r2, r1
 8012594:	491f      	ldr	r1, [pc, #124]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012596:	4313      	orrs	r3, r2
 8012598:	610b      	str	r3, [r1, #16]
 801259a:	e011      	b.n	80125c0 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801259c:	4b1d      	ldr	r3, [pc, #116]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 801259e:	691b      	ldr	r3, [r3, #16]
 80125a0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80125a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80125a8:	687a      	ldr	r2, [r7, #4]
 80125aa:	6892      	ldr	r2, [r2, #8]
 80125ac:	0211      	lsls	r1, r2, #8
 80125ae:	687a      	ldr	r2, [r7, #4]
 80125b0:	6952      	ldr	r2, [r2, #20]
 80125b2:	0852      	lsrs	r2, r2, #1
 80125b4:	3a01      	subs	r2, #1
 80125b6:	0652      	lsls	r2, r2, #25
 80125b8:	430a      	orrs	r2, r1
 80125ba:	4916      	ldr	r1, [pc, #88]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80125bc:	4313      	orrs	r3, r2
 80125be:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80125c0:	4b14      	ldr	r3, [pc, #80]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	4a13      	ldr	r2, [pc, #76]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80125c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80125ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80125cc:	f7fd fca4 	bl	800ff18 <HAL_GetTick>
 80125d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80125d2:	e009      	b.n	80125e8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80125d4:	f7fd fca0 	bl	800ff18 <HAL_GetTick>
 80125d8:	4602      	mov	r2, r0
 80125da:	68bb      	ldr	r3, [r7, #8]
 80125dc:	1ad3      	subs	r3, r2, r3
 80125de:	2b02      	cmp	r3, #2
 80125e0:	d902      	bls.n	80125e8 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80125e2:	2303      	movs	r3, #3
 80125e4:	73fb      	strb	r3, [r7, #15]
          break;
 80125e6:	e005      	b.n	80125f4 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80125e8:	4b0a      	ldr	r3, [pc, #40]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d0ef      	beq.n	80125d4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80125f4:	7bfb      	ldrb	r3, [r7, #15]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d106      	bne.n	8012608 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80125fa:	4b06      	ldr	r3, [pc, #24]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 80125fc:	691a      	ldr	r2, [r3, #16]
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	699b      	ldr	r3, [r3, #24]
 8012602:	4904      	ldr	r1, [pc, #16]	; (8012614 <RCCEx_PLLSAI1_Config+0x1dc>)
 8012604:	4313      	orrs	r3, r2
 8012606:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8012608:	7bfb      	ldrb	r3, [r7, #15]
}
 801260a:	4618      	mov	r0, r3
 801260c:	3710      	adds	r7, #16
 801260e:	46bd      	mov	sp, r7
 8012610:	bd80      	pop	{r7, pc}
 8012612:	bf00      	nop
 8012614:	40021000 	.word	0x40021000

08012618 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012618:	b580      	push	{r7, lr}
 801261a:	b082      	sub	sp, #8
 801261c:	af00      	add	r7, sp, #0
 801261e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	2b00      	cmp	r3, #0
 8012624:	d101      	bne.n	801262a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012626:	2301      	movs	r3, #1
 8012628:	e049      	b.n	80126be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012630:	b2db      	uxtb	r3, r3
 8012632:	2b00      	cmp	r3, #0
 8012634:	d106      	bne.n	8012644 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	2200      	movs	r2, #0
 801263a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801263e:	6878      	ldr	r0, [r7, #4]
 8012640:	f7fd fa26 	bl	800fa90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	2202      	movs	r2, #2
 8012648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	681a      	ldr	r2, [r3, #0]
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	3304      	adds	r3, #4
 8012654:	4619      	mov	r1, r3
 8012656:	4610      	mov	r0, r2
 8012658:	f000 f93c 	bl	80128d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	2201      	movs	r2, #1
 8012660:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	2201      	movs	r2, #1
 8012668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	2201      	movs	r2, #1
 8012670:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	2201      	movs	r2, #1
 8012678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	2201      	movs	r2, #1
 8012680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	2201      	movs	r2, #1
 8012688:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	2201      	movs	r2, #1
 8012690:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	2201      	movs	r2, #1
 8012698:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	2201      	movs	r2, #1
 80126a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	2201      	movs	r2, #1
 80126a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	2201      	movs	r2, #1
 80126b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2201      	movs	r2, #1
 80126b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80126bc:	2300      	movs	r3, #0
}
 80126be:	4618      	mov	r0, r3
 80126c0:	3708      	adds	r7, #8
 80126c2:	46bd      	mov	sp, r7
 80126c4:	bd80      	pop	{r7, pc}
	...

080126c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80126c8:	b480      	push	{r7}
 80126ca:	b085      	sub	sp, #20
 80126cc:	af00      	add	r7, sp, #0
 80126ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80126d6:	b2db      	uxtb	r3, r3
 80126d8:	2b01      	cmp	r3, #1
 80126da:	d001      	beq.n	80126e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80126dc:	2301      	movs	r3, #1
 80126de:	e033      	b.n	8012748 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	2202      	movs	r2, #2
 80126e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	4a19      	ldr	r2, [pc, #100]	; (8012754 <HAL_TIM_Base_Start+0x8c>)
 80126ee:	4293      	cmp	r3, r2
 80126f0:	d009      	beq.n	8012706 <HAL_TIM_Base_Start+0x3e>
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80126fa:	d004      	beq.n	8012706 <HAL_TIM_Base_Start+0x3e>
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	4a15      	ldr	r2, [pc, #84]	; (8012758 <HAL_TIM_Base_Start+0x90>)
 8012702:	4293      	cmp	r3, r2
 8012704:	d115      	bne.n	8012732 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	689a      	ldr	r2, [r3, #8]
 801270c:	4b13      	ldr	r3, [pc, #76]	; (801275c <HAL_TIM_Base_Start+0x94>)
 801270e:	4013      	ands	r3, r2
 8012710:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	2b06      	cmp	r3, #6
 8012716:	d015      	beq.n	8012744 <HAL_TIM_Base_Start+0x7c>
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801271e:	d011      	beq.n	8012744 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	681a      	ldr	r2, [r3, #0]
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	f042 0201 	orr.w	r2, r2, #1
 801272e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012730:	e008      	b.n	8012744 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	681a      	ldr	r2, [r3, #0]
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	f042 0201 	orr.w	r2, r2, #1
 8012740:	601a      	str	r2, [r3, #0]
 8012742:	e000      	b.n	8012746 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012744:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012746:	2300      	movs	r3, #0
}
 8012748:	4618      	mov	r0, r3
 801274a:	3714      	adds	r7, #20
 801274c:	46bd      	mov	sp, r7
 801274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012752:	4770      	bx	lr
 8012754:	40012c00 	.word	0x40012c00
 8012758:	40014000 	.word	0x40014000
 801275c:	00010007 	.word	0x00010007

08012760 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b084      	sub	sp, #16
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
 8012768:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012770:	2b01      	cmp	r3, #1
 8012772:	d101      	bne.n	8012778 <HAL_TIM_ConfigClockSource+0x18>
 8012774:	2302      	movs	r3, #2
 8012776:	e0a8      	b.n	80128ca <HAL_TIM_ConfigClockSource+0x16a>
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	2201      	movs	r2, #1
 801277c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	2202      	movs	r2, #2
 8012784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	689b      	ldr	r3, [r3, #8]
 801278e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012796:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 801279a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80127a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	68fa      	ldr	r2, [r7, #12]
 80127aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80127ac:	683b      	ldr	r3, [r7, #0]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	2b40      	cmp	r3, #64	; 0x40
 80127b2:	d067      	beq.n	8012884 <HAL_TIM_ConfigClockSource+0x124>
 80127b4:	2b40      	cmp	r3, #64	; 0x40
 80127b6:	d80b      	bhi.n	80127d0 <HAL_TIM_ConfigClockSource+0x70>
 80127b8:	2b10      	cmp	r3, #16
 80127ba:	d073      	beq.n	80128a4 <HAL_TIM_ConfigClockSource+0x144>
 80127bc:	2b10      	cmp	r3, #16
 80127be:	d802      	bhi.n	80127c6 <HAL_TIM_ConfigClockSource+0x66>
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d06f      	beq.n	80128a4 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80127c4:	e078      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80127c6:	2b20      	cmp	r3, #32
 80127c8:	d06c      	beq.n	80128a4 <HAL_TIM_ConfigClockSource+0x144>
 80127ca:	2b30      	cmp	r3, #48	; 0x30
 80127cc:	d06a      	beq.n	80128a4 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80127ce:	e073      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80127d0:	2b70      	cmp	r3, #112	; 0x70
 80127d2:	d00d      	beq.n	80127f0 <HAL_TIM_ConfigClockSource+0x90>
 80127d4:	2b70      	cmp	r3, #112	; 0x70
 80127d6:	d804      	bhi.n	80127e2 <HAL_TIM_ConfigClockSource+0x82>
 80127d8:	2b50      	cmp	r3, #80	; 0x50
 80127da:	d033      	beq.n	8012844 <HAL_TIM_ConfigClockSource+0xe4>
 80127dc:	2b60      	cmp	r3, #96	; 0x60
 80127de:	d041      	beq.n	8012864 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80127e0:	e06a      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80127e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80127e6:	d066      	beq.n	80128b6 <HAL_TIM_ConfigClockSource+0x156>
 80127e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80127ec:	d017      	beq.n	801281e <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80127ee:	e063      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	6818      	ldr	r0, [r3, #0]
 80127f4:	683b      	ldr	r3, [r7, #0]
 80127f6:	6899      	ldr	r1, [r3, #8]
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	685a      	ldr	r2, [r3, #4]
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	68db      	ldr	r3, [r3, #12]
 8012800:	f000 f946 	bl	8012a90 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	689b      	ldr	r3, [r3, #8]
 801280a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8012812:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	68fa      	ldr	r2, [r7, #12]
 801281a:	609a      	str	r2, [r3, #8]
      break;
 801281c:	e04c      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	6818      	ldr	r0, [r3, #0]
 8012822:	683b      	ldr	r3, [r7, #0]
 8012824:	6899      	ldr	r1, [r3, #8]
 8012826:	683b      	ldr	r3, [r7, #0]
 8012828:	685a      	ldr	r2, [r3, #4]
 801282a:	683b      	ldr	r3, [r7, #0]
 801282c:	68db      	ldr	r3, [r3, #12]
 801282e:	f000 f92f 	bl	8012a90 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	689a      	ldr	r2, [r3, #8]
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012840:	609a      	str	r2, [r3, #8]
      break;
 8012842:	e039      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	6818      	ldr	r0, [r3, #0]
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	6859      	ldr	r1, [r3, #4]
 801284c:	683b      	ldr	r3, [r7, #0]
 801284e:	68db      	ldr	r3, [r3, #12]
 8012850:	461a      	mov	r2, r3
 8012852:	f000 f8a3 	bl	801299c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	2150      	movs	r1, #80	; 0x50
 801285c:	4618      	mov	r0, r3
 801285e:	f000 f8fc 	bl	8012a5a <TIM_ITRx_SetConfig>
      break;
 8012862:	e029      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	6818      	ldr	r0, [r3, #0]
 8012868:	683b      	ldr	r3, [r7, #0]
 801286a:	6859      	ldr	r1, [r3, #4]
 801286c:	683b      	ldr	r3, [r7, #0]
 801286e:	68db      	ldr	r3, [r3, #12]
 8012870:	461a      	mov	r2, r3
 8012872:	f000 f8c2 	bl	80129fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	2160      	movs	r1, #96	; 0x60
 801287c:	4618      	mov	r0, r3
 801287e:	f000 f8ec 	bl	8012a5a <TIM_ITRx_SetConfig>
      break;
 8012882:	e019      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	6818      	ldr	r0, [r3, #0]
 8012888:	683b      	ldr	r3, [r7, #0]
 801288a:	6859      	ldr	r1, [r3, #4]
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	68db      	ldr	r3, [r3, #12]
 8012890:	461a      	mov	r2, r3
 8012892:	f000 f883 	bl	801299c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	2140      	movs	r1, #64	; 0x40
 801289c:	4618      	mov	r0, r3
 801289e:	f000 f8dc 	bl	8012a5a <TIM_ITRx_SetConfig>
      break;
 80128a2:	e009      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	681a      	ldr	r2, [r3, #0]
 80128a8:	683b      	ldr	r3, [r7, #0]
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	4619      	mov	r1, r3
 80128ae:	4610      	mov	r0, r2
 80128b0:	f000 f8d3 	bl	8012a5a <TIM_ITRx_SetConfig>
        break;
 80128b4:	e000      	b.n	80128b8 <HAL_TIM_ConfigClockSource+0x158>
      break;
 80128b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	2201      	movs	r2, #1
 80128bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	2200      	movs	r2, #0
 80128c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80128c8:	2300      	movs	r3, #0
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	3710      	adds	r7, #16
 80128ce:	46bd      	mov	sp, r7
 80128d0:	bd80      	pop	{r7, pc}
	...

080128d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80128d4:	b480      	push	{r7}
 80128d6:	b085      	sub	sp, #20
 80128d8:	af00      	add	r7, sp, #0
 80128da:	6078      	str	r0, [r7, #4]
 80128dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	4a2a      	ldr	r2, [pc, #168]	; (8012990 <TIM_Base_SetConfig+0xbc>)
 80128e8:	4293      	cmp	r3, r2
 80128ea:	d003      	beq.n	80128f4 <TIM_Base_SetConfig+0x20>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80128f2:	d108      	bne.n	8012906 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80128fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	685b      	ldr	r3, [r3, #4]
 8012900:	68fa      	ldr	r2, [r7, #12]
 8012902:	4313      	orrs	r3, r2
 8012904:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	4a21      	ldr	r2, [pc, #132]	; (8012990 <TIM_Base_SetConfig+0xbc>)
 801290a:	4293      	cmp	r3, r2
 801290c:	d00b      	beq.n	8012926 <TIM_Base_SetConfig+0x52>
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012914:	d007      	beq.n	8012926 <TIM_Base_SetConfig+0x52>
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	4a1e      	ldr	r2, [pc, #120]	; (8012994 <TIM_Base_SetConfig+0xc0>)
 801291a:	4293      	cmp	r3, r2
 801291c:	d003      	beq.n	8012926 <TIM_Base_SetConfig+0x52>
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	4a1d      	ldr	r2, [pc, #116]	; (8012998 <TIM_Base_SetConfig+0xc4>)
 8012922:	4293      	cmp	r3, r2
 8012924:	d108      	bne.n	8012938 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801292c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801292e:	683b      	ldr	r3, [r7, #0]
 8012930:	68db      	ldr	r3, [r3, #12]
 8012932:	68fa      	ldr	r2, [r7, #12]
 8012934:	4313      	orrs	r3, r2
 8012936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801293e:	683b      	ldr	r3, [r7, #0]
 8012940:	695b      	ldr	r3, [r3, #20]
 8012942:	4313      	orrs	r3, r2
 8012944:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	68fa      	ldr	r2, [r7, #12]
 801294a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801294c:	683b      	ldr	r3, [r7, #0]
 801294e:	689a      	ldr	r2, [r3, #8]
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	681a      	ldr	r2, [r3, #0]
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	4a0c      	ldr	r2, [pc, #48]	; (8012990 <TIM_Base_SetConfig+0xbc>)
 8012960:	4293      	cmp	r3, r2
 8012962:	d007      	beq.n	8012974 <TIM_Base_SetConfig+0xa0>
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	4a0b      	ldr	r2, [pc, #44]	; (8012994 <TIM_Base_SetConfig+0xc0>)
 8012968:	4293      	cmp	r3, r2
 801296a:	d003      	beq.n	8012974 <TIM_Base_SetConfig+0xa0>
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	4a0a      	ldr	r2, [pc, #40]	; (8012998 <TIM_Base_SetConfig+0xc4>)
 8012970:	4293      	cmp	r3, r2
 8012972:	d103      	bne.n	801297c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012974:	683b      	ldr	r3, [r7, #0]
 8012976:	691a      	ldr	r2, [r3, #16]
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	2201      	movs	r2, #1
 8012980:	615a      	str	r2, [r3, #20]
}
 8012982:	bf00      	nop
 8012984:	3714      	adds	r7, #20
 8012986:	46bd      	mov	sp, r7
 8012988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801298c:	4770      	bx	lr
 801298e:	bf00      	nop
 8012990:	40012c00 	.word	0x40012c00
 8012994:	40014000 	.word	0x40014000
 8012998:	40014400 	.word	0x40014400

0801299c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801299c:	b480      	push	{r7}
 801299e:	b087      	sub	sp, #28
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	60f8      	str	r0, [r7, #12]
 80129a4:	60b9      	str	r1, [r7, #8]
 80129a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	6a1b      	ldr	r3, [r3, #32]
 80129ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80129ae:	68fb      	ldr	r3, [r7, #12]
 80129b0:	6a1b      	ldr	r3, [r3, #32]
 80129b2:	f023 0201 	bic.w	r2, r3, #1
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	699b      	ldr	r3, [r3, #24]
 80129be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80129c0:	693b      	ldr	r3, [r7, #16]
 80129c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80129c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	011b      	lsls	r3, r3, #4
 80129cc:	693a      	ldr	r2, [r7, #16]
 80129ce:	4313      	orrs	r3, r2
 80129d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80129d2:	697b      	ldr	r3, [r7, #20]
 80129d4:	f023 030a 	bic.w	r3, r3, #10
 80129d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80129da:	697a      	ldr	r2, [r7, #20]
 80129dc:	68bb      	ldr	r3, [r7, #8]
 80129de:	4313      	orrs	r3, r2
 80129e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	693a      	ldr	r2, [r7, #16]
 80129e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	697a      	ldr	r2, [r7, #20]
 80129ec:	621a      	str	r2, [r3, #32]
}
 80129ee:	bf00      	nop
 80129f0:	371c      	adds	r7, #28
 80129f2:	46bd      	mov	sp, r7
 80129f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129f8:	4770      	bx	lr

080129fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80129fa:	b480      	push	{r7}
 80129fc:	b087      	sub	sp, #28
 80129fe:	af00      	add	r7, sp, #0
 8012a00:	60f8      	str	r0, [r7, #12]
 8012a02:	60b9      	str	r1, [r7, #8]
 8012a04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	6a1b      	ldr	r3, [r3, #32]
 8012a0a:	f023 0210 	bic.w	r2, r3, #16
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	699b      	ldr	r3, [r3, #24]
 8012a16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	6a1b      	ldr	r3, [r3, #32]
 8012a1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012a1e:	697b      	ldr	r3, [r7, #20]
 8012a20:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8012a24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	031b      	lsls	r3, r3, #12
 8012a2a:	697a      	ldr	r2, [r7, #20]
 8012a2c:	4313      	orrs	r3, r2
 8012a2e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012a30:	693b      	ldr	r3, [r7, #16]
 8012a32:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8012a36:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012a38:	68bb      	ldr	r3, [r7, #8]
 8012a3a:	011b      	lsls	r3, r3, #4
 8012a3c:	693a      	ldr	r2, [r7, #16]
 8012a3e:	4313      	orrs	r3, r2
 8012a40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	697a      	ldr	r2, [r7, #20]
 8012a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	693a      	ldr	r2, [r7, #16]
 8012a4c:	621a      	str	r2, [r3, #32]
}
 8012a4e:	bf00      	nop
 8012a50:	371c      	adds	r7, #28
 8012a52:	46bd      	mov	sp, r7
 8012a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a58:	4770      	bx	lr

08012a5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012a5a:	b480      	push	{r7}
 8012a5c:	b085      	sub	sp, #20
 8012a5e:	af00      	add	r7, sp, #0
 8012a60:	6078      	str	r0, [r7, #4]
 8012a62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	689b      	ldr	r3, [r3, #8]
 8012a68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012a70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012a72:	683a      	ldr	r2, [r7, #0]
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	4313      	orrs	r3, r2
 8012a78:	f043 0307 	orr.w	r3, r3, #7
 8012a7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	68fa      	ldr	r2, [r7, #12]
 8012a82:	609a      	str	r2, [r3, #8]
}
 8012a84:	bf00      	nop
 8012a86:	3714      	adds	r7, #20
 8012a88:	46bd      	mov	sp, r7
 8012a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a8e:	4770      	bx	lr

08012a90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012a90:	b480      	push	{r7}
 8012a92:	b087      	sub	sp, #28
 8012a94:	af00      	add	r7, sp, #0
 8012a96:	60f8      	str	r0, [r7, #12]
 8012a98:	60b9      	str	r1, [r7, #8]
 8012a9a:	607a      	str	r2, [r7, #4]
 8012a9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	689b      	ldr	r3, [r3, #8]
 8012aa2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012aa4:	697b      	ldr	r3, [r7, #20]
 8012aa6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012aaa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	021a      	lsls	r2, r3, #8
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	431a      	orrs	r2, r3
 8012ab4:	68bb      	ldr	r3, [r7, #8]
 8012ab6:	4313      	orrs	r3, r2
 8012ab8:	697a      	ldr	r2, [r7, #20]
 8012aba:	4313      	orrs	r3, r2
 8012abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012abe:	68fb      	ldr	r3, [r7, #12]
 8012ac0:	697a      	ldr	r2, [r7, #20]
 8012ac2:	609a      	str	r2, [r3, #8]
}
 8012ac4:	bf00      	nop
 8012ac6:	371c      	adds	r7, #28
 8012ac8:	46bd      	mov	sp, r7
 8012aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ace:	4770      	bx	lr

08012ad0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012ad0:	b480      	push	{r7}
 8012ad2:	b085      	sub	sp, #20
 8012ad4:	af00      	add	r7, sp, #0
 8012ad6:	6078      	str	r0, [r7, #4]
 8012ad8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012ae0:	2b01      	cmp	r3, #1
 8012ae2:	d101      	bne.n	8012ae8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012ae4:	2302      	movs	r3, #2
 8012ae6:	e04f      	b.n	8012b88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2201      	movs	r2, #1
 8012aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	2202      	movs	r2, #2
 8012af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	685b      	ldr	r3, [r3, #4]
 8012afe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	689b      	ldr	r3, [r3, #8]
 8012b06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	4a21      	ldr	r2, [pc, #132]	; (8012b94 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	d108      	bne.n	8012b24 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8012b18:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8012b1a:	683b      	ldr	r3, [r7, #0]
 8012b1c:	685b      	ldr	r3, [r3, #4]
 8012b1e:	68fa      	ldr	r2, [r7, #12]
 8012b20:	4313      	orrs	r3, r2
 8012b22:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012b24:	68fb      	ldr	r3, [r7, #12]
 8012b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012b2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012b2c:	683b      	ldr	r3, [r7, #0]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	68fa      	ldr	r2, [r7, #12]
 8012b32:	4313      	orrs	r3, r2
 8012b34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	68fa      	ldr	r2, [r7, #12]
 8012b3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	4a14      	ldr	r2, [pc, #80]	; (8012b94 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8012b44:	4293      	cmp	r3, r2
 8012b46:	d009      	beq.n	8012b5c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012b50:	d004      	beq.n	8012b5c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	4a10      	ldr	r2, [pc, #64]	; (8012b98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8012b58:	4293      	cmp	r3, r2
 8012b5a:	d10c      	bne.n	8012b76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012b5c:	68bb      	ldr	r3, [r7, #8]
 8012b5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012b62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012b64:	683b      	ldr	r3, [r7, #0]
 8012b66:	689b      	ldr	r3, [r3, #8]
 8012b68:	68ba      	ldr	r2, [r7, #8]
 8012b6a:	4313      	orrs	r3, r2
 8012b6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	68ba      	ldr	r2, [r7, #8]
 8012b74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	2201      	movs	r2, #1
 8012b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	2200      	movs	r2, #0
 8012b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012b86:	2300      	movs	r3, #0
}
 8012b88:	4618      	mov	r0, r3
 8012b8a:	3714      	adds	r7, #20
 8012b8c:	46bd      	mov	sp, r7
 8012b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b92:	4770      	bx	lr
 8012b94:	40012c00 	.word	0x40012c00
 8012b98:	40014000 	.word	0x40014000

08012b9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b082      	sub	sp, #8
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d101      	bne.n	8012bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012baa:	2301      	movs	r3, #1
 8012bac:	e040      	b.n	8012c30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d106      	bne.n	8012bc4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	2200      	movs	r2, #0
 8012bba:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012bbe:	6878      	ldr	r0, [r7, #4]
 8012bc0:	f7fc ff9a 	bl	800faf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	2224      	movs	r2, #36	; 0x24
 8012bc8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	681a      	ldr	r2, [r3, #0]
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	f022 0201 	bic.w	r2, r2, #1
 8012bd8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012bda:	6878      	ldr	r0, [r7, #4]
 8012bdc:	f000 f8c0 	bl	8012d60 <UART_SetConfig>
 8012be0:	4603      	mov	r3, r0
 8012be2:	2b01      	cmp	r3, #1
 8012be4:	d101      	bne.n	8012bea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8012be6:	2301      	movs	r3, #1
 8012be8:	e022      	b.n	8012c30 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d002      	beq.n	8012bf8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8012bf2:	6878      	ldr	r0, [r7, #4]
 8012bf4:	f000 fac4 	bl	8013180 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	685a      	ldr	r2, [r3, #4]
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8012c06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	689a      	ldr	r2, [r3, #8]
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8012c16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	681a      	ldr	r2, [r3, #0]
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	f042 0201 	orr.w	r2, r2, #1
 8012c26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8012c28:	6878      	ldr	r0, [r7, #4]
 8012c2a:	f000 fb4b 	bl	80132c4 <UART_CheckIdleState>
 8012c2e:	4603      	mov	r3, r0
}
 8012c30:	4618      	mov	r0, r3
 8012c32:	3708      	adds	r7, #8
 8012c34:	46bd      	mov	sp, r7
 8012c36:	bd80      	pop	{r7, pc}

08012c38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012c38:	b580      	push	{r7, lr}
 8012c3a:	b08a      	sub	sp, #40	; 0x28
 8012c3c:	af02      	add	r7, sp, #8
 8012c3e:	60f8      	str	r0, [r7, #12]
 8012c40:	60b9      	str	r1, [r7, #8]
 8012c42:	603b      	str	r3, [r7, #0]
 8012c44:	4613      	mov	r3, r2
 8012c46:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012c4c:	2b20      	cmp	r3, #32
 8012c4e:	f040 8081 	bne.w	8012d54 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8012c52:	68bb      	ldr	r3, [r7, #8]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d002      	beq.n	8012c5e <HAL_UART_Transmit+0x26>
 8012c58:	88fb      	ldrh	r3, [r7, #6]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d101      	bne.n	8012c62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8012c5e:	2301      	movs	r3, #1
 8012c60:	e079      	b.n	8012d56 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8012c68:	2b01      	cmp	r3, #1
 8012c6a:	d101      	bne.n	8012c70 <HAL_UART_Transmit+0x38>
 8012c6c:	2302      	movs	r3, #2
 8012c6e:	e072      	b.n	8012d56 <HAL_UART_Transmit+0x11e>
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	2201      	movs	r2, #1
 8012c74:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	2221      	movs	r2, #33	; 0x21
 8012c82:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8012c84:	f7fd f948 	bl	800ff18 <HAL_GetTick>
 8012c88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	88fa      	ldrh	r2, [r7, #6]
 8012c8e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	88fa      	ldrh	r2, [r7, #6]
 8012c96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012c9a:	68fb      	ldr	r3, [r7, #12]
 8012c9c:	689b      	ldr	r3, [r3, #8]
 8012c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012ca2:	d108      	bne.n	8012cb6 <HAL_UART_Transmit+0x7e>
 8012ca4:	68fb      	ldr	r3, [r7, #12]
 8012ca6:	691b      	ldr	r3, [r3, #16]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d104      	bne.n	8012cb6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8012cac:	2300      	movs	r3, #0
 8012cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	61bb      	str	r3, [r7, #24]
 8012cb4:	e003      	b.n	8012cbe <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8012cb6:	68bb      	ldr	r3, [r7, #8]
 8012cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8012cba:	2300      	movs	r3, #0
 8012cbc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8012cc6:	e02d      	b.n	8012d24 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8012cc8:	683b      	ldr	r3, [r7, #0]
 8012cca:	9300      	str	r3, [sp, #0]
 8012ccc:	697b      	ldr	r3, [r7, #20]
 8012cce:	2200      	movs	r2, #0
 8012cd0:	2180      	movs	r1, #128	; 0x80
 8012cd2:	68f8      	ldr	r0, [r7, #12]
 8012cd4:	f000 fb3b 	bl	801334e <UART_WaitOnFlagUntilTimeout>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d001      	beq.n	8012ce2 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8012cde:	2303      	movs	r3, #3
 8012ce0:	e039      	b.n	8012d56 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8012ce2:	69fb      	ldr	r3, [r7, #28]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d10b      	bne.n	8012d00 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8012ce8:	69bb      	ldr	r3, [r7, #24]
 8012cea:	881a      	ldrh	r2, [r3, #0]
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8012cf4:	b292      	uxth	r2, r2
 8012cf6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8012cf8:	69bb      	ldr	r3, [r7, #24]
 8012cfa:	3302      	adds	r3, #2
 8012cfc:	61bb      	str	r3, [r7, #24]
 8012cfe:	e008      	b.n	8012d12 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8012d00:	69fb      	ldr	r3, [r7, #28]
 8012d02:	781a      	ldrb	r2, [r3, #0]
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	b292      	uxth	r2, r2
 8012d0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8012d0c:	69fb      	ldr	r3, [r7, #28]
 8012d0e:	3301      	adds	r3, #1
 8012d10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8012d18:	b29b      	uxth	r3, r3
 8012d1a:	3b01      	subs	r3, #1
 8012d1c:	b29a      	uxth	r2, r3
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8012d2a:	b29b      	uxth	r3, r3
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d1cb      	bne.n	8012cc8 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012d30:	683b      	ldr	r3, [r7, #0]
 8012d32:	9300      	str	r3, [sp, #0]
 8012d34:	697b      	ldr	r3, [r7, #20]
 8012d36:	2200      	movs	r2, #0
 8012d38:	2140      	movs	r1, #64	; 0x40
 8012d3a:	68f8      	ldr	r0, [r7, #12]
 8012d3c:	f000 fb07 	bl	801334e <UART_WaitOnFlagUntilTimeout>
 8012d40:	4603      	mov	r3, r0
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d001      	beq.n	8012d4a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8012d46:	2303      	movs	r3, #3
 8012d48:	e005      	b.n	8012d56 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8012d4a:	68fb      	ldr	r3, [r7, #12]
 8012d4c:	2220      	movs	r2, #32
 8012d4e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8012d50:	2300      	movs	r3, #0
 8012d52:	e000      	b.n	8012d56 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8012d54:	2302      	movs	r3, #2
  }
}
 8012d56:	4618      	mov	r0, r3
 8012d58:	3720      	adds	r7, #32
 8012d5a:	46bd      	mov	sp, r7
 8012d5c:	bd80      	pop	{r7, pc}
	...

08012d60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012d60:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8012d64:	b088      	sub	sp, #32
 8012d66:	af00      	add	r7, sp, #0
 8012d68:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	689a      	ldr	r2, [r3, #8]
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	691b      	ldr	r3, [r3, #16]
 8012d76:	431a      	orrs	r2, r3
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	695b      	ldr	r3, [r3, #20]
 8012d7c:	431a      	orrs	r2, r3
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	69db      	ldr	r3, [r3, #28]
 8012d82:	4313      	orrs	r3, r2
 8012d84:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	681a      	ldr	r2, [r3, #0]
 8012d8c:	4bb0      	ldr	r3, [pc, #704]	; (8013050 <UART_SetConfig+0x2f0>)
 8012d8e:	4013      	ands	r3, r2
 8012d90:	687a      	ldr	r2, [r7, #4]
 8012d92:	6812      	ldr	r2, [r2, #0]
 8012d94:	69f9      	ldr	r1, [r7, #28]
 8012d96:	430b      	orrs	r3, r1
 8012d98:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	685b      	ldr	r3, [r3, #4]
 8012da0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	68da      	ldr	r2, [r3, #12]
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	430a      	orrs	r2, r1
 8012dae:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	699b      	ldr	r3, [r3, #24]
 8012db4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	681b      	ldr	r3, [r3, #0]
 8012dba:	4aa6      	ldr	r2, [pc, #664]	; (8013054 <UART_SetConfig+0x2f4>)
 8012dbc:	4293      	cmp	r3, r2
 8012dbe:	d004      	beq.n	8012dca <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	6a1b      	ldr	r3, [r3, #32]
 8012dc4:	69fa      	ldr	r2, [r7, #28]
 8012dc6:	4313      	orrs	r3, r2
 8012dc8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	689b      	ldr	r3, [r3, #8]
 8012dd0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	69fa      	ldr	r2, [r7, #28]
 8012dda:	430a      	orrs	r2, r1
 8012ddc:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	4a9d      	ldr	r2, [pc, #628]	; (8013058 <UART_SetConfig+0x2f8>)
 8012de4:	4293      	cmp	r3, r2
 8012de6:	d121      	bne.n	8012e2c <UART_SetConfig+0xcc>
 8012de8:	4b9c      	ldr	r3, [pc, #624]	; (801305c <UART_SetConfig+0x2fc>)
 8012dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012dee:	f003 0303 	and.w	r3, r3, #3
 8012df2:	2b03      	cmp	r3, #3
 8012df4:	d816      	bhi.n	8012e24 <UART_SetConfig+0xc4>
 8012df6:	a201      	add	r2, pc, #4	; (adr r2, 8012dfc <UART_SetConfig+0x9c>)
 8012df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012dfc:	08012e0d 	.word	0x08012e0d
 8012e00:	08012e19 	.word	0x08012e19
 8012e04:	08012e13 	.word	0x08012e13
 8012e08:	08012e1f 	.word	0x08012e1f
 8012e0c:	2301      	movs	r3, #1
 8012e0e:	76fb      	strb	r3, [r7, #27]
 8012e10:	e072      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e12:	2302      	movs	r3, #2
 8012e14:	76fb      	strb	r3, [r7, #27]
 8012e16:	e06f      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e18:	2304      	movs	r3, #4
 8012e1a:	76fb      	strb	r3, [r7, #27]
 8012e1c:	e06c      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e1e:	2308      	movs	r3, #8
 8012e20:	76fb      	strb	r3, [r7, #27]
 8012e22:	e069      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e24:	2310      	movs	r3, #16
 8012e26:	76fb      	strb	r3, [r7, #27]
 8012e28:	bf00      	nop
 8012e2a:	e065      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	4a8b      	ldr	r2, [pc, #556]	; (8013060 <UART_SetConfig+0x300>)
 8012e32:	4293      	cmp	r3, r2
 8012e34:	d134      	bne.n	8012ea0 <UART_SetConfig+0x140>
 8012e36:	4b89      	ldr	r3, [pc, #548]	; (801305c <UART_SetConfig+0x2fc>)
 8012e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012e3c:	f003 030c 	and.w	r3, r3, #12
 8012e40:	2b0c      	cmp	r3, #12
 8012e42:	d829      	bhi.n	8012e98 <UART_SetConfig+0x138>
 8012e44:	a201      	add	r2, pc, #4	; (adr r2, 8012e4c <UART_SetConfig+0xec>)
 8012e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e4a:	bf00      	nop
 8012e4c:	08012e81 	.word	0x08012e81
 8012e50:	08012e99 	.word	0x08012e99
 8012e54:	08012e99 	.word	0x08012e99
 8012e58:	08012e99 	.word	0x08012e99
 8012e5c:	08012e8d 	.word	0x08012e8d
 8012e60:	08012e99 	.word	0x08012e99
 8012e64:	08012e99 	.word	0x08012e99
 8012e68:	08012e99 	.word	0x08012e99
 8012e6c:	08012e87 	.word	0x08012e87
 8012e70:	08012e99 	.word	0x08012e99
 8012e74:	08012e99 	.word	0x08012e99
 8012e78:	08012e99 	.word	0x08012e99
 8012e7c:	08012e93 	.word	0x08012e93
 8012e80:	2300      	movs	r3, #0
 8012e82:	76fb      	strb	r3, [r7, #27]
 8012e84:	e038      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e86:	2302      	movs	r3, #2
 8012e88:	76fb      	strb	r3, [r7, #27]
 8012e8a:	e035      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e8c:	2304      	movs	r3, #4
 8012e8e:	76fb      	strb	r3, [r7, #27]
 8012e90:	e032      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e92:	2308      	movs	r3, #8
 8012e94:	76fb      	strb	r3, [r7, #27]
 8012e96:	e02f      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012e98:	2310      	movs	r3, #16
 8012e9a:	76fb      	strb	r3, [r7, #27]
 8012e9c:	bf00      	nop
 8012e9e:	e02b      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	681b      	ldr	r3, [r3, #0]
 8012ea4:	4a6b      	ldr	r2, [pc, #428]	; (8013054 <UART_SetConfig+0x2f4>)
 8012ea6:	4293      	cmp	r3, r2
 8012ea8:	d124      	bne.n	8012ef4 <UART_SetConfig+0x194>
 8012eaa:	4b6c      	ldr	r3, [pc, #432]	; (801305c <UART_SetConfig+0x2fc>)
 8012eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012eb0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8012eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012eb8:	d012      	beq.n	8012ee0 <UART_SetConfig+0x180>
 8012eba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012ebe:	d802      	bhi.n	8012ec6 <UART_SetConfig+0x166>
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d007      	beq.n	8012ed4 <UART_SetConfig+0x174>
 8012ec4:	e012      	b.n	8012eec <UART_SetConfig+0x18c>
 8012ec6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012eca:	d006      	beq.n	8012eda <UART_SetConfig+0x17a>
 8012ecc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8012ed0:	d009      	beq.n	8012ee6 <UART_SetConfig+0x186>
 8012ed2:	e00b      	b.n	8012eec <UART_SetConfig+0x18c>
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	76fb      	strb	r3, [r7, #27]
 8012ed8:	e00e      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012eda:	2302      	movs	r3, #2
 8012edc:	76fb      	strb	r3, [r7, #27]
 8012ede:	e00b      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012ee0:	2304      	movs	r3, #4
 8012ee2:	76fb      	strb	r3, [r7, #27]
 8012ee4:	e008      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012ee6:	2308      	movs	r3, #8
 8012ee8:	76fb      	strb	r3, [r7, #27]
 8012eea:	e005      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012eec:	2310      	movs	r3, #16
 8012eee:	76fb      	strb	r3, [r7, #27]
 8012ef0:	bf00      	nop
 8012ef2:	e001      	b.n	8012ef8 <UART_SetConfig+0x198>
 8012ef4:	2310      	movs	r3, #16
 8012ef6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	4a55      	ldr	r2, [pc, #340]	; (8013054 <UART_SetConfig+0x2f4>)
 8012efe:	4293      	cmp	r3, r2
 8012f00:	d174      	bne.n	8012fec <UART_SetConfig+0x28c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012f02:	7efb      	ldrb	r3, [r7, #27]
 8012f04:	2b08      	cmp	r3, #8
 8012f06:	d824      	bhi.n	8012f52 <UART_SetConfig+0x1f2>
 8012f08:	a201      	add	r2, pc, #4	; (adr r2, 8012f10 <UART_SetConfig+0x1b0>)
 8012f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f0e:	bf00      	nop
 8012f10:	08012f35 	.word	0x08012f35
 8012f14:	08012f53 	.word	0x08012f53
 8012f18:	08012f3d 	.word	0x08012f3d
 8012f1c:	08012f53 	.word	0x08012f53
 8012f20:	08012f43 	.word	0x08012f43
 8012f24:	08012f53 	.word	0x08012f53
 8012f28:	08012f53 	.word	0x08012f53
 8012f2c:	08012f53 	.word	0x08012f53
 8012f30:	08012f4b 	.word	0x08012f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012f34:	f7fe fff2 	bl	8011f1c <HAL_RCC_GetPCLK1Freq>
 8012f38:	6178      	str	r0, [r7, #20]
        break;
 8012f3a:	e00f      	b.n	8012f5c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8012f3c:	4b49      	ldr	r3, [pc, #292]	; (8013064 <UART_SetConfig+0x304>)
 8012f3e:	617b      	str	r3, [r7, #20]
        break;
 8012f40:	e00c      	b.n	8012f5c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8012f42:	f7fe ff55 	bl	8011df0 <HAL_RCC_GetSysClockFreq>
 8012f46:	6178      	str	r0, [r7, #20]
        break;
 8012f48:	e008      	b.n	8012f5c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012f4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012f4e:	617b      	str	r3, [r7, #20]
        break;
 8012f50:	e004      	b.n	8012f5c <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8012f52:	2300      	movs	r3, #0
 8012f54:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8012f56:	2301      	movs	r3, #1
 8012f58:	76bb      	strb	r3, [r7, #26]
        break;
 8012f5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012f5c:	697b      	ldr	r3, [r7, #20]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	f000 8100 	beq.w	8013164 <UART_SetConfig+0x404>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	685a      	ldr	r2, [r3, #4]
 8012f68:	4613      	mov	r3, r2
 8012f6a:	005b      	lsls	r3, r3, #1
 8012f6c:	4413      	add	r3, r2
 8012f6e:	697a      	ldr	r2, [r7, #20]
 8012f70:	429a      	cmp	r2, r3
 8012f72:	d305      	bcc.n	8012f80 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	685b      	ldr	r3, [r3, #4]
 8012f78:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8012f7a:	697a      	ldr	r2, [r7, #20]
 8012f7c:	429a      	cmp	r2, r3
 8012f7e:	d902      	bls.n	8012f86 <UART_SetConfig+0x226>
      {
        ret = HAL_ERROR;
 8012f80:	2301      	movs	r3, #1
 8012f82:	76bb      	strb	r3, [r7, #26]
 8012f84:	e0ee      	b.n	8013164 <UART_SetConfig+0x404>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8012f86:	697b      	ldr	r3, [r7, #20]
 8012f88:	4619      	mov	r1, r3
 8012f8a:	f04f 0200 	mov.w	r2, #0
 8012f8e:	f04f 0300 	mov.w	r3, #0
 8012f92:	f04f 0400 	mov.w	r4, #0
 8012f96:	0214      	lsls	r4, r2, #8
 8012f98:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8012f9c:	020b      	lsls	r3, r1, #8
 8012f9e:	687a      	ldr	r2, [r7, #4]
 8012fa0:	6852      	ldr	r2, [r2, #4]
 8012fa2:	0852      	lsrs	r2, r2, #1
 8012fa4:	4611      	mov	r1, r2
 8012fa6:	f04f 0200 	mov.w	r2, #0
 8012faa:	eb13 0b01 	adds.w	fp, r3, r1
 8012fae:	eb44 0c02 	adc.w	ip, r4, r2
 8012fb2:	4658      	mov	r0, fp
 8012fb4:	4661      	mov	r1, ip
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	685b      	ldr	r3, [r3, #4]
 8012fba:	f04f 0400 	mov.w	r4, #0
 8012fbe:	461a      	mov	r2, r3
 8012fc0:	4623      	mov	r3, r4
 8012fc2:	f7ed fea1 	bl	8000d08 <__aeabi_uldivmod>
 8012fc6:	4603      	mov	r3, r0
 8012fc8:	460c      	mov	r4, r1
 8012fca:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012fcc:	693b      	ldr	r3, [r7, #16]
 8012fce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012fd2:	d308      	bcc.n	8012fe6 <UART_SetConfig+0x286>
 8012fd4:	693b      	ldr	r3, [r7, #16]
 8012fd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012fda:	d204      	bcs.n	8012fe6 <UART_SetConfig+0x286>
        {
          huart->Instance->BRR = usartdiv;
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	693a      	ldr	r2, [r7, #16]
 8012fe2:	60da      	str	r2, [r3, #12]
 8012fe4:	e0be      	b.n	8013164 <UART_SetConfig+0x404>
        }
        else
        {
          ret = HAL_ERROR;
 8012fe6:	2301      	movs	r3, #1
 8012fe8:	76bb      	strb	r3, [r7, #26]
 8012fea:	e0bb      	b.n	8013164 <UART_SetConfig+0x404>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	69db      	ldr	r3, [r3, #28]
 8012ff0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012ff4:	d169      	bne.n	80130ca <UART_SetConfig+0x36a>
  {
    switch (clocksource)
 8012ff6:	7efb      	ldrb	r3, [r7, #27]
 8012ff8:	2b08      	cmp	r3, #8
 8012ffa:	d835      	bhi.n	8013068 <UART_SetConfig+0x308>
 8012ffc:	a201      	add	r2, pc, #4	; (adr r2, 8013004 <UART_SetConfig+0x2a4>)
 8012ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013002:	bf00      	nop
 8013004:	08013029 	.word	0x08013029
 8013008:	08013031 	.word	0x08013031
 801300c:	08013039 	.word	0x08013039
 8013010:	08013069 	.word	0x08013069
 8013014:	0801303f 	.word	0x0801303f
 8013018:	08013069 	.word	0x08013069
 801301c:	08013069 	.word	0x08013069
 8013020:	08013069 	.word	0x08013069
 8013024:	08013047 	.word	0x08013047
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013028:	f7fe ff78 	bl	8011f1c <HAL_RCC_GetPCLK1Freq>
 801302c:	6178      	str	r0, [r7, #20]
        break;
 801302e:	e020      	b.n	8013072 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013030:	f7fe ff8a 	bl	8011f48 <HAL_RCC_GetPCLK2Freq>
 8013034:	6178      	str	r0, [r7, #20]
        break;
 8013036:	e01c      	b.n	8013072 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8013038:	4b0a      	ldr	r3, [pc, #40]	; (8013064 <UART_SetConfig+0x304>)
 801303a:	617b      	str	r3, [r7, #20]
        break;
 801303c:	e019      	b.n	8013072 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801303e:	f7fe fed7 	bl	8011df0 <HAL_RCC_GetSysClockFreq>
 8013042:	6178      	str	r0, [r7, #20]
        break;
 8013044:	e015      	b.n	8013072 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801304a:	617b      	str	r3, [r7, #20]
        break;
 801304c:	e011      	b.n	8013072 <UART_SetConfig+0x312>
 801304e:	bf00      	nop
 8013050:	efff69f3 	.word	0xefff69f3
 8013054:	40008000 	.word	0x40008000
 8013058:	40013800 	.word	0x40013800
 801305c:	40021000 	.word	0x40021000
 8013060:	40004400 	.word	0x40004400
 8013064:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8013068:	2300      	movs	r3, #0
 801306a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 801306c:	2301      	movs	r3, #1
 801306e:	76bb      	strb	r3, [r7, #26]
        break;
 8013070:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013072:	697b      	ldr	r3, [r7, #20]
 8013074:	2b00      	cmp	r3, #0
 8013076:	d075      	beq.n	8013164 <UART_SetConfig+0x404>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8013078:	697b      	ldr	r3, [r7, #20]
 801307a:	005a      	lsls	r2, r3, #1
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	685b      	ldr	r3, [r3, #4]
 8013080:	085b      	lsrs	r3, r3, #1
 8013082:	441a      	add	r2, r3
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	685b      	ldr	r3, [r3, #4]
 8013088:	fbb2 f3f3 	udiv	r3, r2, r3
 801308c:	b29b      	uxth	r3, r3
 801308e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013090:	693b      	ldr	r3, [r7, #16]
 8013092:	2b0f      	cmp	r3, #15
 8013094:	d916      	bls.n	80130c4 <UART_SetConfig+0x364>
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801309c:	d212      	bcs.n	80130c4 <UART_SetConfig+0x364>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801309e:	693b      	ldr	r3, [r7, #16]
 80130a0:	b29b      	uxth	r3, r3
 80130a2:	f023 030f 	bic.w	r3, r3, #15
 80130a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80130a8:	693b      	ldr	r3, [r7, #16]
 80130aa:	085b      	lsrs	r3, r3, #1
 80130ac:	b29b      	uxth	r3, r3
 80130ae:	f003 0307 	and.w	r3, r3, #7
 80130b2:	b29a      	uxth	r2, r3
 80130b4:	89fb      	ldrh	r3, [r7, #14]
 80130b6:	4313      	orrs	r3, r2
 80130b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	89fa      	ldrh	r2, [r7, #14]
 80130c0:	60da      	str	r2, [r3, #12]
 80130c2:	e04f      	b.n	8013164 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 80130c4:	2301      	movs	r3, #1
 80130c6:	76bb      	strb	r3, [r7, #26]
 80130c8:	e04c      	b.n	8013164 <UART_SetConfig+0x404>
      }
    }
  }
  else
  {
    switch (clocksource)
 80130ca:	7efb      	ldrb	r3, [r7, #27]
 80130cc:	2b08      	cmp	r3, #8
 80130ce:	d828      	bhi.n	8013122 <UART_SetConfig+0x3c2>
 80130d0:	a201      	add	r2, pc, #4	; (adr r2, 80130d8 <UART_SetConfig+0x378>)
 80130d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130d6:	bf00      	nop
 80130d8:	080130fd 	.word	0x080130fd
 80130dc:	08013105 	.word	0x08013105
 80130e0:	0801310d 	.word	0x0801310d
 80130e4:	08013123 	.word	0x08013123
 80130e8:	08013113 	.word	0x08013113
 80130ec:	08013123 	.word	0x08013123
 80130f0:	08013123 	.word	0x08013123
 80130f4:	08013123 	.word	0x08013123
 80130f8:	0801311b 	.word	0x0801311b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80130fc:	f7fe ff0e 	bl	8011f1c <HAL_RCC_GetPCLK1Freq>
 8013100:	6178      	str	r0, [r7, #20]
        break;
 8013102:	e013      	b.n	801312c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013104:	f7fe ff20 	bl	8011f48 <HAL_RCC_GetPCLK2Freq>
 8013108:	6178      	str	r0, [r7, #20]
        break;
 801310a:	e00f      	b.n	801312c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801310c:	4b1b      	ldr	r3, [pc, #108]	; (801317c <UART_SetConfig+0x41c>)
 801310e:	617b      	str	r3, [r7, #20]
        break;
 8013110:	e00c      	b.n	801312c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8013112:	f7fe fe6d 	bl	8011df0 <HAL_RCC_GetSysClockFreq>
 8013116:	6178      	str	r0, [r7, #20]
        break;
 8013118:	e008      	b.n	801312c <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801311a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801311e:	617b      	str	r3, [r7, #20]
        break;
 8013120:	e004      	b.n	801312c <UART_SetConfig+0x3cc>
      default:
        pclk = 0U;
 8013122:	2300      	movs	r3, #0
 8013124:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8013126:	2301      	movs	r3, #1
 8013128:	76bb      	strb	r3, [r7, #26]
        break;
 801312a:	bf00      	nop
    }

    if (pclk != 0U)
 801312c:	697b      	ldr	r3, [r7, #20]
 801312e:	2b00      	cmp	r3, #0
 8013130:	d018      	beq.n	8013164 <UART_SetConfig+0x404>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	685b      	ldr	r3, [r3, #4]
 8013136:	085a      	lsrs	r2, r3, #1
 8013138:	697b      	ldr	r3, [r7, #20]
 801313a:	441a      	add	r2, r3
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	685b      	ldr	r3, [r3, #4]
 8013140:	fbb2 f3f3 	udiv	r3, r2, r3
 8013144:	b29b      	uxth	r3, r3
 8013146:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013148:	693b      	ldr	r3, [r7, #16]
 801314a:	2b0f      	cmp	r3, #15
 801314c:	d908      	bls.n	8013160 <UART_SetConfig+0x400>
 801314e:	693b      	ldr	r3, [r7, #16]
 8013150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013154:	d204      	bcs.n	8013160 <UART_SetConfig+0x400>
      {
        huart->Instance->BRR = usartdiv;
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	693a      	ldr	r2, [r7, #16]
 801315c:	60da      	str	r2, [r3, #12]
 801315e:	e001      	b.n	8013164 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 8013160:	2301      	movs	r3, #1
 8013162:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	2200      	movs	r2, #0
 8013168:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	2200      	movs	r2, #0
 801316e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8013170:	7ebb      	ldrb	r3, [r7, #26]
}
 8013172:	4618      	mov	r0, r3
 8013174:	3720      	adds	r7, #32
 8013176:	46bd      	mov	sp, r7
 8013178:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 801317c:	00f42400 	.word	0x00f42400

08013180 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013180:	b480      	push	{r7}
 8013182:	b083      	sub	sp, #12
 8013184:	af00      	add	r7, sp, #0
 8013186:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801318c:	f003 0301 	and.w	r3, r3, #1
 8013190:	2b00      	cmp	r3, #0
 8013192:	d00a      	beq.n	80131aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	685b      	ldr	r3, [r3, #4]
 801319a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	430a      	orrs	r2, r1
 80131a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131ae:	f003 0302 	and.w	r3, r3, #2
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d00a      	beq.n	80131cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	685b      	ldr	r3, [r3, #4]
 80131bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	430a      	orrs	r2, r1
 80131ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131d0:	f003 0304 	and.w	r3, r3, #4
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d00a      	beq.n	80131ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	685b      	ldr	r3, [r3, #4]
 80131de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	430a      	orrs	r2, r1
 80131ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131f2:	f003 0308 	and.w	r3, r3, #8
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d00a      	beq.n	8013210 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	685b      	ldr	r3, [r3, #4]
 8013200:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	430a      	orrs	r2, r1
 801320e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013214:	f003 0310 	and.w	r3, r3, #16
 8013218:	2b00      	cmp	r3, #0
 801321a:	d00a      	beq.n	8013232 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	689b      	ldr	r3, [r3, #8]
 8013222:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	430a      	orrs	r2, r1
 8013230:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013236:	f003 0320 	and.w	r3, r3, #32
 801323a:	2b00      	cmp	r3, #0
 801323c:	d00a      	beq.n	8013254 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	689b      	ldr	r3, [r3, #8]
 8013244:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	430a      	orrs	r2, r1
 8013252:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801325c:	2b00      	cmp	r3, #0
 801325e:	d01a      	beq.n	8013296 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	685b      	ldr	r3, [r3, #4]
 8013266:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	430a      	orrs	r2, r1
 8013274:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801327a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801327e:	d10a      	bne.n	8013296 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	681b      	ldr	r3, [r3, #0]
 8013284:	685b      	ldr	r3, [r3, #4]
 8013286:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	430a      	orrs	r2, r1
 8013294:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801329a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d00a      	beq.n	80132b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	685b      	ldr	r3, [r3, #4]
 80132a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	430a      	orrs	r2, r1
 80132b6:	605a      	str	r2, [r3, #4]
  }
}
 80132b8:	bf00      	nop
 80132ba:	370c      	adds	r7, #12
 80132bc:	46bd      	mov	sp, r7
 80132be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c2:	4770      	bx	lr

080132c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b086      	sub	sp, #24
 80132c8:	af02      	add	r7, sp, #8
 80132ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	2200      	movs	r2, #0
 80132d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80132d2:	f7fc fe21 	bl	800ff18 <HAL_GetTick>
 80132d6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	f003 0308 	and.w	r3, r3, #8
 80132e2:	2b08      	cmp	r3, #8
 80132e4:	d10e      	bne.n	8013304 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80132e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80132ea:	9300      	str	r3, [sp, #0]
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	2200      	movs	r2, #0
 80132f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80132f4:	6878      	ldr	r0, [r7, #4]
 80132f6:	f000 f82a 	bl	801334e <UART_WaitOnFlagUntilTimeout>
 80132fa:	4603      	mov	r3, r0
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d001      	beq.n	8013304 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013300:	2303      	movs	r3, #3
 8013302:	e020      	b.n	8013346 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	f003 0304 	and.w	r3, r3, #4
 801330e:	2b04      	cmp	r3, #4
 8013310:	d10e      	bne.n	8013330 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8013312:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8013316:	9300      	str	r3, [sp, #0]
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	2200      	movs	r2, #0
 801331c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8013320:	6878      	ldr	r0, [r7, #4]
 8013322:	f000 f814 	bl	801334e <UART_WaitOnFlagUntilTimeout>
 8013326:	4603      	mov	r3, r0
 8013328:	2b00      	cmp	r3, #0
 801332a:	d001      	beq.n	8013330 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801332c:	2303      	movs	r3, #3
 801332e:	e00a      	b.n	8013346 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	2220      	movs	r2, #32
 8013334:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	2220      	movs	r2, #32
 801333a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	2200      	movs	r2, #0
 8013340:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8013344:	2300      	movs	r3, #0
}
 8013346:	4618      	mov	r0, r3
 8013348:	3710      	adds	r7, #16
 801334a:	46bd      	mov	sp, r7
 801334c:	bd80      	pop	{r7, pc}

0801334e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801334e:	b580      	push	{r7, lr}
 8013350:	b084      	sub	sp, #16
 8013352:	af00      	add	r7, sp, #0
 8013354:	60f8      	str	r0, [r7, #12]
 8013356:	60b9      	str	r1, [r7, #8]
 8013358:	603b      	str	r3, [r7, #0]
 801335a:	4613      	mov	r3, r2
 801335c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801335e:	e05d      	b.n	801341c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013360:	69bb      	ldr	r3, [r7, #24]
 8013362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013366:	d059      	beq.n	801341c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013368:	f7fc fdd6 	bl	800ff18 <HAL_GetTick>
 801336c:	4602      	mov	r2, r0
 801336e:	683b      	ldr	r3, [r7, #0]
 8013370:	1ad3      	subs	r3, r2, r3
 8013372:	69ba      	ldr	r2, [r7, #24]
 8013374:	429a      	cmp	r2, r3
 8013376:	d302      	bcc.n	801337e <UART_WaitOnFlagUntilTimeout+0x30>
 8013378:	69bb      	ldr	r3, [r7, #24]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d11b      	bne.n	80133b6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	681a      	ldr	r2, [r3, #0]
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	681b      	ldr	r3, [r3, #0]
 8013388:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801338c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	689a      	ldr	r2, [r3, #8]
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	681b      	ldr	r3, [r3, #0]
 8013398:	f022 0201 	bic.w	r2, r2, #1
 801339c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	2220      	movs	r2, #32
 80133a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	2220      	movs	r2, #32
 80133a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	2200      	movs	r2, #0
 80133ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80133b2:	2303      	movs	r3, #3
 80133b4:	e042      	b.n	801343c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	f003 0304 	and.w	r3, r3, #4
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d02b      	beq.n	801341c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	69db      	ldr	r3, [r3, #28]
 80133ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80133ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80133d2:	d123      	bne.n	801341c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80133dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	681a      	ldr	r2, [r3, #0]
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80133ec:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	689a      	ldr	r2, [r3, #8]
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	681b      	ldr	r3, [r3, #0]
 80133f8:	f022 0201 	bic.w	r2, r2, #1
 80133fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	2220      	movs	r2, #32
 8013402:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	2220      	movs	r2, #32
 8013408:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	2220      	movs	r2, #32
 801340e:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	2200      	movs	r2, #0
 8013414:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8013418:	2303      	movs	r3, #3
 801341a:	e00f      	b.n	801343c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	69da      	ldr	r2, [r3, #28]
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	4013      	ands	r3, r2
 8013426:	68ba      	ldr	r2, [r7, #8]
 8013428:	429a      	cmp	r2, r3
 801342a:	bf0c      	ite	eq
 801342c:	2301      	moveq	r3, #1
 801342e:	2300      	movne	r3, #0
 8013430:	b2db      	uxtb	r3, r3
 8013432:	461a      	mov	r2, r3
 8013434:	79fb      	ldrb	r3, [r7, #7]
 8013436:	429a      	cmp	r2, r3
 8013438:	d092      	beq.n	8013360 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801343a:	2300      	movs	r3, #0
}
 801343c:	4618      	mov	r0, r3
 801343e:	3710      	adds	r7, #16
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}

08013444 <_ZdaPv>:
 8013444:	f000 b830 	b.w	80134a8 <_ZdlPv>

08013448 <__cxa_pure_virtual>:
 8013448:	b508      	push	{r3, lr}
 801344a:	f000 f83b 	bl	80134c4 <_ZSt9terminatev>

0801344e <_Znaj>:
 801344e:	f000 b802 	b.w	8013456 <_Znwj>

08013452 <_ZdlPvj>:
 8013452:	f000 b829 	b.w	80134a8 <_ZdlPv>

08013456 <_Znwj>:
 8013456:	b510      	push	{r4, lr}
 8013458:	2800      	cmp	r0, #0
 801345a:	bf14      	ite	ne
 801345c:	4604      	movne	r4, r0
 801345e:	2401      	moveq	r4, #1
 8013460:	4620      	mov	r0, r4
 8013462:	f000 fb71 	bl	8013b48 <malloc>
 8013466:	b930      	cbnz	r0, 8013476 <_Znwj+0x20>
 8013468:	f000 f816 	bl	8013498 <_ZSt15get_new_handlerv>
 801346c:	b908      	cbnz	r0, 8013472 <_Znwj+0x1c>
 801346e:	f000 fab3 	bl	80139d8 <abort>
 8013472:	4780      	blx	r0
 8013474:	e7f4      	b.n	8013460 <_Znwj+0xa>
 8013476:	bd10      	pop	{r4, pc}

08013478 <__cxa_guard_acquire>:
 8013478:	6803      	ldr	r3, [r0, #0]
 801347a:	07db      	lsls	r3, r3, #31
 801347c:	d406      	bmi.n	801348c <__cxa_guard_acquire+0x14>
 801347e:	7843      	ldrb	r3, [r0, #1]
 8013480:	b103      	cbz	r3, 8013484 <__cxa_guard_acquire+0xc>
 8013482:	deff      	udf	#255	; 0xff
 8013484:	2301      	movs	r3, #1
 8013486:	7043      	strb	r3, [r0, #1]
 8013488:	4618      	mov	r0, r3
 801348a:	4770      	bx	lr
 801348c:	2000      	movs	r0, #0
 801348e:	4770      	bx	lr

08013490 <__cxa_guard_release>:
 8013490:	2301      	movs	r3, #1
 8013492:	6003      	str	r3, [r0, #0]
 8013494:	4770      	bx	lr
	...

08013498 <_ZSt15get_new_handlerv>:
 8013498:	4b02      	ldr	r3, [pc, #8]	; (80134a4 <_ZSt15get_new_handlerv+0xc>)
 801349a:	6818      	ldr	r0, [r3, #0]
 801349c:	f3bf 8f5b 	dmb	ish
 80134a0:	4770      	bx	lr
 80134a2:	bf00      	nop
 80134a4:	20000654 	.word	0x20000654

080134a8 <_ZdlPv>:
 80134a8:	f000 bb56 	b.w	8013b58 <free>

080134ac <_ZN10__cxxabiv111__terminateEPFvvE>:
 80134ac:	b508      	push	{r3, lr}
 80134ae:	4780      	blx	r0
 80134b0:	f000 fa92 	bl	80139d8 <abort>

080134b4 <_ZSt13get_terminatev>:
 80134b4:	4b02      	ldr	r3, [pc, #8]	; (80134c0 <_ZSt13get_terminatev+0xc>)
 80134b6:	6818      	ldr	r0, [r3, #0]
 80134b8:	f3bf 8f5b 	dmb	ish
 80134bc:	4770      	bx	lr
 80134be:	bf00      	nop
 80134c0:	20000024 	.word	0x20000024

080134c4 <_ZSt9terminatev>:
 80134c4:	b508      	push	{r3, lr}
 80134c6:	f7ff fff5 	bl	80134b4 <_ZSt13get_terminatev>
 80134ca:	f7ff ffef 	bl	80134ac <_ZN10__cxxabiv111__terminateEPFvvE>
	...

080134d0 <floor>:
 80134d0:	ec51 0b10 	vmov	r0, r1, d0
 80134d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80134dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80134e0:	2e13      	cmp	r6, #19
 80134e2:	460c      	mov	r4, r1
 80134e4:	ee10 5a10 	vmov	r5, s0
 80134e8:	4680      	mov	r8, r0
 80134ea:	dc34      	bgt.n	8013556 <floor+0x86>
 80134ec:	2e00      	cmp	r6, #0
 80134ee:	da16      	bge.n	801351e <floor+0x4e>
 80134f0:	a335      	add	r3, pc, #212	; (adr r3, 80135c8 <floor+0xf8>)
 80134f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134f6:	f7ec fed9 	bl	80002ac <__adddf3>
 80134fa:	2200      	movs	r2, #0
 80134fc:	2300      	movs	r3, #0
 80134fe:	f7ed fb1b 	bl	8000b38 <__aeabi_dcmpgt>
 8013502:	b148      	cbz	r0, 8013518 <floor+0x48>
 8013504:	2c00      	cmp	r4, #0
 8013506:	da59      	bge.n	80135bc <floor+0xec>
 8013508:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801350c:	4a30      	ldr	r2, [pc, #192]	; (80135d0 <floor+0x100>)
 801350e:	432b      	orrs	r3, r5
 8013510:	2500      	movs	r5, #0
 8013512:	42ab      	cmp	r3, r5
 8013514:	bf18      	it	ne
 8013516:	4614      	movne	r4, r2
 8013518:	4621      	mov	r1, r4
 801351a:	4628      	mov	r0, r5
 801351c:	e025      	b.n	801356a <floor+0x9a>
 801351e:	4f2d      	ldr	r7, [pc, #180]	; (80135d4 <floor+0x104>)
 8013520:	4137      	asrs	r7, r6
 8013522:	ea01 0307 	and.w	r3, r1, r7
 8013526:	4303      	orrs	r3, r0
 8013528:	d01f      	beq.n	801356a <floor+0x9a>
 801352a:	a327      	add	r3, pc, #156	; (adr r3, 80135c8 <floor+0xf8>)
 801352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013530:	f7ec febc 	bl	80002ac <__adddf3>
 8013534:	2200      	movs	r2, #0
 8013536:	2300      	movs	r3, #0
 8013538:	f7ed fafe 	bl	8000b38 <__aeabi_dcmpgt>
 801353c:	2800      	cmp	r0, #0
 801353e:	d0eb      	beq.n	8013518 <floor+0x48>
 8013540:	2c00      	cmp	r4, #0
 8013542:	bfbe      	ittt	lt
 8013544:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013548:	fa43 f606 	asrlt.w	r6, r3, r6
 801354c:	19a4      	addlt	r4, r4, r6
 801354e:	ea24 0407 	bic.w	r4, r4, r7
 8013552:	2500      	movs	r5, #0
 8013554:	e7e0      	b.n	8013518 <floor+0x48>
 8013556:	2e33      	cmp	r6, #51	; 0x33
 8013558:	dd0b      	ble.n	8013572 <floor+0xa2>
 801355a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801355e:	d104      	bne.n	801356a <floor+0x9a>
 8013560:	ee10 2a10 	vmov	r2, s0
 8013564:	460b      	mov	r3, r1
 8013566:	f7ec fea1 	bl	80002ac <__adddf3>
 801356a:	ec41 0b10 	vmov	d0, r0, r1
 801356e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013572:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8013576:	f04f 33ff 	mov.w	r3, #4294967295
 801357a:	fa23 f707 	lsr.w	r7, r3, r7
 801357e:	4207      	tst	r7, r0
 8013580:	d0f3      	beq.n	801356a <floor+0x9a>
 8013582:	a311      	add	r3, pc, #68	; (adr r3, 80135c8 <floor+0xf8>)
 8013584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013588:	f7ec fe90 	bl	80002ac <__adddf3>
 801358c:	2200      	movs	r2, #0
 801358e:	2300      	movs	r3, #0
 8013590:	f7ed fad2 	bl	8000b38 <__aeabi_dcmpgt>
 8013594:	2800      	cmp	r0, #0
 8013596:	d0bf      	beq.n	8013518 <floor+0x48>
 8013598:	2c00      	cmp	r4, #0
 801359a:	da02      	bge.n	80135a2 <floor+0xd2>
 801359c:	2e14      	cmp	r6, #20
 801359e:	d103      	bne.n	80135a8 <floor+0xd8>
 80135a0:	3401      	adds	r4, #1
 80135a2:	ea25 0507 	bic.w	r5, r5, r7
 80135a6:	e7b7      	b.n	8013518 <floor+0x48>
 80135a8:	2301      	movs	r3, #1
 80135aa:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80135ae:	fa03 f606 	lsl.w	r6, r3, r6
 80135b2:	4435      	add	r5, r6
 80135b4:	4545      	cmp	r5, r8
 80135b6:	bf38      	it	cc
 80135b8:	18e4      	addcc	r4, r4, r3
 80135ba:	e7f2      	b.n	80135a2 <floor+0xd2>
 80135bc:	2500      	movs	r5, #0
 80135be:	462c      	mov	r4, r5
 80135c0:	e7aa      	b.n	8013518 <floor+0x48>
 80135c2:	bf00      	nop
 80135c4:	f3af 8000 	nop.w
 80135c8:	8800759c 	.word	0x8800759c
 80135cc:	7e37e43c 	.word	0x7e37e43c
 80135d0:	bff00000 	.word	0xbff00000
 80135d4:	000fffff 	.word	0x000fffff

080135d8 <frexp>:
 80135d8:	b570      	push	{r4, r5, r6, lr}
 80135da:	2100      	movs	r1, #0
 80135dc:	ec55 4b10 	vmov	r4, r5, d0
 80135e0:	6001      	str	r1, [r0, #0]
 80135e2:	4916      	ldr	r1, [pc, #88]	; (801363c <frexp+0x64>)
 80135e4:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80135e8:	428b      	cmp	r3, r1
 80135ea:	4606      	mov	r6, r0
 80135ec:	462a      	mov	r2, r5
 80135ee:	dc22      	bgt.n	8013636 <frexp+0x5e>
 80135f0:	ee10 1a10 	vmov	r1, s0
 80135f4:	4319      	orrs	r1, r3
 80135f6:	d01e      	beq.n	8013636 <frexp+0x5e>
 80135f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80135fc:	da0d      	bge.n	801361a <frexp+0x42>
 80135fe:	2200      	movs	r2, #0
 8013600:	4b0f      	ldr	r3, [pc, #60]	; (8013640 <frexp+0x68>)
 8013602:	ee10 0a10 	vmov	r0, s0
 8013606:	4629      	mov	r1, r5
 8013608:	f7ed f806 	bl	8000618 <__aeabi_dmul>
 801360c:	460a      	mov	r2, r1
 801360e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013612:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8013616:	4604      	mov	r4, r0
 8013618:	6031      	str	r1, [r6, #0]
 801361a:	6831      	ldr	r1, [r6, #0]
 801361c:	151b      	asrs	r3, r3, #20
 801361e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8013622:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8013626:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 801362a:	440b      	add	r3, r1
 801362c:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8013630:	6033      	str	r3, [r6, #0]
 8013632:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8013636:	ec45 4b10 	vmov	d0, r4, r5
 801363a:	bd70      	pop	{r4, r5, r6, pc}
 801363c:	7fefffff 	.word	0x7fefffff
 8013640:	43500000 	.word	0x43500000

08013644 <round>:
 8013644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013646:	ec57 6b10 	vmov	r6, r7, d0
 801364a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 801364e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013652:	2c13      	cmp	r4, #19
 8013654:	463b      	mov	r3, r7
 8013656:	463d      	mov	r5, r7
 8013658:	dc17      	bgt.n	801368a <round+0x46>
 801365a:	2c00      	cmp	r4, #0
 801365c:	da09      	bge.n	8013672 <round+0x2e>
 801365e:	3401      	adds	r4, #1
 8013660:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013664:	d103      	bne.n	801366e <round+0x2a>
 8013666:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801366a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801366e:	2100      	movs	r1, #0
 8013670:	e02c      	b.n	80136cc <round+0x88>
 8013672:	4a18      	ldr	r2, [pc, #96]	; (80136d4 <round+0x90>)
 8013674:	4122      	asrs	r2, r4
 8013676:	4217      	tst	r7, r2
 8013678:	d100      	bne.n	801367c <round+0x38>
 801367a:	b19e      	cbz	r6, 80136a4 <round+0x60>
 801367c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013680:	4123      	asrs	r3, r4
 8013682:	442b      	add	r3, r5
 8013684:	ea23 0302 	bic.w	r3, r3, r2
 8013688:	e7f1      	b.n	801366e <round+0x2a>
 801368a:	2c33      	cmp	r4, #51	; 0x33
 801368c:	dd0d      	ble.n	80136aa <round+0x66>
 801368e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013692:	d107      	bne.n	80136a4 <round+0x60>
 8013694:	4630      	mov	r0, r6
 8013696:	4639      	mov	r1, r7
 8013698:	ee10 2a10 	vmov	r2, s0
 801369c:	f7ec fe06 	bl	80002ac <__adddf3>
 80136a0:	4606      	mov	r6, r0
 80136a2:	460f      	mov	r7, r1
 80136a4:	ec47 6b10 	vmov	d0, r6, r7
 80136a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80136aa:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 80136ae:	f04f 30ff 	mov.w	r0, #4294967295
 80136b2:	40d0      	lsrs	r0, r2
 80136b4:	4206      	tst	r6, r0
 80136b6:	d0f5      	beq.n	80136a4 <round+0x60>
 80136b8:	2201      	movs	r2, #1
 80136ba:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80136be:	fa02 f404 	lsl.w	r4, r2, r4
 80136c2:	1931      	adds	r1, r6, r4
 80136c4:	bf28      	it	cs
 80136c6:	189b      	addcs	r3, r3, r2
 80136c8:	ea21 0100 	bic.w	r1, r1, r0
 80136cc:	461f      	mov	r7, r3
 80136ce:	460e      	mov	r6, r1
 80136d0:	e7e8      	b.n	80136a4 <round+0x60>
 80136d2:	bf00      	nop
 80136d4:	000fffff 	.word	0x000fffff

080136d8 <roundf>:
 80136d8:	ee10 0a10 	vmov	r0, s0
 80136dc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80136e0:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 80136e4:	2a16      	cmp	r2, #22
 80136e6:	dc15      	bgt.n	8013714 <roundf+0x3c>
 80136e8:	2a00      	cmp	r2, #0
 80136ea:	da08      	bge.n	80136fe <roundf+0x26>
 80136ec:	3201      	adds	r2, #1
 80136ee:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80136f2:	d101      	bne.n	80136f8 <roundf+0x20>
 80136f4:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 80136f8:	ee00 3a10 	vmov	s0, r3
 80136fc:	4770      	bx	lr
 80136fe:	4908      	ldr	r1, [pc, #32]	; (8013720 <roundf+0x48>)
 8013700:	4111      	asrs	r1, r2
 8013702:	4208      	tst	r0, r1
 8013704:	d0fa      	beq.n	80136fc <roundf+0x24>
 8013706:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801370a:	4113      	asrs	r3, r2
 801370c:	4403      	add	r3, r0
 801370e:	ea23 0301 	bic.w	r3, r3, r1
 8013712:	e7f1      	b.n	80136f8 <roundf+0x20>
 8013714:	2a80      	cmp	r2, #128	; 0x80
 8013716:	d1f1      	bne.n	80136fc <roundf+0x24>
 8013718:	ee30 0a00 	vadd.f32	s0, s0, s0
 801371c:	4770      	bx	lr
 801371e:	bf00      	nop
 8013720:	007fffff 	.word	0x007fffff

08013724 <expf>:
 8013724:	b530      	push	{r4, r5, lr}
 8013726:	ed2d 8b02 	vpush	{d8}
 801372a:	4d35      	ldr	r5, [pc, #212]	; (8013800 <expf+0xdc>)
 801372c:	b08b      	sub	sp, #44	; 0x2c
 801372e:	eeb0 8a40 	vmov.f32	s16, s0
 8013732:	f000 f871 	bl	8013818 <__ieee754_expf>
 8013736:	f995 3000 	ldrsb.w	r3, [r5]
 801373a:	3301      	adds	r3, #1
 801373c:	ee10 4a10 	vmov	r4, s0
 8013740:	d030      	beq.n	80137a4 <expf+0x80>
 8013742:	eeb0 0a48 	vmov.f32	s0, s16
 8013746:	f000 f93d 	bl	80139c4 <finitef>
 801374a:	b358      	cbz	r0, 80137a4 <expf+0x80>
 801374c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8013804 <expf+0xe0>
 8013750:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013758:	dd35      	ble.n	80137c6 <expf+0xa2>
 801375a:	2303      	movs	r3, #3
 801375c:	9300      	str	r3, [sp, #0]
 801375e:	4b2a      	ldr	r3, [pc, #168]	; (8013808 <expf+0xe4>)
 8013760:	9301      	str	r3, [sp, #4]
 8013762:	ee18 0a10 	vmov	r0, s16
 8013766:	2300      	movs	r3, #0
 8013768:	9308      	str	r3, [sp, #32]
 801376a:	f7ec fefd 	bl	8000568 <__aeabi_f2d>
 801376e:	f995 3000 	ldrsb.w	r3, [r5]
 8013772:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801377a:	b9cb      	cbnz	r3, 80137b0 <expf+0x8c>
 801377c:	4b23      	ldr	r3, [pc, #140]	; (801380c <expf+0xe8>)
 801377e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8013782:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013786:	4668      	mov	r0, sp
 8013788:	f000 f91a 	bl	80139c0 <matherr>
 801378c:	b1b0      	cbz	r0, 80137bc <expf+0x98>
 801378e:	9b08      	ldr	r3, [sp, #32]
 8013790:	b11b      	cbz	r3, 801379a <expf+0x76>
 8013792:	f000 f94d 	bl	8013a30 <__errno>
 8013796:	9b08      	ldr	r3, [sp, #32]
 8013798:	6003      	str	r3, [r0, #0]
 801379a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801379e:	f7ed fa13 	bl	8000bc8 <__aeabi_d2f>
 80137a2:	4604      	mov	r4, r0
 80137a4:	ee00 4a10 	vmov	s0, r4
 80137a8:	b00b      	add	sp, #44	; 0x2c
 80137aa:	ecbd 8b02 	vpop	{d8}
 80137ae:	bd30      	pop	{r4, r5, pc}
 80137b0:	4917      	ldr	r1, [pc, #92]	; (8013810 <expf+0xec>)
 80137b2:	2000      	movs	r0, #0
 80137b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80137b8:	2b02      	cmp	r3, #2
 80137ba:	d1e4      	bne.n	8013786 <expf+0x62>
 80137bc:	f000 f938 	bl	8013a30 <__errno>
 80137c0:	2322      	movs	r3, #34	; 0x22
 80137c2:	6003      	str	r3, [r0, #0]
 80137c4:	e7e3      	b.n	801378e <expf+0x6a>
 80137c6:	eddf 7a13 	vldr	s15, [pc, #76]	; 8013814 <expf+0xf0>
 80137ca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80137ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137d2:	d5e7      	bpl.n	80137a4 <expf+0x80>
 80137d4:	2304      	movs	r3, #4
 80137d6:	9300      	str	r3, [sp, #0]
 80137d8:	4b0b      	ldr	r3, [pc, #44]	; (8013808 <expf+0xe4>)
 80137da:	9301      	str	r3, [sp, #4]
 80137dc:	ee18 0a10 	vmov	r0, s16
 80137e0:	2300      	movs	r3, #0
 80137e2:	9308      	str	r3, [sp, #32]
 80137e4:	f7ec fec0 	bl	8000568 <__aeabi_f2d>
 80137e8:	2300      	movs	r3, #0
 80137ea:	2200      	movs	r2, #0
 80137ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80137f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80137f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80137f8:	f995 3000 	ldrsb.w	r3, [r5]
 80137fc:	e7dc      	b.n	80137b8 <expf+0x94>
 80137fe:	bf00      	nop
 8013800:	20000028 	.word	0x20000028
 8013804:	42b17180 	.word	0x42b17180
 8013808:	080227e8 	.word	0x080227e8
 801380c:	47efffff 	.word	0x47efffff
 8013810:	7ff00000 	.word	0x7ff00000
 8013814:	c2cff1b5 	.word	0xc2cff1b5

08013818 <__ieee754_expf>:
 8013818:	ee10 2a10 	vmov	r2, s0
 801381c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013820:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013824:	d902      	bls.n	801382c <__ieee754_expf+0x14>
 8013826:	ee30 0a00 	vadd.f32	s0, s0, s0
 801382a:	4770      	bx	lr
 801382c:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 8013830:	d106      	bne.n	8013840 <__ieee754_expf+0x28>
 8013832:	eddf 7a51 	vldr	s15, [pc, #324]	; 8013978 <__ieee754_expf+0x160>
 8013836:	2b00      	cmp	r3, #0
 8013838:	bf18      	it	ne
 801383a:	eeb0 0a67 	vmovne.f32	s0, s15
 801383e:	4770      	bx	lr
 8013840:	484e      	ldr	r0, [pc, #312]	; (801397c <__ieee754_expf+0x164>)
 8013842:	4282      	cmp	r2, r0
 8013844:	dd04      	ble.n	8013850 <__ieee754_expf+0x38>
 8013846:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 8013980 <__ieee754_expf+0x168>
 801384a:	ee20 0a00 	vmul.f32	s0, s0, s0
 801384e:	4770      	bx	lr
 8013850:	2a00      	cmp	r2, #0
 8013852:	da03      	bge.n	801385c <__ieee754_expf+0x44>
 8013854:	4a4b      	ldr	r2, [pc, #300]	; (8013984 <__ieee754_expf+0x16c>)
 8013856:	4291      	cmp	r1, r2
 8013858:	f200 808a 	bhi.w	8013970 <__ieee754_expf+0x158>
 801385c:	4a4a      	ldr	r2, [pc, #296]	; (8013988 <__ieee754_expf+0x170>)
 801385e:	4291      	cmp	r1, r2
 8013860:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8013864:	d954      	bls.n	8013910 <__ieee754_expf+0xf8>
 8013866:	4a49      	ldr	r2, [pc, #292]	; (801398c <__ieee754_expf+0x174>)
 8013868:	4291      	cmp	r1, r2
 801386a:	ea4f 0283 	mov.w	r2, r3, lsl #2
 801386e:	d836      	bhi.n	80138de <__ieee754_expf+0xc6>
 8013870:	4947      	ldr	r1, [pc, #284]	; (8013990 <__ieee754_expf+0x178>)
 8013872:	4411      	add	r1, r2
 8013874:	ed91 7a00 	vldr	s14, [r1]
 8013878:	4946      	ldr	r1, [pc, #280]	; (8013994 <__ieee754_expf+0x17c>)
 801387a:	440a      	add	r2, r1
 801387c:	edd2 7a00 	vldr	s15, [r2]
 8013880:	ee30 7a47 	vsub.f32	s14, s0, s14
 8013884:	f1c3 0201 	rsb	r2, r3, #1
 8013888:	1ad2      	subs	r2, r2, r3
 801388a:	ee37 0a67 	vsub.f32	s0, s14, s15
 801388e:	ee60 6a00 	vmul.f32	s13, s0, s0
 8013892:	eddf 5a41 	vldr	s11, [pc, #260]	; 8013998 <__ieee754_expf+0x180>
 8013896:	ed9f 5a41 	vldr	s10, [pc, #260]	; 801399c <__ieee754_expf+0x184>
 801389a:	eea6 5aa5 	vfma.f32	s10, s13, s11
 801389e:	eddf 5a40 	vldr	s11, [pc, #256]	; 80139a0 <__ieee754_expf+0x188>
 80138a2:	eee5 5a26 	vfma.f32	s11, s10, s13
 80138a6:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 80139a4 <__ieee754_expf+0x18c>
 80138aa:	eea5 5aa6 	vfma.f32	s10, s11, s13
 80138ae:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80139a8 <__ieee754_expf+0x190>
 80138b2:	eee5 5a26 	vfma.f32	s11, s10, s13
 80138b6:	eeb0 5a40 	vmov.f32	s10, s0
 80138ba:	eea5 5ae6 	vfms.f32	s10, s11, s13
 80138be:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80138c2:	eef0 6a45 	vmov.f32	s13, s10
 80138c6:	ee20 5a05 	vmul.f32	s10, s0, s10
 80138ca:	bb92      	cbnz	r2, 8013932 <__ieee754_expf+0x11a>
 80138cc:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80138d0:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80138d4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80138d8:	ee36 0a40 	vsub.f32	s0, s12, s0
 80138dc:	4770      	bx	lr
 80138de:	4b33      	ldr	r3, [pc, #204]	; (80139ac <__ieee754_expf+0x194>)
 80138e0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80139b0 <__ieee754_expf+0x198>
 80138e4:	4413      	add	r3, r2
 80138e6:	edd3 7a00 	vldr	s15, [r3]
 80138ea:	eee0 7a07 	vfma.f32	s15, s0, s14
 80138ee:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80139b4 <__ieee754_expf+0x19c>
 80138f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80138f6:	ee17 2a90 	vmov	r2, s15
 80138fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80138fe:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013902:	eeb0 7a40 	vmov.f32	s14, s0
 8013906:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80139b8 <__ieee754_expf+0x1a0>
 801390a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801390e:	e7bc      	b.n	801388a <__ieee754_expf+0x72>
 8013910:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 8013914:	d20b      	bcs.n	801392e <__ieee754_expf+0x116>
 8013916:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8013980 <__ieee754_expf+0x168>
 801391a:	ee70 6a26 	vadd.f32	s13, s0, s13
 801391e:	eef4 6ac6 	vcmpe.f32	s13, s12
 8013922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013926:	dd02      	ble.n	801392e <__ieee754_expf+0x116>
 8013928:	ee30 0a06 	vadd.f32	s0, s0, s12
 801392c:	4770      	bx	lr
 801392e:	2200      	movs	r2, #0
 8013930:	e7ad      	b.n	801388e <__ieee754_expf+0x76>
 8013932:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8013936:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 801393a:	ee85 0a26 	vdiv.f32	s0, s10, s13
 801393e:	bfb8      	it	lt
 8013940:	3264      	addlt	r2, #100	; 0x64
 8013942:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013946:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801394a:	ee76 7a40 	vsub.f32	s15, s12, s0
 801394e:	ee17 3a90 	vmov	r3, s15
 8013952:	bfab      	itete	ge
 8013954:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8013958:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 801395c:	ee00 3a10 	vmovge	s0, r3
 8013960:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 80139bc <__ieee754_expf+0x1a4>
 8013964:	bfbc      	itt	lt
 8013966:	ee00 3a10 	vmovlt	s0, r3
 801396a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801396e:	4770      	bx	lr
 8013970:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013978 <__ieee754_expf+0x160>
 8013974:	4770      	bx	lr
 8013976:	bf00      	nop
 8013978:	00000000 	.word	0x00000000
 801397c:	42b17217 	.word	0x42b17217
 8013980:	7149f2ca 	.word	0x7149f2ca
 8013984:	42cff1b5 	.word	0x42cff1b5
 8013988:	3eb17218 	.word	0x3eb17218
 801398c:	3f851591 	.word	0x3f851591
 8013990:	080227f8 	.word	0x080227f8
 8013994:	08022800 	.word	0x08022800
 8013998:	3331bb4c 	.word	0x3331bb4c
 801399c:	b5ddea0e 	.word	0xb5ddea0e
 80139a0:	388ab355 	.word	0x388ab355
 80139a4:	bb360b61 	.word	0xbb360b61
 80139a8:	3e2aaaab 	.word	0x3e2aaaab
 80139ac:	080227f0 	.word	0x080227f0
 80139b0:	3fb8aa3b 	.word	0x3fb8aa3b
 80139b4:	3f317180 	.word	0x3f317180
 80139b8:	3717f7d1 	.word	0x3717f7d1
 80139bc:	0d800000 	.word	0x0d800000

080139c0 <matherr>:
 80139c0:	2000      	movs	r0, #0
 80139c2:	4770      	bx	lr

080139c4 <finitef>:
 80139c4:	ee10 3a10 	vmov	r3, s0
 80139c8:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80139cc:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80139d0:	bfac      	ite	ge
 80139d2:	2000      	movge	r0, #0
 80139d4:	2001      	movlt	r0, #1
 80139d6:	4770      	bx	lr

080139d8 <abort>:
 80139d8:	b508      	push	{r3, lr}
 80139da:	2006      	movs	r0, #6
 80139dc:	f000 ff62 	bl	80148a4 <raise>
 80139e0:	2001      	movs	r0, #1
 80139e2:	f7fc f923 	bl	800fc2c <_exit>
	...

080139e8 <__assert_func>:
 80139e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80139ea:	461c      	mov	r4, r3
 80139ec:	4b09      	ldr	r3, [pc, #36]	; (8013a14 <__assert_func+0x2c>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	4605      	mov	r5, r0
 80139f2:	68d8      	ldr	r0, [r3, #12]
 80139f4:	b152      	cbz	r2, 8013a0c <__assert_func+0x24>
 80139f6:	4b08      	ldr	r3, [pc, #32]	; (8013a18 <__assert_func+0x30>)
 80139f8:	9100      	str	r1, [sp, #0]
 80139fa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80139fe:	4907      	ldr	r1, [pc, #28]	; (8013a1c <__assert_func+0x34>)
 8013a00:	462b      	mov	r3, r5
 8013a02:	4622      	mov	r2, r4
 8013a04:	f000 f81a 	bl	8013a3c <fiprintf>
 8013a08:	f7ff ffe6 	bl	80139d8 <abort>
 8013a0c:	4b04      	ldr	r3, [pc, #16]	; (8013a20 <__assert_func+0x38>)
 8013a0e:	461a      	mov	r2, r3
 8013a10:	e7f2      	b.n	80139f8 <__assert_func+0x10>
 8013a12:	bf00      	nop
 8013a14:	2000002c 	.word	0x2000002c
 8013a18:	08022808 	.word	0x08022808
 8013a1c:	08022815 	.word	0x08022815
 8013a20:	08022843 	.word	0x08022843

08013a24 <atexit>:
 8013a24:	2300      	movs	r3, #0
 8013a26:	4601      	mov	r1, r0
 8013a28:	461a      	mov	r2, r3
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	f001 b828 	b.w	8014a80 <__register_exitproc>

08013a30 <__errno>:
 8013a30:	4b01      	ldr	r3, [pc, #4]	; (8013a38 <__errno+0x8>)
 8013a32:	6818      	ldr	r0, [r3, #0]
 8013a34:	4770      	bx	lr
 8013a36:	bf00      	nop
 8013a38:	2000002c 	.word	0x2000002c

08013a3c <fiprintf>:
 8013a3c:	b40e      	push	{r1, r2, r3}
 8013a3e:	b503      	push	{r0, r1, lr}
 8013a40:	4601      	mov	r1, r0
 8013a42:	ab03      	add	r3, sp, #12
 8013a44:	4805      	ldr	r0, [pc, #20]	; (8013a5c <fiprintf+0x20>)
 8013a46:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a4a:	6800      	ldr	r0, [r0, #0]
 8013a4c:	9301      	str	r3, [sp, #4]
 8013a4e:	f000 f97f 	bl	8013d50 <_vfiprintf_r>
 8013a52:	b002      	add	sp, #8
 8013a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8013a58:	b003      	add	sp, #12
 8013a5a:	4770      	bx	lr
 8013a5c:	2000002c 	.word	0x2000002c

08013a60 <_fputs_r>:
 8013a60:	b570      	push	{r4, r5, r6, lr}
 8013a62:	460e      	mov	r6, r1
 8013a64:	4614      	mov	r4, r2
 8013a66:	4605      	mov	r5, r0
 8013a68:	b118      	cbz	r0, 8013a72 <_fputs_r+0x12>
 8013a6a:	6983      	ldr	r3, [r0, #24]
 8013a6c:	b90b      	cbnz	r3, 8013a72 <_fputs_r+0x12>
 8013a6e:	f001 ff9f 	bl	80159b0 <__sinit>
 8013a72:	4b1c      	ldr	r3, [pc, #112]	; (8013ae4 <_fputs_r+0x84>)
 8013a74:	429c      	cmp	r4, r3
 8013a76:	d10b      	bne.n	8013a90 <_fputs_r+0x30>
 8013a78:	686c      	ldr	r4, [r5, #4]
 8013a7a:	89a3      	ldrh	r3, [r4, #12]
 8013a7c:	071b      	lsls	r3, r3, #28
 8013a7e:	d511      	bpl.n	8013aa4 <_fputs_r+0x44>
 8013a80:	6923      	ldr	r3, [r4, #16]
 8013a82:	b17b      	cbz	r3, 8013aa4 <_fputs_r+0x44>
 8013a84:	3e01      	subs	r6, #1
 8013a86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013a8a:	b9a1      	cbnz	r1, 8013ab6 <_fputs_r+0x56>
 8013a8c:	4608      	mov	r0, r1
 8013a8e:	e011      	b.n	8013ab4 <_fputs_r+0x54>
 8013a90:	4b15      	ldr	r3, [pc, #84]	; (8013ae8 <_fputs_r+0x88>)
 8013a92:	429c      	cmp	r4, r3
 8013a94:	d101      	bne.n	8013a9a <_fputs_r+0x3a>
 8013a96:	68ac      	ldr	r4, [r5, #8]
 8013a98:	e7ef      	b.n	8013a7a <_fputs_r+0x1a>
 8013a9a:	4b14      	ldr	r3, [pc, #80]	; (8013aec <_fputs_r+0x8c>)
 8013a9c:	429c      	cmp	r4, r3
 8013a9e:	bf08      	it	eq
 8013aa0:	68ec      	ldreq	r4, [r5, #12]
 8013aa2:	e7ea      	b.n	8013a7a <_fputs_r+0x1a>
 8013aa4:	4621      	mov	r1, r4
 8013aa6:	4628      	mov	r0, r5
 8013aa8:	f000 ff7c 	bl	80149a4 <__swsetup_r>
 8013aac:	2800      	cmp	r0, #0
 8013aae:	d0e9      	beq.n	8013a84 <_fputs_r+0x24>
 8013ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8013ab4:	bd70      	pop	{r4, r5, r6, pc}
 8013ab6:	68a3      	ldr	r3, [r4, #8]
 8013ab8:	3b01      	subs	r3, #1
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	60a3      	str	r3, [r4, #8]
 8013abe:	da04      	bge.n	8013aca <_fputs_r+0x6a>
 8013ac0:	69a2      	ldr	r2, [r4, #24]
 8013ac2:	4293      	cmp	r3, r2
 8013ac4:	db06      	blt.n	8013ad4 <_fputs_r+0x74>
 8013ac6:	290a      	cmp	r1, #10
 8013ac8:	d004      	beq.n	8013ad4 <_fputs_r+0x74>
 8013aca:	6823      	ldr	r3, [r4, #0]
 8013acc:	1c5a      	adds	r2, r3, #1
 8013ace:	6022      	str	r2, [r4, #0]
 8013ad0:	7019      	strb	r1, [r3, #0]
 8013ad2:	e7d8      	b.n	8013a86 <_fputs_r+0x26>
 8013ad4:	4622      	mov	r2, r4
 8013ad6:	4628      	mov	r0, r5
 8013ad8:	f000 ff12 	bl	8014900 <__swbuf_r>
 8013adc:	3001      	adds	r0, #1
 8013ade:	d1d2      	bne.n	8013a86 <_fputs_r+0x26>
 8013ae0:	e7e6      	b.n	8013ab0 <_fputs_r+0x50>
 8013ae2:	bf00      	nop
 8013ae4:	080228bc 	.word	0x080228bc
 8013ae8:	080228dc 	.word	0x080228dc
 8013aec:	0802289c 	.word	0x0802289c

08013af0 <fputs>:
 8013af0:	4b02      	ldr	r3, [pc, #8]	; (8013afc <fputs+0xc>)
 8013af2:	460a      	mov	r2, r1
 8013af4:	4601      	mov	r1, r0
 8013af6:	6818      	ldr	r0, [r3, #0]
 8013af8:	f7ff bfb2 	b.w	8013a60 <_fputs_r>
 8013afc:	2000002c 	.word	0x2000002c

08013b00 <__libc_init_array>:
 8013b00:	b570      	push	{r4, r5, r6, lr}
 8013b02:	4e0d      	ldr	r6, [pc, #52]	; (8013b38 <__libc_init_array+0x38>)
 8013b04:	4c0d      	ldr	r4, [pc, #52]	; (8013b3c <__libc_init_array+0x3c>)
 8013b06:	1ba4      	subs	r4, r4, r6
 8013b08:	10a4      	asrs	r4, r4, #2
 8013b0a:	2500      	movs	r5, #0
 8013b0c:	42a5      	cmp	r5, r4
 8013b0e:	d109      	bne.n	8013b24 <__libc_init_array+0x24>
 8013b10:	4e0b      	ldr	r6, [pc, #44]	; (8013b40 <__libc_init_array+0x40>)
 8013b12:	4c0c      	ldr	r4, [pc, #48]	; (8013b44 <__libc_init_array+0x44>)
 8013b14:	f002 fbf2 	bl	80162fc <_init>
 8013b18:	1ba4      	subs	r4, r4, r6
 8013b1a:	10a4      	asrs	r4, r4, #2
 8013b1c:	2500      	movs	r5, #0
 8013b1e:	42a5      	cmp	r5, r4
 8013b20:	d105      	bne.n	8013b2e <__libc_init_array+0x2e>
 8013b22:	bd70      	pop	{r4, r5, r6, pc}
 8013b24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013b28:	4798      	blx	r3
 8013b2a:	3501      	adds	r5, #1
 8013b2c:	e7ee      	b.n	8013b0c <__libc_init_array+0xc>
 8013b2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013b32:	4798      	blx	r3
 8013b34:	3501      	adds	r5, #1
 8013b36:	e7f2      	b.n	8013b1e <__libc_init_array+0x1e>
 8013b38:	08022b10 	.word	0x08022b10
 8013b3c:	08022b10 	.word	0x08022b10
 8013b40:	08022b10 	.word	0x08022b10
 8013b44:	08022b14 	.word	0x08022b14

08013b48 <malloc>:
 8013b48:	4b02      	ldr	r3, [pc, #8]	; (8013b54 <malloc+0xc>)
 8013b4a:	4601      	mov	r1, r0
 8013b4c:	6818      	ldr	r0, [r3, #0]
 8013b4e:	f000 b87b 	b.w	8013c48 <_malloc_r>
 8013b52:	bf00      	nop
 8013b54:	2000002c 	.word	0x2000002c

08013b58 <free>:
 8013b58:	4b02      	ldr	r3, [pc, #8]	; (8013b64 <free+0xc>)
 8013b5a:	4601      	mov	r1, r0
 8013b5c:	6818      	ldr	r0, [r3, #0]
 8013b5e:	f000 b825 	b.w	8013bac <_free_r>
 8013b62:	bf00      	nop
 8013b64:	2000002c 	.word	0x2000002c

08013b68 <memcpy>:
 8013b68:	b510      	push	{r4, lr}
 8013b6a:	1e43      	subs	r3, r0, #1
 8013b6c:	440a      	add	r2, r1
 8013b6e:	4291      	cmp	r1, r2
 8013b70:	d100      	bne.n	8013b74 <memcpy+0xc>
 8013b72:	bd10      	pop	{r4, pc}
 8013b74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013b7c:	e7f7      	b.n	8013b6e <memcpy+0x6>

08013b7e <memset>:
 8013b7e:	4402      	add	r2, r0
 8013b80:	4603      	mov	r3, r0
 8013b82:	4293      	cmp	r3, r2
 8013b84:	d100      	bne.n	8013b88 <memset+0xa>
 8013b86:	4770      	bx	lr
 8013b88:	f803 1b01 	strb.w	r1, [r3], #1
 8013b8c:	e7f9      	b.n	8013b82 <memset+0x4>

08013b8e <_calloc_r>:
 8013b8e:	b538      	push	{r3, r4, r5, lr}
 8013b90:	fb02 f401 	mul.w	r4, r2, r1
 8013b94:	4621      	mov	r1, r4
 8013b96:	f000 f857 	bl	8013c48 <_malloc_r>
 8013b9a:	4605      	mov	r5, r0
 8013b9c:	b118      	cbz	r0, 8013ba6 <_calloc_r+0x18>
 8013b9e:	4622      	mov	r2, r4
 8013ba0:	2100      	movs	r1, #0
 8013ba2:	f7ff ffec 	bl	8013b7e <memset>
 8013ba6:	4628      	mov	r0, r5
 8013ba8:	bd38      	pop	{r3, r4, r5, pc}
	...

08013bac <_free_r>:
 8013bac:	b538      	push	{r3, r4, r5, lr}
 8013bae:	4605      	mov	r5, r0
 8013bb0:	2900      	cmp	r1, #0
 8013bb2:	d045      	beq.n	8013c40 <_free_r+0x94>
 8013bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013bb8:	1f0c      	subs	r4, r1, #4
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	bfb8      	it	lt
 8013bbe:	18e4      	addlt	r4, r4, r3
 8013bc0:	f001 fff2 	bl	8015ba8 <__malloc_lock>
 8013bc4:	4a1f      	ldr	r2, [pc, #124]	; (8013c44 <_free_r+0x98>)
 8013bc6:	6813      	ldr	r3, [r2, #0]
 8013bc8:	4610      	mov	r0, r2
 8013bca:	b933      	cbnz	r3, 8013bda <_free_r+0x2e>
 8013bcc:	6063      	str	r3, [r4, #4]
 8013bce:	6014      	str	r4, [r2, #0]
 8013bd0:	4628      	mov	r0, r5
 8013bd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013bd6:	f001 bfe8 	b.w	8015baa <__malloc_unlock>
 8013bda:	42a3      	cmp	r3, r4
 8013bdc:	d90c      	bls.n	8013bf8 <_free_r+0x4c>
 8013bde:	6821      	ldr	r1, [r4, #0]
 8013be0:	1862      	adds	r2, r4, r1
 8013be2:	4293      	cmp	r3, r2
 8013be4:	bf04      	itt	eq
 8013be6:	681a      	ldreq	r2, [r3, #0]
 8013be8:	685b      	ldreq	r3, [r3, #4]
 8013bea:	6063      	str	r3, [r4, #4]
 8013bec:	bf04      	itt	eq
 8013bee:	1852      	addeq	r2, r2, r1
 8013bf0:	6022      	streq	r2, [r4, #0]
 8013bf2:	6004      	str	r4, [r0, #0]
 8013bf4:	e7ec      	b.n	8013bd0 <_free_r+0x24>
 8013bf6:	4613      	mov	r3, r2
 8013bf8:	685a      	ldr	r2, [r3, #4]
 8013bfa:	b10a      	cbz	r2, 8013c00 <_free_r+0x54>
 8013bfc:	42a2      	cmp	r2, r4
 8013bfe:	d9fa      	bls.n	8013bf6 <_free_r+0x4a>
 8013c00:	6819      	ldr	r1, [r3, #0]
 8013c02:	1858      	adds	r0, r3, r1
 8013c04:	42a0      	cmp	r0, r4
 8013c06:	d10b      	bne.n	8013c20 <_free_r+0x74>
 8013c08:	6820      	ldr	r0, [r4, #0]
 8013c0a:	4401      	add	r1, r0
 8013c0c:	1858      	adds	r0, r3, r1
 8013c0e:	4282      	cmp	r2, r0
 8013c10:	6019      	str	r1, [r3, #0]
 8013c12:	d1dd      	bne.n	8013bd0 <_free_r+0x24>
 8013c14:	6810      	ldr	r0, [r2, #0]
 8013c16:	6852      	ldr	r2, [r2, #4]
 8013c18:	605a      	str	r2, [r3, #4]
 8013c1a:	4401      	add	r1, r0
 8013c1c:	6019      	str	r1, [r3, #0]
 8013c1e:	e7d7      	b.n	8013bd0 <_free_r+0x24>
 8013c20:	d902      	bls.n	8013c28 <_free_r+0x7c>
 8013c22:	230c      	movs	r3, #12
 8013c24:	602b      	str	r3, [r5, #0]
 8013c26:	e7d3      	b.n	8013bd0 <_free_r+0x24>
 8013c28:	6820      	ldr	r0, [r4, #0]
 8013c2a:	1821      	adds	r1, r4, r0
 8013c2c:	428a      	cmp	r2, r1
 8013c2e:	bf04      	itt	eq
 8013c30:	6811      	ldreq	r1, [r2, #0]
 8013c32:	6852      	ldreq	r2, [r2, #4]
 8013c34:	6062      	str	r2, [r4, #4]
 8013c36:	bf04      	itt	eq
 8013c38:	1809      	addeq	r1, r1, r0
 8013c3a:	6021      	streq	r1, [r4, #0]
 8013c3c:	605c      	str	r4, [r3, #4]
 8013c3e:	e7c7      	b.n	8013bd0 <_free_r+0x24>
 8013c40:	bd38      	pop	{r3, r4, r5, pc}
 8013c42:	bf00      	nop
 8013c44:	20000658 	.word	0x20000658

08013c48 <_malloc_r>:
 8013c48:	b570      	push	{r4, r5, r6, lr}
 8013c4a:	1ccd      	adds	r5, r1, #3
 8013c4c:	f025 0503 	bic.w	r5, r5, #3
 8013c50:	3508      	adds	r5, #8
 8013c52:	2d0c      	cmp	r5, #12
 8013c54:	bf38      	it	cc
 8013c56:	250c      	movcc	r5, #12
 8013c58:	2d00      	cmp	r5, #0
 8013c5a:	4606      	mov	r6, r0
 8013c5c:	db01      	blt.n	8013c62 <_malloc_r+0x1a>
 8013c5e:	42a9      	cmp	r1, r5
 8013c60:	d903      	bls.n	8013c6a <_malloc_r+0x22>
 8013c62:	230c      	movs	r3, #12
 8013c64:	6033      	str	r3, [r6, #0]
 8013c66:	2000      	movs	r0, #0
 8013c68:	bd70      	pop	{r4, r5, r6, pc}
 8013c6a:	f001 ff9d 	bl	8015ba8 <__malloc_lock>
 8013c6e:	4a21      	ldr	r2, [pc, #132]	; (8013cf4 <_malloc_r+0xac>)
 8013c70:	6814      	ldr	r4, [r2, #0]
 8013c72:	4621      	mov	r1, r4
 8013c74:	b991      	cbnz	r1, 8013c9c <_malloc_r+0x54>
 8013c76:	4c20      	ldr	r4, [pc, #128]	; (8013cf8 <_malloc_r+0xb0>)
 8013c78:	6823      	ldr	r3, [r4, #0]
 8013c7a:	b91b      	cbnz	r3, 8013c84 <_malloc_r+0x3c>
 8013c7c:	4630      	mov	r0, r6
 8013c7e:	f000 fdd9 	bl	8014834 <_sbrk_r>
 8013c82:	6020      	str	r0, [r4, #0]
 8013c84:	4629      	mov	r1, r5
 8013c86:	4630      	mov	r0, r6
 8013c88:	f000 fdd4 	bl	8014834 <_sbrk_r>
 8013c8c:	1c43      	adds	r3, r0, #1
 8013c8e:	d124      	bne.n	8013cda <_malloc_r+0x92>
 8013c90:	230c      	movs	r3, #12
 8013c92:	6033      	str	r3, [r6, #0]
 8013c94:	4630      	mov	r0, r6
 8013c96:	f001 ff88 	bl	8015baa <__malloc_unlock>
 8013c9a:	e7e4      	b.n	8013c66 <_malloc_r+0x1e>
 8013c9c:	680b      	ldr	r3, [r1, #0]
 8013c9e:	1b5b      	subs	r3, r3, r5
 8013ca0:	d418      	bmi.n	8013cd4 <_malloc_r+0x8c>
 8013ca2:	2b0b      	cmp	r3, #11
 8013ca4:	d90f      	bls.n	8013cc6 <_malloc_r+0x7e>
 8013ca6:	600b      	str	r3, [r1, #0]
 8013ca8:	50cd      	str	r5, [r1, r3]
 8013caa:	18cc      	adds	r4, r1, r3
 8013cac:	4630      	mov	r0, r6
 8013cae:	f001 ff7c 	bl	8015baa <__malloc_unlock>
 8013cb2:	f104 000b 	add.w	r0, r4, #11
 8013cb6:	1d23      	adds	r3, r4, #4
 8013cb8:	f020 0007 	bic.w	r0, r0, #7
 8013cbc:	1ac3      	subs	r3, r0, r3
 8013cbe:	d0d3      	beq.n	8013c68 <_malloc_r+0x20>
 8013cc0:	425a      	negs	r2, r3
 8013cc2:	50e2      	str	r2, [r4, r3]
 8013cc4:	e7d0      	b.n	8013c68 <_malloc_r+0x20>
 8013cc6:	428c      	cmp	r4, r1
 8013cc8:	684b      	ldr	r3, [r1, #4]
 8013cca:	bf16      	itet	ne
 8013ccc:	6063      	strne	r3, [r4, #4]
 8013cce:	6013      	streq	r3, [r2, #0]
 8013cd0:	460c      	movne	r4, r1
 8013cd2:	e7eb      	b.n	8013cac <_malloc_r+0x64>
 8013cd4:	460c      	mov	r4, r1
 8013cd6:	6849      	ldr	r1, [r1, #4]
 8013cd8:	e7cc      	b.n	8013c74 <_malloc_r+0x2c>
 8013cda:	1cc4      	adds	r4, r0, #3
 8013cdc:	f024 0403 	bic.w	r4, r4, #3
 8013ce0:	42a0      	cmp	r0, r4
 8013ce2:	d005      	beq.n	8013cf0 <_malloc_r+0xa8>
 8013ce4:	1a21      	subs	r1, r4, r0
 8013ce6:	4630      	mov	r0, r6
 8013ce8:	f000 fda4 	bl	8014834 <_sbrk_r>
 8013cec:	3001      	adds	r0, #1
 8013cee:	d0cf      	beq.n	8013c90 <_malloc_r+0x48>
 8013cf0:	6025      	str	r5, [r4, #0]
 8013cf2:	e7db      	b.n	8013cac <_malloc_r+0x64>
 8013cf4:	20000658 	.word	0x20000658
 8013cf8:	2000065c 	.word	0x2000065c

08013cfc <__sfputc_r>:
 8013cfc:	6893      	ldr	r3, [r2, #8]
 8013cfe:	3b01      	subs	r3, #1
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	b410      	push	{r4}
 8013d04:	6093      	str	r3, [r2, #8]
 8013d06:	da08      	bge.n	8013d1a <__sfputc_r+0x1e>
 8013d08:	6994      	ldr	r4, [r2, #24]
 8013d0a:	42a3      	cmp	r3, r4
 8013d0c:	db01      	blt.n	8013d12 <__sfputc_r+0x16>
 8013d0e:	290a      	cmp	r1, #10
 8013d10:	d103      	bne.n	8013d1a <__sfputc_r+0x1e>
 8013d12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d16:	f000 bdf3 	b.w	8014900 <__swbuf_r>
 8013d1a:	6813      	ldr	r3, [r2, #0]
 8013d1c:	1c58      	adds	r0, r3, #1
 8013d1e:	6010      	str	r0, [r2, #0]
 8013d20:	7019      	strb	r1, [r3, #0]
 8013d22:	4608      	mov	r0, r1
 8013d24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d28:	4770      	bx	lr

08013d2a <__sfputs_r>:
 8013d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d2c:	4606      	mov	r6, r0
 8013d2e:	460f      	mov	r7, r1
 8013d30:	4614      	mov	r4, r2
 8013d32:	18d5      	adds	r5, r2, r3
 8013d34:	42ac      	cmp	r4, r5
 8013d36:	d101      	bne.n	8013d3c <__sfputs_r+0x12>
 8013d38:	2000      	movs	r0, #0
 8013d3a:	e007      	b.n	8013d4c <__sfputs_r+0x22>
 8013d3c:	463a      	mov	r2, r7
 8013d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d42:	4630      	mov	r0, r6
 8013d44:	f7ff ffda 	bl	8013cfc <__sfputc_r>
 8013d48:	1c43      	adds	r3, r0, #1
 8013d4a:	d1f3      	bne.n	8013d34 <__sfputs_r+0xa>
 8013d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013d50 <_vfiprintf_r>:
 8013d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d54:	460c      	mov	r4, r1
 8013d56:	b09d      	sub	sp, #116	; 0x74
 8013d58:	4617      	mov	r7, r2
 8013d5a:	461d      	mov	r5, r3
 8013d5c:	4606      	mov	r6, r0
 8013d5e:	b118      	cbz	r0, 8013d68 <_vfiprintf_r+0x18>
 8013d60:	6983      	ldr	r3, [r0, #24]
 8013d62:	b90b      	cbnz	r3, 8013d68 <_vfiprintf_r+0x18>
 8013d64:	f001 fe24 	bl	80159b0 <__sinit>
 8013d68:	4b7c      	ldr	r3, [pc, #496]	; (8013f5c <_vfiprintf_r+0x20c>)
 8013d6a:	429c      	cmp	r4, r3
 8013d6c:	d158      	bne.n	8013e20 <_vfiprintf_r+0xd0>
 8013d6e:	6874      	ldr	r4, [r6, #4]
 8013d70:	89a3      	ldrh	r3, [r4, #12]
 8013d72:	0718      	lsls	r0, r3, #28
 8013d74:	d55e      	bpl.n	8013e34 <_vfiprintf_r+0xe4>
 8013d76:	6923      	ldr	r3, [r4, #16]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d05b      	beq.n	8013e34 <_vfiprintf_r+0xe4>
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8013d80:	2320      	movs	r3, #32
 8013d82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013d86:	2330      	movs	r3, #48	; 0x30
 8013d88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013d8c:	9503      	str	r5, [sp, #12]
 8013d8e:	f04f 0b01 	mov.w	fp, #1
 8013d92:	46b8      	mov	r8, r7
 8013d94:	4645      	mov	r5, r8
 8013d96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013d9a:	b10b      	cbz	r3, 8013da0 <_vfiprintf_r+0x50>
 8013d9c:	2b25      	cmp	r3, #37	; 0x25
 8013d9e:	d154      	bne.n	8013e4a <_vfiprintf_r+0xfa>
 8013da0:	ebb8 0a07 	subs.w	sl, r8, r7
 8013da4:	d00b      	beq.n	8013dbe <_vfiprintf_r+0x6e>
 8013da6:	4653      	mov	r3, sl
 8013da8:	463a      	mov	r2, r7
 8013daa:	4621      	mov	r1, r4
 8013dac:	4630      	mov	r0, r6
 8013dae:	f7ff ffbc 	bl	8013d2a <__sfputs_r>
 8013db2:	3001      	adds	r0, #1
 8013db4:	f000 80c2 	beq.w	8013f3c <_vfiprintf_r+0x1ec>
 8013db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013dba:	4453      	add	r3, sl
 8013dbc:	9309      	str	r3, [sp, #36]	; 0x24
 8013dbe:	f898 3000 	ldrb.w	r3, [r8]
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	f000 80ba 	beq.w	8013f3c <_vfiprintf_r+0x1ec>
 8013dc8:	2300      	movs	r3, #0
 8013dca:	f04f 32ff 	mov.w	r2, #4294967295
 8013dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013dd2:	9304      	str	r3, [sp, #16]
 8013dd4:	9307      	str	r3, [sp, #28]
 8013dd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013dda:	931a      	str	r3, [sp, #104]	; 0x68
 8013ddc:	46a8      	mov	r8, r5
 8013dde:	2205      	movs	r2, #5
 8013de0:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013de4:	485e      	ldr	r0, [pc, #376]	; (8013f60 <_vfiprintf_r+0x210>)
 8013de6:	f7ec fa0b 	bl	8000200 <memchr>
 8013dea:	9b04      	ldr	r3, [sp, #16]
 8013dec:	bb78      	cbnz	r0, 8013e4e <_vfiprintf_r+0xfe>
 8013dee:	06d9      	lsls	r1, r3, #27
 8013df0:	bf44      	itt	mi
 8013df2:	2220      	movmi	r2, #32
 8013df4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013df8:	071a      	lsls	r2, r3, #28
 8013dfa:	bf44      	itt	mi
 8013dfc:	222b      	movmi	r2, #43	; 0x2b
 8013dfe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013e02:	782a      	ldrb	r2, [r5, #0]
 8013e04:	2a2a      	cmp	r2, #42	; 0x2a
 8013e06:	d02a      	beq.n	8013e5e <_vfiprintf_r+0x10e>
 8013e08:	9a07      	ldr	r2, [sp, #28]
 8013e0a:	46a8      	mov	r8, r5
 8013e0c:	2000      	movs	r0, #0
 8013e0e:	250a      	movs	r5, #10
 8013e10:	4641      	mov	r1, r8
 8013e12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e16:	3b30      	subs	r3, #48	; 0x30
 8013e18:	2b09      	cmp	r3, #9
 8013e1a:	d969      	bls.n	8013ef0 <_vfiprintf_r+0x1a0>
 8013e1c:	b360      	cbz	r0, 8013e78 <_vfiprintf_r+0x128>
 8013e1e:	e024      	b.n	8013e6a <_vfiprintf_r+0x11a>
 8013e20:	4b50      	ldr	r3, [pc, #320]	; (8013f64 <_vfiprintf_r+0x214>)
 8013e22:	429c      	cmp	r4, r3
 8013e24:	d101      	bne.n	8013e2a <_vfiprintf_r+0xda>
 8013e26:	68b4      	ldr	r4, [r6, #8]
 8013e28:	e7a2      	b.n	8013d70 <_vfiprintf_r+0x20>
 8013e2a:	4b4f      	ldr	r3, [pc, #316]	; (8013f68 <_vfiprintf_r+0x218>)
 8013e2c:	429c      	cmp	r4, r3
 8013e2e:	bf08      	it	eq
 8013e30:	68f4      	ldreq	r4, [r6, #12]
 8013e32:	e79d      	b.n	8013d70 <_vfiprintf_r+0x20>
 8013e34:	4621      	mov	r1, r4
 8013e36:	4630      	mov	r0, r6
 8013e38:	f000 fdb4 	bl	80149a4 <__swsetup_r>
 8013e3c:	2800      	cmp	r0, #0
 8013e3e:	d09d      	beq.n	8013d7c <_vfiprintf_r+0x2c>
 8013e40:	f04f 30ff 	mov.w	r0, #4294967295
 8013e44:	b01d      	add	sp, #116	; 0x74
 8013e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e4a:	46a8      	mov	r8, r5
 8013e4c:	e7a2      	b.n	8013d94 <_vfiprintf_r+0x44>
 8013e4e:	4a44      	ldr	r2, [pc, #272]	; (8013f60 <_vfiprintf_r+0x210>)
 8013e50:	1a80      	subs	r0, r0, r2
 8013e52:	fa0b f000 	lsl.w	r0, fp, r0
 8013e56:	4318      	orrs	r0, r3
 8013e58:	9004      	str	r0, [sp, #16]
 8013e5a:	4645      	mov	r5, r8
 8013e5c:	e7be      	b.n	8013ddc <_vfiprintf_r+0x8c>
 8013e5e:	9a03      	ldr	r2, [sp, #12]
 8013e60:	1d11      	adds	r1, r2, #4
 8013e62:	6812      	ldr	r2, [r2, #0]
 8013e64:	9103      	str	r1, [sp, #12]
 8013e66:	2a00      	cmp	r2, #0
 8013e68:	db01      	blt.n	8013e6e <_vfiprintf_r+0x11e>
 8013e6a:	9207      	str	r2, [sp, #28]
 8013e6c:	e004      	b.n	8013e78 <_vfiprintf_r+0x128>
 8013e6e:	4252      	negs	r2, r2
 8013e70:	f043 0302 	orr.w	r3, r3, #2
 8013e74:	9207      	str	r2, [sp, #28]
 8013e76:	9304      	str	r3, [sp, #16]
 8013e78:	f898 3000 	ldrb.w	r3, [r8]
 8013e7c:	2b2e      	cmp	r3, #46	; 0x2e
 8013e7e:	d10e      	bne.n	8013e9e <_vfiprintf_r+0x14e>
 8013e80:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013e84:	2b2a      	cmp	r3, #42	; 0x2a
 8013e86:	d138      	bne.n	8013efa <_vfiprintf_r+0x1aa>
 8013e88:	9b03      	ldr	r3, [sp, #12]
 8013e8a:	1d1a      	adds	r2, r3, #4
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	9203      	str	r2, [sp, #12]
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	bfb8      	it	lt
 8013e94:	f04f 33ff 	movlt.w	r3, #4294967295
 8013e98:	f108 0802 	add.w	r8, r8, #2
 8013e9c:	9305      	str	r3, [sp, #20]
 8013e9e:	4d33      	ldr	r5, [pc, #204]	; (8013f6c <_vfiprintf_r+0x21c>)
 8013ea0:	f898 1000 	ldrb.w	r1, [r8]
 8013ea4:	2203      	movs	r2, #3
 8013ea6:	4628      	mov	r0, r5
 8013ea8:	f7ec f9aa 	bl	8000200 <memchr>
 8013eac:	b140      	cbz	r0, 8013ec0 <_vfiprintf_r+0x170>
 8013eae:	2340      	movs	r3, #64	; 0x40
 8013eb0:	1b40      	subs	r0, r0, r5
 8013eb2:	fa03 f000 	lsl.w	r0, r3, r0
 8013eb6:	9b04      	ldr	r3, [sp, #16]
 8013eb8:	4303      	orrs	r3, r0
 8013eba:	f108 0801 	add.w	r8, r8, #1
 8013ebe:	9304      	str	r3, [sp, #16]
 8013ec0:	f898 1000 	ldrb.w	r1, [r8]
 8013ec4:	482a      	ldr	r0, [pc, #168]	; (8013f70 <_vfiprintf_r+0x220>)
 8013ec6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013eca:	2206      	movs	r2, #6
 8013ecc:	f108 0701 	add.w	r7, r8, #1
 8013ed0:	f7ec f996 	bl	8000200 <memchr>
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	d037      	beq.n	8013f48 <_vfiprintf_r+0x1f8>
 8013ed8:	4b26      	ldr	r3, [pc, #152]	; (8013f74 <_vfiprintf_r+0x224>)
 8013eda:	bb1b      	cbnz	r3, 8013f24 <_vfiprintf_r+0x1d4>
 8013edc:	9b03      	ldr	r3, [sp, #12]
 8013ede:	3307      	adds	r3, #7
 8013ee0:	f023 0307 	bic.w	r3, r3, #7
 8013ee4:	3308      	adds	r3, #8
 8013ee6:	9303      	str	r3, [sp, #12]
 8013ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013eea:	444b      	add	r3, r9
 8013eec:	9309      	str	r3, [sp, #36]	; 0x24
 8013eee:	e750      	b.n	8013d92 <_vfiprintf_r+0x42>
 8013ef0:	fb05 3202 	mla	r2, r5, r2, r3
 8013ef4:	2001      	movs	r0, #1
 8013ef6:	4688      	mov	r8, r1
 8013ef8:	e78a      	b.n	8013e10 <_vfiprintf_r+0xc0>
 8013efa:	2300      	movs	r3, #0
 8013efc:	f108 0801 	add.w	r8, r8, #1
 8013f00:	9305      	str	r3, [sp, #20]
 8013f02:	4619      	mov	r1, r3
 8013f04:	250a      	movs	r5, #10
 8013f06:	4640      	mov	r0, r8
 8013f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f0c:	3a30      	subs	r2, #48	; 0x30
 8013f0e:	2a09      	cmp	r2, #9
 8013f10:	d903      	bls.n	8013f1a <_vfiprintf_r+0x1ca>
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d0c3      	beq.n	8013e9e <_vfiprintf_r+0x14e>
 8013f16:	9105      	str	r1, [sp, #20]
 8013f18:	e7c1      	b.n	8013e9e <_vfiprintf_r+0x14e>
 8013f1a:	fb05 2101 	mla	r1, r5, r1, r2
 8013f1e:	2301      	movs	r3, #1
 8013f20:	4680      	mov	r8, r0
 8013f22:	e7f0      	b.n	8013f06 <_vfiprintf_r+0x1b6>
 8013f24:	ab03      	add	r3, sp, #12
 8013f26:	9300      	str	r3, [sp, #0]
 8013f28:	4622      	mov	r2, r4
 8013f2a:	4b13      	ldr	r3, [pc, #76]	; (8013f78 <_vfiprintf_r+0x228>)
 8013f2c:	a904      	add	r1, sp, #16
 8013f2e:	4630      	mov	r0, r6
 8013f30:	f000 f8b8 	bl	80140a4 <_printf_float>
 8013f34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013f38:	4681      	mov	r9, r0
 8013f3a:	d1d5      	bne.n	8013ee8 <_vfiprintf_r+0x198>
 8013f3c:	89a3      	ldrh	r3, [r4, #12]
 8013f3e:	065b      	lsls	r3, r3, #25
 8013f40:	f53f af7e 	bmi.w	8013e40 <_vfiprintf_r+0xf0>
 8013f44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f46:	e77d      	b.n	8013e44 <_vfiprintf_r+0xf4>
 8013f48:	ab03      	add	r3, sp, #12
 8013f4a:	9300      	str	r3, [sp, #0]
 8013f4c:	4622      	mov	r2, r4
 8013f4e:	4b0a      	ldr	r3, [pc, #40]	; (8013f78 <_vfiprintf_r+0x228>)
 8013f50:	a904      	add	r1, sp, #16
 8013f52:	4630      	mov	r0, r6
 8013f54:	f000 fb5c 	bl	8014610 <_printf_i>
 8013f58:	e7ec      	b.n	8013f34 <_vfiprintf_r+0x1e4>
 8013f5a:	bf00      	nop
 8013f5c:	080228bc 	.word	0x080228bc
 8013f60:	08022848 	.word	0x08022848
 8013f64:	080228dc 	.word	0x080228dc
 8013f68:	0802289c 	.word	0x0802289c
 8013f6c:	0802284e 	.word	0x0802284e
 8013f70:	08022852 	.word	0x08022852
 8013f74:	080140a5 	.word	0x080140a5
 8013f78:	08013d2b 	.word	0x08013d2b

08013f7c <__cvt>:
 8013f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013f80:	ec55 4b10 	vmov	r4, r5, d0
 8013f84:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013f86:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013f8a:	2d00      	cmp	r5, #0
 8013f8c:	460e      	mov	r6, r1
 8013f8e:	4691      	mov	r9, r2
 8013f90:	4619      	mov	r1, r3
 8013f92:	bfb8      	it	lt
 8013f94:	4622      	movlt	r2, r4
 8013f96:	462b      	mov	r3, r5
 8013f98:	f027 0720 	bic.w	r7, r7, #32
 8013f9c:	bfbb      	ittet	lt
 8013f9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013fa2:	461d      	movlt	r5, r3
 8013fa4:	2300      	movge	r3, #0
 8013fa6:	232d      	movlt	r3, #45	; 0x2d
 8013fa8:	bfb8      	it	lt
 8013faa:	4614      	movlt	r4, r2
 8013fac:	2f46      	cmp	r7, #70	; 0x46
 8013fae:	700b      	strb	r3, [r1, #0]
 8013fb0:	d004      	beq.n	8013fbc <__cvt+0x40>
 8013fb2:	2f45      	cmp	r7, #69	; 0x45
 8013fb4:	d100      	bne.n	8013fb8 <__cvt+0x3c>
 8013fb6:	3601      	adds	r6, #1
 8013fb8:	2102      	movs	r1, #2
 8013fba:	e000      	b.n	8013fbe <__cvt+0x42>
 8013fbc:	2103      	movs	r1, #3
 8013fbe:	ab03      	add	r3, sp, #12
 8013fc0:	9301      	str	r3, [sp, #4]
 8013fc2:	ab02      	add	r3, sp, #8
 8013fc4:	9300      	str	r3, [sp, #0]
 8013fc6:	4632      	mov	r2, r6
 8013fc8:	4653      	mov	r3, sl
 8013fca:	ec45 4b10 	vmov	d0, r4, r5
 8013fce:	f000 fe47 	bl	8014c60 <_dtoa_r>
 8013fd2:	2f47      	cmp	r7, #71	; 0x47
 8013fd4:	4680      	mov	r8, r0
 8013fd6:	d102      	bne.n	8013fde <__cvt+0x62>
 8013fd8:	f019 0f01 	tst.w	r9, #1
 8013fdc:	d026      	beq.n	801402c <__cvt+0xb0>
 8013fde:	2f46      	cmp	r7, #70	; 0x46
 8013fe0:	eb08 0906 	add.w	r9, r8, r6
 8013fe4:	d111      	bne.n	801400a <__cvt+0x8e>
 8013fe6:	f898 3000 	ldrb.w	r3, [r8]
 8013fea:	2b30      	cmp	r3, #48	; 0x30
 8013fec:	d10a      	bne.n	8014004 <__cvt+0x88>
 8013fee:	2200      	movs	r2, #0
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	4620      	mov	r0, r4
 8013ff4:	4629      	mov	r1, r5
 8013ff6:	f7ec fd77 	bl	8000ae8 <__aeabi_dcmpeq>
 8013ffa:	b918      	cbnz	r0, 8014004 <__cvt+0x88>
 8013ffc:	f1c6 0601 	rsb	r6, r6, #1
 8014000:	f8ca 6000 	str.w	r6, [sl]
 8014004:	f8da 3000 	ldr.w	r3, [sl]
 8014008:	4499      	add	r9, r3
 801400a:	2200      	movs	r2, #0
 801400c:	2300      	movs	r3, #0
 801400e:	4620      	mov	r0, r4
 8014010:	4629      	mov	r1, r5
 8014012:	f7ec fd69 	bl	8000ae8 <__aeabi_dcmpeq>
 8014016:	b938      	cbnz	r0, 8014028 <__cvt+0xac>
 8014018:	2230      	movs	r2, #48	; 0x30
 801401a:	9b03      	ldr	r3, [sp, #12]
 801401c:	454b      	cmp	r3, r9
 801401e:	d205      	bcs.n	801402c <__cvt+0xb0>
 8014020:	1c59      	adds	r1, r3, #1
 8014022:	9103      	str	r1, [sp, #12]
 8014024:	701a      	strb	r2, [r3, #0]
 8014026:	e7f8      	b.n	801401a <__cvt+0x9e>
 8014028:	f8cd 900c 	str.w	r9, [sp, #12]
 801402c:	9b03      	ldr	r3, [sp, #12]
 801402e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014030:	eba3 0308 	sub.w	r3, r3, r8
 8014034:	4640      	mov	r0, r8
 8014036:	6013      	str	r3, [r2, #0]
 8014038:	b004      	add	sp, #16
 801403a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801403e <__exponent>:
 801403e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014040:	2900      	cmp	r1, #0
 8014042:	4604      	mov	r4, r0
 8014044:	bfba      	itte	lt
 8014046:	4249      	neglt	r1, r1
 8014048:	232d      	movlt	r3, #45	; 0x2d
 801404a:	232b      	movge	r3, #43	; 0x2b
 801404c:	2909      	cmp	r1, #9
 801404e:	f804 2b02 	strb.w	r2, [r4], #2
 8014052:	7043      	strb	r3, [r0, #1]
 8014054:	dd20      	ble.n	8014098 <__exponent+0x5a>
 8014056:	f10d 0307 	add.w	r3, sp, #7
 801405a:	461f      	mov	r7, r3
 801405c:	260a      	movs	r6, #10
 801405e:	fb91 f5f6 	sdiv	r5, r1, r6
 8014062:	fb06 1115 	mls	r1, r6, r5, r1
 8014066:	3130      	adds	r1, #48	; 0x30
 8014068:	2d09      	cmp	r5, #9
 801406a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801406e:	f103 32ff 	add.w	r2, r3, #4294967295
 8014072:	4629      	mov	r1, r5
 8014074:	dc09      	bgt.n	801408a <__exponent+0x4c>
 8014076:	3130      	adds	r1, #48	; 0x30
 8014078:	3b02      	subs	r3, #2
 801407a:	f802 1c01 	strb.w	r1, [r2, #-1]
 801407e:	42bb      	cmp	r3, r7
 8014080:	4622      	mov	r2, r4
 8014082:	d304      	bcc.n	801408e <__exponent+0x50>
 8014084:	1a10      	subs	r0, r2, r0
 8014086:	b003      	add	sp, #12
 8014088:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801408a:	4613      	mov	r3, r2
 801408c:	e7e7      	b.n	801405e <__exponent+0x20>
 801408e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014092:	f804 2b01 	strb.w	r2, [r4], #1
 8014096:	e7f2      	b.n	801407e <__exponent+0x40>
 8014098:	2330      	movs	r3, #48	; 0x30
 801409a:	4419      	add	r1, r3
 801409c:	7083      	strb	r3, [r0, #2]
 801409e:	1d02      	adds	r2, r0, #4
 80140a0:	70c1      	strb	r1, [r0, #3]
 80140a2:	e7ef      	b.n	8014084 <__exponent+0x46>

080140a4 <_printf_float>:
 80140a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140a8:	b08d      	sub	sp, #52	; 0x34
 80140aa:	460c      	mov	r4, r1
 80140ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80140b0:	4616      	mov	r6, r2
 80140b2:	461f      	mov	r7, r3
 80140b4:	4605      	mov	r5, r0
 80140b6:	f001 fd05 	bl	8015ac4 <_localeconv_r>
 80140ba:	6803      	ldr	r3, [r0, #0]
 80140bc:	9304      	str	r3, [sp, #16]
 80140be:	4618      	mov	r0, r3
 80140c0:	f7ec f890 	bl	80001e4 <strlen>
 80140c4:	2300      	movs	r3, #0
 80140c6:	930a      	str	r3, [sp, #40]	; 0x28
 80140c8:	f8d8 3000 	ldr.w	r3, [r8]
 80140cc:	9005      	str	r0, [sp, #20]
 80140ce:	3307      	adds	r3, #7
 80140d0:	f023 0307 	bic.w	r3, r3, #7
 80140d4:	f103 0208 	add.w	r2, r3, #8
 80140d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80140dc:	f8d4 b000 	ldr.w	fp, [r4]
 80140e0:	f8c8 2000 	str.w	r2, [r8]
 80140e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80140ec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80140f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80140f4:	9307      	str	r3, [sp, #28]
 80140f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80140fa:	f04f 32ff 	mov.w	r2, #4294967295
 80140fe:	4ba7      	ldr	r3, [pc, #668]	; (801439c <_printf_float+0x2f8>)
 8014100:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014104:	f7ec fd22 	bl	8000b4c <__aeabi_dcmpun>
 8014108:	bb70      	cbnz	r0, 8014168 <_printf_float+0xc4>
 801410a:	f04f 32ff 	mov.w	r2, #4294967295
 801410e:	4ba3      	ldr	r3, [pc, #652]	; (801439c <_printf_float+0x2f8>)
 8014110:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014114:	f7ec fcfc 	bl	8000b10 <__aeabi_dcmple>
 8014118:	bb30      	cbnz	r0, 8014168 <_printf_float+0xc4>
 801411a:	2200      	movs	r2, #0
 801411c:	2300      	movs	r3, #0
 801411e:	4640      	mov	r0, r8
 8014120:	4649      	mov	r1, r9
 8014122:	f7ec fceb 	bl	8000afc <__aeabi_dcmplt>
 8014126:	b110      	cbz	r0, 801412e <_printf_float+0x8a>
 8014128:	232d      	movs	r3, #45	; 0x2d
 801412a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801412e:	4a9c      	ldr	r2, [pc, #624]	; (80143a0 <_printf_float+0x2fc>)
 8014130:	4b9c      	ldr	r3, [pc, #624]	; (80143a4 <_printf_float+0x300>)
 8014132:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014136:	bf8c      	ite	hi
 8014138:	4690      	movhi	r8, r2
 801413a:	4698      	movls	r8, r3
 801413c:	2303      	movs	r3, #3
 801413e:	f02b 0204 	bic.w	r2, fp, #4
 8014142:	6123      	str	r3, [r4, #16]
 8014144:	6022      	str	r2, [r4, #0]
 8014146:	f04f 0900 	mov.w	r9, #0
 801414a:	9700      	str	r7, [sp, #0]
 801414c:	4633      	mov	r3, r6
 801414e:	aa0b      	add	r2, sp, #44	; 0x2c
 8014150:	4621      	mov	r1, r4
 8014152:	4628      	mov	r0, r5
 8014154:	f000 f9e6 	bl	8014524 <_printf_common>
 8014158:	3001      	adds	r0, #1
 801415a:	f040 808d 	bne.w	8014278 <_printf_float+0x1d4>
 801415e:	f04f 30ff 	mov.w	r0, #4294967295
 8014162:	b00d      	add	sp, #52	; 0x34
 8014164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014168:	4642      	mov	r2, r8
 801416a:	464b      	mov	r3, r9
 801416c:	4640      	mov	r0, r8
 801416e:	4649      	mov	r1, r9
 8014170:	f7ec fcec 	bl	8000b4c <__aeabi_dcmpun>
 8014174:	b110      	cbz	r0, 801417c <_printf_float+0xd8>
 8014176:	4a8c      	ldr	r2, [pc, #560]	; (80143a8 <_printf_float+0x304>)
 8014178:	4b8c      	ldr	r3, [pc, #560]	; (80143ac <_printf_float+0x308>)
 801417a:	e7da      	b.n	8014132 <_printf_float+0x8e>
 801417c:	6861      	ldr	r1, [r4, #4]
 801417e:	1c4b      	adds	r3, r1, #1
 8014180:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8014184:	a80a      	add	r0, sp, #40	; 0x28
 8014186:	d13e      	bne.n	8014206 <_printf_float+0x162>
 8014188:	2306      	movs	r3, #6
 801418a:	6063      	str	r3, [r4, #4]
 801418c:	2300      	movs	r3, #0
 801418e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014192:	ab09      	add	r3, sp, #36	; 0x24
 8014194:	9300      	str	r3, [sp, #0]
 8014196:	ec49 8b10 	vmov	d0, r8, r9
 801419a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801419e:	6022      	str	r2, [r4, #0]
 80141a0:	f8cd a004 	str.w	sl, [sp, #4]
 80141a4:	6861      	ldr	r1, [r4, #4]
 80141a6:	4628      	mov	r0, r5
 80141a8:	f7ff fee8 	bl	8013f7c <__cvt>
 80141ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80141b0:	2b47      	cmp	r3, #71	; 0x47
 80141b2:	4680      	mov	r8, r0
 80141b4:	d109      	bne.n	80141ca <_printf_float+0x126>
 80141b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141b8:	1cd8      	adds	r0, r3, #3
 80141ba:	db02      	blt.n	80141c2 <_printf_float+0x11e>
 80141bc:	6862      	ldr	r2, [r4, #4]
 80141be:	4293      	cmp	r3, r2
 80141c0:	dd47      	ble.n	8014252 <_printf_float+0x1ae>
 80141c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80141c6:	fa5f fa8a 	uxtb.w	sl, sl
 80141ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80141ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80141d0:	d824      	bhi.n	801421c <_printf_float+0x178>
 80141d2:	3901      	subs	r1, #1
 80141d4:	4652      	mov	r2, sl
 80141d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80141da:	9109      	str	r1, [sp, #36]	; 0x24
 80141dc:	f7ff ff2f 	bl	801403e <__exponent>
 80141e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80141e2:	1813      	adds	r3, r2, r0
 80141e4:	2a01      	cmp	r2, #1
 80141e6:	4681      	mov	r9, r0
 80141e8:	6123      	str	r3, [r4, #16]
 80141ea:	dc02      	bgt.n	80141f2 <_printf_float+0x14e>
 80141ec:	6822      	ldr	r2, [r4, #0]
 80141ee:	07d1      	lsls	r1, r2, #31
 80141f0:	d501      	bpl.n	80141f6 <_printf_float+0x152>
 80141f2:	3301      	adds	r3, #1
 80141f4:	6123      	str	r3, [r4, #16]
 80141f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d0a5      	beq.n	801414a <_printf_float+0xa6>
 80141fe:	232d      	movs	r3, #45	; 0x2d
 8014200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014204:	e7a1      	b.n	801414a <_printf_float+0xa6>
 8014206:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801420a:	f000 8177 	beq.w	80144fc <_printf_float+0x458>
 801420e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014212:	d1bb      	bne.n	801418c <_printf_float+0xe8>
 8014214:	2900      	cmp	r1, #0
 8014216:	d1b9      	bne.n	801418c <_printf_float+0xe8>
 8014218:	2301      	movs	r3, #1
 801421a:	e7b6      	b.n	801418a <_printf_float+0xe6>
 801421c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014220:	d119      	bne.n	8014256 <_printf_float+0x1b2>
 8014222:	2900      	cmp	r1, #0
 8014224:	6863      	ldr	r3, [r4, #4]
 8014226:	dd0c      	ble.n	8014242 <_printf_float+0x19e>
 8014228:	6121      	str	r1, [r4, #16]
 801422a:	b913      	cbnz	r3, 8014232 <_printf_float+0x18e>
 801422c:	6822      	ldr	r2, [r4, #0]
 801422e:	07d2      	lsls	r2, r2, #31
 8014230:	d502      	bpl.n	8014238 <_printf_float+0x194>
 8014232:	3301      	adds	r3, #1
 8014234:	440b      	add	r3, r1
 8014236:	6123      	str	r3, [r4, #16]
 8014238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801423a:	65a3      	str	r3, [r4, #88]	; 0x58
 801423c:	f04f 0900 	mov.w	r9, #0
 8014240:	e7d9      	b.n	80141f6 <_printf_float+0x152>
 8014242:	b913      	cbnz	r3, 801424a <_printf_float+0x1a6>
 8014244:	6822      	ldr	r2, [r4, #0]
 8014246:	07d0      	lsls	r0, r2, #31
 8014248:	d501      	bpl.n	801424e <_printf_float+0x1aa>
 801424a:	3302      	adds	r3, #2
 801424c:	e7f3      	b.n	8014236 <_printf_float+0x192>
 801424e:	2301      	movs	r3, #1
 8014250:	e7f1      	b.n	8014236 <_printf_float+0x192>
 8014252:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8014256:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801425a:	4293      	cmp	r3, r2
 801425c:	db05      	blt.n	801426a <_printf_float+0x1c6>
 801425e:	6822      	ldr	r2, [r4, #0]
 8014260:	6123      	str	r3, [r4, #16]
 8014262:	07d1      	lsls	r1, r2, #31
 8014264:	d5e8      	bpl.n	8014238 <_printf_float+0x194>
 8014266:	3301      	adds	r3, #1
 8014268:	e7e5      	b.n	8014236 <_printf_float+0x192>
 801426a:	2b00      	cmp	r3, #0
 801426c:	bfd4      	ite	le
 801426e:	f1c3 0302 	rsble	r3, r3, #2
 8014272:	2301      	movgt	r3, #1
 8014274:	4413      	add	r3, r2
 8014276:	e7de      	b.n	8014236 <_printf_float+0x192>
 8014278:	6823      	ldr	r3, [r4, #0]
 801427a:	055a      	lsls	r2, r3, #21
 801427c:	d407      	bmi.n	801428e <_printf_float+0x1ea>
 801427e:	6923      	ldr	r3, [r4, #16]
 8014280:	4642      	mov	r2, r8
 8014282:	4631      	mov	r1, r6
 8014284:	4628      	mov	r0, r5
 8014286:	47b8      	blx	r7
 8014288:	3001      	adds	r0, #1
 801428a:	d12b      	bne.n	80142e4 <_printf_float+0x240>
 801428c:	e767      	b.n	801415e <_printf_float+0xba>
 801428e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014292:	f240 80dc 	bls.w	801444e <_printf_float+0x3aa>
 8014296:	2200      	movs	r2, #0
 8014298:	2300      	movs	r3, #0
 801429a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801429e:	f7ec fc23 	bl	8000ae8 <__aeabi_dcmpeq>
 80142a2:	2800      	cmp	r0, #0
 80142a4:	d033      	beq.n	801430e <_printf_float+0x26a>
 80142a6:	2301      	movs	r3, #1
 80142a8:	4a41      	ldr	r2, [pc, #260]	; (80143b0 <_printf_float+0x30c>)
 80142aa:	4631      	mov	r1, r6
 80142ac:	4628      	mov	r0, r5
 80142ae:	47b8      	blx	r7
 80142b0:	3001      	adds	r0, #1
 80142b2:	f43f af54 	beq.w	801415e <_printf_float+0xba>
 80142b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80142ba:	429a      	cmp	r2, r3
 80142bc:	db02      	blt.n	80142c4 <_printf_float+0x220>
 80142be:	6823      	ldr	r3, [r4, #0]
 80142c0:	07d8      	lsls	r0, r3, #31
 80142c2:	d50f      	bpl.n	80142e4 <_printf_float+0x240>
 80142c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142c8:	4631      	mov	r1, r6
 80142ca:	4628      	mov	r0, r5
 80142cc:	47b8      	blx	r7
 80142ce:	3001      	adds	r0, #1
 80142d0:	f43f af45 	beq.w	801415e <_printf_float+0xba>
 80142d4:	f04f 0800 	mov.w	r8, #0
 80142d8:	f104 091a 	add.w	r9, r4, #26
 80142dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142de:	3b01      	subs	r3, #1
 80142e0:	4543      	cmp	r3, r8
 80142e2:	dc09      	bgt.n	80142f8 <_printf_float+0x254>
 80142e4:	6823      	ldr	r3, [r4, #0]
 80142e6:	079b      	lsls	r3, r3, #30
 80142e8:	f100 8103 	bmi.w	80144f2 <_printf_float+0x44e>
 80142ec:	68e0      	ldr	r0, [r4, #12]
 80142ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80142f0:	4298      	cmp	r0, r3
 80142f2:	bfb8      	it	lt
 80142f4:	4618      	movlt	r0, r3
 80142f6:	e734      	b.n	8014162 <_printf_float+0xbe>
 80142f8:	2301      	movs	r3, #1
 80142fa:	464a      	mov	r2, r9
 80142fc:	4631      	mov	r1, r6
 80142fe:	4628      	mov	r0, r5
 8014300:	47b8      	blx	r7
 8014302:	3001      	adds	r0, #1
 8014304:	f43f af2b 	beq.w	801415e <_printf_float+0xba>
 8014308:	f108 0801 	add.w	r8, r8, #1
 801430c:	e7e6      	b.n	80142dc <_printf_float+0x238>
 801430e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014310:	2b00      	cmp	r3, #0
 8014312:	dc2b      	bgt.n	801436c <_printf_float+0x2c8>
 8014314:	2301      	movs	r3, #1
 8014316:	4a26      	ldr	r2, [pc, #152]	; (80143b0 <_printf_float+0x30c>)
 8014318:	4631      	mov	r1, r6
 801431a:	4628      	mov	r0, r5
 801431c:	47b8      	blx	r7
 801431e:	3001      	adds	r0, #1
 8014320:	f43f af1d 	beq.w	801415e <_printf_float+0xba>
 8014324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014326:	b923      	cbnz	r3, 8014332 <_printf_float+0x28e>
 8014328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801432a:	b913      	cbnz	r3, 8014332 <_printf_float+0x28e>
 801432c:	6823      	ldr	r3, [r4, #0]
 801432e:	07d9      	lsls	r1, r3, #31
 8014330:	d5d8      	bpl.n	80142e4 <_printf_float+0x240>
 8014332:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014336:	4631      	mov	r1, r6
 8014338:	4628      	mov	r0, r5
 801433a:	47b8      	blx	r7
 801433c:	3001      	adds	r0, #1
 801433e:	f43f af0e 	beq.w	801415e <_printf_float+0xba>
 8014342:	f04f 0900 	mov.w	r9, #0
 8014346:	f104 0a1a 	add.w	sl, r4, #26
 801434a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801434c:	425b      	negs	r3, r3
 801434e:	454b      	cmp	r3, r9
 8014350:	dc01      	bgt.n	8014356 <_printf_float+0x2b2>
 8014352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014354:	e794      	b.n	8014280 <_printf_float+0x1dc>
 8014356:	2301      	movs	r3, #1
 8014358:	4652      	mov	r2, sl
 801435a:	4631      	mov	r1, r6
 801435c:	4628      	mov	r0, r5
 801435e:	47b8      	blx	r7
 8014360:	3001      	adds	r0, #1
 8014362:	f43f aefc 	beq.w	801415e <_printf_float+0xba>
 8014366:	f109 0901 	add.w	r9, r9, #1
 801436a:	e7ee      	b.n	801434a <_printf_float+0x2a6>
 801436c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801436e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014370:	429a      	cmp	r2, r3
 8014372:	bfa8      	it	ge
 8014374:	461a      	movge	r2, r3
 8014376:	2a00      	cmp	r2, #0
 8014378:	4691      	mov	r9, r2
 801437a:	dd07      	ble.n	801438c <_printf_float+0x2e8>
 801437c:	4613      	mov	r3, r2
 801437e:	4631      	mov	r1, r6
 8014380:	4642      	mov	r2, r8
 8014382:	4628      	mov	r0, r5
 8014384:	47b8      	blx	r7
 8014386:	3001      	adds	r0, #1
 8014388:	f43f aee9 	beq.w	801415e <_printf_float+0xba>
 801438c:	f104 031a 	add.w	r3, r4, #26
 8014390:	f04f 0b00 	mov.w	fp, #0
 8014394:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014398:	9306      	str	r3, [sp, #24]
 801439a:	e015      	b.n	80143c8 <_printf_float+0x324>
 801439c:	7fefffff 	.word	0x7fefffff
 80143a0:	0802285d 	.word	0x0802285d
 80143a4:	08022859 	.word	0x08022859
 80143a8:	08022865 	.word	0x08022865
 80143ac:	08022861 	.word	0x08022861
 80143b0:	08022869 	.word	0x08022869
 80143b4:	2301      	movs	r3, #1
 80143b6:	9a06      	ldr	r2, [sp, #24]
 80143b8:	4631      	mov	r1, r6
 80143ba:	4628      	mov	r0, r5
 80143bc:	47b8      	blx	r7
 80143be:	3001      	adds	r0, #1
 80143c0:	f43f aecd 	beq.w	801415e <_printf_float+0xba>
 80143c4:	f10b 0b01 	add.w	fp, fp, #1
 80143c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80143cc:	ebaa 0309 	sub.w	r3, sl, r9
 80143d0:	455b      	cmp	r3, fp
 80143d2:	dcef      	bgt.n	80143b4 <_printf_float+0x310>
 80143d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80143d8:	429a      	cmp	r2, r3
 80143da:	44d0      	add	r8, sl
 80143dc:	db15      	blt.n	801440a <_printf_float+0x366>
 80143de:	6823      	ldr	r3, [r4, #0]
 80143e0:	07da      	lsls	r2, r3, #31
 80143e2:	d412      	bmi.n	801440a <_printf_float+0x366>
 80143e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80143e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80143e8:	eba3 020a 	sub.w	r2, r3, sl
 80143ec:	eba3 0a01 	sub.w	sl, r3, r1
 80143f0:	4592      	cmp	sl, r2
 80143f2:	bfa8      	it	ge
 80143f4:	4692      	movge	sl, r2
 80143f6:	f1ba 0f00 	cmp.w	sl, #0
 80143fa:	dc0e      	bgt.n	801441a <_printf_float+0x376>
 80143fc:	f04f 0800 	mov.w	r8, #0
 8014400:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014404:	f104 091a 	add.w	r9, r4, #26
 8014408:	e019      	b.n	801443e <_printf_float+0x39a>
 801440a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801440e:	4631      	mov	r1, r6
 8014410:	4628      	mov	r0, r5
 8014412:	47b8      	blx	r7
 8014414:	3001      	adds	r0, #1
 8014416:	d1e5      	bne.n	80143e4 <_printf_float+0x340>
 8014418:	e6a1      	b.n	801415e <_printf_float+0xba>
 801441a:	4653      	mov	r3, sl
 801441c:	4642      	mov	r2, r8
 801441e:	4631      	mov	r1, r6
 8014420:	4628      	mov	r0, r5
 8014422:	47b8      	blx	r7
 8014424:	3001      	adds	r0, #1
 8014426:	d1e9      	bne.n	80143fc <_printf_float+0x358>
 8014428:	e699      	b.n	801415e <_printf_float+0xba>
 801442a:	2301      	movs	r3, #1
 801442c:	464a      	mov	r2, r9
 801442e:	4631      	mov	r1, r6
 8014430:	4628      	mov	r0, r5
 8014432:	47b8      	blx	r7
 8014434:	3001      	adds	r0, #1
 8014436:	f43f ae92 	beq.w	801415e <_printf_float+0xba>
 801443a:	f108 0801 	add.w	r8, r8, #1
 801443e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014442:	1a9b      	subs	r3, r3, r2
 8014444:	eba3 030a 	sub.w	r3, r3, sl
 8014448:	4543      	cmp	r3, r8
 801444a:	dcee      	bgt.n	801442a <_printf_float+0x386>
 801444c:	e74a      	b.n	80142e4 <_printf_float+0x240>
 801444e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014450:	2a01      	cmp	r2, #1
 8014452:	dc01      	bgt.n	8014458 <_printf_float+0x3b4>
 8014454:	07db      	lsls	r3, r3, #31
 8014456:	d53a      	bpl.n	80144ce <_printf_float+0x42a>
 8014458:	2301      	movs	r3, #1
 801445a:	4642      	mov	r2, r8
 801445c:	4631      	mov	r1, r6
 801445e:	4628      	mov	r0, r5
 8014460:	47b8      	blx	r7
 8014462:	3001      	adds	r0, #1
 8014464:	f43f ae7b 	beq.w	801415e <_printf_float+0xba>
 8014468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801446c:	4631      	mov	r1, r6
 801446e:	4628      	mov	r0, r5
 8014470:	47b8      	blx	r7
 8014472:	3001      	adds	r0, #1
 8014474:	f108 0801 	add.w	r8, r8, #1
 8014478:	f43f ae71 	beq.w	801415e <_printf_float+0xba>
 801447c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801447e:	2200      	movs	r2, #0
 8014480:	f103 3aff 	add.w	sl, r3, #4294967295
 8014484:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014488:	2300      	movs	r3, #0
 801448a:	f7ec fb2d 	bl	8000ae8 <__aeabi_dcmpeq>
 801448e:	b9c8      	cbnz	r0, 80144c4 <_printf_float+0x420>
 8014490:	4653      	mov	r3, sl
 8014492:	4642      	mov	r2, r8
 8014494:	4631      	mov	r1, r6
 8014496:	4628      	mov	r0, r5
 8014498:	47b8      	blx	r7
 801449a:	3001      	adds	r0, #1
 801449c:	d10e      	bne.n	80144bc <_printf_float+0x418>
 801449e:	e65e      	b.n	801415e <_printf_float+0xba>
 80144a0:	2301      	movs	r3, #1
 80144a2:	4652      	mov	r2, sl
 80144a4:	4631      	mov	r1, r6
 80144a6:	4628      	mov	r0, r5
 80144a8:	47b8      	blx	r7
 80144aa:	3001      	adds	r0, #1
 80144ac:	f43f ae57 	beq.w	801415e <_printf_float+0xba>
 80144b0:	f108 0801 	add.w	r8, r8, #1
 80144b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80144b6:	3b01      	subs	r3, #1
 80144b8:	4543      	cmp	r3, r8
 80144ba:	dcf1      	bgt.n	80144a0 <_printf_float+0x3fc>
 80144bc:	464b      	mov	r3, r9
 80144be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80144c2:	e6de      	b.n	8014282 <_printf_float+0x1de>
 80144c4:	f04f 0800 	mov.w	r8, #0
 80144c8:	f104 0a1a 	add.w	sl, r4, #26
 80144cc:	e7f2      	b.n	80144b4 <_printf_float+0x410>
 80144ce:	2301      	movs	r3, #1
 80144d0:	e7df      	b.n	8014492 <_printf_float+0x3ee>
 80144d2:	2301      	movs	r3, #1
 80144d4:	464a      	mov	r2, r9
 80144d6:	4631      	mov	r1, r6
 80144d8:	4628      	mov	r0, r5
 80144da:	47b8      	blx	r7
 80144dc:	3001      	adds	r0, #1
 80144de:	f43f ae3e 	beq.w	801415e <_printf_float+0xba>
 80144e2:	f108 0801 	add.w	r8, r8, #1
 80144e6:	68e3      	ldr	r3, [r4, #12]
 80144e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80144ea:	1a9b      	subs	r3, r3, r2
 80144ec:	4543      	cmp	r3, r8
 80144ee:	dcf0      	bgt.n	80144d2 <_printf_float+0x42e>
 80144f0:	e6fc      	b.n	80142ec <_printf_float+0x248>
 80144f2:	f04f 0800 	mov.w	r8, #0
 80144f6:	f104 0919 	add.w	r9, r4, #25
 80144fa:	e7f4      	b.n	80144e6 <_printf_float+0x442>
 80144fc:	2900      	cmp	r1, #0
 80144fe:	f43f ae8b 	beq.w	8014218 <_printf_float+0x174>
 8014502:	2300      	movs	r3, #0
 8014504:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014508:	ab09      	add	r3, sp, #36	; 0x24
 801450a:	9300      	str	r3, [sp, #0]
 801450c:	ec49 8b10 	vmov	d0, r8, r9
 8014510:	6022      	str	r2, [r4, #0]
 8014512:	f8cd a004 	str.w	sl, [sp, #4]
 8014516:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801451a:	4628      	mov	r0, r5
 801451c:	f7ff fd2e 	bl	8013f7c <__cvt>
 8014520:	4680      	mov	r8, r0
 8014522:	e648      	b.n	80141b6 <_printf_float+0x112>

08014524 <_printf_common>:
 8014524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014528:	4691      	mov	r9, r2
 801452a:	461f      	mov	r7, r3
 801452c:	688a      	ldr	r2, [r1, #8]
 801452e:	690b      	ldr	r3, [r1, #16]
 8014530:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014534:	4293      	cmp	r3, r2
 8014536:	bfb8      	it	lt
 8014538:	4613      	movlt	r3, r2
 801453a:	f8c9 3000 	str.w	r3, [r9]
 801453e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014542:	4606      	mov	r6, r0
 8014544:	460c      	mov	r4, r1
 8014546:	b112      	cbz	r2, 801454e <_printf_common+0x2a>
 8014548:	3301      	adds	r3, #1
 801454a:	f8c9 3000 	str.w	r3, [r9]
 801454e:	6823      	ldr	r3, [r4, #0]
 8014550:	0699      	lsls	r1, r3, #26
 8014552:	bf42      	ittt	mi
 8014554:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014558:	3302      	addmi	r3, #2
 801455a:	f8c9 3000 	strmi.w	r3, [r9]
 801455e:	6825      	ldr	r5, [r4, #0]
 8014560:	f015 0506 	ands.w	r5, r5, #6
 8014564:	d107      	bne.n	8014576 <_printf_common+0x52>
 8014566:	f104 0a19 	add.w	sl, r4, #25
 801456a:	68e3      	ldr	r3, [r4, #12]
 801456c:	f8d9 2000 	ldr.w	r2, [r9]
 8014570:	1a9b      	subs	r3, r3, r2
 8014572:	42ab      	cmp	r3, r5
 8014574:	dc28      	bgt.n	80145c8 <_printf_common+0xa4>
 8014576:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801457a:	6822      	ldr	r2, [r4, #0]
 801457c:	3300      	adds	r3, #0
 801457e:	bf18      	it	ne
 8014580:	2301      	movne	r3, #1
 8014582:	0692      	lsls	r2, r2, #26
 8014584:	d42d      	bmi.n	80145e2 <_printf_common+0xbe>
 8014586:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801458a:	4639      	mov	r1, r7
 801458c:	4630      	mov	r0, r6
 801458e:	47c0      	blx	r8
 8014590:	3001      	adds	r0, #1
 8014592:	d020      	beq.n	80145d6 <_printf_common+0xb2>
 8014594:	6823      	ldr	r3, [r4, #0]
 8014596:	68e5      	ldr	r5, [r4, #12]
 8014598:	f8d9 2000 	ldr.w	r2, [r9]
 801459c:	f003 0306 	and.w	r3, r3, #6
 80145a0:	2b04      	cmp	r3, #4
 80145a2:	bf08      	it	eq
 80145a4:	1aad      	subeq	r5, r5, r2
 80145a6:	68a3      	ldr	r3, [r4, #8]
 80145a8:	6922      	ldr	r2, [r4, #16]
 80145aa:	bf0c      	ite	eq
 80145ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80145b0:	2500      	movne	r5, #0
 80145b2:	4293      	cmp	r3, r2
 80145b4:	bfc4      	itt	gt
 80145b6:	1a9b      	subgt	r3, r3, r2
 80145b8:	18ed      	addgt	r5, r5, r3
 80145ba:	f04f 0900 	mov.w	r9, #0
 80145be:	341a      	adds	r4, #26
 80145c0:	454d      	cmp	r5, r9
 80145c2:	d11a      	bne.n	80145fa <_printf_common+0xd6>
 80145c4:	2000      	movs	r0, #0
 80145c6:	e008      	b.n	80145da <_printf_common+0xb6>
 80145c8:	2301      	movs	r3, #1
 80145ca:	4652      	mov	r2, sl
 80145cc:	4639      	mov	r1, r7
 80145ce:	4630      	mov	r0, r6
 80145d0:	47c0      	blx	r8
 80145d2:	3001      	adds	r0, #1
 80145d4:	d103      	bne.n	80145de <_printf_common+0xba>
 80145d6:	f04f 30ff 	mov.w	r0, #4294967295
 80145da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145de:	3501      	adds	r5, #1
 80145e0:	e7c3      	b.n	801456a <_printf_common+0x46>
 80145e2:	18e1      	adds	r1, r4, r3
 80145e4:	1c5a      	adds	r2, r3, #1
 80145e6:	2030      	movs	r0, #48	; 0x30
 80145e8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80145ec:	4422      	add	r2, r4
 80145ee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80145f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80145f6:	3302      	adds	r3, #2
 80145f8:	e7c5      	b.n	8014586 <_printf_common+0x62>
 80145fa:	2301      	movs	r3, #1
 80145fc:	4622      	mov	r2, r4
 80145fe:	4639      	mov	r1, r7
 8014600:	4630      	mov	r0, r6
 8014602:	47c0      	blx	r8
 8014604:	3001      	adds	r0, #1
 8014606:	d0e6      	beq.n	80145d6 <_printf_common+0xb2>
 8014608:	f109 0901 	add.w	r9, r9, #1
 801460c:	e7d8      	b.n	80145c0 <_printf_common+0x9c>
	...

08014610 <_printf_i>:
 8014610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014614:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014618:	460c      	mov	r4, r1
 801461a:	7e09      	ldrb	r1, [r1, #24]
 801461c:	b085      	sub	sp, #20
 801461e:	296e      	cmp	r1, #110	; 0x6e
 8014620:	4617      	mov	r7, r2
 8014622:	4606      	mov	r6, r0
 8014624:	4698      	mov	r8, r3
 8014626:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014628:	f000 80b3 	beq.w	8014792 <_printf_i+0x182>
 801462c:	d822      	bhi.n	8014674 <_printf_i+0x64>
 801462e:	2963      	cmp	r1, #99	; 0x63
 8014630:	d036      	beq.n	80146a0 <_printf_i+0x90>
 8014632:	d80a      	bhi.n	801464a <_printf_i+0x3a>
 8014634:	2900      	cmp	r1, #0
 8014636:	f000 80b9 	beq.w	80147ac <_printf_i+0x19c>
 801463a:	2958      	cmp	r1, #88	; 0x58
 801463c:	f000 8083 	beq.w	8014746 <_printf_i+0x136>
 8014640:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014644:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014648:	e032      	b.n	80146b0 <_printf_i+0xa0>
 801464a:	2964      	cmp	r1, #100	; 0x64
 801464c:	d001      	beq.n	8014652 <_printf_i+0x42>
 801464e:	2969      	cmp	r1, #105	; 0x69
 8014650:	d1f6      	bne.n	8014640 <_printf_i+0x30>
 8014652:	6820      	ldr	r0, [r4, #0]
 8014654:	6813      	ldr	r3, [r2, #0]
 8014656:	0605      	lsls	r5, r0, #24
 8014658:	f103 0104 	add.w	r1, r3, #4
 801465c:	d52a      	bpl.n	80146b4 <_printf_i+0xa4>
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	6011      	str	r1, [r2, #0]
 8014662:	2b00      	cmp	r3, #0
 8014664:	da03      	bge.n	801466e <_printf_i+0x5e>
 8014666:	222d      	movs	r2, #45	; 0x2d
 8014668:	425b      	negs	r3, r3
 801466a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801466e:	486f      	ldr	r0, [pc, #444]	; (801482c <_printf_i+0x21c>)
 8014670:	220a      	movs	r2, #10
 8014672:	e039      	b.n	80146e8 <_printf_i+0xd8>
 8014674:	2973      	cmp	r1, #115	; 0x73
 8014676:	f000 809d 	beq.w	80147b4 <_printf_i+0x1a4>
 801467a:	d808      	bhi.n	801468e <_printf_i+0x7e>
 801467c:	296f      	cmp	r1, #111	; 0x6f
 801467e:	d020      	beq.n	80146c2 <_printf_i+0xb2>
 8014680:	2970      	cmp	r1, #112	; 0x70
 8014682:	d1dd      	bne.n	8014640 <_printf_i+0x30>
 8014684:	6823      	ldr	r3, [r4, #0]
 8014686:	f043 0320 	orr.w	r3, r3, #32
 801468a:	6023      	str	r3, [r4, #0]
 801468c:	e003      	b.n	8014696 <_printf_i+0x86>
 801468e:	2975      	cmp	r1, #117	; 0x75
 8014690:	d017      	beq.n	80146c2 <_printf_i+0xb2>
 8014692:	2978      	cmp	r1, #120	; 0x78
 8014694:	d1d4      	bne.n	8014640 <_printf_i+0x30>
 8014696:	2378      	movs	r3, #120	; 0x78
 8014698:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801469c:	4864      	ldr	r0, [pc, #400]	; (8014830 <_printf_i+0x220>)
 801469e:	e055      	b.n	801474c <_printf_i+0x13c>
 80146a0:	6813      	ldr	r3, [r2, #0]
 80146a2:	1d19      	adds	r1, r3, #4
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	6011      	str	r1, [r2, #0]
 80146a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80146ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80146b0:	2301      	movs	r3, #1
 80146b2:	e08c      	b.n	80147ce <_printf_i+0x1be>
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	6011      	str	r1, [r2, #0]
 80146b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80146bc:	bf18      	it	ne
 80146be:	b21b      	sxthne	r3, r3
 80146c0:	e7cf      	b.n	8014662 <_printf_i+0x52>
 80146c2:	6813      	ldr	r3, [r2, #0]
 80146c4:	6825      	ldr	r5, [r4, #0]
 80146c6:	1d18      	adds	r0, r3, #4
 80146c8:	6010      	str	r0, [r2, #0]
 80146ca:	0628      	lsls	r0, r5, #24
 80146cc:	d501      	bpl.n	80146d2 <_printf_i+0xc2>
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	e002      	b.n	80146d8 <_printf_i+0xc8>
 80146d2:	0668      	lsls	r0, r5, #25
 80146d4:	d5fb      	bpl.n	80146ce <_printf_i+0xbe>
 80146d6:	881b      	ldrh	r3, [r3, #0]
 80146d8:	4854      	ldr	r0, [pc, #336]	; (801482c <_printf_i+0x21c>)
 80146da:	296f      	cmp	r1, #111	; 0x6f
 80146dc:	bf14      	ite	ne
 80146de:	220a      	movne	r2, #10
 80146e0:	2208      	moveq	r2, #8
 80146e2:	2100      	movs	r1, #0
 80146e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80146e8:	6865      	ldr	r5, [r4, #4]
 80146ea:	60a5      	str	r5, [r4, #8]
 80146ec:	2d00      	cmp	r5, #0
 80146ee:	f2c0 8095 	blt.w	801481c <_printf_i+0x20c>
 80146f2:	6821      	ldr	r1, [r4, #0]
 80146f4:	f021 0104 	bic.w	r1, r1, #4
 80146f8:	6021      	str	r1, [r4, #0]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d13d      	bne.n	801477a <_printf_i+0x16a>
 80146fe:	2d00      	cmp	r5, #0
 8014700:	f040 808e 	bne.w	8014820 <_printf_i+0x210>
 8014704:	4665      	mov	r5, ip
 8014706:	2a08      	cmp	r2, #8
 8014708:	d10b      	bne.n	8014722 <_printf_i+0x112>
 801470a:	6823      	ldr	r3, [r4, #0]
 801470c:	07db      	lsls	r3, r3, #31
 801470e:	d508      	bpl.n	8014722 <_printf_i+0x112>
 8014710:	6923      	ldr	r3, [r4, #16]
 8014712:	6862      	ldr	r2, [r4, #4]
 8014714:	429a      	cmp	r2, r3
 8014716:	bfde      	ittt	le
 8014718:	2330      	movle	r3, #48	; 0x30
 801471a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801471e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014722:	ebac 0305 	sub.w	r3, ip, r5
 8014726:	6123      	str	r3, [r4, #16]
 8014728:	f8cd 8000 	str.w	r8, [sp]
 801472c:	463b      	mov	r3, r7
 801472e:	aa03      	add	r2, sp, #12
 8014730:	4621      	mov	r1, r4
 8014732:	4630      	mov	r0, r6
 8014734:	f7ff fef6 	bl	8014524 <_printf_common>
 8014738:	3001      	adds	r0, #1
 801473a:	d14d      	bne.n	80147d8 <_printf_i+0x1c8>
 801473c:	f04f 30ff 	mov.w	r0, #4294967295
 8014740:	b005      	add	sp, #20
 8014742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014746:	4839      	ldr	r0, [pc, #228]	; (801482c <_printf_i+0x21c>)
 8014748:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801474c:	6813      	ldr	r3, [r2, #0]
 801474e:	6821      	ldr	r1, [r4, #0]
 8014750:	1d1d      	adds	r5, r3, #4
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	6015      	str	r5, [r2, #0]
 8014756:	060a      	lsls	r2, r1, #24
 8014758:	d50b      	bpl.n	8014772 <_printf_i+0x162>
 801475a:	07ca      	lsls	r2, r1, #31
 801475c:	bf44      	itt	mi
 801475e:	f041 0120 	orrmi.w	r1, r1, #32
 8014762:	6021      	strmi	r1, [r4, #0]
 8014764:	b91b      	cbnz	r3, 801476e <_printf_i+0x15e>
 8014766:	6822      	ldr	r2, [r4, #0]
 8014768:	f022 0220 	bic.w	r2, r2, #32
 801476c:	6022      	str	r2, [r4, #0]
 801476e:	2210      	movs	r2, #16
 8014770:	e7b7      	b.n	80146e2 <_printf_i+0xd2>
 8014772:	064d      	lsls	r5, r1, #25
 8014774:	bf48      	it	mi
 8014776:	b29b      	uxthmi	r3, r3
 8014778:	e7ef      	b.n	801475a <_printf_i+0x14a>
 801477a:	4665      	mov	r5, ip
 801477c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014780:	fb02 3311 	mls	r3, r2, r1, r3
 8014784:	5cc3      	ldrb	r3, [r0, r3]
 8014786:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801478a:	460b      	mov	r3, r1
 801478c:	2900      	cmp	r1, #0
 801478e:	d1f5      	bne.n	801477c <_printf_i+0x16c>
 8014790:	e7b9      	b.n	8014706 <_printf_i+0xf6>
 8014792:	6813      	ldr	r3, [r2, #0]
 8014794:	6825      	ldr	r5, [r4, #0]
 8014796:	6961      	ldr	r1, [r4, #20]
 8014798:	1d18      	adds	r0, r3, #4
 801479a:	6010      	str	r0, [r2, #0]
 801479c:	0628      	lsls	r0, r5, #24
 801479e:	681b      	ldr	r3, [r3, #0]
 80147a0:	d501      	bpl.n	80147a6 <_printf_i+0x196>
 80147a2:	6019      	str	r1, [r3, #0]
 80147a4:	e002      	b.n	80147ac <_printf_i+0x19c>
 80147a6:	066a      	lsls	r2, r5, #25
 80147a8:	d5fb      	bpl.n	80147a2 <_printf_i+0x192>
 80147aa:	8019      	strh	r1, [r3, #0]
 80147ac:	2300      	movs	r3, #0
 80147ae:	6123      	str	r3, [r4, #16]
 80147b0:	4665      	mov	r5, ip
 80147b2:	e7b9      	b.n	8014728 <_printf_i+0x118>
 80147b4:	6813      	ldr	r3, [r2, #0]
 80147b6:	1d19      	adds	r1, r3, #4
 80147b8:	6011      	str	r1, [r2, #0]
 80147ba:	681d      	ldr	r5, [r3, #0]
 80147bc:	6862      	ldr	r2, [r4, #4]
 80147be:	2100      	movs	r1, #0
 80147c0:	4628      	mov	r0, r5
 80147c2:	f7eb fd1d 	bl	8000200 <memchr>
 80147c6:	b108      	cbz	r0, 80147cc <_printf_i+0x1bc>
 80147c8:	1b40      	subs	r0, r0, r5
 80147ca:	6060      	str	r0, [r4, #4]
 80147cc:	6863      	ldr	r3, [r4, #4]
 80147ce:	6123      	str	r3, [r4, #16]
 80147d0:	2300      	movs	r3, #0
 80147d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80147d6:	e7a7      	b.n	8014728 <_printf_i+0x118>
 80147d8:	6923      	ldr	r3, [r4, #16]
 80147da:	462a      	mov	r2, r5
 80147dc:	4639      	mov	r1, r7
 80147de:	4630      	mov	r0, r6
 80147e0:	47c0      	blx	r8
 80147e2:	3001      	adds	r0, #1
 80147e4:	d0aa      	beq.n	801473c <_printf_i+0x12c>
 80147e6:	6823      	ldr	r3, [r4, #0]
 80147e8:	079b      	lsls	r3, r3, #30
 80147ea:	d413      	bmi.n	8014814 <_printf_i+0x204>
 80147ec:	68e0      	ldr	r0, [r4, #12]
 80147ee:	9b03      	ldr	r3, [sp, #12]
 80147f0:	4298      	cmp	r0, r3
 80147f2:	bfb8      	it	lt
 80147f4:	4618      	movlt	r0, r3
 80147f6:	e7a3      	b.n	8014740 <_printf_i+0x130>
 80147f8:	2301      	movs	r3, #1
 80147fa:	464a      	mov	r2, r9
 80147fc:	4639      	mov	r1, r7
 80147fe:	4630      	mov	r0, r6
 8014800:	47c0      	blx	r8
 8014802:	3001      	adds	r0, #1
 8014804:	d09a      	beq.n	801473c <_printf_i+0x12c>
 8014806:	3501      	adds	r5, #1
 8014808:	68e3      	ldr	r3, [r4, #12]
 801480a:	9a03      	ldr	r2, [sp, #12]
 801480c:	1a9b      	subs	r3, r3, r2
 801480e:	42ab      	cmp	r3, r5
 8014810:	dcf2      	bgt.n	80147f8 <_printf_i+0x1e8>
 8014812:	e7eb      	b.n	80147ec <_printf_i+0x1dc>
 8014814:	2500      	movs	r5, #0
 8014816:	f104 0919 	add.w	r9, r4, #25
 801481a:	e7f5      	b.n	8014808 <_printf_i+0x1f8>
 801481c:	2b00      	cmp	r3, #0
 801481e:	d1ac      	bne.n	801477a <_printf_i+0x16a>
 8014820:	7803      	ldrb	r3, [r0, #0]
 8014822:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014826:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801482a:	e76c      	b.n	8014706 <_printf_i+0xf6>
 801482c:	0802286b 	.word	0x0802286b
 8014830:	0802287c 	.word	0x0802287c

08014834 <_sbrk_r>:
 8014834:	b538      	push	{r3, r4, r5, lr}
 8014836:	4c06      	ldr	r4, [pc, #24]	; (8014850 <_sbrk_r+0x1c>)
 8014838:	2300      	movs	r3, #0
 801483a:	4605      	mov	r5, r0
 801483c:	4608      	mov	r0, r1
 801483e:	6023      	str	r3, [r4, #0]
 8014840:	f7fb fa6c 	bl	800fd1c <_sbrk>
 8014844:	1c43      	adds	r3, r0, #1
 8014846:	d102      	bne.n	801484e <_sbrk_r+0x1a>
 8014848:	6823      	ldr	r3, [r4, #0]
 801484a:	b103      	cbz	r3, 801484e <_sbrk_r+0x1a>
 801484c:	602b      	str	r3, [r5, #0]
 801484e:	bd38      	pop	{r3, r4, r5, pc}
 8014850:	200006f4 	.word	0x200006f4

08014854 <_raise_r>:
 8014854:	291f      	cmp	r1, #31
 8014856:	b538      	push	{r3, r4, r5, lr}
 8014858:	4604      	mov	r4, r0
 801485a:	460d      	mov	r5, r1
 801485c:	d904      	bls.n	8014868 <_raise_r+0x14>
 801485e:	2316      	movs	r3, #22
 8014860:	6003      	str	r3, [r0, #0]
 8014862:	f04f 30ff 	mov.w	r0, #4294967295
 8014866:	bd38      	pop	{r3, r4, r5, pc}
 8014868:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801486a:	b112      	cbz	r2, 8014872 <_raise_r+0x1e>
 801486c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014870:	b94b      	cbnz	r3, 8014886 <_raise_r+0x32>
 8014872:	4620      	mov	r0, r4
 8014874:	f000 f830 	bl	80148d8 <_getpid_r>
 8014878:	462a      	mov	r2, r5
 801487a:	4601      	mov	r1, r0
 801487c:	4620      	mov	r0, r4
 801487e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014882:	f000 b817 	b.w	80148b4 <_kill_r>
 8014886:	2b01      	cmp	r3, #1
 8014888:	d00a      	beq.n	80148a0 <_raise_r+0x4c>
 801488a:	1c59      	adds	r1, r3, #1
 801488c:	d103      	bne.n	8014896 <_raise_r+0x42>
 801488e:	2316      	movs	r3, #22
 8014890:	6003      	str	r3, [r0, #0]
 8014892:	2001      	movs	r0, #1
 8014894:	e7e7      	b.n	8014866 <_raise_r+0x12>
 8014896:	2400      	movs	r4, #0
 8014898:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801489c:	4628      	mov	r0, r5
 801489e:	4798      	blx	r3
 80148a0:	2000      	movs	r0, #0
 80148a2:	e7e0      	b.n	8014866 <_raise_r+0x12>

080148a4 <raise>:
 80148a4:	4b02      	ldr	r3, [pc, #8]	; (80148b0 <raise+0xc>)
 80148a6:	4601      	mov	r1, r0
 80148a8:	6818      	ldr	r0, [r3, #0]
 80148aa:	f7ff bfd3 	b.w	8014854 <_raise_r>
 80148ae:	bf00      	nop
 80148b0:	2000002c 	.word	0x2000002c

080148b4 <_kill_r>:
 80148b4:	b538      	push	{r3, r4, r5, lr}
 80148b6:	4c07      	ldr	r4, [pc, #28]	; (80148d4 <_kill_r+0x20>)
 80148b8:	2300      	movs	r3, #0
 80148ba:	4605      	mov	r5, r0
 80148bc:	4608      	mov	r0, r1
 80148be:	4611      	mov	r1, r2
 80148c0:	6023      	str	r3, [r4, #0]
 80148c2:	f7fb f9a3 	bl	800fc0c <_kill>
 80148c6:	1c43      	adds	r3, r0, #1
 80148c8:	d102      	bne.n	80148d0 <_kill_r+0x1c>
 80148ca:	6823      	ldr	r3, [r4, #0]
 80148cc:	b103      	cbz	r3, 80148d0 <_kill_r+0x1c>
 80148ce:	602b      	str	r3, [r5, #0]
 80148d0:	bd38      	pop	{r3, r4, r5, pc}
 80148d2:	bf00      	nop
 80148d4:	200006f4 	.word	0x200006f4

080148d8 <_getpid_r>:
 80148d8:	f7fb b990 	b.w	800fbfc <_getpid>

080148dc <strncmp>:
 80148dc:	b510      	push	{r4, lr}
 80148de:	b16a      	cbz	r2, 80148fc <strncmp+0x20>
 80148e0:	3901      	subs	r1, #1
 80148e2:	1884      	adds	r4, r0, r2
 80148e4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80148e8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80148ec:	4293      	cmp	r3, r2
 80148ee:	d103      	bne.n	80148f8 <strncmp+0x1c>
 80148f0:	42a0      	cmp	r0, r4
 80148f2:	d001      	beq.n	80148f8 <strncmp+0x1c>
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d1f5      	bne.n	80148e4 <strncmp+0x8>
 80148f8:	1a98      	subs	r0, r3, r2
 80148fa:	bd10      	pop	{r4, pc}
 80148fc:	4610      	mov	r0, r2
 80148fe:	e7fc      	b.n	80148fa <strncmp+0x1e>

08014900 <__swbuf_r>:
 8014900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014902:	460e      	mov	r6, r1
 8014904:	4614      	mov	r4, r2
 8014906:	4605      	mov	r5, r0
 8014908:	b118      	cbz	r0, 8014912 <__swbuf_r+0x12>
 801490a:	6983      	ldr	r3, [r0, #24]
 801490c:	b90b      	cbnz	r3, 8014912 <__swbuf_r+0x12>
 801490e:	f001 f84f 	bl	80159b0 <__sinit>
 8014912:	4b21      	ldr	r3, [pc, #132]	; (8014998 <__swbuf_r+0x98>)
 8014914:	429c      	cmp	r4, r3
 8014916:	d12a      	bne.n	801496e <__swbuf_r+0x6e>
 8014918:	686c      	ldr	r4, [r5, #4]
 801491a:	69a3      	ldr	r3, [r4, #24]
 801491c:	60a3      	str	r3, [r4, #8]
 801491e:	89a3      	ldrh	r3, [r4, #12]
 8014920:	071a      	lsls	r2, r3, #28
 8014922:	d52e      	bpl.n	8014982 <__swbuf_r+0x82>
 8014924:	6923      	ldr	r3, [r4, #16]
 8014926:	b363      	cbz	r3, 8014982 <__swbuf_r+0x82>
 8014928:	6923      	ldr	r3, [r4, #16]
 801492a:	6820      	ldr	r0, [r4, #0]
 801492c:	1ac0      	subs	r0, r0, r3
 801492e:	6963      	ldr	r3, [r4, #20]
 8014930:	b2f6      	uxtb	r6, r6
 8014932:	4283      	cmp	r3, r0
 8014934:	4637      	mov	r7, r6
 8014936:	dc04      	bgt.n	8014942 <__swbuf_r+0x42>
 8014938:	4621      	mov	r1, r4
 801493a:	4628      	mov	r0, r5
 801493c:	f000 ffce 	bl	80158dc <_fflush_r>
 8014940:	bb28      	cbnz	r0, 801498e <__swbuf_r+0x8e>
 8014942:	68a3      	ldr	r3, [r4, #8]
 8014944:	3b01      	subs	r3, #1
 8014946:	60a3      	str	r3, [r4, #8]
 8014948:	6823      	ldr	r3, [r4, #0]
 801494a:	1c5a      	adds	r2, r3, #1
 801494c:	6022      	str	r2, [r4, #0]
 801494e:	701e      	strb	r6, [r3, #0]
 8014950:	6963      	ldr	r3, [r4, #20]
 8014952:	3001      	adds	r0, #1
 8014954:	4283      	cmp	r3, r0
 8014956:	d004      	beq.n	8014962 <__swbuf_r+0x62>
 8014958:	89a3      	ldrh	r3, [r4, #12]
 801495a:	07db      	lsls	r3, r3, #31
 801495c:	d519      	bpl.n	8014992 <__swbuf_r+0x92>
 801495e:	2e0a      	cmp	r6, #10
 8014960:	d117      	bne.n	8014992 <__swbuf_r+0x92>
 8014962:	4621      	mov	r1, r4
 8014964:	4628      	mov	r0, r5
 8014966:	f000 ffb9 	bl	80158dc <_fflush_r>
 801496a:	b190      	cbz	r0, 8014992 <__swbuf_r+0x92>
 801496c:	e00f      	b.n	801498e <__swbuf_r+0x8e>
 801496e:	4b0b      	ldr	r3, [pc, #44]	; (801499c <__swbuf_r+0x9c>)
 8014970:	429c      	cmp	r4, r3
 8014972:	d101      	bne.n	8014978 <__swbuf_r+0x78>
 8014974:	68ac      	ldr	r4, [r5, #8]
 8014976:	e7d0      	b.n	801491a <__swbuf_r+0x1a>
 8014978:	4b09      	ldr	r3, [pc, #36]	; (80149a0 <__swbuf_r+0xa0>)
 801497a:	429c      	cmp	r4, r3
 801497c:	bf08      	it	eq
 801497e:	68ec      	ldreq	r4, [r5, #12]
 8014980:	e7cb      	b.n	801491a <__swbuf_r+0x1a>
 8014982:	4621      	mov	r1, r4
 8014984:	4628      	mov	r0, r5
 8014986:	f000 f80d 	bl	80149a4 <__swsetup_r>
 801498a:	2800      	cmp	r0, #0
 801498c:	d0cc      	beq.n	8014928 <__swbuf_r+0x28>
 801498e:	f04f 37ff 	mov.w	r7, #4294967295
 8014992:	4638      	mov	r0, r7
 8014994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014996:	bf00      	nop
 8014998:	080228bc 	.word	0x080228bc
 801499c:	080228dc 	.word	0x080228dc
 80149a0:	0802289c 	.word	0x0802289c

080149a4 <__swsetup_r>:
 80149a4:	4b32      	ldr	r3, [pc, #200]	; (8014a70 <__swsetup_r+0xcc>)
 80149a6:	b570      	push	{r4, r5, r6, lr}
 80149a8:	681d      	ldr	r5, [r3, #0]
 80149aa:	4606      	mov	r6, r0
 80149ac:	460c      	mov	r4, r1
 80149ae:	b125      	cbz	r5, 80149ba <__swsetup_r+0x16>
 80149b0:	69ab      	ldr	r3, [r5, #24]
 80149b2:	b913      	cbnz	r3, 80149ba <__swsetup_r+0x16>
 80149b4:	4628      	mov	r0, r5
 80149b6:	f000 fffb 	bl	80159b0 <__sinit>
 80149ba:	4b2e      	ldr	r3, [pc, #184]	; (8014a74 <__swsetup_r+0xd0>)
 80149bc:	429c      	cmp	r4, r3
 80149be:	d10f      	bne.n	80149e0 <__swsetup_r+0x3c>
 80149c0:	686c      	ldr	r4, [r5, #4]
 80149c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80149c6:	b29a      	uxth	r2, r3
 80149c8:	0715      	lsls	r5, r2, #28
 80149ca:	d42c      	bmi.n	8014a26 <__swsetup_r+0x82>
 80149cc:	06d0      	lsls	r0, r2, #27
 80149ce:	d411      	bmi.n	80149f4 <__swsetup_r+0x50>
 80149d0:	2209      	movs	r2, #9
 80149d2:	6032      	str	r2, [r6, #0]
 80149d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80149d8:	81a3      	strh	r3, [r4, #12]
 80149da:	f04f 30ff 	mov.w	r0, #4294967295
 80149de:	e03e      	b.n	8014a5e <__swsetup_r+0xba>
 80149e0:	4b25      	ldr	r3, [pc, #148]	; (8014a78 <__swsetup_r+0xd4>)
 80149e2:	429c      	cmp	r4, r3
 80149e4:	d101      	bne.n	80149ea <__swsetup_r+0x46>
 80149e6:	68ac      	ldr	r4, [r5, #8]
 80149e8:	e7eb      	b.n	80149c2 <__swsetup_r+0x1e>
 80149ea:	4b24      	ldr	r3, [pc, #144]	; (8014a7c <__swsetup_r+0xd8>)
 80149ec:	429c      	cmp	r4, r3
 80149ee:	bf08      	it	eq
 80149f0:	68ec      	ldreq	r4, [r5, #12]
 80149f2:	e7e6      	b.n	80149c2 <__swsetup_r+0x1e>
 80149f4:	0751      	lsls	r1, r2, #29
 80149f6:	d512      	bpl.n	8014a1e <__swsetup_r+0x7a>
 80149f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80149fa:	b141      	cbz	r1, 8014a0e <__swsetup_r+0x6a>
 80149fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014a00:	4299      	cmp	r1, r3
 8014a02:	d002      	beq.n	8014a0a <__swsetup_r+0x66>
 8014a04:	4630      	mov	r0, r6
 8014a06:	f7ff f8d1 	bl	8013bac <_free_r>
 8014a0a:	2300      	movs	r3, #0
 8014a0c:	6363      	str	r3, [r4, #52]	; 0x34
 8014a0e:	89a3      	ldrh	r3, [r4, #12]
 8014a10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014a14:	81a3      	strh	r3, [r4, #12]
 8014a16:	2300      	movs	r3, #0
 8014a18:	6063      	str	r3, [r4, #4]
 8014a1a:	6923      	ldr	r3, [r4, #16]
 8014a1c:	6023      	str	r3, [r4, #0]
 8014a1e:	89a3      	ldrh	r3, [r4, #12]
 8014a20:	f043 0308 	orr.w	r3, r3, #8
 8014a24:	81a3      	strh	r3, [r4, #12]
 8014a26:	6923      	ldr	r3, [r4, #16]
 8014a28:	b94b      	cbnz	r3, 8014a3e <__swsetup_r+0x9a>
 8014a2a:	89a3      	ldrh	r3, [r4, #12]
 8014a2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014a34:	d003      	beq.n	8014a3e <__swsetup_r+0x9a>
 8014a36:	4621      	mov	r1, r4
 8014a38:	4630      	mov	r0, r6
 8014a3a:	f001 f875 	bl	8015b28 <__smakebuf_r>
 8014a3e:	89a2      	ldrh	r2, [r4, #12]
 8014a40:	f012 0301 	ands.w	r3, r2, #1
 8014a44:	d00c      	beq.n	8014a60 <__swsetup_r+0xbc>
 8014a46:	2300      	movs	r3, #0
 8014a48:	60a3      	str	r3, [r4, #8]
 8014a4a:	6963      	ldr	r3, [r4, #20]
 8014a4c:	425b      	negs	r3, r3
 8014a4e:	61a3      	str	r3, [r4, #24]
 8014a50:	6923      	ldr	r3, [r4, #16]
 8014a52:	b953      	cbnz	r3, 8014a6a <__swsetup_r+0xc6>
 8014a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a58:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014a5c:	d1ba      	bne.n	80149d4 <__swsetup_r+0x30>
 8014a5e:	bd70      	pop	{r4, r5, r6, pc}
 8014a60:	0792      	lsls	r2, r2, #30
 8014a62:	bf58      	it	pl
 8014a64:	6963      	ldrpl	r3, [r4, #20]
 8014a66:	60a3      	str	r3, [r4, #8]
 8014a68:	e7f2      	b.n	8014a50 <__swsetup_r+0xac>
 8014a6a:	2000      	movs	r0, #0
 8014a6c:	e7f7      	b.n	8014a5e <__swsetup_r+0xba>
 8014a6e:	bf00      	nop
 8014a70:	2000002c 	.word	0x2000002c
 8014a74:	080228bc 	.word	0x080228bc
 8014a78:	080228dc 	.word	0x080228dc
 8014a7c:	0802289c 	.word	0x0802289c

08014a80 <__register_exitproc>:
 8014a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a84:	4d2c      	ldr	r5, [pc, #176]	; (8014b38 <__register_exitproc+0xb8>)
 8014a86:	682c      	ldr	r4, [r5, #0]
 8014a88:	4607      	mov	r7, r0
 8014a8a:	460e      	mov	r6, r1
 8014a8c:	4691      	mov	r9, r2
 8014a8e:	4698      	mov	r8, r3
 8014a90:	b934      	cbnz	r4, 8014aa0 <__register_exitproc+0x20>
 8014a92:	4b2a      	ldr	r3, [pc, #168]	; (8014b3c <__register_exitproc+0xbc>)
 8014a94:	4c2a      	ldr	r4, [pc, #168]	; (8014b40 <__register_exitproc+0xc0>)
 8014a96:	602c      	str	r4, [r5, #0]
 8014a98:	b113      	cbz	r3, 8014aa0 <__register_exitproc+0x20>
 8014a9a:	681b      	ldr	r3, [r3, #0]
 8014a9c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8014aa0:	6863      	ldr	r3, [r4, #4]
 8014aa2:	2b1f      	cmp	r3, #31
 8014aa4:	dd3d      	ble.n	8014b22 <__register_exitproc+0xa2>
 8014aa6:	4b27      	ldr	r3, [pc, #156]	; (8014b44 <__register_exitproc+0xc4>)
 8014aa8:	b91b      	cbnz	r3, 8014ab2 <__register_exitproc+0x32>
 8014aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8014aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ab2:	208c      	movs	r0, #140	; 0x8c
 8014ab4:	f7ff f848 	bl	8013b48 <malloc>
 8014ab8:	4604      	mov	r4, r0
 8014aba:	2800      	cmp	r0, #0
 8014abc:	d0f5      	beq.n	8014aaa <__register_exitproc+0x2a>
 8014abe:	2300      	movs	r3, #0
 8014ac0:	682a      	ldr	r2, [r5, #0]
 8014ac2:	6002      	str	r2, [r0, #0]
 8014ac4:	6043      	str	r3, [r0, #4]
 8014ac6:	6028      	str	r0, [r5, #0]
 8014ac8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 8014acc:	b30f      	cbz	r7, 8014b12 <__register_exitproc+0x92>
 8014ace:	f44f 7084 	mov.w	r0, #264	; 0x108
 8014ad2:	f7ff f839 	bl	8013b48 <malloc>
 8014ad6:	2800      	cmp	r0, #0
 8014ad8:	d0e7      	beq.n	8014aaa <__register_exitproc+0x2a>
 8014ada:	2300      	movs	r3, #0
 8014adc:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8014ae0:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8014ae4:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8014ae8:	6862      	ldr	r2, [r4, #4]
 8014aea:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 8014aee:	2301      	movs	r3, #1
 8014af0:	4093      	lsls	r3, r2
 8014af2:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8014af6:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 8014afa:	431a      	orrs	r2, r3
 8014afc:	2f02      	cmp	r7, #2
 8014afe:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8014b02:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 8014b06:	bf02      	ittt	eq
 8014b08:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 8014b0c:	4313      	orreq	r3, r2
 8014b0e:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 8014b12:	6863      	ldr	r3, [r4, #4]
 8014b14:	1c5a      	adds	r2, r3, #1
 8014b16:	3302      	adds	r3, #2
 8014b18:	6062      	str	r2, [r4, #4]
 8014b1a:	2000      	movs	r0, #0
 8014b1c:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8014b20:	e7c5      	b.n	8014aae <__register_exitproc+0x2e>
 8014b22:	2f00      	cmp	r7, #0
 8014b24:	d0f5      	beq.n	8014b12 <__register_exitproc+0x92>
 8014b26:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8014b2a:	2800      	cmp	r0, #0
 8014b2c:	d1dc      	bne.n	8014ae8 <__register_exitproc+0x68>
 8014b2e:	4b05      	ldr	r3, [pc, #20]	; (8014b44 <__register_exitproc+0xc4>)
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d0ba      	beq.n	8014aaa <__register_exitproc+0x2a>
 8014b34:	e7cb      	b.n	8014ace <__register_exitproc+0x4e>
 8014b36:	bf00      	nop
 8014b38:	200006ec 	.word	0x200006ec
 8014b3c:	00000000 	.word	0x00000000
 8014b40:	20000660 	.word	0x20000660
 8014b44:	08013b49 	.word	0x08013b49

08014b48 <quorem>:
 8014b48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b4c:	6903      	ldr	r3, [r0, #16]
 8014b4e:	690c      	ldr	r4, [r1, #16]
 8014b50:	42a3      	cmp	r3, r4
 8014b52:	4680      	mov	r8, r0
 8014b54:	f2c0 8082 	blt.w	8014c5c <quorem+0x114>
 8014b58:	3c01      	subs	r4, #1
 8014b5a:	f101 0714 	add.w	r7, r1, #20
 8014b5e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014b62:	f100 0614 	add.w	r6, r0, #20
 8014b66:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014b6a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014b6e:	eb06 030c 	add.w	r3, r6, ip
 8014b72:	3501      	adds	r5, #1
 8014b74:	eb07 090c 	add.w	r9, r7, ip
 8014b78:	9301      	str	r3, [sp, #4]
 8014b7a:	fbb0 f5f5 	udiv	r5, r0, r5
 8014b7e:	b395      	cbz	r5, 8014be6 <quorem+0x9e>
 8014b80:	f04f 0a00 	mov.w	sl, #0
 8014b84:	4638      	mov	r0, r7
 8014b86:	46b6      	mov	lr, r6
 8014b88:	46d3      	mov	fp, sl
 8014b8a:	f850 2b04 	ldr.w	r2, [r0], #4
 8014b8e:	b293      	uxth	r3, r2
 8014b90:	fb05 a303 	mla	r3, r5, r3, sl
 8014b94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b98:	b29b      	uxth	r3, r3
 8014b9a:	ebab 0303 	sub.w	r3, fp, r3
 8014b9e:	0c12      	lsrs	r2, r2, #16
 8014ba0:	f8de b000 	ldr.w	fp, [lr]
 8014ba4:	fb05 a202 	mla	r2, r5, r2, sl
 8014ba8:	fa13 f38b 	uxtah	r3, r3, fp
 8014bac:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014bb0:	fa1f fb82 	uxth.w	fp, r2
 8014bb4:	f8de 2000 	ldr.w	r2, [lr]
 8014bb8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014bbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014bc0:	b29b      	uxth	r3, r3
 8014bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014bc6:	4581      	cmp	r9, r0
 8014bc8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014bcc:	f84e 3b04 	str.w	r3, [lr], #4
 8014bd0:	d2db      	bcs.n	8014b8a <quorem+0x42>
 8014bd2:	f856 300c 	ldr.w	r3, [r6, ip]
 8014bd6:	b933      	cbnz	r3, 8014be6 <quorem+0x9e>
 8014bd8:	9b01      	ldr	r3, [sp, #4]
 8014bda:	3b04      	subs	r3, #4
 8014bdc:	429e      	cmp	r6, r3
 8014bde:	461a      	mov	r2, r3
 8014be0:	d330      	bcc.n	8014c44 <quorem+0xfc>
 8014be2:	f8c8 4010 	str.w	r4, [r8, #16]
 8014be6:	4640      	mov	r0, r8
 8014be8:	f001 f9f6 	bl	8015fd8 <__mcmp>
 8014bec:	2800      	cmp	r0, #0
 8014bee:	db25      	blt.n	8014c3c <quorem+0xf4>
 8014bf0:	3501      	adds	r5, #1
 8014bf2:	4630      	mov	r0, r6
 8014bf4:	f04f 0c00 	mov.w	ip, #0
 8014bf8:	f857 2b04 	ldr.w	r2, [r7], #4
 8014bfc:	f8d0 e000 	ldr.w	lr, [r0]
 8014c00:	b293      	uxth	r3, r2
 8014c02:	ebac 0303 	sub.w	r3, ip, r3
 8014c06:	0c12      	lsrs	r2, r2, #16
 8014c08:	fa13 f38e 	uxtah	r3, r3, lr
 8014c0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014c10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014c14:	b29b      	uxth	r3, r3
 8014c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014c1a:	45b9      	cmp	r9, r7
 8014c1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014c20:	f840 3b04 	str.w	r3, [r0], #4
 8014c24:	d2e8      	bcs.n	8014bf8 <quorem+0xb0>
 8014c26:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014c2a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014c2e:	b92a      	cbnz	r2, 8014c3c <quorem+0xf4>
 8014c30:	3b04      	subs	r3, #4
 8014c32:	429e      	cmp	r6, r3
 8014c34:	461a      	mov	r2, r3
 8014c36:	d30b      	bcc.n	8014c50 <quorem+0x108>
 8014c38:	f8c8 4010 	str.w	r4, [r8, #16]
 8014c3c:	4628      	mov	r0, r5
 8014c3e:	b003      	add	sp, #12
 8014c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c44:	6812      	ldr	r2, [r2, #0]
 8014c46:	3b04      	subs	r3, #4
 8014c48:	2a00      	cmp	r2, #0
 8014c4a:	d1ca      	bne.n	8014be2 <quorem+0x9a>
 8014c4c:	3c01      	subs	r4, #1
 8014c4e:	e7c5      	b.n	8014bdc <quorem+0x94>
 8014c50:	6812      	ldr	r2, [r2, #0]
 8014c52:	3b04      	subs	r3, #4
 8014c54:	2a00      	cmp	r2, #0
 8014c56:	d1ef      	bne.n	8014c38 <quorem+0xf0>
 8014c58:	3c01      	subs	r4, #1
 8014c5a:	e7ea      	b.n	8014c32 <quorem+0xea>
 8014c5c:	2000      	movs	r0, #0
 8014c5e:	e7ee      	b.n	8014c3e <quorem+0xf6>

08014c60 <_dtoa_r>:
 8014c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c64:	ec57 6b10 	vmov	r6, r7, d0
 8014c68:	b097      	sub	sp, #92	; 0x5c
 8014c6a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014c6c:	9106      	str	r1, [sp, #24]
 8014c6e:	4604      	mov	r4, r0
 8014c70:	920b      	str	r2, [sp, #44]	; 0x2c
 8014c72:	9312      	str	r3, [sp, #72]	; 0x48
 8014c74:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014c78:	e9cd 6700 	strd	r6, r7, [sp]
 8014c7c:	b93d      	cbnz	r5, 8014c8e <_dtoa_r+0x2e>
 8014c7e:	2010      	movs	r0, #16
 8014c80:	f7fe ff62 	bl	8013b48 <malloc>
 8014c84:	6260      	str	r0, [r4, #36]	; 0x24
 8014c86:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014c8a:	6005      	str	r5, [r0, #0]
 8014c8c:	60c5      	str	r5, [r0, #12]
 8014c8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c90:	6819      	ldr	r1, [r3, #0]
 8014c92:	b151      	cbz	r1, 8014caa <_dtoa_r+0x4a>
 8014c94:	685a      	ldr	r2, [r3, #4]
 8014c96:	604a      	str	r2, [r1, #4]
 8014c98:	2301      	movs	r3, #1
 8014c9a:	4093      	lsls	r3, r2
 8014c9c:	608b      	str	r3, [r1, #8]
 8014c9e:	4620      	mov	r0, r4
 8014ca0:	f000 ffb8 	bl	8015c14 <_Bfree>
 8014ca4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ca6:	2200      	movs	r2, #0
 8014ca8:	601a      	str	r2, [r3, #0]
 8014caa:	1e3b      	subs	r3, r7, #0
 8014cac:	bfbb      	ittet	lt
 8014cae:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014cb2:	9301      	strlt	r3, [sp, #4]
 8014cb4:	2300      	movge	r3, #0
 8014cb6:	2201      	movlt	r2, #1
 8014cb8:	bfac      	ite	ge
 8014cba:	f8c8 3000 	strge.w	r3, [r8]
 8014cbe:	f8c8 2000 	strlt.w	r2, [r8]
 8014cc2:	4baf      	ldr	r3, [pc, #700]	; (8014f80 <_dtoa_r+0x320>)
 8014cc4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014cc8:	ea33 0308 	bics.w	r3, r3, r8
 8014ccc:	d114      	bne.n	8014cf8 <_dtoa_r+0x98>
 8014cce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014cd0:	f242 730f 	movw	r3, #9999	; 0x270f
 8014cd4:	6013      	str	r3, [r2, #0]
 8014cd6:	9b00      	ldr	r3, [sp, #0]
 8014cd8:	b923      	cbnz	r3, 8014ce4 <_dtoa_r+0x84>
 8014cda:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014cde:	2800      	cmp	r0, #0
 8014ce0:	f000 8542 	beq.w	8015768 <_dtoa_r+0xb08>
 8014ce4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014ce6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014f94 <_dtoa_r+0x334>
 8014cea:	2b00      	cmp	r3, #0
 8014cec:	f000 8544 	beq.w	8015778 <_dtoa_r+0xb18>
 8014cf0:	f10b 0303 	add.w	r3, fp, #3
 8014cf4:	f000 bd3e 	b.w	8015774 <_dtoa_r+0xb14>
 8014cf8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014cfc:	2200      	movs	r2, #0
 8014cfe:	2300      	movs	r3, #0
 8014d00:	4630      	mov	r0, r6
 8014d02:	4639      	mov	r1, r7
 8014d04:	f7eb fef0 	bl	8000ae8 <__aeabi_dcmpeq>
 8014d08:	4681      	mov	r9, r0
 8014d0a:	b168      	cbz	r0, 8014d28 <_dtoa_r+0xc8>
 8014d0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014d0e:	2301      	movs	r3, #1
 8014d10:	6013      	str	r3, [r2, #0]
 8014d12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014d14:	2b00      	cmp	r3, #0
 8014d16:	f000 8524 	beq.w	8015762 <_dtoa_r+0xb02>
 8014d1a:	4b9a      	ldr	r3, [pc, #616]	; (8014f84 <_dtoa_r+0x324>)
 8014d1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014d1e:	f103 3bff 	add.w	fp, r3, #4294967295
 8014d22:	6013      	str	r3, [r2, #0]
 8014d24:	f000 bd28 	b.w	8015778 <_dtoa_r+0xb18>
 8014d28:	aa14      	add	r2, sp, #80	; 0x50
 8014d2a:	a915      	add	r1, sp, #84	; 0x54
 8014d2c:	ec47 6b10 	vmov	d0, r6, r7
 8014d30:	4620      	mov	r0, r4
 8014d32:	f001 f9c8 	bl	80160c6 <__d2b>
 8014d36:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014d3a:	9004      	str	r0, [sp, #16]
 8014d3c:	2d00      	cmp	r5, #0
 8014d3e:	d07c      	beq.n	8014e3a <_dtoa_r+0x1da>
 8014d40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014d44:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014d48:	46b2      	mov	sl, r6
 8014d4a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014d4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014d52:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014d56:	2200      	movs	r2, #0
 8014d58:	4b8b      	ldr	r3, [pc, #556]	; (8014f88 <_dtoa_r+0x328>)
 8014d5a:	4650      	mov	r0, sl
 8014d5c:	4659      	mov	r1, fp
 8014d5e:	f7eb faa3 	bl	80002a8 <__aeabi_dsub>
 8014d62:	a381      	add	r3, pc, #516	; (adr r3, 8014f68 <_dtoa_r+0x308>)
 8014d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d68:	f7eb fc56 	bl	8000618 <__aeabi_dmul>
 8014d6c:	a380      	add	r3, pc, #512	; (adr r3, 8014f70 <_dtoa_r+0x310>)
 8014d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d72:	f7eb fa9b 	bl	80002ac <__adddf3>
 8014d76:	4606      	mov	r6, r0
 8014d78:	4628      	mov	r0, r5
 8014d7a:	460f      	mov	r7, r1
 8014d7c:	f7eb fbe2 	bl	8000544 <__aeabi_i2d>
 8014d80:	a37d      	add	r3, pc, #500	; (adr r3, 8014f78 <_dtoa_r+0x318>)
 8014d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d86:	f7eb fc47 	bl	8000618 <__aeabi_dmul>
 8014d8a:	4602      	mov	r2, r0
 8014d8c:	460b      	mov	r3, r1
 8014d8e:	4630      	mov	r0, r6
 8014d90:	4639      	mov	r1, r7
 8014d92:	f7eb fa8b 	bl	80002ac <__adddf3>
 8014d96:	4606      	mov	r6, r0
 8014d98:	460f      	mov	r7, r1
 8014d9a:	f7eb feed 	bl	8000b78 <__aeabi_d2iz>
 8014d9e:	2200      	movs	r2, #0
 8014da0:	4682      	mov	sl, r0
 8014da2:	2300      	movs	r3, #0
 8014da4:	4630      	mov	r0, r6
 8014da6:	4639      	mov	r1, r7
 8014da8:	f7eb fea8 	bl	8000afc <__aeabi_dcmplt>
 8014dac:	b148      	cbz	r0, 8014dc2 <_dtoa_r+0x162>
 8014dae:	4650      	mov	r0, sl
 8014db0:	f7eb fbc8 	bl	8000544 <__aeabi_i2d>
 8014db4:	4632      	mov	r2, r6
 8014db6:	463b      	mov	r3, r7
 8014db8:	f7eb fe96 	bl	8000ae8 <__aeabi_dcmpeq>
 8014dbc:	b908      	cbnz	r0, 8014dc2 <_dtoa_r+0x162>
 8014dbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014dc2:	f1ba 0f16 	cmp.w	sl, #22
 8014dc6:	d859      	bhi.n	8014e7c <_dtoa_r+0x21c>
 8014dc8:	4970      	ldr	r1, [pc, #448]	; (8014f8c <_dtoa_r+0x32c>)
 8014dca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014dce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014dd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014dd6:	f7eb feaf 	bl	8000b38 <__aeabi_dcmpgt>
 8014dda:	2800      	cmp	r0, #0
 8014ddc:	d050      	beq.n	8014e80 <_dtoa_r+0x220>
 8014dde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014de2:	2300      	movs	r3, #0
 8014de4:	930f      	str	r3, [sp, #60]	; 0x3c
 8014de6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014de8:	1b5d      	subs	r5, r3, r5
 8014dea:	f1b5 0801 	subs.w	r8, r5, #1
 8014dee:	bf49      	itett	mi
 8014df0:	f1c5 0301 	rsbmi	r3, r5, #1
 8014df4:	2300      	movpl	r3, #0
 8014df6:	9305      	strmi	r3, [sp, #20]
 8014df8:	f04f 0800 	movmi.w	r8, #0
 8014dfc:	bf58      	it	pl
 8014dfe:	9305      	strpl	r3, [sp, #20]
 8014e00:	f1ba 0f00 	cmp.w	sl, #0
 8014e04:	db3e      	blt.n	8014e84 <_dtoa_r+0x224>
 8014e06:	2300      	movs	r3, #0
 8014e08:	44d0      	add	r8, sl
 8014e0a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014e0e:	9307      	str	r3, [sp, #28]
 8014e10:	9b06      	ldr	r3, [sp, #24]
 8014e12:	2b09      	cmp	r3, #9
 8014e14:	f200 8090 	bhi.w	8014f38 <_dtoa_r+0x2d8>
 8014e18:	2b05      	cmp	r3, #5
 8014e1a:	bfc4      	itt	gt
 8014e1c:	3b04      	subgt	r3, #4
 8014e1e:	9306      	strgt	r3, [sp, #24]
 8014e20:	9b06      	ldr	r3, [sp, #24]
 8014e22:	f1a3 0302 	sub.w	r3, r3, #2
 8014e26:	bfcc      	ite	gt
 8014e28:	2500      	movgt	r5, #0
 8014e2a:	2501      	movle	r5, #1
 8014e2c:	2b03      	cmp	r3, #3
 8014e2e:	f200 808f 	bhi.w	8014f50 <_dtoa_r+0x2f0>
 8014e32:	e8df f003 	tbb	[pc, r3]
 8014e36:	7f7d      	.short	0x7f7d
 8014e38:	7131      	.short	0x7131
 8014e3a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014e3e:	441d      	add	r5, r3
 8014e40:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014e44:	2820      	cmp	r0, #32
 8014e46:	dd13      	ble.n	8014e70 <_dtoa_r+0x210>
 8014e48:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014e4c:	9b00      	ldr	r3, [sp, #0]
 8014e4e:	fa08 f800 	lsl.w	r8, r8, r0
 8014e52:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014e56:	fa23 f000 	lsr.w	r0, r3, r0
 8014e5a:	ea48 0000 	orr.w	r0, r8, r0
 8014e5e:	f7eb fb61 	bl	8000524 <__aeabi_ui2d>
 8014e62:	2301      	movs	r3, #1
 8014e64:	4682      	mov	sl, r0
 8014e66:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014e6a:	3d01      	subs	r5, #1
 8014e6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8014e6e:	e772      	b.n	8014d56 <_dtoa_r+0xf6>
 8014e70:	9b00      	ldr	r3, [sp, #0]
 8014e72:	f1c0 0020 	rsb	r0, r0, #32
 8014e76:	fa03 f000 	lsl.w	r0, r3, r0
 8014e7a:	e7f0      	b.n	8014e5e <_dtoa_r+0x1fe>
 8014e7c:	2301      	movs	r3, #1
 8014e7e:	e7b1      	b.n	8014de4 <_dtoa_r+0x184>
 8014e80:	900f      	str	r0, [sp, #60]	; 0x3c
 8014e82:	e7b0      	b.n	8014de6 <_dtoa_r+0x186>
 8014e84:	9b05      	ldr	r3, [sp, #20]
 8014e86:	eba3 030a 	sub.w	r3, r3, sl
 8014e8a:	9305      	str	r3, [sp, #20]
 8014e8c:	f1ca 0300 	rsb	r3, sl, #0
 8014e90:	9307      	str	r3, [sp, #28]
 8014e92:	2300      	movs	r3, #0
 8014e94:	930e      	str	r3, [sp, #56]	; 0x38
 8014e96:	e7bb      	b.n	8014e10 <_dtoa_r+0x1b0>
 8014e98:	2301      	movs	r3, #1
 8014e9a:	930a      	str	r3, [sp, #40]	; 0x28
 8014e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	dd59      	ble.n	8014f56 <_dtoa_r+0x2f6>
 8014ea2:	9302      	str	r3, [sp, #8]
 8014ea4:	4699      	mov	r9, r3
 8014ea6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014ea8:	2200      	movs	r2, #0
 8014eaa:	6072      	str	r2, [r6, #4]
 8014eac:	2204      	movs	r2, #4
 8014eae:	f102 0014 	add.w	r0, r2, #20
 8014eb2:	4298      	cmp	r0, r3
 8014eb4:	6871      	ldr	r1, [r6, #4]
 8014eb6:	d953      	bls.n	8014f60 <_dtoa_r+0x300>
 8014eb8:	4620      	mov	r0, r4
 8014eba:	f000 fe77 	bl	8015bac <_Balloc>
 8014ebe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ec0:	6030      	str	r0, [r6, #0]
 8014ec2:	f1b9 0f0e 	cmp.w	r9, #14
 8014ec6:	f8d3 b000 	ldr.w	fp, [r3]
 8014eca:	f200 80e6 	bhi.w	801509a <_dtoa_r+0x43a>
 8014ece:	2d00      	cmp	r5, #0
 8014ed0:	f000 80e3 	beq.w	801509a <_dtoa_r+0x43a>
 8014ed4:	ed9d 7b00 	vldr	d7, [sp]
 8014ed8:	f1ba 0f00 	cmp.w	sl, #0
 8014edc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014ee0:	dd74      	ble.n	8014fcc <_dtoa_r+0x36c>
 8014ee2:	4a2a      	ldr	r2, [pc, #168]	; (8014f8c <_dtoa_r+0x32c>)
 8014ee4:	f00a 030f 	and.w	r3, sl, #15
 8014ee8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014eec:	ed93 7b00 	vldr	d7, [r3]
 8014ef0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014ef4:	06f0      	lsls	r0, r6, #27
 8014ef6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014efa:	d565      	bpl.n	8014fc8 <_dtoa_r+0x368>
 8014efc:	4b24      	ldr	r3, [pc, #144]	; (8014f90 <_dtoa_r+0x330>)
 8014efe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014f02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014f06:	f7eb fcb1 	bl	800086c <__aeabi_ddiv>
 8014f0a:	e9cd 0100 	strd	r0, r1, [sp]
 8014f0e:	f006 060f 	and.w	r6, r6, #15
 8014f12:	2503      	movs	r5, #3
 8014f14:	4f1e      	ldr	r7, [pc, #120]	; (8014f90 <_dtoa_r+0x330>)
 8014f16:	e04c      	b.n	8014fb2 <_dtoa_r+0x352>
 8014f18:	2301      	movs	r3, #1
 8014f1a:	930a      	str	r3, [sp, #40]	; 0x28
 8014f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f1e:	4453      	add	r3, sl
 8014f20:	f103 0901 	add.w	r9, r3, #1
 8014f24:	9302      	str	r3, [sp, #8]
 8014f26:	464b      	mov	r3, r9
 8014f28:	2b01      	cmp	r3, #1
 8014f2a:	bfb8      	it	lt
 8014f2c:	2301      	movlt	r3, #1
 8014f2e:	e7ba      	b.n	8014ea6 <_dtoa_r+0x246>
 8014f30:	2300      	movs	r3, #0
 8014f32:	e7b2      	b.n	8014e9a <_dtoa_r+0x23a>
 8014f34:	2300      	movs	r3, #0
 8014f36:	e7f0      	b.n	8014f1a <_dtoa_r+0x2ba>
 8014f38:	2501      	movs	r5, #1
 8014f3a:	2300      	movs	r3, #0
 8014f3c:	9306      	str	r3, [sp, #24]
 8014f3e:	950a      	str	r5, [sp, #40]	; 0x28
 8014f40:	f04f 33ff 	mov.w	r3, #4294967295
 8014f44:	9302      	str	r3, [sp, #8]
 8014f46:	4699      	mov	r9, r3
 8014f48:	2200      	movs	r2, #0
 8014f4a:	2312      	movs	r3, #18
 8014f4c:	920b      	str	r2, [sp, #44]	; 0x2c
 8014f4e:	e7aa      	b.n	8014ea6 <_dtoa_r+0x246>
 8014f50:	2301      	movs	r3, #1
 8014f52:	930a      	str	r3, [sp, #40]	; 0x28
 8014f54:	e7f4      	b.n	8014f40 <_dtoa_r+0x2e0>
 8014f56:	2301      	movs	r3, #1
 8014f58:	9302      	str	r3, [sp, #8]
 8014f5a:	4699      	mov	r9, r3
 8014f5c:	461a      	mov	r2, r3
 8014f5e:	e7f5      	b.n	8014f4c <_dtoa_r+0x2ec>
 8014f60:	3101      	adds	r1, #1
 8014f62:	6071      	str	r1, [r6, #4]
 8014f64:	0052      	lsls	r2, r2, #1
 8014f66:	e7a2      	b.n	8014eae <_dtoa_r+0x24e>
 8014f68:	636f4361 	.word	0x636f4361
 8014f6c:	3fd287a7 	.word	0x3fd287a7
 8014f70:	8b60c8b3 	.word	0x8b60c8b3
 8014f74:	3fc68a28 	.word	0x3fc68a28
 8014f78:	509f79fb 	.word	0x509f79fb
 8014f7c:	3fd34413 	.word	0x3fd34413
 8014f80:	7ff00000 	.word	0x7ff00000
 8014f84:	0802286a 	.word	0x0802286a
 8014f88:	3ff80000 	.word	0x3ff80000
 8014f8c:	08022928 	.word	0x08022928
 8014f90:	08022900 	.word	0x08022900
 8014f94:	08022896 	.word	0x08022896
 8014f98:	07f1      	lsls	r1, r6, #31
 8014f9a:	d508      	bpl.n	8014fae <_dtoa_r+0x34e>
 8014f9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014fa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014fa4:	f7eb fb38 	bl	8000618 <__aeabi_dmul>
 8014fa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014fac:	3501      	adds	r5, #1
 8014fae:	1076      	asrs	r6, r6, #1
 8014fb0:	3708      	adds	r7, #8
 8014fb2:	2e00      	cmp	r6, #0
 8014fb4:	d1f0      	bne.n	8014f98 <_dtoa_r+0x338>
 8014fb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014fba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fbe:	f7eb fc55 	bl	800086c <__aeabi_ddiv>
 8014fc2:	e9cd 0100 	strd	r0, r1, [sp]
 8014fc6:	e01a      	b.n	8014ffe <_dtoa_r+0x39e>
 8014fc8:	2502      	movs	r5, #2
 8014fca:	e7a3      	b.n	8014f14 <_dtoa_r+0x2b4>
 8014fcc:	f000 80a0 	beq.w	8015110 <_dtoa_r+0x4b0>
 8014fd0:	f1ca 0600 	rsb	r6, sl, #0
 8014fd4:	4b9f      	ldr	r3, [pc, #636]	; (8015254 <_dtoa_r+0x5f4>)
 8014fd6:	4fa0      	ldr	r7, [pc, #640]	; (8015258 <_dtoa_r+0x5f8>)
 8014fd8:	f006 020f 	and.w	r2, r6, #15
 8014fdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fe4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014fe8:	f7eb fb16 	bl	8000618 <__aeabi_dmul>
 8014fec:	e9cd 0100 	strd	r0, r1, [sp]
 8014ff0:	1136      	asrs	r6, r6, #4
 8014ff2:	2300      	movs	r3, #0
 8014ff4:	2502      	movs	r5, #2
 8014ff6:	2e00      	cmp	r6, #0
 8014ff8:	d17f      	bne.n	80150fa <_dtoa_r+0x49a>
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d1e1      	bne.n	8014fc2 <_dtoa_r+0x362>
 8014ffe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015000:	2b00      	cmp	r3, #0
 8015002:	f000 8087 	beq.w	8015114 <_dtoa_r+0x4b4>
 8015006:	e9dd 6700 	ldrd	r6, r7, [sp]
 801500a:	2200      	movs	r2, #0
 801500c:	4b93      	ldr	r3, [pc, #588]	; (801525c <_dtoa_r+0x5fc>)
 801500e:	4630      	mov	r0, r6
 8015010:	4639      	mov	r1, r7
 8015012:	f7eb fd73 	bl	8000afc <__aeabi_dcmplt>
 8015016:	2800      	cmp	r0, #0
 8015018:	d07c      	beq.n	8015114 <_dtoa_r+0x4b4>
 801501a:	f1b9 0f00 	cmp.w	r9, #0
 801501e:	d079      	beq.n	8015114 <_dtoa_r+0x4b4>
 8015020:	9b02      	ldr	r3, [sp, #8]
 8015022:	2b00      	cmp	r3, #0
 8015024:	dd35      	ble.n	8015092 <_dtoa_r+0x432>
 8015026:	f10a 33ff 	add.w	r3, sl, #4294967295
 801502a:	9308      	str	r3, [sp, #32]
 801502c:	4639      	mov	r1, r7
 801502e:	2200      	movs	r2, #0
 8015030:	4b8b      	ldr	r3, [pc, #556]	; (8015260 <_dtoa_r+0x600>)
 8015032:	4630      	mov	r0, r6
 8015034:	f7eb faf0 	bl	8000618 <__aeabi_dmul>
 8015038:	e9cd 0100 	strd	r0, r1, [sp]
 801503c:	9f02      	ldr	r7, [sp, #8]
 801503e:	3501      	adds	r5, #1
 8015040:	4628      	mov	r0, r5
 8015042:	f7eb fa7f 	bl	8000544 <__aeabi_i2d>
 8015046:	e9dd 2300 	ldrd	r2, r3, [sp]
 801504a:	f7eb fae5 	bl	8000618 <__aeabi_dmul>
 801504e:	2200      	movs	r2, #0
 8015050:	4b84      	ldr	r3, [pc, #528]	; (8015264 <_dtoa_r+0x604>)
 8015052:	f7eb f92b 	bl	80002ac <__adddf3>
 8015056:	4605      	mov	r5, r0
 8015058:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801505c:	2f00      	cmp	r7, #0
 801505e:	d15d      	bne.n	801511c <_dtoa_r+0x4bc>
 8015060:	2200      	movs	r2, #0
 8015062:	4b81      	ldr	r3, [pc, #516]	; (8015268 <_dtoa_r+0x608>)
 8015064:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015068:	f7eb f91e 	bl	80002a8 <__aeabi_dsub>
 801506c:	462a      	mov	r2, r5
 801506e:	4633      	mov	r3, r6
 8015070:	e9cd 0100 	strd	r0, r1, [sp]
 8015074:	f7eb fd60 	bl	8000b38 <__aeabi_dcmpgt>
 8015078:	2800      	cmp	r0, #0
 801507a:	f040 8288 	bne.w	801558e <_dtoa_r+0x92e>
 801507e:	462a      	mov	r2, r5
 8015080:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8015084:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015088:	f7eb fd38 	bl	8000afc <__aeabi_dcmplt>
 801508c:	2800      	cmp	r0, #0
 801508e:	f040 827c 	bne.w	801558a <_dtoa_r+0x92a>
 8015092:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015096:	e9cd 2300 	strd	r2, r3, [sp]
 801509a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801509c:	2b00      	cmp	r3, #0
 801509e:	f2c0 8150 	blt.w	8015342 <_dtoa_r+0x6e2>
 80150a2:	f1ba 0f0e 	cmp.w	sl, #14
 80150a6:	f300 814c 	bgt.w	8015342 <_dtoa_r+0x6e2>
 80150aa:	4b6a      	ldr	r3, [pc, #424]	; (8015254 <_dtoa_r+0x5f4>)
 80150ac:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80150b0:	ed93 7b00 	vldr	d7, [r3]
 80150b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80150bc:	f280 80d8 	bge.w	8015270 <_dtoa_r+0x610>
 80150c0:	f1b9 0f00 	cmp.w	r9, #0
 80150c4:	f300 80d4 	bgt.w	8015270 <_dtoa_r+0x610>
 80150c8:	f040 825e 	bne.w	8015588 <_dtoa_r+0x928>
 80150cc:	2200      	movs	r2, #0
 80150ce:	4b66      	ldr	r3, [pc, #408]	; (8015268 <_dtoa_r+0x608>)
 80150d0:	ec51 0b17 	vmov	r0, r1, d7
 80150d4:	f7eb faa0 	bl	8000618 <__aeabi_dmul>
 80150d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80150dc:	f7eb fd22 	bl	8000b24 <__aeabi_dcmpge>
 80150e0:	464f      	mov	r7, r9
 80150e2:	464e      	mov	r6, r9
 80150e4:	2800      	cmp	r0, #0
 80150e6:	f040 8234 	bne.w	8015552 <_dtoa_r+0x8f2>
 80150ea:	2331      	movs	r3, #49	; 0x31
 80150ec:	f10b 0501 	add.w	r5, fp, #1
 80150f0:	f88b 3000 	strb.w	r3, [fp]
 80150f4:	f10a 0a01 	add.w	sl, sl, #1
 80150f8:	e22f      	b.n	801555a <_dtoa_r+0x8fa>
 80150fa:	07f2      	lsls	r2, r6, #31
 80150fc:	d505      	bpl.n	801510a <_dtoa_r+0x4aa>
 80150fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015102:	f7eb fa89 	bl	8000618 <__aeabi_dmul>
 8015106:	3501      	adds	r5, #1
 8015108:	2301      	movs	r3, #1
 801510a:	1076      	asrs	r6, r6, #1
 801510c:	3708      	adds	r7, #8
 801510e:	e772      	b.n	8014ff6 <_dtoa_r+0x396>
 8015110:	2502      	movs	r5, #2
 8015112:	e774      	b.n	8014ffe <_dtoa_r+0x39e>
 8015114:	f8cd a020 	str.w	sl, [sp, #32]
 8015118:	464f      	mov	r7, r9
 801511a:	e791      	b.n	8015040 <_dtoa_r+0x3e0>
 801511c:	4b4d      	ldr	r3, [pc, #308]	; (8015254 <_dtoa_r+0x5f4>)
 801511e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015122:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015128:	2b00      	cmp	r3, #0
 801512a:	d047      	beq.n	80151bc <_dtoa_r+0x55c>
 801512c:	4602      	mov	r2, r0
 801512e:	460b      	mov	r3, r1
 8015130:	2000      	movs	r0, #0
 8015132:	494e      	ldr	r1, [pc, #312]	; (801526c <_dtoa_r+0x60c>)
 8015134:	f7eb fb9a 	bl	800086c <__aeabi_ddiv>
 8015138:	462a      	mov	r2, r5
 801513a:	4633      	mov	r3, r6
 801513c:	f7eb f8b4 	bl	80002a8 <__aeabi_dsub>
 8015140:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015144:	465d      	mov	r5, fp
 8015146:	e9dd 0100 	ldrd	r0, r1, [sp]
 801514a:	f7eb fd15 	bl	8000b78 <__aeabi_d2iz>
 801514e:	4606      	mov	r6, r0
 8015150:	f7eb f9f8 	bl	8000544 <__aeabi_i2d>
 8015154:	4602      	mov	r2, r0
 8015156:	460b      	mov	r3, r1
 8015158:	e9dd 0100 	ldrd	r0, r1, [sp]
 801515c:	f7eb f8a4 	bl	80002a8 <__aeabi_dsub>
 8015160:	3630      	adds	r6, #48	; 0x30
 8015162:	f805 6b01 	strb.w	r6, [r5], #1
 8015166:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801516a:	e9cd 0100 	strd	r0, r1, [sp]
 801516e:	f7eb fcc5 	bl	8000afc <__aeabi_dcmplt>
 8015172:	2800      	cmp	r0, #0
 8015174:	d163      	bne.n	801523e <_dtoa_r+0x5de>
 8015176:	e9dd 2300 	ldrd	r2, r3, [sp]
 801517a:	2000      	movs	r0, #0
 801517c:	4937      	ldr	r1, [pc, #220]	; (801525c <_dtoa_r+0x5fc>)
 801517e:	f7eb f893 	bl	80002a8 <__aeabi_dsub>
 8015182:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015186:	f7eb fcb9 	bl	8000afc <__aeabi_dcmplt>
 801518a:	2800      	cmp	r0, #0
 801518c:	f040 80b7 	bne.w	80152fe <_dtoa_r+0x69e>
 8015190:	eba5 030b 	sub.w	r3, r5, fp
 8015194:	429f      	cmp	r7, r3
 8015196:	f77f af7c 	ble.w	8015092 <_dtoa_r+0x432>
 801519a:	2200      	movs	r2, #0
 801519c:	4b30      	ldr	r3, [pc, #192]	; (8015260 <_dtoa_r+0x600>)
 801519e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80151a2:	f7eb fa39 	bl	8000618 <__aeabi_dmul>
 80151a6:	2200      	movs	r2, #0
 80151a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80151ac:	4b2c      	ldr	r3, [pc, #176]	; (8015260 <_dtoa_r+0x600>)
 80151ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80151b2:	f7eb fa31 	bl	8000618 <__aeabi_dmul>
 80151b6:	e9cd 0100 	strd	r0, r1, [sp]
 80151ba:	e7c4      	b.n	8015146 <_dtoa_r+0x4e6>
 80151bc:	462a      	mov	r2, r5
 80151be:	4633      	mov	r3, r6
 80151c0:	f7eb fa2a 	bl	8000618 <__aeabi_dmul>
 80151c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80151c8:	eb0b 0507 	add.w	r5, fp, r7
 80151cc:	465e      	mov	r6, fp
 80151ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80151d2:	f7eb fcd1 	bl	8000b78 <__aeabi_d2iz>
 80151d6:	4607      	mov	r7, r0
 80151d8:	f7eb f9b4 	bl	8000544 <__aeabi_i2d>
 80151dc:	3730      	adds	r7, #48	; 0x30
 80151de:	4602      	mov	r2, r0
 80151e0:	460b      	mov	r3, r1
 80151e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80151e6:	f7eb f85f 	bl	80002a8 <__aeabi_dsub>
 80151ea:	f806 7b01 	strb.w	r7, [r6], #1
 80151ee:	42ae      	cmp	r6, r5
 80151f0:	e9cd 0100 	strd	r0, r1, [sp]
 80151f4:	f04f 0200 	mov.w	r2, #0
 80151f8:	d126      	bne.n	8015248 <_dtoa_r+0x5e8>
 80151fa:	4b1c      	ldr	r3, [pc, #112]	; (801526c <_dtoa_r+0x60c>)
 80151fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015200:	f7eb f854 	bl	80002ac <__adddf3>
 8015204:	4602      	mov	r2, r0
 8015206:	460b      	mov	r3, r1
 8015208:	e9dd 0100 	ldrd	r0, r1, [sp]
 801520c:	f7eb fc94 	bl	8000b38 <__aeabi_dcmpgt>
 8015210:	2800      	cmp	r0, #0
 8015212:	d174      	bne.n	80152fe <_dtoa_r+0x69e>
 8015214:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015218:	2000      	movs	r0, #0
 801521a:	4914      	ldr	r1, [pc, #80]	; (801526c <_dtoa_r+0x60c>)
 801521c:	f7eb f844 	bl	80002a8 <__aeabi_dsub>
 8015220:	4602      	mov	r2, r0
 8015222:	460b      	mov	r3, r1
 8015224:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015228:	f7eb fc68 	bl	8000afc <__aeabi_dcmplt>
 801522c:	2800      	cmp	r0, #0
 801522e:	f43f af30 	beq.w	8015092 <_dtoa_r+0x432>
 8015232:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015236:	2b30      	cmp	r3, #48	; 0x30
 8015238:	f105 32ff 	add.w	r2, r5, #4294967295
 801523c:	d002      	beq.n	8015244 <_dtoa_r+0x5e4>
 801523e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015242:	e04a      	b.n	80152da <_dtoa_r+0x67a>
 8015244:	4615      	mov	r5, r2
 8015246:	e7f4      	b.n	8015232 <_dtoa_r+0x5d2>
 8015248:	4b05      	ldr	r3, [pc, #20]	; (8015260 <_dtoa_r+0x600>)
 801524a:	f7eb f9e5 	bl	8000618 <__aeabi_dmul>
 801524e:	e9cd 0100 	strd	r0, r1, [sp]
 8015252:	e7bc      	b.n	80151ce <_dtoa_r+0x56e>
 8015254:	08022928 	.word	0x08022928
 8015258:	08022900 	.word	0x08022900
 801525c:	3ff00000 	.word	0x3ff00000
 8015260:	40240000 	.word	0x40240000
 8015264:	401c0000 	.word	0x401c0000
 8015268:	40140000 	.word	0x40140000
 801526c:	3fe00000 	.word	0x3fe00000
 8015270:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015274:	465d      	mov	r5, fp
 8015276:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801527a:	4630      	mov	r0, r6
 801527c:	4639      	mov	r1, r7
 801527e:	f7eb faf5 	bl	800086c <__aeabi_ddiv>
 8015282:	f7eb fc79 	bl	8000b78 <__aeabi_d2iz>
 8015286:	4680      	mov	r8, r0
 8015288:	f7eb f95c 	bl	8000544 <__aeabi_i2d>
 801528c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015290:	f7eb f9c2 	bl	8000618 <__aeabi_dmul>
 8015294:	4602      	mov	r2, r0
 8015296:	460b      	mov	r3, r1
 8015298:	4630      	mov	r0, r6
 801529a:	4639      	mov	r1, r7
 801529c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80152a0:	f7eb f802 	bl	80002a8 <__aeabi_dsub>
 80152a4:	f805 6b01 	strb.w	r6, [r5], #1
 80152a8:	eba5 060b 	sub.w	r6, r5, fp
 80152ac:	45b1      	cmp	r9, r6
 80152ae:	4602      	mov	r2, r0
 80152b0:	460b      	mov	r3, r1
 80152b2:	d139      	bne.n	8015328 <_dtoa_r+0x6c8>
 80152b4:	f7ea fffa 	bl	80002ac <__adddf3>
 80152b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80152bc:	4606      	mov	r6, r0
 80152be:	460f      	mov	r7, r1
 80152c0:	f7eb fc3a 	bl	8000b38 <__aeabi_dcmpgt>
 80152c4:	b9c8      	cbnz	r0, 80152fa <_dtoa_r+0x69a>
 80152c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80152ca:	4630      	mov	r0, r6
 80152cc:	4639      	mov	r1, r7
 80152ce:	f7eb fc0b 	bl	8000ae8 <__aeabi_dcmpeq>
 80152d2:	b110      	cbz	r0, 80152da <_dtoa_r+0x67a>
 80152d4:	f018 0f01 	tst.w	r8, #1
 80152d8:	d10f      	bne.n	80152fa <_dtoa_r+0x69a>
 80152da:	9904      	ldr	r1, [sp, #16]
 80152dc:	4620      	mov	r0, r4
 80152de:	f000 fc99 	bl	8015c14 <_Bfree>
 80152e2:	2300      	movs	r3, #0
 80152e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80152e6:	702b      	strb	r3, [r5, #0]
 80152e8:	f10a 0301 	add.w	r3, sl, #1
 80152ec:	6013      	str	r3, [r2, #0]
 80152ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	f000 8241 	beq.w	8015778 <_dtoa_r+0xb18>
 80152f6:	601d      	str	r5, [r3, #0]
 80152f8:	e23e      	b.n	8015778 <_dtoa_r+0xb18>
 80152fa:	f8cd a020 	str.w	sl, [sp, #32]
 80152fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015302:	2a39      	cmp	r2, #57	; 0x39
 8015304:	f105 33ff 	add.w	r3, r5, #4294967295
 8015308:	d108      	bne.n	801531c <_dtoa_r+0x6bc>
 801530a:	459b      	cmp	fp, r3
 801530c:	d10a      	bne.n	8015324 <_dtoa_r+0x6c4>
 801530e:	9b08      	ldr	r3, [sp, #32]
 8015310:	3301      	adds	r3, #1
 8015312:	9308      	str	r3, [sp, #32]
 8015314:	2330      	movs	r3, #48	; 0x30
 8015316:	f88b 3000 	strb.w	r3, [fp]
 801531a:	465b      	mov	r3, fp
 801531c:	781a      	ldrb	r2, [r3, #0]
 801531e:	3201      	adds	r2, #1
 8015320:	701a      	strb	r2, [r3, #0]
 8015322:	e78c      	b.n	801523e <_dtoa_r+0x5de>
 8015324:	461d      	mov	r5, r3
 8015326:	e7ea      	b.n	80152fe <_dtoa_r+0x69e>
 8015328:	2200      	movs	r2, #0
 801532a:	4b9b      	ldr	r3, [pc, #620]	; (8015598 <_dtoa_r+0x938>)
 801532c:	f7eb f974 	bl	8000618 <__aeabi_dmul>
 8015330:	2200      	movs	r2, #0
 8015332:	2300      	movs	r3, #0
 8015334:	4606      	mov	r6, r0
 8015336:	460f      	mov	r7, r1
 8015338:	f7eb fbd6 	bl	8000ae8 <__aeabi_dcmpeq>
 801533c:	2800      	cmp	r0, #0
 801533e:	d09a      	beq.n	8015276 <_dtoa_r+0x616>
 8015340:	e7cb      	b.n	80152da <_dtoa_r+0x67a>
 8015342:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015344:	2a00      	cmp	r2, #0
 8015346:	f000 808b 	beq.w	8015460 <_dtoa_r+0x800>
 801534a:	9a06      	ldr	r2, [sp, #24]
 801534c:	2a01      	cmp	r2, #1
 801534e:	dc6e      	bgt.n	801542e <_dtoa_r+0x7ce>
 8015350:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015352:	2a00      	cmp	r2, #0
 8015354:	d067      	beq.n	8015426 <_dtoa_r+0x7c6>
 8015356:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801535a:	9f07      	ldr	r7, [sp, #28]
 801535c:	9d05      	ldr	r5, [sp, #20]
 801535e:	9a05      	ldr	r2, [sp, #20]
 8015360:	2101      	movs	r1, #1
 8015362:	441a      	add	r2, r3
 8015364:	4620      	mov	r0, r4
 8015366:	9205      	str	r2, [sp, #20]
 8015368:	4498      	add	r8, r3
 801536a:	f000 fcf3 	bl	8015d54 <__i2b>
 801536e:	4606      	mov	r6, r0
 8015370:	2d00      	cmp	r5, #0
 8015372:	dd0c      	ble.n	801538e <_dtoa_r+0x72e>
 8015374:	f1b8 0f00 	cmp.w	r8, #0
 8015378:	dd09      	ble.n	801538e <_dtoa_r+0x72e>
 801537a:	4545      	cmp	r5, r8
 801537c:	9a05      	ldr	r2, [sp, #20]
 801537e:	462b      	mov	r3, r5
 8015380:	bfa8      	it	ge
 8015382:	4643      	movge	r3, r8
 8015384:	1ad2      	subs	r2, r2, r3
 8015386:	9205      	str	r2, [sp, #20]
 8015388:	1aed      	subs	r5, r5, r3
 801538a:	eba8 0803 	sub.w	r8, r8, r3
 801538e:	9b07      	ldr	r3, [sp, #28]
 8015390:	b1eb      	cbz	r3, 80153ce <_dtoa_r+0x76e>
 8015392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015394:	2b00      	cmp	r3, #0
 8015396:	d067      	beq.n	8015468 <_dtoa_r+0x808>
 8015398:	b18f      	cbz	r7, 80153be <_dtoa_r+0x75e>
 801539a:	4631      	mov	r1, r6
 801539c:	463a      	mov	r2, r7
 801539e:	4620      	mov	r0, r4
 80153a0:	f000 fd78 	bl	8015e94 <__pow5mult>
 80153a4:	9a04      	ldr	r2, [sp, #16]
 80153a6:	4601      	mov	r1, r0
 80153a8:	4606      	mov	r6, r0
 80153aa:	4620      	mov	r0, r4
 80153ac:	f000 fcdb 	bl	8015d66 <__multiply>
 80153b0:	9904      	ldr	r1, [sp, #16]
 80153b2:	9008      	str	r0, [sp, #32]
 80153b4:	4620      	mov	r0, r4
 80153b6:	f000 fc2d 	bl	8015c14 <_Bfree>
 80153ba:	9b08      	ldr	r3, [sp, #32]
 80153bc:	9304      	str	r3, [sp, #16]
 80153be:	9b07      	ldr	r3, [sp, #28]
 80153c0:	1bda      	subs	r2, r3, r7
 80153c2:	d004      	beq.n	80153ce <_dtoa_r+0x76e>
 80153c4:	9904      	ldr	r1, [sp, #16]
 80153c6:	4620      	mov	r0, r4
 80153c8:	f000 fd64 	bl	8015e94 <__pow5mult>
 80153cc:	9004      	str	r0, [sp, #16]
 80153ce:	2101      	movs	r1, #1
 80153d0:	4620      	mov	r0, r4
 80153d2:	f000 fcbf 	bl	8015d54 <__i2b>
 80153d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80153d8:	4607      	mov	r7, r0
 80153da:	2b00      	cmp	r3, #0
 80153dc:	f000 81d0 	beq.w	8015780 <_dtoa_r+0xb20>
 80153e0:	461a      	mov	r2, r3
 80153e2:	4601      	mov	r1, r0
 80153e4:	4620      	mov	r0, r4
 80153e6:	f000 fd55 	bl	8015e94 <__pow5mult>
 80153ea:	9b06      	ldr	r3, [sp, #24]
 80153ec:	2b01      	cmp	r3, #1
 80153ee:	4607      	mov	r7, r0
 80153f0:	dc40      	bgt.n	8015474 <_dtoa_r+0x814>
 80153f2:	9b00      	ldr	r3, [sp, #0]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	d139      	bne.n	801546c <_dtoa_r+0x80c>
 80153f8:	9b01      	ldr	r3, [sp, #4]
 80153fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d136      	bne.n	8015470 <_dtoa_r+0x810>
 8015402:	9b01      	ldr	r3, [sp, #4]
 8015404:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015408:	0d1b      	lsrs	r3, r3, #20
 801540a:	051b      	lsls	r3, r3, #20
 801540c:	b12b      	cbz	r3, 801541a <_dtoa_r+0x7ba>
 801540e:	9b05      	ldr	r3, [sp, #20]
 8015410:	3301      	adds	r3, #1
 8015412:	9305      	str	r3, [sp, #20]
 8015414:	f108 0801 	add.w	r8, r8, #1
 8015418:	2301      	movs	r3, #1
 801541a:	9307      	str	r3, [sp, #28]
 801541c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801541e:	2b00      	cmp	r3, #0
 8015420:	d12a      	bne.n	8015478 <_dtoa_r+0x818>
 8015422:	2001      	movs	r0, #1
 8015424:	e030      	b.n	8015488 <_dtoa_r+0x828>
 8015426:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015428:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801542c:	e795      	b.n	801535a <_dtoa_r+0x6fa>
 801542e:	9b07      	ldr	r3, [sp, #28]
 8015430:	f109 37ff 	add.w	r7, r9, #4294967295
 8015434:	42bb      	cmp	r3, r7
 8015436:	bfbf      	itttt	lt
 8015438:	9b07      	ldrlt	r3, [sp, #28]
 801543a:	9707      	strlt	r7, [sp, #28]
 801543c:	1afa      	sublt	r2, r7, r3
 801543e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015440:	bfbb      	ittet	lt
 8015442:	189b      	addlt	r3, r3, r2
 8015444:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015446:	1bdf      	subge	r7, r3, r7
 8015448:	2700      	movlt	r7, #0
 801544a:	f1b9 0f00 	cmp.w	r9, #0
 801544e:	bfb5      	itete	lt
 8015450:	9b05      	ldrlt	r3, [sp, #20]
 8015452:	9d05      	ldrge	r5, [sp, #20]
 8015454:	eba3 0509 	sublt.w	r5, r3, r9
 8015458:	464b      	movge	r3, r9
 801545a:	bfb8      	it	lt
 801545c:	2300      	movlt	r3, #0
 801545e:	e77e      	b.n	801535e <_dtoa_r+0x6fe>
 8015460:	9f07      	ldr	r7, [sp, #28]
 8015462:	9d05      	ldr	r5, [sp, #20]
 8015464:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8015466:	e783      	b.n	8015370 <_dtoa_r+0x710>
 8015468:	9a07      	ldr	r2, [sp, #28]
 801546a:	e7ab      	b.n	80153c4 <_dtoa_r+0x764>
 801546c:	2300      	movs	r3, #0
 801546e:	e7d4      	b.n	801541a <_dtoa_r+0x7ba>
 8015470:	9b00      	ldr	r3, [sp, #0]
 8015472:	e7d2      	b.n	801541a <_dtoa_r+0x7ba>
 8015474:	2300      	movs	r3, #0
 8015476:	9307      	str	r3, [sp, #28]
 8015478:	693b      	ldr	r3, [r7, #16]
 801547a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801547e:	6918      	ldr	r0, [r3, #16]
 8015480:	f000 fc1a 	bl	8015cb8 <__hi0bits>
 8015484:	f1c0 0020 	rsb	r0, r0, #32
 8015488:	4440      	add	r0, r8
 801548a:	f010 001f 	ands.w	r0, r0, #31
 801548e:	d047      	beq.n	8015520 <_dtoa_r+0x8c0>
 8015490:	f1c0 0320 	rsb	r3, r0, #32
 8015494:	2b04      	cmp	r3, #4
 8015496:	dd3b      	ble.n	8015510 <_dtoa_r+0x8b0>
 8015498:	9b05      	ldr	r3, [sp, #20]
 801549a:	f1c0 001c 	rsb	r0, r0, #28
 801549e:	4403      	add	r3, r0
 80154a0:	9305      	str	r3, [sp, #20]
 80154a2:	4405      	add	r5, r0
 80154a4:	4480      	add	r8, r0
 80154a6:	9b05      	ldr	r3, [sp, #20]
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	dd05      	ble.n	80154b8 <_dtoa_r+0x858>
 80154ac:	461a      	mov	r2, r3
 80154ae:	9904      	ldr	r1, [sp, #16]
 80154b0:	4620      	mov	r0, r4
 80154b2:	f000 fd3d 	bl	8015f30 <__lshift>
 80154b6:	9004      	str	r0, [sp, #16]
 80154b8:	f1b8 0f00 	cmp.w	r8, #0
 80154bc:	dd05      	ble.n	80154ca <_dtoa_r+0x86a>
 80154be:	4639      	mov	r1, r7
 80154c0:	4642      	mov	r2, r8
 80154c2:	4620      	mov	r0, r4
 80154c4:	f000 fd34 	bl	8015f30 <__lshift>
 80154c8:	4607      	mov	r7, r0
 80154ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80154cc:	b353      	cbz	r3, 8015524 <_dtoa_r+0x8c4>
 80154ce:	4639      	mov	r1, r7
 80154d0:	9804      	ldr	r0, [sp, #16]
 80154d2:	f000 fd81 	bl	8015fd8 <__mcmp>
 80154d6:	2800      	cmp	r0, #0
 80154d8:	da24      	bge.n	8015524 <_dtoa_r+0x8c4>
 80154da:	2300      	movs	r3, #0
 80154dc:	220a      	movs	r2, #10
 80154de:	9904      	ldr	r1, [sp, #16]
 80154e0:	4620      	mov	r0, r4
 80154e2:	f000 fbae 	bl	8015c42 <__multadd>
 80154e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80154e8:	9004      	str	r0, [sp, #16]
 80154ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	f000 814d 	beq.w	801578e <_dtoa_r+0xb2e>
 80154f4:	2300      	movs	r3, #0
 80154f6:	4631      	mov	r1, r6
 80154f8:	220a      	movs	r2, #10
 80154fa:	4620      	mov	r0, r4
 80154fc:	f000 fba1 	bl	8015c42 <__multadd>
 8015500:	9b02      	ldr	r3, [sp, #8]
 8015502:	2b00      	cmp	r3, #0
 8015504:	4606      	mov	r6, r0
 8015506:	dc4f      	bgt.n	80155a8 <_dtoa_r+0x948>
 8015508:	9b06      	ldr	r3, [sp, #24]
 801550a:	2b02      	cmp	r3, #2
 801550c:	dd4c      	ble.n	80155a8 <_dtoa_r+0x948>
 801550e:	e011      	b.n	8015534 <_dtoa_r+0x8d4>
 8015510:	d0c9      	beq.n	80154a6 <_dtoa_r+0x846>
 8015512:	9a05      	ldr	r2, [sp, #20]
 8015514:	331c      	adds	r3, #28
 8015516:	441a      	add	r2, r3
 8015518:	9205      	str	r2, [sp, #20]
 801551a:	441d      	add	r5, r3
 801551c:	4498      	add	r8, r3
 801551e:	e7c2      	b.n	80154a6 <_dtoa_r+0x846>
 8015520:	4603      	mov	r3, r0
 8015522:	e7f6      	b.n	8015512 <_dtoa_r+0x8b2>
 8015524:	f1b9 0f00 	cmp.w	r9, #0
 8015528:	dc38      	bgt.n	801559c <_dtoa_r+0x93c>
 801552a:	9b06      	ldr	r3, [sp, #24]
 801552c:	2b02      	cmp	r3, #2
 801552e:	dd35      	ble.n	801559c <_dtoa_r+0x93c>
 8015530:	f8cd 9008 	str.w	r9, [sp, #8]
 8015534:	9b02      	ldr	r3, [sp, #8]
 8015536:	b963      	cbnz	r3, 8015552 <_dtoa_r+0x8f2>
 8015538:	4639      	mov	r1, r7
 801553a:	2205      	movs	r2, #5
 801553c:	4620      	mov	r0, r4
 801553e:	f000 fb80 	bl	8015c42 <__multadd>
 8015542:	4601      	mov	r1, r0
 8015544:	4607      	mov	r7, r0
 8015546:	9804      	ldr	r0, [sp, #16]
 8015548:	f000 fd46 	bl	8015fd8 <__mcmp>
 801554c:	2800      	cmp	r0, #0
 801554e:	f73f adcc 	bgt.w	80150ea <_dtoa_r+0x48a>
 8015552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015554:	465d      	mov	r5, fp
 8015556:	ea6f 0a03 	mvn.w	sl, r3
 801555a:	f04f 0900 	mov.w	r9, #0
 801555e:	4639      	mov	r1, r7
 8015560:	4620      	mov	r0, r4
 8015562:	f000 fb57 	bl	8015c14 <_Bfree>
 8015566:	2e00      	cmp	r6, #0
 8015568:	f43f aeb7 	beq.w	80152da <_dtoa_r+0x67a>
 801556c:	f1b9 0f00 	cmp.w	r9, #0
 8015570:	d005      	beq.n	801557e <_dtoa_r+0x91e>
 8015572:	45b1      	cmp	r9, r6
 8015574:	d003      	beq.n	801557e <_dtoa_r+0x91e>
 8015576:	4649      	mov	r1, r9
 8015578:	4620      	mov	r0, r4
 801557a:	f000 fb4b 	bl	8015c14 <_Bfree>
 801557e:	4631      	mov	r1, r6
 8015580:	4620      	mov	r0, r4
 8015582:	f000 fb47 	bl	8015c14 <_Bfree>
 8015586:	e6a8      	b.n	80152da <_dtoa_r+0x67a>
 8015588:	2700      	movs	r7, #0
 801558a:	463e      	mov	r6, r7
 801558c:	e7e1      	b.n	8015552 <_dtoa_r+0x8f2>
 801558e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015592:	463e      	mov	r6, r7
 8015594:	e5a9      	b.n	80150ea <_dtoa_r+0x48a>
 8015596:	bf00      	nop
 8015598:	40240000 	.word	0x40240000
 801559c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801559e:	f8cd 9008 	str.w	r9, [sp, #8]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	f000 80fa 	beq.w	801579c <_dtoa_r+0xb3c>
 80155a8:	2d00      	cmp	r5, #0
 80155aa:	dd05      	ble.n	80155b8 <_dtoa_r+0x958>
 80155ac:	4631      	mov	r1, r6
 80155ae:	462a      	mov	r2, r5
 80155b0:	4620      	mov	r0, r4
 80155b2:	f000 fcbd 	bl	8015f30 <__lshift>
 80155b6:	4606      	mov	r6, r0
 80155b8:	9b07      	ldr	r3, [sp, #28]
 80155ba:	2b00      	cmp	r3, #0
 80155bc:	d04c      	beq.n	8015658 <_dtoa_r+0x9f8>
 80155be:	6871      	ldr	r1, [r6, #4]
 80155c0:	4620      	mov	r0, r4
 80155c2:	f000 faf3 	bl	8015bac <_Balloc>
 80155c6:	6932      	ldr	r2, [r6, #16]
 80155c8:	3202      	adds	r2, #2
 80155ca:	4605      	mov	r5, r0
 80155cc:	0092      	lsls	r2, r2, #2
 80155ce:	f106 010c 	add.w	r1, r6, #12
 80155d2:	300c      	adds	r0, #12
 80155d4:	f7fe fac8 	bl	8013b68 <memcpy>
 80155d8:	2201      	movs	r2, #1
 80155da:	4629      	mov	r1, r5
 80155dc:	4620      	mov	r0, r4
 80155de:	f000 fca7 	bl	8015f30 <__lshift>
 80155e2:	9b00      	ldr	r3, [sp, #0]
 80155e4:	f8cd b014 	str.w	fp, [sp, #20]
 80155e8:	f003 0301 	and.w	r3, r3, #1
 80155ec:	46b1      	mov	r9, r6
 80155ee:	9307      	str	r3, [sp, #28]
 80155f0:	4606      	mov	r6, r0
 80155f2:	4639      	mov	r1, r7
 80155f4:	9804      	ldr	r0, [sp, #16]
 80155f6:	f7ff faa7 	bl	8014b48 <quorem>
 80155fa:	4649      	mov	r1, r9
 80155fc:	4605      	mov	r5, r0
 80155fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015602:	9804      	ldr	r0, [sp, #16]
 8015604:	f000 fce8 	bl	8015fd8 <__mcmp>
 8015608:	4632      	mov	r2, r6
 801560a:	9000      	str	r0, [sp, #0]
 801560c:	4639      	mov	r1, r7
 801560e:	4620      	mov	r0, r4
 8015610:	f000 fcfc 	bl	801600c <__mdiff>
 8015614:	68c3      	ldr	r3, [r0, #12]
 8015616:	4602      	mov	r2, r0
 8015618:	bb03      	cbnz	r3, 801565c <_dtoa_r+0x9fc>
 801561a:	4601      	mov	r1, r0
 801561c:	9008      	str	r0, [sp, #32]
 801561e:	9804      	ldr	r0, [sp, #16]
 8015620:	f000 fcda 	bl	8015fd8 <__mcmp>
 8015624:	9a08      	ldr	r2, [sp, #32]
 8015626:	4603      	mov	r3, r0
 8015628:	4611      	mov	r1, r2
 801562a:	4620      	mov	r0, r4
 801562c:	9308      	str	r3, [sp, #32]
 801562e:	f000 faf1 	bl	8015c14 <_Bfree>
 8015632:	9b08      	ldr	r3, [sp, #32]
 8015634:	b9a3      	cbnz	r3, 8015660 <_dtoa_r+0xa00>
 8015636:	9a06      	ldr	r2, [sp, #24]
 8015638:	b992      	cbnz	r2, 8015660 <_dtoa_r+0xa00>
 801563a:	9a07      	ldr	r2, [sp, #28]
 801563c:	b982      	cbnz	r2, 8015660 <_dtoa_r+0xa00>
 801563e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015642:	d029      	beq.n	8015698 <_dtoa_r+0xa38>
 8015644:	9b00      	ldr	r3, [sp, #0]
 8015646:	2b00      	cmp	r3, #0
 8015648:	dd01      	ble.n	801564e <_dtoa_r+0x9ee>
 801564a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801564e:	9b05      	ldr	r3, [sp, #20]
 8015650:	1c5d      	adds	r5, r3, #1
 8015652:	f883 8000 	strb.w	r8, [r3]
 8015656:	e782      	b.n	801555e <_dtoa_r+0x8fe>
 8015658:	4630      	mov	r0, r6
 801565a:	e7c2      	b.n	80155e2 <_dtoa_r+0x982>
 801565c:	2301      	movs	r3, #1
 801565e:	e7e3      	b.n	8015628 <_dtoa_r+0x9c8>
 8015660:	9a00      	ldr	r2, [sp, #0]
 8015662:	2a00      	cmp	r2, #0
 8015664:	db04      	blt.n	8015670 <_dtoa_r+0xa10>
 8015666:	d125      	bne.n	80156b4 <_dtoa_r+0xa54>
 8015668:	9a06      	ldr	r2, [sp, #24]
 801566a:	bb1a      	cbnz	r2, 80156b4 <_dtoa_r+0xa54>
 801566c:	9a07      	ldr	r2, [sp, #28]
 801566e:	bb0a      	cbnz	r2, 80156b4 <_dtoa_r+0xa54>
 8015670:	2b00      	cmp	r3, #0
 8015672:	ddec      	ble.n	801564e <_dtoa_r+0x9ee>
 8015674:	2201      	movs	r2, #1
 8015676:	9904      	ldr	r1, [sp, #16]
 8015678:	4620      	mov	r0, r4
 801567a:	f000 fc59 	bl	8015f30 <__lshift>
 801567e:	4639      	mov	r1, r7
 8015680:	9004      	str	r0, [sp, #16]
 8015682:	f000 fca9 	bl	8015fd8 <__mcmp>
 8015686:	2800      	cmp	r0, #0
 8015688:	dc03      	bgt.n	8015692 <_dtoa_r+0xa32>
 801568a:	d1e0      	bne.n	801564e <_dtoa_r+0x9ee>
 801568c:	f018 0f01 	tst.w	r8, #1
 8015690:	d0dd      	beq.n	801564e <_dtoa_r+0x9ee>
 8015692:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015696:	d1d8      	bne.n	801564a <_dtoa_r+0x9ea>
 8015698:	9b05      	ldr	r3, [sp, #20]
 801569a:	9a05      	ldr	r2, [sp, #20]
 801569c:	1c5d      	adds	r5, r3, #1
 801569e:	2339      	movs	r3, #57	; 0x39
 80156a0:	7013      	strb	r3, [r2, #0]
 80156a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80156a6:	2b39      	cmp	r3, #57	; 0x39
 80156a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80156ac:	d04f      	beq.n	801574e <_dtoa_r+0xaee>
 80156ae:	3301      	adds	r3, #1
 80156b0:	7013      	strb	r3, [r2, #0]
 80156b2:	e754      	b.n	801555e <_dtoa_r+0x8fe>
 80156b4:	9a05      	ldr	r2, [sp, #20]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	f102 0501 	add.w	r5, r2, #1
 80156bc:	dd06      	ble.n	80156cc <_dtoa_r+0xa6c>
 80156be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80156c2:	d0e9      	beq.n	8015698 <_dtoa_r+0xa38>
 80156c4:	f108 0801 	add.w	r8, r8, #1
 80156c8:	9b05      	ldr	r3, [sp, #20]
 80156ca:	e7c2      	b.n	8015652 <_dtoa_r+0x9f2>
 80156cc:	9a02      	ldr	r2, [sp, #8]
 80156ce:	f805 8c01 	strb.w	r8, [r5, #-1]
 80156d2:	eba5 030b 	sub.w	r3, r5, fp
 80156d6:	4293      	cmp	r3, r2
 80156d8:	d021      	beq.n	801571e <_dtoa_r+0xabe>
 80156da:	2300      	movs	r3, #0
 80156dc:	220a      	movs	r2, #10
 80156de:	9904      	ldr	r1, [sp, #16]
 80156e0:	4620      	mov	r0, r4
 80156e2:	f000 faae 	bl	8015c42 <__multadd>
 80156e6:	45b1      	cmp	r9, r6
 80156e8:	9004      	str	r0, [sp, #16]
 80156ea:	f04f 0300 	mov.w	r3, #0
 80156ee:	f04f 020a 	mov.w	r2, #10
 80156f2:	4649      	mov	r1, r9
 80156f4:	4620      	mov	r0, r4
 80156f6:	d105      	bne.n	8015704 <_dtoa_r+0xaa4>
 80156f8:	f000 faa3 	bl	8015c42 <__multadd>
 80156fc:	4681      	mov	r9, r0
 80156fe:	4606      	mov	r6, r0
 8015700:	9505      	str	r5, [sp, #20]
 8015702:	e776      	b.n	80155f2 <_dtoa_r+0x992>
 8015704:	f000 fa9d 	bl	8015c42 <__multadd>
 8015708:	4631      	mov	r1, r6
 801570a:	4681      	mov	r9, r0
 801570c:	2300      	movs	r3, #0
 801570e:	220a      	movs	r2, #10
 8015710:	4620      	mov	r0, r4
 8015712:	f000 fa96 	bl	8015c42 <__multadd>
 8015716:	4606      	mov	r6, r0
 8015718:	e7f2      	b.n	8015700 <_dtoa_r+0xaa0>
 801571a:	f04f 0900 	mov.w	r9, #0
 801571e:	2201      	movs	r2, #1
 8015720:	9904      	ldr	r1, [sp, #16]
 8015722:	4620      	mov	r0, r4
 8015724:	f000 fc04 	bl	8015f30 <__lshift>
 8015728:	4639      	mov	r1, r7
 801572a:	9004      	str	r0, [sp, #16]
 801572c:	f000 fc54 	bl	8015fd8 <__mcmp>
 8015730:	2800      	cmp	r0, #0
 8015732:	dcb6      	bgt.n	80156a2 <_dtoa_r+0xa42>
 8015734:	d102      	bne.n	801573c <_dtoa_r+0xadc>
 8015736:	f018 0f01 	tst.w	r8, #1
 801573a:	d1b2      	bne.n	80156a2 <_dtoa_r+0xa42>
 801573c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015740:	2b30      	cmp	r3, #48	; 0x30
 8015742:	f105 32ff 	add.w	r2, r5, #4294967295
 8015746:	f47f af0a 	bne.w	801555e <_dtoa_r+0x8fe>
 801574a:	4615      	mov	r5, r2
 801574c:	e7f6      	b.n	801573c <_dtoa_r+0xadc>
 801574e:	4593      	cmp	fp, r2
 8015750:	d105      	bne.n	801575e <_dtoa_r+0xafe>
 8015752:	2331      	movs	r3, #49	; 0x31
 8015754:	f10a 0a01 	add.w	sl, sl, #1
 8015758:	f88b 3000 	strb.w	r3, [fp]
 801575c:	e6ff      	b.n	801555e <_dtoa_r+0x8fe>
 801575e:	4615      	mov	r5, r2
 8015760:	e79f      	b.n	80156a2 <_dtoa_r+0xa42>
 8015762:	f8df b064 	ldr.w	fp, [pc, #100]	; 80157c8 <_dtoa_r+0xb68>
 8015766:	e007      	b.n	8015778 <_dtoa_r+0xb18>
 8015768:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801576a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80157cc <_dtoa_r+0xb6c>
 801576e:	b11b      	cbz	r3, 8015778 <_dtoa_r+0xb18>
 8015770:	f10b 0308 	add.w	r3, fp, #8
 8015774:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015776:	6013      	str	r3, [r2, #0]
 8015778:	4658      	mov	r0, fp
 801577a:	b017      	add	sp, #92	; 0x5c
 801577c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015780:	9b06      	ldr	r3, [sp, #24]
 8015782:	2b01      	cmp	r3, #1
 8015784:	f77f ae35 	ble.w	80153f2 <_dtoa_r+0x792>
 8015788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801578a:	9307      	str	r3, [sp, #28]
 801578c:	e649      	b.n	8015422 <_dtoa_r+0x7c2>
 801578e:	9b02      	ldr	r3, [sp, #8]
 8015790:	2b00      	cmp	r3, #0
 8015792:	dc03      	bgt.n	801579c <_dtoa_r+0xb3c>
 8015794:	9b06      	ldr	r3, [sp, #24]
 8015796:	2b02      	cmp	r3, #2
 8015798:	f73f aecc 	bgt.w	8015534 <_dtoa_r+0x8d4>
 801579c:	465d      	mov	r5, fp
 801579e:	4639      	mov	r1, r7
 80157a0:	9804      	ldr	r0, [sp, #16]
 80157a2:	f7ff f9d1 	bl	8014b48 <quorem>
 80157a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80157aa:	f805 8b01 	strb.w	r8, [r5], #1
 80157ae:	9a02      	ldr	r2, [sp, #8]
 80157b0:	eba5 030b 	sub.w	r3, r5, fp
 80157b4:	429a      	cmp	r2, r3
 80157b6:	ddb0      	ble.n	801571a <_dtoa_r+0xaba>
 80157b8:	2300      	movs	r3, #0
 80157ba:	220a      	movs	r2, #10
 80157bc:	9904      	ldr	r1, [sp, #16]
 80157be:	4620      	mov	r0, r4
 80157c0:	f000 fa3f 	bl	8015c42 <__multadd>
 80157c4:	9004      	str	r0, [sp, #16]
 80157c6:	e7ea      	b.n	801579e <_dtoa_r+0xb3e>
 80157c8:	08022869 	.word	0x08022869
 80157cc:	0802288d 	.word	0x0802288d

080157d0 <__sflush_r>:
 80157d0:	898a      	ldrh	r2, [r1, #12]
 80157d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157d6:	4605      	mov	r5, r0
 80157d8:	0710      	lsls	r0, r2, #28
 80157da:	460c      	mov	r4, r1
 80157dc:	d458      	bmi.n	8015890 <__sflush_r+0xc0>
 80157de:	684b      	ldr	r3, [r1, #4]
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	dc05      	bgt.n	80157f0 <__sflush_r+0x20>
 80157e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	dc02      	bgt.n	80157f0 <__sflush_r+0x20>
 80157ea:	2000      	movs	r0, #0
 80157ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80157f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80157f2:	2e00      	cmp	r6, #0
 80157f4:	d0f9      	beq.n	80157ea <__sflush_r+0x1a>
 80157f6:	2300      	movs	r3, #0
 80157f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80157fc:	682f      	ldr	r7, [r5, #0]
 80157fe:	6a21      	ldr	r1, [r4, #32]
 8015800:	602b      	str	r3, [r5, #0]
 8015802:	d032      	beq.n	801586a <__sflush_r+0x9a>
 8015804:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015806:	89a3      	ldrh	r3, [r4, #12]
 8015808:	075a      	lsls	r2, r3, #29
 801580a:	d505      	bpl.n	8015818 <__sflush_r+0x48>
 801580c:	6863      	ldr	r3, [r4, #4]
 801580e:	1ac0      	subs	r0, r0, r3
 8015810:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015812:	b10b      	cbz	r3, 8015818 <__sflush_r+0x48>
 8015814:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015816:	1ac0      	subs	r0, r0, r3
 8015818:	2300      	movs	r3, #0
 801581a:	4602      	mov	r2, r0
 801581c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801581e:	6a21      	ldr	r1, [r4, #32]
 8015820:	4628      	mov	r0, r5
 8015822:	47b0      	blx	r6
 8015824:	1c43      	adds	r3, r0, #1
 8015826:	89a3      	ldrh	r3, [r4, #12]
 8015828:	d106      	bne.n	8015838 <__sflush_r+0x68>
 801582a:	6829      	ldr	r1, [r5, #0]
 801582c:	291d      	cmp	r1, #29
 801582e:	d848      	bhi.n	80158c2 <__sflush_r+0xf2>
 8015830:	4a29      	ldr	r2, [pc, #164]	; (80158d8 <__sflush_r+0x108>)
 8015832:	40ca      	lsrs	r2, r1
 8015834:	07d6      	lsls	r6, r2, #31
 8015836:	d544      	bpl.n	80158c2 <__sflush_r+0xf2>
 8015838:	2200      	movs	r2, #0
 801583a:	6062      	str	r2, [r4, #4]
 801583c:	04d9      	lsls	r1, r3, #19
 801583e:	6922      	ldr	r2, [r4, #16]
 8015840:	6022      	str	r2, [r4, #0]
 8015842:	d504      	bpl.n	801584e <__sflush_r+0x7e>
 8015844:	1c42      	adds	r2, r0, #1
 8015846:	d101      	bne.n	801584c <__sflush_r+0x7c>
 8015848:	682b      	ldr	r3, [r5, #0]
 801584a:	b903      	cbnz	r3, 801584e <__sflush_r+0x7e>
 801584c:	6560      	str	r0, [r4, #84]	; 0x54
 801584e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015850:	602f      	str	r7, [r5, #0]
 8015852:	2900      	cmp	r1, #0
 8015854:	d0c9      	beq.n	80157ea <__sflush_r+0x1a>
 8015856:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801585a:	4299      	cmp	r1, r3
 801585c:	d002      	beq.n	8015864 <__sflush_r+0x94>
 801585e:	4628      	mov	r0, r5
 8015860:	f7fe f9a4 	bl	8013bac <_free_r>
 8015864:	2000      	movs	r0, #0
 8015866:	6360      	str	r0, [r4, #52]	; 0x34
 8015868:	e7c0      	b.n	80157ec <__sflush_r+0x1c>
 801586a:	2301      	movs	r3, #1
 801586c:	4628      	mov	r0, r5
 801586e:	47b0      	blx	r6
 8015870:	1c41      	adds	r1, r0, #1
 8015872:	d1c8      	bne.n	8015806 <__sflush_r+0x36>
 8015874:	682b      	ldr	r3, [r5, #0]
 8015876:	2b00      	cmp	r3, #0
 8015878:	d0c5      	beq.n	8015806 <__sflush_r+0x36>
 801587a:	2b1d      	cmp	r3, #29
 801587c:	d001      	beq.n	8015882 <__sflush_r+0xb2>
 801587e:	2b16      	cmp	r3, #22
 8015880:	d101      	bne.n	8015886 <__sflush_r+0xb6>
 8015882:	602f      	str	r7, [r5, #0]
 8015884:	e7b1      	b.n	80157ea <__sflush_r+0x1a>
 8015886:	89a3      	ldrh	r3, [r4, #12]
 8015888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801588c:	81a3      	strh	r3, [r4, #12]
 801588e:	e7ad      	b.n	80157ec <__sflush_r+0x1c>
 8015890:	690f      	ldr	r7, [r1, #16]
 8015892:	2f00      	cmp	r7, #0
 8015894:	d0a9      	beq.n	80157ea <__sflush_r+0x1a>
 8015896:	0793      	lsls	r3, r2, #30
 8015898:	680e      	ldr	r6, [r1, #0]
 801589a:	bf08      	it	eq
 801589c:	694b      	ldreq	r3, [r1, #20]
 801589e:	600f      	str	r7, [r1, #0]
 80158a0:	bf18      	it	ne
 80158a2:	2300      	movne	r3, #0
 80158a4:	eba6 0807 	sub.w	r8, r6, r7
 80158a8:	608b      	str	r3, [r1, #8]
 80158aa:	f1b8 0f00 	cmp.w	r8, #0
 80158ae:	dd9c      	ble.n	80157ea <__sflush_r+0x1a>
 80158b0:	4643      	mov	r3, r8
 80158b2:	463a      	mov	r2, r7
 80158b4:	6a21      	ldr	r1, [r4, #32]
 80158b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80158b8:	4628      	mov	r0, r5
 80158ba:	47b0      	blx	r6
 80158bc:	2800      	cmp	r0, #0
 80158be:	dc06      	bgt.n	80158ce <__sflush_r+0xfe>
 80158c0:	89a3      	ldrh	r3, [r4, #12]
 80158c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80158c6:	81a3      	strh	r3, [r4, #12]
 80158c8:	f04f 30ff 	mov.w	r0, #4294967295
 80158cc:	e78e      	b.n	80157ec <__sflush_r+0x1c>
 80158ce:	4407      	add	r7, r0
 80158d0:	eba8 0800 	sub.w	r8, r8, r0
 80158d4:	e7e9      	b.n	80158aa <__sflush_r+0xda>
 80158d6:	bf00      	nop
 80158d8:	20400001 	.word	0x20400001

080158dc <_fflush_r>:
 80158dc:	b538      	push	{r3, r4, r5, lr}
 80158de:	690b      	ldr	r3, [r1, #16]
 80158e0:	4605      	mov	r5, r0
 80158e2:	460c      	mov	r4, r1
 80158e4:	b1db      	cbz	r3, 801591e <_fflush_r+0x42>
 80158e6:	b118      	cbz	r0, 80158f0 <_fflush_r+0x14>
 80158e8:	6983      	ldr	r3, [r0, #24]
 80158ea:	b90b      	cbnz	r3, 80158f0 <_fflush_r+0x14>
 80158ec:	f000 f860 	bl	80159b0 <__sinit>
 80158f0:	4b0c      	ldr	r3, [pc, #48]	; (8015924 <_fflush_r+0x48>)
 80158f2:	429c      	cmp	r4, r3
 80158f4:	d109      	bne.n	801590a <_fflush_r+0x2e>
 80158f6:	686c      	ldr	r4, [r5, #4]
 80158f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80158fc:	b17b      	cbz	r3, 801591e <_fflush_r+0x42>
 80158fe:	4621      	mov	r1, r4
 8015900:	4628      	mov	r0, r5
 8015902:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015906:	f7ff bf63 	b.w	80157d0 <__sflush_r>
 801590a:	4b07      	ldr	r3, [pc, #28]	; (8015928 <_fflush_r+0x4c>)
 801590c:	429c      	cmp	r4, r3
 801590e:	d101      	bne.n	8015914 <_fflush_r+0x38>
 8015910:	68ac      	ldr	r4, [r5, #8]
 8015912:	e7f1      	b.n	80158f8 <_fflush_r+0x1c>
 8015914:	4b05      	ldr	r3, [pc, #20]	; (801592c <_fflush_r+0x50>)
 8015916:	429c      	cmp	r4, r3
 8015918:	bf08      	it	eq
 801591a:	68ec      	ldreq	r4, [r5, #12]
 801591c:	e7ec      	b.n	80158f8 <_fflush_r+0x1c>
 801591e:	2000      	movs	r0, #0
 8015920:	bd38      	pop	{r3, r4, r5, pc}
 8015922:	bf00      	nop
 8015924:	080228bc 	.word	0x080228bc
 8015928:	080228dc 	.word	0x080228dc
 801592c:	0802289c 	.word	0x0802289c

08015930 <std>:
 8015930:	2300      	movs	r3, #0
 8015932:	b510      	push	{r4, lr}
 8015934:	4604      	mov	r4, r0
 8015936:	e9c0 3300 	strd	r3, r3, [r0]
 801593a:	6083      	str	r3, [r0, #8]
 801593c:	8181      	strh	r1, [r0, #12]
 801593e:	6643      	str	r3, [r0, #100]	; 0x64
 8015940:	81c2      	strh	r2, [r0, #14]
 8015942:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015946:	6183      	str	r3, [r0, #24]
 8015948:	4619      	mov	r1, r3
 801594a:	2208      	movs	r2, #8
 801594c:	305c      	adds	r0, #92	; 0x5c
 801594e:	f7fe f916 	bl	8013b7e <memset>
 8015952:	4b05      	ldr	r3, [pc, #20]	; (8015968 <std+0x38>)
 8015954:	6263      	str	r3, [r4, #36]	; 0x24
 8015956:	4b05      	ldr	r3, [pc, #20]	; (801596c <std+0x3c>)
 8015958:	62a3      	str	r3, [r4, #40]	; 0x28
 801595a:	4b05      	ldr	r3, [pc, #20]	; (8015970 <std+0x40>)
 801595c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801595e:	4b05      	ldr	r3, [pc, #20]	; (8015974 <std+0x44>)
 8015960:	6224      	str	r4, [r4, #32]
 8015962:	6323      	str	r3, [r4, #48]	; 0x30
 8015964:	bd10      	pop	{r4, pc}
 8015966:	bf00      	nop
 8015968:	08016165 	.word	0x08016165
 801596c:	08016187 	.word	0x08016187
 8015970:	080161bf 	.word	0x080161bf
 8015974:	080161e3 	.word	0x080161e3

08015978 <_cleanup_r>:
 8015978:	4901      	ldr	r1, [pc, #4]	; (8015980 <_cleanup_r+0x8>)
 801597a:	f000 b885 	b.w	8015a88 <_fwalk_reent>
 801597e:	bf00      	nop
 8015980:	080158dd 	.word	0x080158dd

08015984 <__sfmoreglue>:
 8015984:	b570      	push	{r4, r5, r6, lr}
 8015986:	1e4a      	subs	r2, r1, #1
 8015988:	2568      	movs	r5, #104	; 0x68
 801598a:	4355      	muls	r5, r2
 801598c:	460e      	mov	r6, r1
 801598e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015992:	f7fe f959 	bl	8013c48 <_malloc_r>
 8015996:	4604      	mov	r4, r0
 8015998:	b140      	cbz	r0, 80159ac <__sfmoreglue+0x28>
 801599a:	2100      	movs	r1, #0
 801599c:	e9c0 1600 	strd	r1, r6, [r0]
 80159a0:	300c      	adds	r0, #12
 80159a2:	60a0      	str	r0, [r4, #8]
 80159a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80159a8:	f7fe f8e9 	bl	8013b7e <memset>
 80159ac:	4620      	mov	r0, r4
 80159ae:	bd70      	pop	{r4, r5, r6, pc}

080159b0 <__sinit>:
 80159b0:	6983      	ldr	r3, [r0, #24]
 80159b2:	b510      	push	{r4, lr}
 80159b4:	4604      	mov	r4, r0
 80159b6:	bb33      	cbnz	r3, 8015a06 <__sinit+0x56>
 80159b8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80159bc:	6503      	str	r3, [r0, #80]	; 0x50
 80159be:	4b12      	ldr	r3, [pc, #72]	; (8015a08 <__sinit+0x58>)
 80159c0:	4a12      	ldr	r2, [pc, #72]	; (8015a0c <__sinit+0x5c>)
 80159c2:	681b      	ldr	r3, [r3, #0]
 80159c4:	6282      	str	r2, [r0, #40]	; 0x28
 80159c6:	4298      	cmp	r0, r3
 80159c8:	bf04      	itt	eq
 80159ca:	2301      	moveq	r3, #1
 80159cc:	6183      	streq	r3, [r0, #24]
 80159ce:	f000 f81f 	bl	8015a10 <__sfp>
 80159d2:	6060      	str	r0, [r4, #4]
 80159d4:	4620      	mov	r0, r4
 80159d6:	f000 f81b 	bl	8015a10 <__sfp>
 80159da:	60a0      	str	r0, [r4, #8]
 80159dc:	4620      	mov	r0, r4
 80159de:	f000 f817 	bl	8015a10 <__sfp>
 80159e2:	2200      	movs	r2, #0
 80159e4:	60e0      	str	r0, [r4, #12]
 80159e6:	2104      	movs	r1, #4
 80159e8:	6860      	ldr	r0, [r4, #4]
 80159ea:	f7ff ffa1 	bl	8015930 <std>
 80159ee:	2201      	movs	r2, #1
 80159f0:	2109      	movs	r1, #9
 80159f2:	68a0      	ldr	r0, [r4, #8]
 80159f4:	f7ff ff9c 	bl	8015930 <std>
 80159f8:	2202      	movs	r2, #2
 80159fa:	2112      	movs	r1, #18
 80159fc:	68e0      	ldr	r0, [r4, #12]
 80159fe:	f7ff ff97 	bl	8015930 <std>
 8015a02:	2301      	movs	r3, #1
 8015a04:	61a3      	str	r3, [r4, #24]
 8015a06:	bd10      	pop	{r4, pc}
 8015a08:	08022844 	.word	0x08022844
 8015a0c:	08015979 	.word	0x08015979

08015a10 <__sfp>:
 8015a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a12:	4b1b      	ldr	r3, [pc, #108]	; (8015a80 <__sfp+0x70>)
 8015a14:	681e      	ldr	r6, [r3, #0]
 8015a16:	69b3      	ldr	r3, [r6, #24]
 8015a18:	4607      	mov	r7, r0
 8015a1a:	b913      	cbnz	r3, 8015a22 <__sfp+0x12>
 8015a1c:	4630      	mov	r0, r6
 8015a1e:	f7ff ffc7 	bl	80159b0 <__sinit>
 8015a22:	3648      	adds	r6, #72	; 0x48
 8015a24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015a28:	3b01      	subs	r3, #1
 8015a2a:	d503      	bpl.n	8015a34 <__sfp+0x24>
 8015a2c:	6833      	ldr	r3, [r6, #0]
 8015a2e:	b133      	cbz	r3, 8015a3e <__sfp+0x2e>
 8015a30:	6836      	ldr	r6, [r6, #0]
 8015a32:	e7f7      	b.n	8015a24 <__sfp+0x14>
 8015a34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015a38:	b16d      	cbz	r5, 8015a56 <__sfp+0x46>
 8015a3a:	3468      	adds	r4, #104	; 0x68
 8015a3c:	e7f4      	b.n	8015a28 <__sfp+0x18>
 8015a3e:	2104      	movs	r1, #4
 8015a40:	4638      	mov	r0, r7
 8015a42:	f7ff ff9f 	bl	8015984 <__sfmoreglue>
 8015a46:	6030      	str	r0, [r6, #0]
 8015a48:	2800      	cmp	r0, #0
 8015a4a:	d1f1      	bne.n	8015a30 <__sfp+0x20>
 8015a4c:	230c      	movs	r3, #12
 8015a4e:	603b      	str	r3, [r7, #0]
 8015a50:	4604      	mov	r4, r0
 8015a52:	4620      	mov	r0, r4
 8015a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a56:	4b0b      	ldr	r3, [pc, #44]	; (8015a84 <__sfp+0x74>)
 8015a58:	6665      	str	r5, [r4, #100]	; 0x64
 8015a5a:	e9c4 5500 	strd	r5, r5, [r4]
 8015a5e:	60a5      	str	r5, [r4, #8]
 8015a60:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8015a64:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015a68:	2208      	movs	r2, #8
 8015a6a:	4629      	mov	r1, r5
 8015a6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015a70:	f7fe f885 	bl	8013b7e <memset>
 8015a74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015a78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015a7c:	e7e9      	b.n	8015a52 <__sfp+0x42>
 8015a7e:	bf00      	nop
 8015a80:	08022844 	.word	0x08022844
 8015a84:	ffff0001 	.word	0xffff0001

08015a88 <_fwalk_reent>:
 8015a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a8c:	4680      	mov	r8, r0
 8015a8e:	4689      	mov	r9, r1
 8015a90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015a94:	2600      	movs	r6, #0
 8015a96:	b914      	cbnz	r4, 8015a9e <_fwalk_reent+0x16>
 8015a98:	4630      	mov	r0, r6
 8015a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a9e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8015aa2:	3f01      	subs	r7, #1
 8015aa4:	d501      	bpl.n	8015aaa <_fwalk_reent+0x22>
 8015aa6:	6824      	ldr	r4, [r4, #0]
 8015aa8:	e7f5      	b.n	8015a96 <_fwalk_reent+0xe>
 8015aaa:	89ab      	ldrh	r3, [r5, #12]
 8015aac:	2b01      	cmp	r3, #1
 8015aae:	d907      	bls.n	8015ac0 <_fwalk_reent+0x38>
 8015ab0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015ab4:	3301      	adds	r3, #1
 8015ab6:	d003      	beq.n	8015ac0 <_fwalk_reent+0x38>
 8015ab8:	4629      	mov	r1, r5
 8015aba:	4640      	mov	r0, r8
 8015abc:	47c8      	blx	r9
 8015abe:	4306      	orrs	r6, r0
 8015ac0:	3568      	adds	r5, #104	; 0x68
 8015ac2:	e7ee      	b.n	8015aa2 <_fwalk_reent+0x1a>

08015ac4 <_localeconv_r>:
 8015ac4:	4b04      	ldr	r3, [pc, #16]	; (8015ad8 <_localeconv_r+0x14>)
 8015ac6:	681b      	ldr	r3, [r3, #0]
 8015ac8:	6a18      	ldr	r0, [r3, #32]
 8015aca:	4b04      	ldr	r3, [pc, #16]	; (8015adc <_localeconv_r+0x18>)
 8015acc:	2800      	cmp	r0, #0
 8015ace:	bf08      	it	eq
 8015ad0:	4618      	moveq	r0, r3
 8015ad2:	30f0      	adds	r0, #240	; 0xf0
 8015ad4:	4770      	bx	lr
 8015ad6:	bf00      	nop
 8015ad8:	2000002c 	.word	0x2000002c
 8015adc:	20000090 	.word	0x20000090

08015ae0 <__swhatbuf_r>:
 8015ae0:	b570      	push	{r4, r5, r6, lr}
 8015ae2:	460e      	mov	r6, r1
 8015ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ae8:	2900      	cmp	r1, #0
 8015aea:	b096      	sub	sp, #88	; 0x58
 8015aec:	4614      	mov	r4, r2
 8015aee:	461d      	mov	r5, r3
 8015af0:	da07      	bge.n	8015b02 <__swhatbuf_r+0x22>
 8015af2:	2300      	movs	r3, #0
 8015af4:	602b      	str	r3, [r5, #0]
 8015af6:	89b3      	ldrh	r3, [r6, #12]
 8015af8:	061a      	lsls	r2, r3, #24
 8015afa:	d410      	bmi.n	8015b1e <__swhatbuf_r+0x3e>
 8015afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015b00:	e00e      	b.n	8015b20 <__swhatbuf_r+0x40>
 8015b02:	466a      	mov	r2, sp
 8015b04:	f000 fb94 	bl	8016230 <_fstat_r>
 8015b08:	2800      	cmp	r0, #0
 8015b0a:	dbf2      	blt.n	8015af2 <__swhatbuf_r+0x12>
 8015b0c:	9a01      	ldr	r2, [sp, #4]
 8015b0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015b12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015b16:	425a      	negs	r2, r3
 8015b18:	415a      	adcs	r2, r3
 8015b1a:	602a      	str	r2, [r5, #0]
 8015b1c:	e7ee      	b.n	8015afc <__swhatbuf_r+0x1c>
 8015b1e:	2340      	movs	r3, #64	; 0x40
 8015b20:	2000      	movs	r0, #0
 8015b22:	6023      	str	r3, [r4, #0]
 8015b24:	b016      	add	sp, #88	; 0x58
 8015b26:	bd70      	pop	{r4, r5, r6, pc}

08015b28 <__smakebuf_r>:
 8015b28:	898b      	ldrh	r3, [r1, #12]
 8015b2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015b2c:	079d      	lsls	r5, r3, #30
 8015b2e:	4606      	mov	r6, r0
 8015b30:	460c      	mov	r4, r1
 8015b32:	d507      	bpl.n	8015b44 <__smakebuf_r+0x1c>
 8015b34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015b38:	6023      	str	r3, [r4, #0]
 8015b3a:	6123      	str	r3, [r4, #16]
 8015b3c:	2301      	movs	r3, #1
 8015b3e:	6163      	str	r3, [r4, #20]
 8015b40:	b002      	add	sp, #8
 8015b42:	bd70      	pop	{r4, r5, r6, pc}
 8015b44:	ab01      	add	r3, sp, #4
 8015b46:	466a      	mov	r2, sp
 8015b48:	f7ff ffca 	bl	8015ae0 <__swhatbuf_r>
 8015b4c:	9900      	ldr	r1, [sp, #0]
 8015b4e:	4605      	mov	r5, r0
 8015b50:	4630      	mov	r0, r6
 8015b52:	f7fe f879 	bl	8013c48 <_malloc_r>
 8015b56:	b948      	cbnz	r0, 8015b6c <__smakebuf_r+0x44>
 8015b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b5c:	059a      	lsls	r2, r3, #22
 8015b5e:	d4ef      	bmi.n	8015b40 <__smakebuf_r+0x18>
 8015b60:	f023 0303 	bic.w	r3, r3, #3
 8015b64:	f043 0302 	orr.w	r3, r3, #2
 8015b68:	81a3      	strh	r3, [r4, #12]
 8015b6a:	e7e3      	b.n	8015b34 <__smakebuf_r+0xc>
 8015b6c:	4b0d      	ldr	r3, [pc, #52]	; (8015ba4 <__smakebuf_r+0x7c>)
 8015b6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8015b70:	89a3      	ldrh	r3, [r4, #12]
 8015b72:	6020      	str	r0, [r4, #0]
 8015b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015b78:	81a3      	strh	r3, [r4, #12]
 8015b7a:	9b00      	ldr	r3, [sp, #0]
 8015b7c:	6163      	str	r3, [r4, #20]
 8015b7e:	9b01      	ldr	r3, [sp, #4]
 8015b80:	6120      	str	r0, [r4, #16]
 8015b82:	b15b      	cbz	r3, 8015b9c <__smakebuf_r+0x74>
 8015b84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015b88:	4630      	mov	r0, r6
 8015b8a:	f000 fb63 	bl	8016254 <_isatty_r>
 8015b8e:	b128      	cbz	r0, 8015b9c <__smakebuf_r+0x74>
 8015b90:	89a3      	ldrh	r3, [r4, #12]
 8015b92:	f023 0303 	bic.w	r3, r3, #3
 8015b96:	f043 0301 	orr.w	r3, r3, #1
 8015b9a:	81a3      	strh	r3, [r4, #12]
 8015b9c:	89a3      	ldrh	r3, [r4, #12]
 8015b9e:	431d      	orrs	r5, r3
 8015ba0:	81a5      	strh	r5, [r4, #12]
 8015ba2:	e7cd      	b.n	8015b40 <__smakebuf_r+0x18>
 8015ba4:	08015979 	.word	0x08015979

08015ba8 <__malloc_lock>:
 8015ba8:	4770      	bx	lr

08015baa <__malloc_unlock>:
 8015baa:	4770      	bx	lr

08015bac <_Balloc>:
 8015bac:	b570      	push	{r4, r5, r6, lr}
 8015bae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015bb0:	4604      	mov	r4, r0
 8015bb2:	460e      	mov	r6, r1
 8015bb4:	b93d      	cbnz	r5, 8015bc6 <_Balloc+0x1a>
 8015bb6:	2010      	movs	r0, #16
 8015bb8:	f7fd ffc6 	bl	8013b48 <malloc>
 8015bbc:	6260      	str	r0, [r4, #36]	; 0x24
 8015bbe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015bc2:	6005      	str	r5, [r0, #0]
 8015bc4:	60c5      	str	r5, [r0, #12]
 8015bc6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015bc8:	68eb      	ldr	r3, [r5, #12]
 8015bca:	b183      	cbz	r3, 8015bee <_Balloc+0x42>
 8015bcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015bce:	68db      	ldr	r3, [r3, #12]
 8015bd0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015bd4:	b9b8      	cbnz	r0, 8015c06 <_Balloc+0x5a>
 8015bd6:	2101      	movs	r1, #1
 8015bd8:	fa01 f506 	lsl.w	r5, r1, r6
 8015bdc:	1d6a      	adds	r2, r5, #5
 8015bde:	0092      	lsls	r2, r2, #2
 8015be0:	4620      	mov	r0, r4
 8015be2:	f7fd ffd4 	bl	8013b8e <_calloc_r>
 8015be6:	b160      	cbz	r0, 8015c02 <_Balloc+0x56>
 8015be8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015bec:	e00e      	b.n	8015c0c <_Balloc+0x60>
 8015bee:	2221      	movs	r2, #33	; 0x21
 8015bf0:	2104      	movs	r1, #4
 8015bf2:	4620      	mov	r0, r4
 8015bf4:	f7fd ffcb 	bl	8013b8e <_calloc_r>
 8015bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015bfa:	60e8      	str	r0, [r5, #12]
 8015bfc:	68db      	ldr	r3, [r3, #12]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d1e4      	bne.n	8015bcc <_Balloc+0x20>
 8015c02:	2000      	movs	r0, #0
 8015c04:	bd70      	pop	{r4, r5, r6, pc}
 8015c06:	6802      	ldr	r2, [r0, #0]
 8015c08:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015c12:	e7f7      	b.n	8015c04 <_Balloc+0x58>

08015c14 <_Bfree>:
 8015c14:	b570      	push	{r4, r5, r6, lr}
 8015c16:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015c18:	4606      	mov	r6, r0
 8015c1a:	460d      	mov	r5, r1
 8015c1c:	b93c      	cbnz	r4, 8015c2e <_Bfree+0x1a>
 8015c1e:	2010      	movs	r0, #16
 8015c20:	f7fd ff92 	bl	8013b48 <malloc>
 8015c24:	6270      	str	r0, [r6, #36]	; 0x24
 8015c26:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015c2a:	6004      	str	r4, [r0, #0]
 8015c2c:	60c4      	str	r4, [r0, #12]
 8015c2e:	b13d      	cbz	r5, 8015c40 <_Bfree+0x2c>
 8015c30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015c32:	686a      	ldr	r2, [r5, #4]
 8015c34:	68db      	ldr	r3, [r3, #12]
 8015c36:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015c3a:	6029      	str	r1, [r5, #0]
 8015c3c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015c40:	bd70      	pop	{r4, r5, r6, pc}

08015c42 <__multadd>:
 8015c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c46:	690d      	ldr	r5, [r1, #16]
 8015c48:	461f      	mov	r7, r3
 8015c4a:	4606      	mov	r6, r0
 8015c4c:	460c      	mov	r4, r1
 8015c4e:	f101 0c14 	add.w	ip, r1, #20
 8015c52:	2300      	movs	r3, #0
 8015c54:	f8dc 0000 	ldr.w	r0, [ip]
 8015c58:	b281      	uxth	r1, r0
 8015c5a:	fb02 7101 	mla	r1, r2, r1, r7
 8015c5e:	0c0f      	lsrs	r7, r1, #16
 8015c60:	0c00      	lsrs	r0, r0, #16
 8015c62:	fb02 7000 	mla	r0, r2, r0, r7
 8015c66:	b289      	uxth	r1, r1
 8015c68:	3301      	adds	r3, #1
 8015c6a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015c6e:	429d      	cmp	r5, r3
 8015c70:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015c74:	f84c 1b04 	str.w	r1, [ip], #4
 8015c78:	dcec      	bgt.n	8015c54 <__multadd+0x12>
 8015c7a:	b1d7      	cbz	r7, 8015cb2 <__multadd+0x70>
 8015c7c:	68a3      	ldr	r3, [r4, #8]
 8015c7e:	42ab      	cmp	r3, r5
 8015c80:	dc12      	bgt.n	8015ca8 <__multadd+0x66>
 8015c82:	6861      	ldr	r1, [r4, #4]
 8015c84:	4630      	mov	r0, r6
 8015c86:	3101      	adds	r1, #1
 8015c88:	f7ff ff90 	bl	8015bac <_Balloc>
 8015c8c:	6922      	ldr	r2, [r4, #16]
 8015c8e:	3202      	adds	r2, #2
 8015c90:	f104 010c 	add.w	r1, r4, #12
 8015c94:	4680      	mov	r8, r0
 8015c96:	0092      	lsls	r2, r2, #2
 8015c98:	300c      	adds	r0, #12
 8015c9a:	f7fd ff65 	bl	8013b68 <memcpy>
 8015c9e:	4621      	mov	r1, r4
 8015ca0:	4630      	mov	r0, r6
 8015ca2:	f7ff ffb7 	bl	8015c14 <_Bfree>
 8015ca6:	4644      	mov	r4, r8
 8015ca8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015cac:	3501      	adds	r5, #1
 8015cae:	615f      	str	r7, [r3, #20]
 8015cb0:	6125      	str	r5, [r4, #16]
 8015cb2:	4620      	mov	r0, r4
 8015cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015cb8 <__hi0bits>:
 8015cb8:	0c02      	lsrs	r2, r0, #16
 8015cba:	0412      	lsls	r2, r2, #16
 8015cbc:	4603      	mov	r3, r0
 8015cbe:	b9b2      	cbnz	r2, 8015cee <__hi0bits+0x36>
 8015cc0:	0403      	lsls	r3, r0, #16
 8015cc2:	2010      	movs	r0, #16
 8015cc4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015cc8:	bf04      	itt	eq
 8015cca:	021b      	lsleq	r3, r3, #8
 8015ccc:	3008      	addeq	r0, #8
 8015cce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015cd2:	bf04      	itt	eq
 8015cd4:	011b      	lsleq	r3, r3, #4
 8015cd6:	3004      	addeq	r0, #4
 8015cd8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015cdc:	bf04      	itt	eq
 8015cde:	009b      	lsleq	r3, r3, #2
 8015ce0:	3002      	addeq	r0, #2
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	db06      	blt.n	8015cf4 <__hi0bits+0x3c>
 8015ce6:	005b      	lsls	r3, r3, #1
 8015ce8:	d503      	bpl.n	8015cf2 <__hi0bits+0x3a>
 8015cea:	3001      	adds	r0, #1
 8015cec:	4770      	bx	lr
 8015cee:	2000      	movs	r0, #0
 8015cf0:	e7e8      	b.n	8015cc4 <__hi0bits+0xc>
 8015cf2:	2020      	movs	r0, #32
 8015cf4:	4770      	bx	lr

08015cf6 <__lo0bits>:
 8015cf6:	6803      	ldr	r3, [r0, #0]
 8015cf8:	f013 0207 	ands.w	r2, r3, #7
 8015cfc:	4601      	mov	r1, r0
 8015cfe:	d00b      	beq.n	8015d18 <__lo0bits+0x22>
 8015d00:	07da      	lsls	r2, r3, #31
 8015d02:	d423      	bmi.n	8015d4c <__lo0bits+0x56>
 8015d04:	0798      	lsls	r0, r3, #30
 8015d06:	bf49      	itett	mi
 8015d08:	085b      	lsrmi	r3, r3, #1
 8015d0a:	089b      	lsrpl	r3, r3, #2
 8015d0c:	2001      	movmi	r0, #1
 8015d0e:	600b      	strmi	r3, [r1, #0]
 8015d10:	bf5c      	itt	pl
 8015d12:	600b      	strpl	r3, [r1, #0]
 8015d14:	2002      	movpl	r0, #2
 8015d16:	4770      	bx	lr
 8015d18:	b298      	uxth	r0, r3
 8015d1a:	b9a8      	cbnz	r0, 8015d48 <__lo0bits+0x52>
 8015d1c:	0c1b      	lsrs	r3, r3, #16
 8015d1e:	2010      	movs	r0, #16
 8015d20:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015d24:	bf04      	itt	eq
 8015d26:	0a1b      	lsreq	r3, r3, #8
 8015d28:	3008      	addeq	r0, #8
 8015d2a:	071a      	lsls	r2, r3, #28
 8015d2c:	bf04      	itt	eq
 8015d2e:	091b      	lsreq	r3, r3, #4
 8015d30:	3004      	addeq	r0, #4
 8015d32:	079a      	lsls	r2, r3, #30
 8015d34:	bf04      	itt	eq
 8015d36:	089b      	lsreq	r3, r3, #2
 8015d38:	3002      	addeq	r0, #2
 8015d3a:	07da      	lsls	r2, r3, #31
 8015d3c:	d402      	bmi.n	8015d44 <__lo0bits+0x4e>
 8015d3e:	085b      	lsrs	r3, r3, #1
 8015d40:	d006      	beq.n	8015d50 <__lo0bits+0x5a>
 8015d42:	3001      	adds	r0, #1
 8015d44:	600b      	str	r3, [r1, #0]
 8015d46:	4770      	bx	lr
 8015d48:	4610      	mov	r0, r2
 8015d4a:	e7e9      	b.n	8015d20 <__lo0bits+0x2a>
 8015d4c:	2000      	movs	r0, #0
 8015d4e:	4770      	bx	lr
 8015d50:	2020      	movs	r0, #32
 8015d52:	4770      	bx	lr

08015d54 <__i2b>:
 8015d54:	b510      	push	{r4, lr}
 8015d56:	460c      	mov	r4, r1
 8015d58:	2101      	movs	r1, #1
 8015d5a:	f7ff ff27 	bl	8015bac <_Balloc>
 8015d5e:	2201      	movs	r2, #1
 8015d60:	6144      	str	r4, [r0, #20]
 8015d62:	6102      	str	r2, [r0, #16]
 8015d64:	bd10      	pop	{r4, pc}

08015d66 <__multiply>:
 8015d66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d6a:	4614      	mov	r4, r2
 8015d6c:	690a      	ldr	r2, [r1, #16]
 8015d6e:	6923      	ldr	r3, [r4, #16]
 8015d70:	429a      	cmp	r2, r3
 8015d72:	bfb8      	it	lt
 8015d74:	460b      	movlt	r3, r1
 8015d76:	4688      	mov	r8, r1
 8015d78:	bfbc      	itt	lt
 8015d7a:	46a0      	movlt	r8, r4
 8015d7c:	461c      	movlt	r4, r3
 8015d7e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015d82:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015d86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015d8a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015d8e:	eb07 0609 	add.w	r6, r7, r9
 8015d92:	42b3      	cmp	r3, r6
 8015d94:	bfb8      	it	lt
 8015d96:	3101      	addlt	r1, #1
 8015d98:	f7ff ff08 	bl	8015bac <_Balloc>
 8015d9c:	f100 0514 	add.w	r5, r0, #20
 8015da0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015da4:	462b      	mov	r3, r5
 8015da6:	2200      	movs	r2, #0
 8015da8:	4573      	cmp	r3, lr
 8015daa:	d316      	bcc.n	8015dda <__multiply+0x74>
 8015dac:	f104 0214 	add.w	r2, r4, #20
 8015db0:	f108 0114 	add.w	r1, r8, #20
 8015db4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015db8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015dbc:	9300      	str	r3, [sp, #0]
 8015dbe:	9b00      	ldr	r3, [sp, #0]
 8015dc0:	9201      	str	r2, [sp, #4]
 8015dc2:	4293      	cmp	r3, r2
 8015dc4:	d80c      	bhi.n	8015de0 <__multiply+0x7a>
 8015dc6:	2e00      	cmp	r6, #0
 8015dc8:	dd03      	ble.n	8015dd2 <__multiply+0x6c>
 8015dca:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d05d      	beq.n	8015e8e <__multiply+0x128>
 8015dd2:	6106      	str	r6, [r0, #16]
 8015dd4:	b003      	add	sp, #12
 8015dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dda:	f843 2b04 	str.w	r2, [r3], #4
 8015dde:	e7e3      	b.n	8015da8 <__multiply+0x42>
 8015de0:	f8b2 b000 	ldrh.w	fp, [r2]
 8015de4:	f1bb 0f00 	cmp.w	fp, #0
 8015de8:	d023      	beq.n	8015e32 <__multiply+0xcc>
 8015dea:	4689      	mov	r9, r1
 8015dec:	46ac      	mov	ip, r5
 8015dee:	f04f 0800 	mov.w	r8, #0
 8015df2:	f859 4b04 	ldr.w	r4, [r9], #4
 8015df6:	f8dc a000 	ldr.w	sl, [ip]
 8015dfa:	b2a3      	uxth	r3, r4
 8015dfc:	fa1f fa8a 	uxth.w	sl, sl
 8015e00:	fb0b a303 	mla	r3, fp, r3, sl
 8015e04:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015e08:	f8dc 4000 	ldr.w	r4, [ip]
 8015e0c:	4443      	add	r3, r8
 8015e0e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015e12:	fb0b 840a 	mla	r4, fp, sl, r8
 8015e16:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8015e1a:	46e2      	mov	sl, ip
 8015e1c:	b29b      	uxth	r3, r3
 8015e1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015e22:	454f      	cmp	r7, r9
 8015e24:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015e28:	f84a 3b04 	str.w	r3, [sl], #4
 8015e2c:	d82b      	bhi.n	8015e86 <__multiply+0x120>
 8015e2e:	f8cc 8004 	str.w	r8, [ip, #4]
 8015e32:	9b01      	ldr	r3, [sp, #4]
 8015e34:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015e38:	3204      	adds	r2, #4
 8015e3a:	f1ba 0f00 	cmp.w	sl, #0
 8015e3e:	d020      	beq.n	8015e82 <__multiply+0x11c>
 8015e40:	682b      	ldr	r3, [r5, #0]
 8015e42:	4689      	mov	r9, r1
 8015e44:	46a8      	mov	r8, r5
 8015e46:	f04f 0b00 	mov.w	fp, #0
 8015e4a:	f8b9 c000 	ldrh.w	ip, [r9]
 8015e4e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015e52:	fb0a 440c 	mla	r4, sl, ip, r4
 8015e56:	445c      	add	r4, fp
 8015e58:	46c4      	mov	ip, r8
 8015e5a:	b29b      	uxth	r3, r3
 8015e5c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015e60:	f84c 3b04 	str.w	r3, [ip], #4
 8015e64:	f859 3b04 	ldr.w	r3, [r9], #4
 8015e68:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8015e6c:	0c1b      	lsrs	r3, r3, #16
 8015e6e:	fb0a b303 	mla	r3, sl, r3, fp
 8015e72:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015e76:	454f      	cmp	r7, r9
 8015e78:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015e7c:	d805      	bhi.n	8015e8a <__multiply+0x124>
 8015e7e:	f8c8 3004 	str.w	r3, [r8, #4]
 8015e82:	3504      	adds	r5, #4
 8015e84:	e79b      	b.n	8015dbe <__multiply+0x58>
 8015e86:	46d4      	mov	ip, sl
 8015e88:	e7b3      	b.n	8015df2 <__multiply+0x8c>
 8015e8a:	46e0      	mov	r8, ip
 8015e8c:	e7dd      	b.n	8015e4a <__multiply+0xe4>
 8015e8e:	3e01      	subs	r6, #1
 8015e90:	e799      	b.n	8015dc6 <__multiply+0x60>
	...

08015e94 <__pow5mult>:
 8015e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015e98:	4615      	mov	r5, r2
 8015e9a:	f012 0203 	ands.w	r2, r2, #3
 8015e9e:	4606      	mov	r6, r0
 8015ea0:	460f      	mov	r7, r1
 8015ea2:	d007      	beq.n	8015eb4 <__pow5mult+0x20>
 8015ea4:	3a01      	subs	r2, #1
 8015ea6:	4c21      	ldr	r4, [pc, #132]	; (8015f2c <__pow5mult+0x98>)
 8015ea8:	2300      	movs	r3, #0
 8015eaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015eae:	f7ff fec8 	bl	8015c42 <__multadd>
 8015eb2:	4607      	mov	r7, r0
 8015eb4:	10ad      	asrs	r5, r5, #2
 8015eb6:	d035      	beq.n	8015f24 <__pow5mult+0x90>
 8015eb8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015eba:	b93c      	cbnz	r4, 8015ecc <__pow5mult+0x38>
 8015ebc:	2010      	movs	r0, #16
 8015ebe:	f7fd fe43 	bl	8013b48 <malloc>
 8015ec2:	6270      	str	r0, [r6, #36]	; 0x24
 8015ec4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015ec8:	6004      	str	r4, [r0, #0]
 8015eca:	60c4      	str	r4, [r0, #12]
 8015ecc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015ed0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015ed4:	b94c      	cbnz	r4, 8015eea <__pow5mult+0x56>
 8015ed6:	f240 2171 	movw	r1, #625	; 0x271
 8015eda:	4630      	mov	r0, r6
 8015edc:	f7ff ff3a 	bl	8015d54 <__i2b>
 8015ee0:	2300      	movs	r3, #0
 8015ee2:	f8c8 0008 	str.w	r0, [r8, #8]
 8015ee6:	4604      	mov	r4, r0
 8015ee8:	6003      	str	r3, [r0, #0]
 8015eea:	f04f 0800 	mov.w	r8, #0
 8015eee:	07eb      	lsls	r3, r5, #31
 8015ef0:	d50a      	bpl.n	8015f08 <__pow5mult+0x74>
 8015ef2:	4639      	mov	r1, r7
 8015ef4:	4622      	mov	r2, r4
 8015ef6:	4630      	mov	r0, r6
 8015ef8:	f7ff ff35 	bl	8015d66 <__multiply>
 8015efc:	4639      	mov	r1, r7
 8015efe:	4681      	mov	r9, r0
 8015f00:	4630      	mov	r0, r6
 8015f02:	f7ff fe87 	bl	8015c14 <_Bfree>
 8015f06:	464f      	mov	r7, r9
 8015f08:	106d      	asrs	r5, r5, #1
 8015f0a:	d00b      	beq.n	8015f24 <__pow5mult+0x90>
 8015f0c:	6820      	ldr	r0, [r4, #0]
 8015f0e:	b938      	cbnz	r0, 8015f20 <__pow5mult+0x8c>
 8015f10:	4622      	mov	r2, r4
 8015f12:	4621      	mov	r1, r4
 8015f14:	4630      	mov	r0, r6
 8015f16:	f7ff ff26 	bl	8015d66 <__multiply>
 8015f1a:	6020      	str	r0, [r4, #0]
 8015f1c:	f8c0 8000 	str.w	r8, [r0]
 8015f20:	4604      	mov	r4, r0
 8015f22:	e7e4      	b.n	8015eee <__pow5mult+0x5a>
 8015f24:	4638      	mov	r0, r7
 8015f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f2a:	bf00      	nop
 8015f2c:	080229f0 	.word	0x080229f0

08015f30 <__lshift>:
 8015f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f34:	460c      	mov	r4, r1
 8015f36:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015f3a:	6923      	ldr	r3, [r4, #16]
 8015f3c:	6849      	ldr	r1, [r1, #4]
 8015f3e:	eb0a 0903 	add.w	r9, sl, r3
 8015f42:	68a3      	ldr	r3, [r4, #8]
 8015f44:	4607      	mov	r7, r0
 8015f46:	4616      	mov	r6, r2
 8015f48:	f109 0501 	add.w	r5, r9, #1
 8015f4c:	42ab      	cmp	r3, r5
 8015f4e:	db32      	blt.n	8015fb6 <__lshift+0x86>
 8015f50:	4638      	mov	r0, r7
 8015f52:	f7ff fe2b 	bl	8015bac <_Balloc>
 8015f56:	2300      	movs	r3, #0
 8015f58:	4680      	mov	r8, r0
 8015f5a:	f100 0114 	add.w	r1, r0, #20
 8015f5e:	461a      	mov	r2, r3
 8015f60:	4553      	cmp	r3, sl
 8015f62:	db2b      	blt.n	8015fbc <__lshift+0x8c>
 8015f64:	6920      	ldr	r0, [r4, #16]
 8015f66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015f6a:	f104 0314 	add.w	r3, r4, #20
 8015f6e:	f016 021f 	ands.w	r2, r6, #31
 8015f72:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015f76:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015f7a:	d025      	beq.n	8015fc8 <__lshift+0x98>
 8015f7c:	f1c2 0e20 	rsb	lr, r2, #32
 8015f80:	2000      	movs	r0, #0
 8015f82:	681e      	ldr	r6, [r3, #0]
 8015f84:	468a      	mov	sl, r1
 8015f86:	4096      	lsls	r6, r2
 8015f88:	4330      	orrs	r0, r6
 8015f8a:	f84a 0b04 	str.w	r0, [sl], #4
 8015f8e:	f853 0b04 	ldr.w	r0, [r3], #4
 8015f92:	459c      	cmp	ip, r3
 8015f94:	fa20 f00e 	lsr.w	r0, r0, lr
 8015f98:	d814      	bhi.n	8015fc4 <__lshift+0x94>
 8015f9a:	6048      	str	r0, [r1, #4]
 8015f9c:	b108      	cbz	r0, 8015fa2 <__lshift+0x72>
 8015f9e:	f109 0502 	add.w	r5, r9, #2
 8015fa2:	3d01      	subs	r5, #1
 8015fa4:	4638      	mov	r0, r7
 8015fa6:	f8c8 5010 	str.w	r5, [r8, #16]
 8015faa:	4621      	mov	r1, r4
 8015fac:	f7ff fe32 	bl	8015c14 <_Bfree>
 8015fb0:	4640      	mov	r0, r8
 8015fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015fb6:	3101      	adds	r1, #1
 8015fb8:	005b      	lsls	r3, r3, #1
 8015fba:	e7c7      	b.n	8015f4c <__lshift+0x1c>
 8015fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015fc0:	3301      	adds	r3, #1
 8015fc2:	e7cd      	b.n	8015f60 <__lshift+0x30>
 8015fc4:	4651      	mov	r1, sl
 8015fc6:	e7dc      	b.n	8015f82 <__lshift+0x52>
 8015fc8:	3904      	subs	r1, #4
 8015fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fce:	f841 2f04 	str.w	r2, [r1, #4]!
 8015fd2:	459c      	cmp	ip, r3
 8015fd4:	d8f9      	bhi.n	8015fca <__lshift+0x9a>
 8015fd6:	e7e4      	b.n	8015fa2 <__lshift+0x72>

08015fd8 <__mcmp>:
 8015fd8:	6903      	ldr	r3, [r0, #16]
 8015fda:	690a      	ldr	r2, [r1, #16]
 8015fdc:	1a9b      	subs	r3, r3, r2
 8015fde:	b530      	push	{r4, r5, lr}
 8015fe0:	d10c      	bne.n	8015ffc <__mcmp+0x24>
 8015fe2:	0092      	lsls	r2, r2, #2
 8015fe4:	3014      	adds	r0, #20
 8015fe6:	3114      	adds	r1, #20
 8015fe8:	1884      	adds	r4, r0, r2
 8015fea:	4411      	add	r1, r2
 8015fec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015ff0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015ff4:	4295      	cmp	r5, r2
 8015ff6:	d003      	beq.n	8016000 <__mcmp+0x28>
 8015ff8:	d305      	bcc.n	8016006 <__mcmp+0x2e>
 8015ffa:	2301      	movs	r3, #1
 8015ffc:	4618      	mov	r0, r3
 8015ffe:	bd30      	pop	{r4, r5, pc}
 8016000:	42a0      	cmp	r0, r4
 8016002:	d3f3      	bcc.n	8015fec <__mcmp+0x14>
 8016004:	e7fa      	b.n	8015ffc <__mcmp+0x24>
 8016006:	f04f 33ff 	mov.w	r3, #4294967295
 801600a:	e7f7      	b.n	8015ffc <__mcmp+0x24>

0801600c <__mdiff>:
 801600c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016010:	460d      	mov	r5, r1
 8016012:	4607      	mov	r7, r0
 8016014:	4611      	mov	r1, r2
 8016016:	4628      	mov	r0, r5
 8016018:	4614      	mov	r4, r2
 801601a:	f7ff ffdd 	bl	8015fd8 <__mcmp>
 801601e:	1e06      	subs	r6, r0, #0
 8016020:	d108      	bne.n	8016034 <__mdiff+0x28>
 8016022:	4631      	mov	r1, r6
 8016024:	4638      	mov	r0, r7
 8016026:	f7ff fdc1 	bl	8015bac <_Balloc>
 801602a:	2301      	movs	r3, #1
 801602c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016034:	bfa4      	itt	ge
 8016036:	4623      	movge	r3, r4
 8016038:	462c      	movge	r4, r5
 801603a:	4638      	mov	r0, r7
 801603c:	6861      	ldr	r1, [r4, #4]
 801603e:	bfa6      	itte	ge
 8016040:	461d      	movge	r5, r3
 8016042:	2600      	movge	r6, #0
 8016044:	2601      	movlt	r6, #1
 8016046:	f7ff fdb1 	bl	8015bac <_Balloc>
 801604a:	692b      	ldr	r3, [r5, #16]
 801604c:	60c6      	str	r6, [r0, #12]
 801604e:	6926      	ldr	r6, [r4, #16]
 8016050:	f105 0914 	add.w	r9, r5, #20
 8016054:	f104 0214 	add.w	r2, r4, #20
 8016058:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801605c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016060:	f100 0514 	add.w	r5, r0, #20
 8016064:	f04f 0e00 	mov.w	lr, #0
 8016068:	f852 ab04 	ldr.w	sl, [r2], #4
 801606c:	f859 4b04 	ldr.w	r4, [r9], #4
 8016070:	fa1e f18a 	uxtah	r1, lr, sl
 8016074:	b2a3      	uxth	r3, r4
 8016076:	1ac9      	subs	r1, r1, r3
 8016078:	0c23      	lsrs	r3, r4, #16
 801607a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801607e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016082:	b289      	uxth	r1, r1
 8016084:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016088:	45c8      	cmp	r8, r9
 801608a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801608e:	4694      	mov	ip, r2
 8016090:	f845 3b04 	str.w	r3, [r5], #4
 8016094:	d8e8      	bhi.n	8016068 <__mdiff+0x5c>
 8016096:	45bc      	cmp	ip, r7
 8016098:	d304      	bcc.n	80160a4 <__mdiff+0x98>
 801609a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801609e:	b183      	cbz	r3, 80160c2 <__mdiff+0xb6>
 80160a0:	6106      	str	r6, [r0, #16]
 80160a2:	e7c5      	b.n	8016030 <__mdiff+0x24>
 80160a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80160a8:	fa1e f381 	uxtah	r3, lr, r1
 80160ac:	141a      	asrs	r2, r3, #16
 80160ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80160b2:	b29b      	uxth	r3, r3
 80160b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80160b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80160bc:	f845 3b04 	str.w	r3, [r5], #4
 80160c0:	e7e9      	b.n	8016096 <__mdiff+0x8a>
 80160c2:	3e01      	subs	r6, #1
 80160c4:	e7e9      	b.n	801609a <__mdiff+0x8e>

080160c6 <__d2b>:
 80160c6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80160ca:	460e      	mov	r6, r1
 80160cc:	2101      	movs	r1, #1
 80160ce:	ec59 8b10 	vmov	r8, r9, d0
 80160d2:	4615      	mov	r5, r2
 80160d4:	f7ff fd6a 	bl	8015bac <_Balloc>
 80160d8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80160dc:	4607      	mov	r7, r0
 80160de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80160e2:	bb34      	cbnz	r4, 8016132 <__d2b+0x6c>
 80160e4:	9301      	str	r3, [sp, #4]
 80160e6:	f1b8 0300 	subs.w	r3, r8, #0
 80160ea:	d027      	beq.n	801613c <__d2b+0x76>
 80160ec:	a802      	add	r0, sp, #8
 80160ee:	f840 3d08 	str.w	r3, [r0, #-8]!
 80160f2:	f7ff fe00 	bl	8015cf6 <__lo0bits>
 80160f6:	9900      	ldr	r1, [sp, #0]
 80160f8:	b1f0      	cbz	r0, 8016138 <__d2b+0x72>
 80160fa:	9a01      	ldr	r2, [sp, #4]
 80160fc:	f1c0 0320 	rsb	r3, r0, #32
 8016100:	fa02 f303 	lsl.w	r3, r2, r3
 8016104:	430b      	orrs	r3, r1
 8016106:	40c2      	lsrs	r2, r0
 8016108:	617b      	str	r3, [r7, #20]
 801610a:	9201      	str	r2, [sp, #4]
 801610c:	9b01      	ldr	r3, [sp, #4]
 801610e:	61bb      	str	r3, [r7, #24]
 8016110:	2b00      	cmp	r3, #0
 8016112:	bf14      	ite	ne
 8016114:	2102      	movne	r1, #2
 8016116:	2101      	moveq	r1, #1
 8016118:	6139      	str	r1, [r7, #16]
 801611a:	b1c4      	cbz	r4, 801614e <__d2b+0x88>
 801611c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016120:	4404      	add	r4, r0
 8016122:	6034      	str	r4, [r6, #0]
 8016124:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016128:	6028      	str	r0, [r5, #0]
 801612a:	4638      	mov	r0, r7
 801612c:	b003      	add	sp, #12
 801612e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016136:	e7d5      	b.n	80160e4 <__d2b+0x1e>
 8016138:	6179      	str	r1, [r7, #20]
 801613a:	e7e7      	b.n	801610c <__d2b+0x46>
 801613c:	a801      	add	r0, sp, #4
 801613e:	f7ff fdda 	bl	8015cf6 <__lo0bits>
 8016142:	9b01      	ldr	r3, [sp, #4]
 8016144:	617b      	str	r3, [r7, #20]
 8016146:	2101      	movs	r1, #1
 8016148:	6139      	str	r1, [r7, #16]
 801614a:	3020      	adds	r0, #32
 801614c:	e7e5      	b.n	801611a <__d2b+0x54>
 801614e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016152:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016156:	6030      	str	r0, [r6, #0]
 8016158:	6918      	ldr	r0, [r3, #16]
 801615a:	f7ff fdad 	bl	8015cb8 <__hi0bits>
 801615e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016162:	e7e1      	b.n	8016128 <__d2b+0x62>

08016164 <__sread>:
 8016164:	b510      	push	{r4, lr}
 8016166:	460c      	mov	r4, r1
 8016168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801616c:	f000 f8a6 	bl	80162bc <_read_r>
 8016170:	2800      	cmp	r0, #0
 8016172:	bfab      	itete	ge
 8016174:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016176:	89a3      	ldrhlt	r3, [r4, #12]
 8016178:	181b      	addge	r3, r3, r0
 801617a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801617e:	bfac      	ite	ge
 8016180:	6563      	strge	r3, [r4, #84]	; 0x54
 8016182:	81a3      	strhlt	r3, [r4, #12]
 8016184:	bd10      	pop	{r4, pc}

08016186 <__swrite>:
 8016186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801618a:	461f      	mov	r7, r3
 801618c:	898b      	ldrh	r3, [r1, #12]
 801618e:	05db      	lsls	r3, r3, #23
 8016190:	4605      	mov	r5, r0
 8016192:	460c      	mov	r4, r1
 8016194:	4616      	mov	r6, r2
 8016196:	d505      	bpl.n	80161a4 <__swrite+0x1e>
 8016198:	2302      	movs	r3, #2
 801619a:	2200      	movs	r2, #0
 801619c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80161a0:	f000 f868 	bl	8016274 <_lseek_r>
 80161a4:	89a3      	ldrh	r3, [r4, #12]
 80161a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80161aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80161ae:	81a3      	strh	r3, [r4, #12]
 80161b0:	4632      	mov	r2, r6
 80161b2:	463b      	mov	r3, r7
 80161b4:	4628      	mov	r0, r5
 80161b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80161ba:	f000 b817 	b.w	80161ec <_write_r>

080161be <__sseek>:
 80161be:	b510      	push	{r4, lr}
 80161c0:	460c      	mov	r4, r1
 80161c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80161c6:	f000 f855 	bl	8016274 <_lseek_r>
 80161ca:	1c43      	adds	r3, r0, #1
 80161cc:	89a3      	ldrh	r3, [r4, #12]
 80161ce:	bf15      	itete	ne
 80161d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80161d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80161d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80161da:	81a3      	strheq	r3, [r4, #12]
 80161dc:	bf18      	it	ne
 80161de:	81a3      	strhne	r3, [r4, #12]
 80161e0:	bd10      	pop	{r4, pc}

080161e2 <__sclose>:
 80161e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80161e6:	f000 b813 	b.w	8016210 <_close_r>
	...

080161ec <_write_r>:
 80161ec:	b538      	push	{r3, r4, r5, lr}
 80161ee:	4c07      	ldr	r4, [pc, #28]	; (801620c <_write_r+0x20>)
 80161f0:	4605      	mov	r5, r0
 80161f2:	4608      	mov	r0, r1
 80161f4:	4611      	mov	r1, r2
 80161f6:	2200      	movs	r2, #0
 80161f8:	6022      	str	r2, [r4, #0]
 80161fa:	461a      	mov	r2, r3
 80161fc:	f7f9 fd3d 	bl	800fc7a <_write>
 8016200:	1c43      	adds	r3, r0, #1
 8016202:	d102      	bne.n	801620a <_write_r+0x1e>
 8016204:	6823      	ldr	r3, [r4, #0]
 8016206:	b103      	cbz	r3, 801620a <_write_r+0x1e>
 8016208:	602b      	str	r3, [r5, #0]
 801620a:	bd38      	pop	{r3, r4, r5, pc}
 801620c:	200006f4 	.word	0x200006f4

08016210 <_close_r>:
 8016210:	b538      	push	{r3, r4, r5, lr}
 8016212:	4c06      	ldr	r4, [pc, #24]	; (801622c <_close_r+0x1c>)
 8016214:	2300      	movs	r3, #0
 8016216:	4605      	mov	r5, r0
 8016218:	4608      	mov	r0, r1
 801621a:	6023      	str	r3, [r4, #0]
 801621c:	f7f9 fd49 	bl	800fcb2 <_close>
 8016220:	1c43      	adds	r3, r0, #1
 8016222:	d102      	bne.n	801622a <_close_r+0x1a>
 8016224:	6823      	ldr	r3, [r4, #0]
 8016226:	b103      	cbz	r3, 801622a <_close_r+0x1a>
 8016228:	602b      	str	r3, [r5, #0]
 801622a:	bd38      	pop	{r3, r4, r5, pc}
 801622c:	200006f4 	.word	0x200006f4

08016230 <_fstat_r>:
 8016230:	b538      	push	{r3, r4, r5, lr}
 8016232:	4c07      	ldr	r4, [pc, #28]	; (8016250 <_fstat_r+0x20>)
 8016234:	2300      	movs	r3, #0
 8016236:	4605      	mov	r5, r0
 8016238:	4608      	mov	r0, r1
 801623a:	4611      	mov	r1, r2
 801623c:	6023      	str	r3, [r4, #0]
 801623e:	f7f9 fd44 	bl	800fcca <_fstat>
 8016242:	1c43      	adds	r3, r0, #1
 8016244:	d102      	bne.n	801624c <_fstat_r+0x1c>
 8016246:	6823      	ldr	r3, [r4, #0]
 8016248:	b103      	cbz	r3, 801624c <_fstat_r+0x1c>
 801624a:	602b      	str	r3, [r5, #0]
 801624c:	bd38      	pop	{r3, r4, r5, pc}
 801624e:	bf00      	nop
 8016250:	200006f4 	.word	0x200006f4

08016254 <_isatty_r>:
 8016254:	b538      	push	{r3, r4, r5, lr}
 8016256:	4c06      	ldr	r4, [pc, #24]	; (8016270 <_isatty_r+0x1c>)
 8016258:	2300      	movs	r3, #0
 801625a:	4605      	mov	r5, r0
 801625c:	4608      	mov	r0, r1
 801625e:	6023      	str	r3, [r4, #0]
 8016260:	f7f9 fd43 	bl	800fcea <_isatty>
 8016264:	1c43      	adds	r3, r0, #1
 8016266:	d102      	bne.n	801626e <_isatty_r+0x1a>
 8016268:	6823      	ldr	r3, [r4, #0]
 801626a:	b103      	cbz	r3, 801626e <_isatty_r+0x1a>
 801626c:	602b      	str	r3, [r5, #0]
 801626e:	bd38      	pop	{r3, r4, r5, pc}
 8016270:	200006f4 	.word	0x200006f4

08016274 <_lseek_r>:
 8016274:	b538      	push	{r3, r4, r5, lr}
 8016276:	4c07      	ldr	r4, [pc, #28]	; (8016294 <_lseek_r+0x20>)
 8016278:	4605      	mov	r5, r0
 801627a:	4608      	mov	r0, r1
 801627c:	4611      	mov	r1, r2
 801627e:	2200      	movs	r2, #0
 8016280:	6022      	str	r2, [r4, #0]
 8016282:	461a      	mov	r2, r3
 8016284:	f7f9 fd3c 	bl	800fd00 <_lseek>
 8016288:	1c43      	adds	r3, r0, #1
 801628a:	d102      	bne.n	8016292 <_lseek_r+0x1e>
 801628c:	6823      	ldr	r3, [r4, #0]
 801628e:	b103      	cbz	r3, 8016292 <_lseek_r+0x1e>
 8016290:	602b      	str	r3, [r5, #0]
 8016292:	bd38      	pop	{r3, r4, r5, pc}
 8016294:	200006f4 	.word	0x200006f4

08016298 <__ascii_mbtowc>:
 8016298:	b082      	sub	sp, #8
 801629a:	b901      	cbnz	r1, 801629e <__ascii_mbtowc+0x6>
 801629c:	a901      	add	r1, sp, #4
 801629e:	b142      	cbz	r2, 80162b2 <__ascii_mbtowc+0x1a>
 80162a0:	b14b      	cbz	r3, 80162b6 <__ascii_mbtowc+0x1e>
 80162a2:	7813      	ldrb	r3, [r2, #0]
 80162a4:	600b      	str	r3, [r1, #0]
 80162a6:	7812      	ldrb	r2, [r2, #0]
 80162a8:	1c10      	adds	r0, r2, #0
 80162aa:	bf18      	it	ne
 80162ac:	2001      	movne	r0, #1
 80162ae:	b002      	add	sp, #8
 80162b0:	4770      	bx	lr
 80162b2:	4610      	mov	r0, r2
 80162b4:	e7fb      	b.n	80162ae <__ascii_mbtowc+0x16>
 80162b6:	f06f 0001 	mvn.w	r0, #1
 80162ba:	e7f8      	b.n	80162ae <__ascii_mbtowc+0x16>

080162bc <_read_r>:
 80162bc:	b538      	push	{r3, r4, r5, lr}
 80162be:	4c07      	ldr	r4, [pc, #28]	; (80162dc <_read_r+0x20>)
 80162c0:	4605      	mov	r5, r0
 80162c2:	4608      	mov	r0, r1
 80162c4:	4611      	mov	r1, r2
 80162c6:	2200      	movs	r2, #0
 80162c8:	6022      	str	r2, [r4, #0]
 80162ca:	461a      	mov	r2, r3
 80162cc:	f7f9 fcb8 	bl	800fc40 <_read>
 80162d0:	1c43      	adds	r3, r0, #1
 80162d2:	d102      	bne.n	80162da <_read_r+0x1e>
 80162d4:	6823      	ldr	r3, [r4, #0]
 80162d6:	b103      	cbz	r3, 80162da <_read_r+0x1e>
 80162d8:	602b      	str	r3, [r5, #0]
 80162da:	bd38      	pop	{r3, r4, r5, pc}
 80162dc:	200006f4 	.word	0x200006f4

080162e0 <__ascii_wctomb>:
 80162e0:	b149      	cbz	r1, 80162f6 <__ascii_wctomb+0x16>
 80162e2:	2aff      	cmp	r2, #255	; 0xff
 80162e4:	bf85      	ittet	hi
 80162e6:	238a      	movhi	r3, #138	; 0x8a
 80162e8:	6003      	strhi	r3, [r0, #0]
 80162ea:	700a      	strbls	r2, [r1, #0]
 80162ec:	f04f 30ff 	movhi.w	r0, #4294967295
 80162f0:	bf98      	it	ls
 80162f2:	2001      	movls	r0, #1
 80162f4:	4770      	bx	lr
 80162f6:	4608      	mov	r0, r1
 80162f8:	4770      	bx	lr
	...

080162fc <_init>:
 80162fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162fe:	bf00      	nop
 8016300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016302:	bc08      	pop	{r3}
 8016304:	469e      	mov	lr, r3
 8016306:	4770      	bx	lr

08016308 <_fini>:
 8016308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801630a:	bf00      	nop
 801630c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801630e:	bc08      	pop	{r3}
 8016310:	469e      	mov	lr, r3
 8016312:	4770      	bx	lr
