
ubuntu-preinstalled/dpkg-trigger:     file format elf32-littlearm


Disassembly of section .init:

00001214 <.init>:
    1214:	push	{r3, lr}
    1218:	bl	191c <fchmod@plt+0x2bc>
    121c:	pop	{r3, pc}

Disassembly of section .plt:

00001220 <calloc@plt-0x14>:
    1220:	push	{lr}		; (str lr, [sp, #-4]!)
    1224:	ldr	lr, [pc, #4]	; 1230 <calloc@plt-0x4>
    1228:	add	lr, pc, lr
    122c:	ldr	pc, [lr, #8]!
    1230:	andeq	r9, r1, r0, lsl ip

00001234 <calloc@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #102400	; 0x19000
    123c:	ldr	pc, [ip, #3088]!	; 0xc10

00001240 <fsync@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #102400	; 0x19000
    1248:	ldr	pc, [ip, #3080]!	; 0xc08

0000124c <strcmp@plt>:
    124c:			; <UNDEFINED> instruction: 0xe7fd4778
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #102400	; 0x19000
    1258:	ldr	pc, [ip, #3068]!	; 0xbfc

0000125c <__cxa_finalize@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #102400	; 0x19000
    1264:	ldr	pc, [ip, #3060]!	; 0xbf4

00001268 <strtol@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #102400	; 0x19000
    1270:	ldr	pc, [ip, #3052]!	; 0xbec

00001274 <strcspn@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #102400	; 0x19000
    127c:	ldr	pc, [ip, #3044]!	; 0xbe4

00001280 <read@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #102400	; 0x19000
    1288:	ldr	pc, [ip, #3036]!	; 0xbdc

0000128c <fflush@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #102400	; 0x19000
    1294:	ldr	pc, [ip, #3028]!	; 0xbd4

00001298 <_setjmp@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #102400	; 0x19000
    12a0:	ldr	pc, [ip, #3020]!	; 0xbcc

000012a4 <free@plt>:
    12a4:			; <UNDEFINED> instruction: 0xe7fd4778
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #102400	; 0x19000
    12b0:	ldr	pc, [ip, #3008]!	; 0xbc0

000012b4 <fgets@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #102400	; 0x19000
    12bc:	ldr	pc, [ip, #3000]!	; 0xbb8

000012c0 <ferror@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #102400	; 0x19000
    12c8:	ldr	pc, [ip, #2992]!	; 0xbb0

000012cc <strndup@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #102400	; 0x19000
    12d4:	ldr	pc, [ip, #2984]!	; 0xba8

000012d8 <__vsnprintf_chk@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #102400	; 0x19000
    12e0:	ldr	pc, [ip, #2976]!	; 0xba0

000012e4 <memcpy@plt>:
    12e4:			; <UNDEFINED> instruction: 0xe7fd4778
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #102400	; 0x19000
    12f0:	ldr	pc, [ip, #2964]!	; 0xb94

000012f4 <execvp@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #102400	; 0x19000
    12fc:	ldr	pc, [ip, #2956]!	; 0xb8c

00001300 <execlp@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #102400	; 0x19000
    1308:	ldr	pc, [ip, #2948]!	; 0xb84

0000130c <_obstack_newchunk@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #102400	; 0x19000
    1314:	ldr	pc, [ip, #2940]!	; 0xb7c

00001318 <dcgettext@plt>:
    1318:			; <UNDEFINED> instruction: 0xe7fd4778
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #102400	; 0x19000
    1324:	ldr	pc, [ip, #2928]!	; 0xb70

00001328 <strdup@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #102400	; 0x19000
    1330:	ldr	pc, [ip, #2920]!	; 0xb68

00001334 <__stack_chk_fail@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #102400	; 0x19000
    133c:	ldr	pc, [ip, #2912]!	; 0xb60

00001340 <obstack_free@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #102400	; 0x19000
    1348:	ldr	pc, [ip, #2904]!	; 0xb58

0000134c <_obstack_begin@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #102400	; 0x19000
    1354:	ldr	pc, [ip, #2896]!	; 0xb50

00001358 <unlink@plt>:
    1358:			; <UNDEFINED> instruction: 0xe7fd4778
    135c:	add	ip, pc, #0, 12
    1360:	add	ip, ip, #102400	; 0x19000
    1364:	ldr	pc, [ip, #2884]!	; 0xb44

00001368 <dup2@plt>:
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #102400	; 0x19000
    1370:	ldr	pc, [ip, #2876]!	; 0xb3c

00001374 <realloc@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #102400	; 0x19000
    137c:	ldr	pc, [ip, #2868]!	; 0xb34

00001380 <dup@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #102400	; 0x19000
    1388:	ldr	pc, [ip, #2860]!	; 0xb2c

0000138c <textdomain@plt>:
    138c:			; <UNDEFINED> instruction: 0xe7fd4778
    1390:	add	ip, pc, #0, 12
    1394:	add	ip, ip, #102400	; 0x19000
    1398:	ldr	pc, [ip, #2848]!	; 0xb20

0000139c <strcasecmp@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #102400	; 0x19000
    13a4:	ldr	pc, [ip, #2840]!	; 0xb18

000013a8 <strsignal@plt>:
    13a8:	add	ip, pc, #0, 12
    13ac:	add	ip, ip, #102400	; 0x19000
    13b0:	ldr	pc, [ip, #2832]!	; 0xb10

000013b4 <__fxstat64@plt>:
    13b4:	add	ip, pc, #0, 12
    13b8:	add	ip, ip, #102400	; 0x19000
    13bc:	ldr	pc, [ip, #2824]!	; 0xb08

000013c0 <sigaction@plt>:
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #102400	; 0x19000
    13c8:	ldr	pc, [ip, #2816]!	; 0xb00

000013cc <lseek64@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #102400	; 0x19000
    13d4:	ldr	pc, [ip, #2808]!	; 0xaf8

000013d8 <waitpid@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #102400	; 0x19000
    13e0:	ldr	pc, [ip, #2800]!	; 0xaf0

000013e4 <strcpy@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #102400	; 0x19000
    13ec:	ldr	pc, [ip, #2792]!	; 0xae8

000013f0 <opendir@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #102400	; 0x19000
    13f8:	ldr	pc, [ip, #2784]!	; 0xae0

000013fc <fnmatch@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #102400	; 0x19000
    1404:	ldr	pc, [ip, #2776]!	; 0xad8

00001408 <open64@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #102400	; 0x19000
    1410:	ldr	pc, [ip, #2768]!	; 0xad0

00001414 <__asprintf_chk@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #102400	; 0x19000
    141c:	ldr	pc, [ip, #2760]!	; 0xac8

00001420 <getenv@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #102400	; 0x19000
    1428:	ldr	pc, [ip, #2752]!	; 0xac0

0000142c <malloc@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #102400	; 0x19000
    1434:	ldr	pc, [ip, #2744]!	; 0xab8

00001438 <__libc_start_main@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #102400	; 0x19000
    1440:	ldr	pc, [ip, #2736]!	; 0xab0

00001444 <strerror@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #102400	; 0x19000
    144c:	ldr	pc, [ip, #2728]!	; 0xaa8

00001450 <__vfprintf_chk@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #102400	; 0x19000
    1458:	ldr	pc, [ip, #2720]!	; 0xaa0

0000145c <__gmon_start__@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #102400	; 0x19000
    1464:	ldr	pc, [ip, #2712]!	; 0xa98

00001468 <rename@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #102400	; 0x19000
    1470:	ldr	pc, [ip, #2704]!	; 0xa90

00001474 <getpid@plt>:
    1474:	add	ip, pc, #0, 12
    1478:	add	ip, ip, #102400	; 0x19000
    147c:	ldr	pc, [ip, #2696]!	; 0xa88

00001480 <exit@plt>:
    1480:	add	ip, pc, #0, 12
    1484:	add	ip, ip, #102400	; 0x19000
    1488:	ldr	pc, [ip, #2688]!	; 0xa80

0000148c <strlen@plt>:
    148c:	add	ip, pc, #0, 12
    1490:	add	ip, ip, #102400	; 0x19000
    1494:	ldr	pc, [ip, #2680]!	; 0xa78

00001498 <strchr@plt>:
    1498:	add	ip, pc, #0, 12
    149c:	add	ip, ip, #102400	; 0x19000
    14a0:	ldr	pc, [ip, #2672]!	; 0xa70

000014a4 <setenv@plt>:
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #102400	; 0x19000
    14ac:	ldr	pc, [ip, #2664]!	; 0xa68

000014b0 <chown@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #102400	; 0x19000
    14b8:	ldr	pc, [ip, #2656]!	; 0xa60

000014bc <__errno_location@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #102400	; 0x19000
    14c4:	ldr	pc, [ip, #2648]!	; 0xa58

000014c8 <__sprintf_chk@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #102400	; 0x19000
    14d0:	ldr	pc, [ip, #2640]!	; 0xa50

000014d4 <__vasprintf_chk@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #102400	; 0x19000
    14dc:	ldr	pc, [ip, #2632]!	; 0xa48

000014e0 <setvbuf@plt>:
    14e0:			; <UNDEFINED> instruction: 0xe7fd4778
    14e4:	add	ip, pc, #0, 12
    14e8:	add	ip, ip, #102400	; 0x19000
    14ec:	ldr	pc, [ip, #2620]!	; 0xa3c

000014f0 <memset@plt>:
    14f0:			; <UNDEFINED> instruction: 0xe7fd4778
    14f4:	add	ip, pc, #0, 12
    14f8:	add	ip, ip, #102400	; 0x19000
    14fc:	ldr	pc, [ip, #2608]!	; 0xa30

00001500 <__printf_chk@plt>:
    1500:	add	ip, pc, #0, 12
    1504:	add	ip, ip, #102400	; 0x19000
    1508:	ldr	pc, [ip, #2600]!	; 0xa28

0000150c <link@plt>:
    150c:	add	ip, pc, #0, 12
    1510:	add	ip, ip, #102400	; 0x19000
    1514:	ldr	pc, [ip, #2592]!	; 0xa20

00001518 <write@plt>:
    1518:	add	ip, pc, #0, 12
    151c:	add	ip, ip, #102400	; 0x19000
    1520:	ldr	pc, [ip, #2584]!	; 0xa18

00001524 <fileno@plt>:
    1524:	add	ip, pc, #0, 12
    1528:	add	ip, ip, #102400	; 0x19000
    152c:	ldr	pc, [ip, #2576]!	; 0xa10

00001530 <__fprintf_chk@plt>:
    1530:	add	ip, pc, #0, 12
    1534:	add	ip, ip, #102400	; 0x19000
    1538:	ldr	pc, [ip, #2568]!	; 0xa08

0000153c <fclose@plt>:
    153c:			; <UNDEFINED> instruction: 0xe7fd4778
    1540:	add	ip, pc, #0, 12
    1544:	add	ip, ip, #102400	; 0x19000
    1548:	ldr	pc, [ip, #2556]!	; 0x9fc

0000154c <pipe@plt>:
    154c:	add	ip, pc, #0, 12
    1550:	add	ip, ip, #102400	; 0x19000
    1554:	ldr	pc, [ip, #2548]!	; 0x9f4

00001558 <__longjmp_chk@plt>:
    1558:	add	ip, pc, #0, 12
    155c:	add	ip, ip, #102400	; 0x19000
    1560:	ldr	pc, [ip, #2540]!	; 0x9ec

00001564 <fcntl64@plt>:
    1564:	add	ip, pc, #0, 12
    1568:	add	ip, ip, #102400	; 0x19000
    156c:	ldr	pc, [ip, #2532]!	; 0x9e4

00001570 <setlocale@plt>:
    1570:	add	ip, pc, #0, 12
    1574:	add	ip, ip, #102400	; 0x19000
    1578:	ldr	pc, [ip, #2524]!	; 0x9dc

0000157c <sigemptyset@plt>:
    157c:	add	ip, pc, #0, 12
    1580:	add	ip, ip, #102400	; 0x19000
    1584:	ldr	pc, [ip, #2516]!	; 0x9d4

00001588 <fork@plt>:
    1588:	add	ip, pc, #0, 12
    158c:	add	ip, ip, #102400	; 0x19000
    1590:	ldr	pc, [ip, #2508]!	; 0x9cc

00001594 <strrchr@plt>:
    1594:	add	ip, pc, #0, 12
    1598:	add	ip, ip, #102400	; 0x19000
    159c:	ldr	pc, [ip, #2500]!	; 0x9c4

000015a0 <readdir64@plt>:
    15a0:	add	ip, pc, #0, 12
    15a4:	add	ip, ip, #102400	; 0x19000
    15a8:	ldr	pc, [ip, #2492]!	; 0x9bc

000015ac <dirfd@plt>:
    15ac:	add	ip, pc, #0, 12
    15b0:	add	ip, ip, #102400	; 0x19000
    15b4:	ldr	pc, [ip, #2484]!	; 0x9b4

000015b8 <fopen64@plt>:
    15b8:	add	ip, pc, #0, 12
    15bc:	add	ip, ip, #102400	; 0x19000
    15c0:	ldr	pc, [ip, #2476]!	; 0x9ac

000015c4 <strpbrk@plt>:
    15c4:	add	ip, pc, #0, 12
    15c8:	add	ip, ip, #102400	; 0x19000
    15cc:	ldr	pc, [ip, #2468]!	; 0x9a4

000015d0 <bindtextdomain@plt>:
    15d0:	add	ip, pc, #0, 12
    15d4:	add	ip, ip, #102400	; 0x19000
    15d8:	ldr	pc, [ip, #2460]!	; 0x99c

000015dc <umask@plt>:
    15dc:			; <UNDEFINED> instruction: 0xe7fd4778
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #102400	; 0x19000
    15e8:	ldr	pc, [ip, #2448]!	; 0x990

000015ec <chmod@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #102400	; 0x19000
    15f4:	ldr	pc, [ip, #2440]!	; 0x988

000015f8 <scandir64@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #102400	; 0x19000
    1600:	ldr	pc, [ip, #2432]!	; 0x980

00001604 <__xstat64@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #102400	; 0x19000
    160c:	ldr	pc, [ip, #2424]!	; 0x978

00001610 <isatty@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #102400	; 0x19000
    1618:	ldr	pc, [ip, #2416]!	; 0x970

0000161c <strncmp@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #102400	; 0x19000
    1624:	ldr	pc, [ip, #2408]!	; 0x968

00001628 <abort@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #102400	; 0x19000
    1630:	ldr	pc, [ip, #2400]!	; 0x960

00001634 <close@plt>:
    1634:			; <UNDEFINED> instruction: 0xe7fd4778
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #102400	; 0x19000
    1640:	ldr	pc, [ip, #2388]!	; 0x954

00001644 <closedir@plt>:
    1644:			; <UNDEFINED> instruction: 0xe7fd4778
    1648:	add	ip, pc, #0, 12
    164c:	add	ip, ip, #102400	; 0x19000
    1650:	ldr	pc, [ip, #2376]!	; 0x948

00001654 <__snprintf_chk@plt>:
    1654:	add	ip, pc, #0, 12
    1658:	add	ip, ip, #102400	; 0x19000
    165c:	ldr	pc, [ip, #2368]!	; 0x940

00001660 <fchmod@plt>:
    1660:	add	ip, pc, #0, 12
    1664:	add	ip, ip, #102400	; 0x19000
    1668:	ldr	pc, [ip, #2360]!	; 0x938

Disassembly of section .text:

0000166c <.text>:
    166c:	blmi	1f54064 <fchmod@plt+0x1f52a04>
    1670:	ldmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}^
    1674:	addlt	fp, r8, r0, ror r5
    1678:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    167c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r8, sl, fp, lr}
    1680:			; <UNDEFINED> instruction: 0xf04f9307
    1684:	mrsls	r0, SP_svc
    1688:			; <UNDEFINED> instruction: 0xf904f001
    168c:	ldrbtmi	r4, [sp], #-2168	; 0xfffff788
    1690:			; <UNDEFINED> instruction: 0xf0024478
    1694:	bmi	1e00688 <fchmod@plt+0x1dff028>
    1698:	stmdage	r3, {r0, r1, r2, r4, r5, r6, r8, fp, lr}
    169c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    16a0:	ldc2l	0, cr15, [sl, #4]!
    16a4:			; <UNDEFINED> instruction: 0xf0006928
    16a8:	stmdbvs	ip!, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}^
    16ac:			; <UNDEFINED> instruction: 0x61289b03
    16b0:	ldmdavs	fp, {r2, r3, r4, r5, r6, r8, ip, sp, pc}
    16b4:			; <UNDEFINED> instruction: 0xf0402b00
    16b8:	strhcs	r8, [r1], -r4
    16bc:	cdp2	0, 13, cr15, cr10, cr2, {0}
    16c0:	blcs	1489d4 <fchmod@plt+0x147374>
    16c4:	addshi	pc, sl, r0, lsl #4
    16c8:			; <UNDEFINED> instruction: 0xf003e8df
    16cc:	ldmdals	r5!, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    16d0:	ldmdavs	sl, {r3, r4, r7, r8, fp, sp, lr}
    16d4:			; <UNDEFINED> instruction: 0xf0002a00
    16d8:	ldmdavs	fp, {r2, r3, r4, r7, pc}^
    16dc:			; <UNDEFINED> instruction: 0xf0402b00
    16e0:	blmi	19a1948 <fchmod@plt+0x19a02e8>
    16e4:	strmi	lr, [r4], #-2509	; 0xfffff633
    16e8:	strls	r4, [r6], #-1147	; 0xfffffb85
    16ec:	bllt	16db760 <fchmod@plt+0x16da100>
    16f0:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    16f4:			; <UNDEFINED> instruction: 0xf000606b
    16f8:	blls	1013c4 <fchmod@plt+0xffd64>
    16fc:	ldmdavs	r8, {r0, r5, r6, r9, sl, fp, lr}
    1700:	adcsvs	r4, r0, lr, ror r4
    1704:	cdp2	0, 5, cr15, cr8, cr2, {0}
    1708:	stmdacs	r0, {r0, r2, r9, sl, lr}
    170c:	addshi	pc, r5, r0, asr #32
    1710:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    1714:	adcvc	pc, r2, r0, lsl #10
    1718:			; <UNDEFINED> instruction: 0xffcaf002
    171c:	blcs	1bdf0 <fchmod@plt+0x1a790>
    1720:	andcs	fp, r1, r4, lsl pc
    1724:			; <UNDEFINED> instruction: 0xf002200b
    1728:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    172c:			; <UNDEFINED> instruction: 0xf002da30
    1730:	bmi	15c0644 <fchmod@plt+0x15befe4>
    1734:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    1738:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    173c:	subsmi	r9, sl, r7, lsl #22
    1740:			; <UNDEFINED> instruction: 0x4620d179
    1744:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    1748:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
    174c:	ldmdbmi	r0, {r0, r2, r3, r4, r5, ip, lr, pc}^
    1750:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1754:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1758:	sbcle	r2, ip, r0, lsl #16
    175c:	strtmi	sl, [r8], -r4, lsl #18
    1760:	blx	ffa3d770 <fchmod@plt+0xffa3c110>
    1764:	tstcs	r1, r8, lsr #2
    1768:			; <UNDEFINED> instruction: 0xf868f002
    176c:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    1770:	stcls	0, cr6, [r6, #-352]	; 0xfffffea0
    1774:	adcsle	r2, lr, r0, lsl #26
    1778:	andcs	r4, r5, #1163264	; 0x11c000
    177c:	ldrbtmi	r2, [r9], #-0
    1780:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    1784:	strtmi	r4, [sl], -r5, asr #22
    1788:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    178c:	ldc2	0, cr15, [r2], #4
    1790:			; <UNDEFINED> instruction: 0xffc6f002
    1794:	cmplt	r3, #52224	; 0xcc00
    1798:			; <UNDEFINED> instruction: 0xf8b8f003
    179c:	strcs	lr, [r0], #-1991	; 0xfffff839
    17a0:	ldmdbmi	pc!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    17a4:	andcs	r2, r0, r5, lsl #4
    17a8:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    17ac:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    17b0:	stc2l	0, cr15, [r4], #-8
    17b4:	ldmdbmi	fp!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    17b8:	andcs	r2, r0, r5, lsl #4
    17bc:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    17c0:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    17c4:	mrrc2	0, 0, pc, sl, cr2	; <UNPREDICTABLE>
    17c8:	ldmdami	r7!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    17cc:			; <UNDEFINED> instruction: 0xf7ff4478
    17d0:	strmi	lr, [r5], -r8, lsr #28
    17d4:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    17d8:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    17dc:	stccs	6, cr4, [r0, #-4]
    17e0:	movlt	sp, #53	; 0x35
    17e4:	strtmi	sl, [r8], -r4, lsl #20
    17e8:	blx	ffabd7f8 <fchmod@plt+0xffabc198>
    17ec:	ldmdami	r0!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    17f0:	ldrdcs	lr, [r1, -r6]
    17f4:			; <UNDEFINED> instruction: 0xf0024478
    17f8:	strb	pc, [sp, r1, ror #30]	; <UNPREDICTABLE>
    17fc:			; <UNDEFINED> instruction: 0x21bc4a2d
    1800:	andls	r4, r0, sp, lsr #22
    1804:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
    1808:	ldrbtmi	r3, [fp], #-568	; 0xfffffdc8
    180c:			; <UNDEFINED> instruction: 0xf0004478
    1810:	stmdbmi	fp!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    1814:	andcs	r2, r0, r5, lsl #4
    1818:			; <UNDEFINED> instruction: 0xf7ff4479
    181c:			; <UNDEFINED> instruction: 0xf001ed80
    1820:	stmdbmi	r8!, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    1824:	andcs	r2, r0, r5, lsl #4
    1828:			; <UNDEFINED> instruction: 0xf7ff4479
    182c:	stmdbmi	r6!, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1830:			; <UNDEFINED> instruction: 0xf0014479
    1834:			; <UNDEFINED> instruction: 0xf7fffc5f
    1838:	stmdbmi	r4!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    183c:	andcs	r2, r0, r5, lsl #4
    1840:			; <UNDEFINED> instruction: 0xf7ff4479
    1844:	ldmvs	r1!, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    1848:			; <UNDEFINED> instruction: 0xf001462a
    184c:	stmdbmi	r0!, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    1850:	andcs	r2, r0, r5, lsl #4
    1854:			; <UNDEFINED> instruction: 0xf7ff4479
    1858:			; <UNDEFINED> instruction: 0xf001ed62
    185c:	svclt	0x0000fc4b
    1860:	andeq	r9, r1, ip, asr #15
    1864:	andeq	r0, r0, r4, lsl #3
    1868:	andeq	r7, r0, r2, asr #6
    186c:	andeq	r9, r1, lr, lsl sl
    1870:	andeq	r7, r0, r4, lsr r3
    1874:	andeq	r7, r0, r0, asr #10
    1878:			; <UNDEFINED> instruction: 0x000193b6
    187c:	andeq	r9, r1, ip, lsl r9
    1880:	andeq	r7, r0, r6, asr #7
    1884:	andeq	r9, r1, ip, lsr #19
    1888:	andeq	r9, r1, r2, asr #6
    188c:	andeq	r9, r1, r6, lsl #14
    1890:	andeq	r7, r0, r6, ror #6
    1894:	andeq	r9, r1, lr, lsr r9
    1898:			; <UNDEFINED> instruction: 0x000073ba
    189c:	andeq	r9, r1, r4, lsr #18
    18a0:	andeq	r7, r0, sl, ror r2
    18a4:	andeq	r7, r0, lr, lsr r2
    18a8:	strdeq	r7, [r0], -r0
    18ac:	andeq	r7, r0, r2, lsl #6
    18b0:	muleq	r0, ip, r3
    18b4:	ldrdeq	r7, [r0], -r8
    18b8:	andeq	r7, r0, r2, asr #4
    18bc:	andeq	r7, r0, r0, ror r2
    18c0:	andeq	r7, r0, r8, ror r2
    18c4:	andeq	r7, r0, ip, lsr #3
    18c8:			; <UNDEFINED> instruction: 0x000071bc
    18cc:	andeq	r7, r0, r8, lsr #6
    18d0:	muleq	r0, ip, r2
    18d4:	bleq	3da18 <fchmod@plt+0x3c3b8>
    18d8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    18dc:	strbtmi	fp, [sl], -r2, lsl #24
    18e0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    18e4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    18e8:	ldrmi	sl, [sl], #776	; 0x308
    18ec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    18f0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    18f4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    18f8:			; <UNDEFINED> instruction: 0xf85a4b06
    18fc:	stmdami	r6, {r0, r1, ip, sp}
    1900:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1904:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    1908:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    190c:	andeq	r9, r1, r4, lsr r5
    1910:	andeq	r0, r0, r4, ror #2
    1914:	andeq	r0, r0, r4, lsr #3
    1918:	andeq	r0, r0, ip, lsr #3
    191c:	ldr	r3, [pc, #20]	; 1938 <fchmod@plt+0x2d8>
    1920:	ldr	r2, [pc, #20]	; 193c <fchmod@plt+0x2dc>
    1924:	add	r3, pc, r3
    1928:	ldr	r2, [r3, r2]
    192c:	cmp	r2, #0
    1930:	bxeq	lr
    1934:	b	145c <__gmon_start__@plt>
    1938:	andeq	r9, r1, r4, lsl r5
    193c:	muleq	r0, r4, r1
    1940:	blmi	1d3960 <fchmod@plt+0x1d2300>
    1944:	bmi	1d2b2c <fchmod@plt+0x1d14cc>
    1948:	addmi	r4, r3, #2063597568	; 0x7b000000
    194c:	andle	r4, r3, sl, ror r4
    1950:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1954:	ldrmi	fp, [r8, -r3, lsl #2]
    1958:	svclt	0x00004770
    195c:	andeq	r9, r1, r4, ror #14
    1960:	andeq	r9, r1, r0, ror #14
    1964:	strdeq	r9, [r1], -r0
    1968:	andeq	r0, r0, ip, ror #2
    196c:	stmdbmi	r9, {r3, fp, lr}
    1970:	bmi	252b58 <fchmod@plt+0x2514f8>
    1974:	bne	252b60 <fchmod@plt+0x251500>
    1978:	svceq	0x00cb447a
    197c:			; <UNDEFINED> instruction: 0x01a1eb03
    1980:	andle	r1, r3, r9, asr #32
    1984:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1988:	ldrmi	fp, [r8, -r3, lsl #2]
    198c:	svclt	0x00004770
    1990:	andeq	r9, r1, r8, lsr r7
    1994:	andeq	r9, r1, r4, lsr r7
    1998:	andeq	r9, r1, r4, asr #9
    199c:			; <UNDEFINED> instruction: 0x000001b4
    19a0:	blmi	2aedc8 <fchmod@plt+0x2ad768>
    19a4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    19a8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    19ac:	blmi	26ff60 <fchmod@plt+0x26e900>
    19b0:	ldrdlt	r5, [r3, -r3]!
    19b4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19b8:			; <UNDEFINED> instruction: 0xf7ff6818
    19bc:			; <UNDEFINED> instruction: 0xf7ffec50
    19c0:	blmi	1c18c4 <fchmod@plt+0x1c0264>
    19c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    19c8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    19cc:	andeq	r9, r1, r2, lsl #14
    19d0:	muleq	r1, r4, r4
    19d4:	andeq	r0, r0, r8, ror #2
    19d8:	andeq	r9, r1, sl, asr #12
    19dc:	andeq	r9, r1, r2, ror #13
    19e0:	svclt	0x0000e7c4
    19e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    19e8:	cdplt	0, 6, cr15, cr8, cr2, {0}
    19ec:	andeq	r6, r0, r6, lsl lr
    19f0:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    19f4:			; <UNDEFINED> instruction: 0x4604447b
    19f8:	tstlt	sl, sl, lsl r8
    19fc:			; <UNDEFINED> instruction: 0xf7ff6859
    1a00:	teqlt	r0, r8, lsr #24
    1a04:	strtmi	r4, [r1], -r4, lsl #16
    1a08:			; <UNDEFINED> instruction: 0x4010e8bd
    1a0c:			; <UNDEFINED> instruction: 0xf0024478
    1a10:	ldclt	14, cr11, [r0, #-340]	; 0xfffffeac
    1a14:			; <UNDEFINED> instruction: 0x000196b8
    1a18:	andeq	r7, r0, r0, ror r9
    1a1c:	andcs	r4, r5, #360448	; 0x58000
    1a20:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    1a24:	andcs	fp, r0, r3, lsl #1
    1a28:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1a2c:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    1a30:			; <UNDEFINED> instruction: 0xf0029001
    1a34:	blmi	4c02a0 <fchmod@plt+0x4bec40>
    1a38:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
    1a3c:	andcs	r4, r1, r2, lsl #12
    1a40:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1a44:	andcs	r4, r5, #245760	; 0x3c000
    1a48:	ldrbtmi	r2, [r9], #-0
    1a4c:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1a50:	andcs	r4, r1, r1, lsl #12
    1a54:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1a58:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
    1a5c:	andcs	r2, r0, r5, lsl #4
    1a60:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1a64:			; <UNDEFINED> instruction: 0xf7ff681c
    1a68:			; <UNDEFINED> instruction: 0x4601ec5a
    1a6c:			; <UNDEFINED> instruction: 0xf0014620
    1a70:	andcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1a74:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1a78:	andeq	r6, r0, lr, ror #23
    1a7c:	andeq	r9, r1, lr, lsl #8
    1a80:	andeq	r6, r0, r6, lsl #24
    1a84:	andeq	r6, r0, r6, lsl #24
    1a88:	andeq	r0, r0, r8, lsr #3
    1a8c:	andeq	r6, r0, sl, ror #24
    1a90:	andcs	r4, r5, #557056	; 0x88000
    1a94:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    1a98:	andcs	fp, r0, r3, lsl #1
    1a9c:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    1aa0:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
    1aa4:			; <UNDEFINED> instruction: 0xf0029001
    1aa8:	ldrdls	pc, [r0], -pc	; <UNPREDICTABLE>
    1aac:			; <UNDEFINED> instruction: 0xf9dcf002
    1ab0:	ldrdcs	lr, [r0, -sp]
    1ab4:	andcs	r4, r1, r3, lsl #12
    1ab8:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1abc:	andcs	r4, r5, #409600	; 0x64000
    1ac0:	ldrbtmi	r2, [r9], #-0
    1ac4:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1ac8:	andcs	r4, r1, r1, lsl #12
    1acc:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1ad0:	andcs	r4, r5, #344064	; 0x54000
    1ad4:	ldrbtmi	r2, [r9], #-0
    1ad8:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1adc:	andcs	r4, r1, r1, lsl #12
    1ae0:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1ae4:	andcs	r4, r5, #278528	; 0x44000
    1ae8:	ldrbtmi	r2, [r9], #-0
    1aec:	ldc	7, cr15, [r6], {255}	; 0xff
    1af0:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
    1af4:	andcs	r4, r1, r1, lsl #12
    1af8:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1afc:	stmdbmi	lr, {r0, r2, r3, r8, r9, fp, lr}
    1b00:	andcs	r2, r0, r5, lsl #4
    1b04:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1b08:			; <UNDEFINED> instruction: 0xf7ff681c
    1b0c:	strmi	lr, [r1], -r8, lsl #24
    1b10:			; <UNDEFINED> instruction: 0xf0014620
    1b14:	andcs	pc, r0, r1, lsl #16
    1b18:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1b1c:	andeq	r6, r0, sl, asr #24
    1b20:	muleq	r1, sl, r3
    1b24:	andeq	r6, r0, lr, ror #24
    1b28:			; <UNDEFINED> instruction: 0x00006cb6
    1b2c:	andeq	r6, r0, r6, lsl sp
    1b30:			; <UNDEFINED> instruction: 0x00006eba
    1b34:	andeq	r0, r0, r8, lsr #3
    1b38:	andeq	r6, r0, r6, asr #23
    1b3c:			; <UNDEFINED> instruction: 0x4605b538
    1b40:	ldrbtmi	r4, [ip], #-3085	; 0xfffff3f3
    1b44:			; <UNDEFINED> instruction: 0xf7ff68a1
    1b48:	strtmi	lr, [r9], -r4, lsl #23
    1b4c:			; <UNDEFINED> instruction: 0xf380fab0
    1b50:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    1b54:	eorvc	r0, r3, fp, asr r9
    1b58:	ldc2	0, cr15, [r0, #8]!
    1b5c:	tstlt	fp, r3, lsr #16
    1b60:	tstlt	r3, r3, lsr #22
    1b64:	stmdami	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    1b68:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
    1b6c:	stc2	0, cr15, [r6, #8]!
    1b70:			; <UNDEFINED> instruction: 0x73232301
    1b74:	svclt	0x0000bd38
    1b78:	andeq	r9, r1, sl, ror #10
    1b7c:	andeq	r7, r0, r2, lsl r6
    1b80:	andeq	r7, r0, r2, lsl r8
    1b84:	tstlt	r8, r8, lsl #10
    1b88:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    1b8c:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
    1b90:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    1b94:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1b98:	blmi	1ee000 <fchmod@plt+0x1ec9a0>
    1b9c:	andsvs	r4, r8, fp, ror r4
    1ba0:	blmi	1b0fc8 <fchmod@plt+0x1af968>
    1ba4:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    1ba8:	andsvs	r4, r8, r8, ror r4
    1bac:	svclt	0x0000bd08
    1bb0:	andeq	r9, r1, lr, ror r4
    1bb4:	andeq	r7, r0, lr, lsl #1
    1bb8:	andeq	r9, r1, ip, ror #8
    1bbc:	andeq	r9, r1, r2, ror #8
    1bc0:	andeq	r6, r0, r4, lsl #28
    1bc4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1bc8:			; <UNDEFINED> instruction: 0x47706818
    1bcc:	andeq	r9, r1, r2, asr #8
    1bd0:	strmi	r4, [r2], -r3, lsl #22
    1bd4:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    1bd8:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    1bdc:	bllt	f3dbec <fchmod@plt+0xf3c58c>
    1be0:	andeq	r9, r1, r2, lsr r4
    1be4:	andeq	r7, r0, r8, asr r0
    1be8:	bmi	794864 <fchmod@plt+0x793204>
    1bec:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    1bf0:			; <UNDEFINED> instruction: 0x468043f0
    1bf4:	umulllt	r5, r9, fp, r8
    1bf8:	ldcmi	8, cr4, [ip], {27}
    1bfc:			; <UNDEFINED> instruction: 0xf8d34478
    1c00:			; <UNDEFINED> instruction: 0xf0039000
    1c04:	ldrbtmi	pc, [ip], #-3191	; 0xfffff389	; <UNPREDICTABLE>
    1c08:			; <UNDEFINED> instruction: 0xf0029007
    1c0c:	strmi	pc, [r5], -sp, lsr #18
    1c10:			; <UNDEFINED> instruction: 0xf0034620
    1c14:	strmi	pc, [r6], -pc, ror #24
    1c18:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    1c1c:	stc2l	0, cr15, [sl], #-12
    1c20:	andcs	r4, r5, #20, 18	; 0x50000
    1c24:			; <UNDEFINED> instruction: 0x46074479
    1c28:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    1c2c:	bl	1dbfc30 <fchmod@plt+0x1dbe5d0>
    1c30:	strtmi	r4, [r0], -r2, lsl #12
    1c34:			; <UNDEFINED> instruction: 0xf0034614
    1c38:	blls	200db4 <fchmod@plt+0x1ff754>
    1c3c:			; <UNDEFINED> instruction: 0xf8cd2101
    1c40:	strls	r8, [r3], #-20	; 0xffffffec
    1c44:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    1c48:	strmi	r5, [r2], -r0, lsl #12
    1c4c:	bmi	2e6464 <fchmod@plt+0x2e4e04>
    1c50:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    1c54:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1c58:	pop	{r0, r3, ip, sp, pc}
    1c5c:	svclt	0x000083f0
    1c60:	andeq	r9, r1, r0, asr r2
    1c64:	andeq	r0, r0, r8, lsl #3
    1c68:	andeq	r7, r0, ip, lsr r0
    1c6c:	andeq	r7, r0, sl, lsr r0
    1c70:	andeq	r7, r0, lr, lsr #32
    1c74:	andeq	r7, r0, ip, lsr #32
    1c78:	muleq	r0, r2, sp
    1c7c:	andeq	r7, r0, r6
    1c80:	andcs	r4, r5, #30720	; 0x7800
    1c84:	mvnsmi	lr, #737280	; 0xb4000
    1c88:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
    1c8c:	strmi	r4, [r8], r7, lsl #12
    1c90:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
    1c94:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
    1c98:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    1c9c:			; <UNDEFINED> instruction: 0xf8d54c1b
    1ca0:			; <UNDEFINED> instruction: 0xf7ff9000
    1ca4:	ldrbtmi	lr, [ip], #-2876	; 0xfffff4c4
    1ca8:	ldmdami	r9, {r1, r9, sl, lr}
    1cac:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    1cb0:	stc2	0, cr15, [r0], #-12
    1cb4:			; <UNDEFINED> instruction: 0xf0029006
    1cb8:			; <UNDEFINED> instruction: 0x4605f8d7
    1cbc:			; <UNDEFINED> instruction: 0xf0034620
    1cc0:			; <UNDEFINED> instruction: 0x4606fc19
    1cc4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    1cc8:	ldc2	0, cr15, [r4], {3}
    1ccc:	strtmi	r4, [r0], -r1, lsl #12
    1cd0:			; <UNDEFINED> instruction: 0xf003460c
    1cd4:	blls	1c0d18 <fchmod@plt+0x1bf6b8>
    1cd8:	bls	1ca0e4 <fchmod@plt+0x1c8a84>
    1cdc:	andshi	pc, r4, sp, asr #17
    1ce0:	strls	r9, [r2], #-1795	; 0xfffff8fd
    1ce4:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    1ce8:	strbmi	r4, [r8], -r4, lsl #13
    1cec:	andsgt	pc, r0, sp, asr #17
    1cf0:	ldc	7, cr15, [lr], {255}	; 0xff
    1cf4:	pop	{r0, r3, ip, sp, pc}
    1cf8:	svclt	0x000083f0
    1cfc:			; <UNDEFINED> instruction: 0x000191b4
    1d00:	andeq	r0, r0, r8, lsl #3
    1d04:	andeq	r6, r0, r4, lsr #26
    1d08:	ldrdeq	r6, [r0], -r2
    1d0c:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1d10:	andeq	r6, r0, sl, lsl #31
    1d14:	andeq	r6, r0, r2, lsl #31
    1d18:			; <UNDEFINED> instruction: 0x4604b510
    1d1c:	andcs	r4, r5, #81920	; 0x14000
    1d20:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    1d24:			; <UNDEFINED> instruction: 0xf7ff4478
    1d28:			; <UNDEFINED> instruction: 0x4621eafa
    1d2c:			; <UNDEFINED> instruction: 0x4010e8bd
    1d30:	svclt	0x0000e7a6
    1d34:	andeq	r6, r0, r2, ror #30
    1d38:	muleq	r0, r8, ip
    1d3c:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    1d40:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    1d44:	mcrmi	4, 1, r4, cr8, cr12, {7}
    1d48:	strmi	fp, [ip], -r6, lsl #1
    1d4c:	strls	r4, [r3], #-1538	; 0xfffff9fe
    1d50:			; <UNDEFINED> instruction: 0xf85c4605
    1d54:	stmdage	r4, {r1, r2, sp, lr}
    1d58:	ldmdavs	r6!, {r0, r8, sp}
    1d5c:			; <UNDEFINED> instruction: 0xf04f9605
    1d60:	strcs	r0, [r0], -r0, lsl #12
    1d64:			; <UNDEFINED> instruction: 0xf7ff9604
    1d68:	vmovne.16	d22[0], lr
    1d6c:	bmi	7f89d0 <fchmod@plt+0x7f7370>
    1d70:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    1d74:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
    1d78:	cmncc	r4, #20, 16	; 0x140000
    1d7c:	addsmi	r6, r8, #160, 18	; 0x280000
    1d80:			; <UNDEFINED> instruction: 0xf7ffd001
    1d84:			; <UNDEFINED> instruction: 0x61a5ea92
    1d88:	blmi	5d45f8 <fchmod@plt+0x5d2f98>
    1d8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1d90:	blls	15be00 <fchmod@plt+0x15a7a0>
    1d94:	qsuble	r4, sl, r2
    1d98:	andlt	r4, r6, r0, lsr r6
    1d9c:	bmi	5b1364 <fchmod@plt+0x5afd04>
    1da0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    1da4:	ldrmi	r9, [r9], -r1, lsl #8
    1da8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    1dac:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
    1db0:	strtmi	r2, [r0], -r1, lsl #4
    1db4:	b	fe43fdb8 <fchmod@plt+0xfe43e758>
    1db8:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    1dbc:			; <UNDEFINED> instruction: 0xf5b0681d
    1dc0:	svclt	0x00b45f80
    1dc4:			; <UNDEFINED> instruction: 0xf04f4606
    1dc8:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    1dcc:	andle	r4, r1, r0, lsr #5
    1dd0:	b	1abfdd4 <fchmod@plt+0x1abe774>
    1dd4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    1dd8:			; <UNDEFINED> instruction: 0x61ab3374
    1ddc:			; <UNDEFINED> instruction: 0xf7ffe7d4
    1de0:	svclt	0x0000eaaa
    1de4:	strdeq	r9, [r1], -r8
    1de8:	andeq	r0, r0, r4, lsl #3
    1dec:	andeq	r9, r1, r6, asr r3
    1df0:	andeq	r9, r1, lr, asr r3
    1df4:	strheq	r9, [r1], -r0
    1df8:	andeq	r9, r1, ip, lsr #6
    1dfc:	andeq	r9, r1, lr, lsl #6
    1e00:	strdeq	r9, [r1], -lr
    1e04:			; <UNDEFINED> instruction: 0x460db570
    1e08:	rscslt	r4, r4, pc, asr #18
    1e0c:	strmi	r4, [r4], -pc, asr #20
    1e10:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    1e14:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    1e18:			; <UNDEFINED> instruction: 0xf04f9273
    1e1c:	tstlt	r3, r0, lsl #4
    1e20:	stmibvs	r0, {r0, r8, fp, sp, lr}
    1e24:	mcrmi	7, 2, r4, cr10, cr8, {4}
    1e28:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    1e2c:	rsbsvs	r3, r3, r1, lsl #6
    1e30:	svclt	0x00d82b03
    1e34:	cfldr64le	mvdx9, [sp], {8}
    1e38:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
    1e3c:	bmi	1193030 <fchmod@plt+0x11919d0>
    1e40:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    1e44:	andls	r6, r4, #1769472	; 0x1b0000
    1e48:	movwls	r4, #10820	; 0x2a44
    1e4c:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    1e50:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    1e54:	blmi	10e6a68 <fchmod@plt+0x10e5408>
    1e58:	movwls	r4, #5243	; 0x147b
    1e5c:	mvnlt	r9, r6, lsl #22
    1e60:	andls	r2, r7, #0, 4
    1e64:	blge	1e8688 <fchmod@plt+0x1e7028>
    1e68:	vstmdble	r5!, {s4}
    1e6c:	stmdbls	r8, {r1, r2, fp, ip, pc}
    1e70:	andmi	r6, r1, r0, asr #18
    1e74:	stmdals	r6, {r3, r8, ip, pc}
    1e78:	stmibvs	r0, {r3, r8, fp, ip, pc}
    1e7c:	tstls	r8, r1, lsl #6
    1e80:	blls	1a82a0 <fchmod@plt+0x1a6c40>
    1e84:	stmdbls	r1, {r2, r3, fp, sp, lr}
    1e88:	andle	r4, r2, fp, lsl #5
    1e8c:			; <UNDEFINED> instruction: 0xf7ff9806
    1e90:	strls	lr, [r6], #-2572	; 0xfffff5f4
    1e94:	blcs	28ab4 <fchmod@plt+0x27454>
    1e98:	bmi	cf6628 <fchmod@plt+0xcf4fc8>
    1e9c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1ea0:	subsvs	r3, r3, r1, lsl #22
    1ea4:	blmi	a54770 <fchmod@plt+0xa53110>
    1ea8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1eac:	blls	1cdbf1c <fchmod@plt+0x1cda8bc>
    1eb0:	qdaddle	r4, sl, r7
    1eb4:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
    1eb8:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
    1ebc:	sbceq	lr, r0, #2048	; 0x800
    1ec0:			; <UNDEFINED> instruction: 0xb19a6892
    1ec4:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    1ec8:	bl	a82f0 <fchmod@plt+0xa6c90>
    1ecc:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    1ed0:	andle	r4, fp, r9, lsl r2
    1ed4:			; <UNDEFINED> instruction: 0xf7ffa810
    1ed8:	bicslt	lr, r8, r0, ror #19
    1edc:	tstcs	r6, r9, lsl #16
    1ee0:			; <UNDEFINED> instruction: 0xff90f7ff
    1ee4:	ldrmi	r9, [sl], -r3, lsl #22
    1ee8:	andsvs	r9, r3, r2, lsl #22
    1eec:	movwcc	r9, #6919	; 0x1b07
    1ef0:	ldr	r9, [r7, r7, lsl #6]!
    1ef4:	andcs	r4, r5, #491520	; 0x78000
    1ef8:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
    1efc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f00:	adcsvs	r3, r3, r1, lsl #6
    1f04:	b	2bff08 <fchmod@plt+0x2be8a8>
    1f08:			; <UNDEFINED> instruction: 0xf7ff2100
    1f0c:	andcs	pc, r0, #5, 30
    1f10:	ldr	r9, [r1, r8, lsl #4]
    1f14:	blge	268730 <fchmod@plt+0x2670d0>
    1f18:	stmib	sp, {r0, r2, r3, ip, pc}^
    1f1c:	andsvs	r0, r3, lr
    1f20:	sfmls	f2, 4, [r6], {1}
    1f24:	andls	r9, r9, r7, lsl #18
    1f28:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
    1f2c:	strbeq	lr, [r1], #2820	; 0xb04
    1f30:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
    1f34:			; <UNDEFINED> instruction: 0x3120900c
    1f38:	bge	426768 <fchmod@plt+0x425108>
    1f3c:	andls	r6, fp, #232, 18	; 0x3a0000
    1f40:	strb	r4, [pc, r0, lsr #15]
    1f44:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f48:	andeq	r9, r1, ip, lsr #32
    1f4c:	andeq	r0, r0, r4, lsl #3
    1f50:	andeq	r9, r1, r0, lsr #5
    1f54:	andeq	r9, r1, ip, lsl #5
    1f58:			; <UNDEFINED> instruction: 0xfffffed3
    1f5c:	andeq	r9, r1, sl, ror r2
    1f60:	andeq	r9, r1, r6, ror r2
    1f64:	andeq	r9, r1, ip, ror r2
    1f68:	andeq	r9, r1, ip, lsr #4
    1f6c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    1f70:	andeq	r6, r0, r0, lsr #27
    1f74:			; <UNDEFINED> instruction: 0x00006abe
    1f78:			; <UNDEFINED> instruction: 0x4605b538
    1f7c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    1f80:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
    1f84:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
    1f88:	cmpvs	r1, r3, lsr #17
    1f8c:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
    1f90:	tstle	r2, r0, lsl r2
    1f94:	tstlt	r3, r3, lsr #18
    1f98:	andsmi	r6, r5, #14811136	; 0xe20000
    1f9c:	blmi	2f63c4 <fchmod@plt+0x2f4d64>
    1fa0:	addsmi	r4, ip, #2063597568	; 0x7b000000
    1fa4:	strtmi	sp, [r0], -lr
    1fa8:	ldrhtmi	lr, [r8], -sp
    1fac:	ldmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fb0:			; <UNDEFINED> instruction: 0xf10469e0
    1fb4:	ldrmi	r0, [r8, r0, lsr #2]
    1fb8:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1fbc:	msreq	CPSR_, r4, lsl #2
    1fc0:			; <UNDEFINED> instruction: 0xe7e74798
    1fc4:	svclt	0x0000bd38
    1fc8:	andeq	r9, r1, sl, asr #2
    1fcc:	andeq	r9, r1, r4, lsr r1
    1fd0:	strmi	r4, [r1], -sp, lsl #22
    1fd4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    1fd8:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
    1fdc:	bfieq	r6, sl, #0, #4
    1fe0:	svclt	0x00444620
    1fe4:	stmib	r4, {r8, r9, sp}^
    1fe8:			; <UNDEFINED> instruction: 0xf7ff3303
    1fec:	blmi	201c20 <fchmod@plt+0x2005c0>
    1ff0:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    1ff4:	addsmi	r3, r8, #116, 6	; 0xd0000001
    1ff8:			; <UNDEFINED> instruction: 0xf7ffd001
    1ffc:			; <UNDEFINED> instruction: 0x4620e956
    2000:			; <UNDEFINED> instruction: 0x4010e8bd
    2004:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2008:	strdeq	r9, [r1], -r2
    200c:	andeq	r9, r1, r2, ror #1
    2010:	strlt	r2, [r8, #-2]
    2014:			; <UNDEFINED> instruction: 0xffdcf7ff
    2018:			; <UNDEFINED> instruction: 0xf7ff2002
    201c:	svclt	0x0000ea32
    2020:	strmi	fp, [r5], -r8, lsl #8
    2024:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    2028:	blge	46e268 <fchmod@plt+0x46cc08>
    202c:	bmi	a53a80 <fchmod@plt+0xa52420>
    2030:			; <UNDEFINED> instruction: 0xf853460e
    2034:			; <UNDEFINED> instruction: 0xf8df4b04
    2038:	strtmi	sl, [r0], -r0, lsr #1
    203c:	ldrmi	r4, [r9], -r7, lsr #24
    2040:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    2044:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
    2048:	andls	r6, sp, #1179648	; 0x120000
    204c:	andeq	pc, r0, #79	; 0x4f
    2050:			; <UNDEFINED> instruction: 0xf7ff930c
    2054:	bmi	901a28 <fchmod@plt+0x9003c8>
    2058:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
    205c:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    2060:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2064:	blx	11be078 <fchmod@plt+0x11bca18>
    2068:			; <UNDEFINED> instruction: 0xf001900b
    206c:			; <UNDEFINED> instruction: 0x4604fefd
    2070:			; <UNDEFINED> instruction: 0xf0034650
    2074:			; <UNDEFINED> instruction: 0x4680fa3f
    2078:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    207c:	blx	ebe090 <fchmod@plt+0xebca30>
    2080:	andcs	r4, r5, #442368	; 0x6c000
    2084:	sxtab16mi	r4, r1, r9, ror #8
    2088:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    208c:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2090:	ldrbmi	r4, [r0], -r2, lsl #12
    2094:			; <UNDEFINED> instruction: 0xf0034692
    2098:			; <UNDEFINED> instruction: 0xf8dffa2d
    209c:	qaddcs	ip, ip, r1
    20a0:	ldrbtmi	r4, [ip], #2582	; 0xa16
    20a4:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    20a8:	ldrtmi	r4, [r8], -r6, lsl #13
    20ac:	ldrdvc	pc, [r0], -ip
    20b0:			; <UNDEFINED> instruction: 0xf8cd69bf
    20b4:			; <UNDEFINED> instruction: 0xf8cde01c
    20b8:			; <UNDEFINED> instruction: 0xf8cdb00c
    20bc:	smladls	r8, r8, r0, sl
    20c0:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    20c4:	strpl	lr, [r1], -sp, asr #19
    20c8:			; <UNDEFINED> instruction: 0xf7ff9400
    20cc:			; <UNDEFINED> instruction: 0xf7ffea32
    20d0:	svclt	0x0000eaac
    20d4:	andeq	r0, r0, r4, lsl #3
    20d8:	andeq	r6, r0, r0, lsl #24
    20dc:	strdeq	r8, [r1], -sl
    20e0:	andeq	r8, r1, r4, ror #27
    20e4:	andeq	r0, r0, r8, lsl #3
    20e8:	ldrdeq	r6, [r0], -r8
    20ec:	andeq	r6, r0, lr, asr #23
    20f0:	andeq	r6, r0, r8, asr #24
    20f4:	andeq	r6, r0, r2, lsr r9
    20f8:	andeq	r9, r1, r6, lsr #32
    20fc:	andeq	r6, r0, r6, lsr ip
    2100:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
    2104:	addlt	r4, r3, ip, ror r4
    2108:	bllt	6dc39c <fchmod@plt+0x6dad3c>
    210c:	blcs	1c1a0 <fchmod@plt+0x1ab40>
    2110:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
    2114:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    2118:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    211c:	blmi	693f84 <fchmod@plt+0x692924>
    2120:	vpmin.s8	d20, d0, d10
    2124:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
    2128:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    212c:			; <UNDEFINED> instruction: 0xf7ff4478
    2130:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2134:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
    2138:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
    213c:			; <UNDEFINED> instruction: 0x11bbf240
    2140:	bmi	554d98 <fchmod@plt+0x553738>
    2144:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
    2148:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    214c:	strls	r4, [r0], #-1144	; 0xfffffb88
    2150:			; <UNDEFINED> instruction: 0xff66f7ff
    2154:	andcs	r4, r5, #294912	; 0x48000
    2158:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    215c:			; <UNDEFINED> instruction: 0xf7ff4478
    2160:	stmdavs	r3!, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    2164:			; <UNDEFINED> instruction: 0xf7ff6999
    2168:	andcs	pc, r2, fp, lsl #27
    216c:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2170:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    2174:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2178:	andcs	r4, r5, #180224	; 0x2c000
    217c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    2180:			; <UNDEFINED> instruction: 0xe7ec4478
    2184:	andeq	r8, r1, r4, asr #31
    2188:	andeq	r6, r0, r8, lsl ip
    218c:	andeq	r6, r0, r2, lsl #26
    2190:	andeq	r6, r0, ip, lsr ip
    2194:	andeq	r6, r0, lr, lsr ip
    2198:	andeq	r6, r0, r2, ror #25
    219c:	andeq	r6, r0, ip, lsl ip
    21a0:	andeq	r6, r0, r2, lsr #23
    21a4:	andeq	r6, r0, r0, ror #16
    21a8:	andeq	r6, r0, r2, lsr #23
    21ac:	andeq	r6, r0, ip, lsr r8
    21b0:	bmi	26f1f4 <fchmod@plt+0x26db94>
    21b4:	addlt	fp, r3, r0, lsl #10
    21b8:	blmi	22c5d0 <fchmod@plt+0x22af70>
    21bc:			; <UNDEFINED> instruction: 0xf851447a
    21c0:	ldmpl	r3, {r2, r8, r9, fp}^
    21c4:	movwls	r6, #6171	; 0x181b
    21c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    21cc:			; <UNDEFINED> instruction: 0xf7ff9100
    21d0:			; <UNDEFINED> instruction: 0xf7fffdb5
    21d4:	svclt	0x0000ff95
    21d8:	andeq	r8, r1, r0, lsl #25
    21dc:	andeq	r0, r0, r4, lsl #3
    21e0:			; <UNDEFINED> instruction: 0xf7ffb508
    21e4:			; <UNDEFINED> instruction: 0xf7fffdab
    21e8:	svclt	0x0000ff8b
    21ec:	bmi	72f230 <fchmod@plt+0x72dbd0>
    21f0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    21f4:	addlt	fp, r9, r0, lsl #10
    21f8:	stcge	8, cr5, [sl], {211}	; 0xd3
    21fc:	movwls	r6, #30747	; 0x781b
    2200:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2204:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2208:	blpl	140360 <fchmod@plt+0x13ed00>
    220c:	strls	r4, [r5], #-1569	; 0xfffff9df
    2210:	strtmi	r6, [r8], -r6, lsl #16
    2214:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    2218:	stcle	8, cr2, [r1], {-0}
    221c:			; <UNDEFINED> instruction: 0xff70f7ff
    2220:	movwcs	r4, #3089	; 0xc11
    2224:	ldrtmi	r9, [r0], -r6, lsl #6
    2228:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    222c:	movwls	r6, #14747	; 0x399b
    2230:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2234:	tstcs	r1, sp, lsl #20
    2238:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    223c:	stmdage	r6, {ip, pc}
    2240:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2244:	stclle	8, cr2, [r9]
    2248:	blmi	25c2e0 <fchmod@plt+0x25ac80>
    224c:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
    2250:	cmncc	r4, #2063597568	; 0x7b000000
    2254:	mulle	r1, r8, r2
    2258:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    225c:	ldrb	r6, [sp, r5, lsr #3]
    2260:	andeq	r8, r1, sl, asr #24
    2264:	andeq	r0, r0, r4, lsl #3
    2268:	andeq	r8, r1, r0, lsr #29
    226c:	andeq	r6, r0, sl, ror #22
    2270:	andeq	r8, r1, r4, lsl #29
    2274:	andscs	fp, ip, r8, lsl #10
    2278:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    227c:	bmi	26e784 <fchmod@plt+0x26d124>
    2280:	stmib	r0, {r8, sp}^
    2284:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
    2288:	andsvs	r6, r0, r1, lsl r8
    228c:	stclt	0, cr6, [r8, #-4]
    2290:	andcs	r4, r5, #81920	; 0x14000
    2294:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    2298:			; <UNDEFINED> instruction: 0xf7ff4478
    229c:			; <UNDEFINED> instruction: 0xf7ffe840
    22a0:	svclt	0x0000ffa5
    22a4:	andeq	r8, r1, r2, asr #28
    22a8:	andeq	r6, r0, r6, lsl fp
    22ac:	andeq	r6, r0, r4, lsr #14
    22b0:			; <UNDEFINED> instruction: 0x4615b570
    22b4:	strmi	r4, [lr], -r4, lsl #12
    22b8:			; <UNDEFINED> instruction: 0xffdcf7ff
    22bc:	andcs	r4, r0, #4, 22	; 0x1000
    22c0:	addsvs	r4, sl, fp, ror r4
    22c4:	smlabtvs	r5, r6, r0, r6
    22c8:	strcs	lr, [r1], #-2496	; 0xfffff640
    22cc:	svclt	0x0000bd70
    22d0:	andeq	r8, r1, r8, lsl #28
    22d4:			; <UNDEFINED> instruction: 0xf7ffb510
    22d8:	andcs	pc, r0, #820	; 0x334
    22dc:			; <UNDEFINED> instruction: 0x4c064b05
    22e0:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    22e4:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    22e8:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
    22ec:	tstvs	r2, r2, lsl #8
    22f0:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    22f4:	andeq	r8, r1, r6, ror #27
    22f8:			; <UNDEFINED> instruction: 0xfffff901
    22fc:			; <UNDEFINED> instruction: 0xfffffd27
    2300:	strdlt	fp, [r3], r0
    2304:	ldrmi	r4, [r6], -pc, lsl #12
    2308:			; <UNDEFINED> instruction: 0xf7ff4605
    230c:	stcmi	15, cr15, [r6], {179}	; 0xb3
    2310:	andcs	r2, r0, #1073741824	; 0x40000000
    2314:	adcvs	r4, r2, ip, ror r4
    2318:	sbcvs	r9, r7, r1
    231c:	stmib	r0, {r1, r2, r8, sp, lr}^
    2320:	andlt	r1, r3, r1, lsl #10
    2324:	svclt	0x0000bdf0
    2328:			; <UNDEFINED> instruction: 0x00018db4
    232c:			; <UNDEFINED> instruction: 0x4605b538
    2330:	strmi	r2, [ip], -r8, lsr #32
    2334:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2338:	bmi	3ee940 <fchmod@plt+0x3ed2e0>
    233c:	stmib	r0, {r8, r9, sp}^
    2340:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
    2344:	ldmdavs	r1, {r0, r1, r7, sp, lr}
    2348:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
    234c:	tstvs	r3, r3, asr #32
    2350:	sbcvs	r6, r3, r1
    2354:	movwcc	lr, #31168	; 0x79c0
    2358:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
    235c:	andcs	r4, r5, #7168	; 0x1c00
    2360:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    2364:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    2368:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
    236c:	addsvs	r3, ip, r1, lsl #8
    2370:	svc	0x00d4f7fe
    2374:			; <UNDEFINED> instruction: 0xff3af7ff
    2378:	andeq	r8, r1, r6, lsl #27
    237c:	andeq	r8, r1, r6, ror #26
    2380:	andeq	r6, r0, sl, ror #20
    2384:	andeq	r6, r0, r2, asr r6
    2388:	svcmi	0x00f0e92d
    238c:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
    2390:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
    2394:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    2398:	ldrmi	r9, [r0], ip, lsl #28
    239c:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    23a0:	streq	pc, [sl, #-262]	; 0xfffffefa
    23a4:	beq	3e4e8 <fchmod@plt+0x3ce88>
    23a8:	strls	r6, [r1], #-2084	; 0xfffff7dc
    23ac:	streq	pc, [r0], #-79	; 0xffffffb1
    23b0:	adceq	r4, sp, r6, lsr ip
    23b4:			; <UNDEFINED> instruction: 0x4628447c
    23b8:	ldrdgt	pc, [r8], -r4
    23bc:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    23c0:	stcls	0, cr6, [sp], {163}	; 0xa3
    23c4:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23c8:	eorsle	r2, sl, r0, lsl #16
    23cc:	mvnscc	pc, pc, asr #32
    23d0:			; <UNDEFINED> instruction: 0xf1002300
    23d4:	ldmdane	r2!, {r5, sl, fp}^
    23d8:	andlt	pc, r8, r0, asr #17
    23dc:	andls	pc, r4, r0, asr #17
    23e0:	andshi	pc, r0, r0, asr #17
    23e4:	bicvs	r6, r6, r7, asr #1
    23e8:	stmib	r0, {sl, ip, pc}^
    23ec:	cmnlt	r6, r5, lsl #6
    23f0:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
    23f4:	strls	r3, [r0], #-1028	; 0xfffffbfc
    23f8:			; <UNDEFINED> instruction: 0xf8543a01
    23fc:			; <UNDEFINED> instruction: 0xf8413c04
    2400:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
    2404:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
    2408:	blmi	8536c0 <fchmod@plt+0x852060>
    240c:			; <UNDEFINED> instruction: 0xf8cc2200
    2410:	ldrbtmi	r2, [fp], #-0
    2414:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
    2418:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    241c:	stmdbvs	r4!, {r4, r7, r9, lr}^
    2420:	cmpvs	r8, r4
    2424:	ldmvs	sl, {r3, r4, ip, lr, pc}
    2428:	addsvs	r3, sl, r1, lsl #20
    242c:	blmi	594c9c <fchmod@plt+0x59363c>
    2430:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2434:	blls	5c4a4 <fchmod@plt+0x5ae44>
    2438:	qaddle	r4, sl, fp
    243c:	pop	{r0, r1, ip, sp, pc}
    2440:	mrccs	15, 0, r8, cr4, cr0, {7}
    2444:			; <UNDEFINED> instruction: 0xf7ffd815
    2448:			; <UNDEFINED> instruction: 0xf8d0e83a
    244c:	ldmdami	r3, {sp, pc}
    2450:			; <UNDEFINED> instruction: 0xe7bb4478
    2454:	svc	0x006ef7fe
    2458:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    245c:	andcs	r4, r5, #16, 18	; 0x40000
    2460:			; <UNDEFINED> instruction: 0xf8c04479
    2464:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
    2468:			; <UNDEFINED> instruction: 0xf7fe4478
    246c:			; <UNDEFINED> instruction: 0xf7ffef58
    2470:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    2474:	stmdami	sp, {r0, r2, r9, sp}
    2478:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    247c:	svc	0x004ef7fe
    2480:	mrc2	7, 5, pc, cr4, cr15, {7}
    2484:	andeq	r8, r1, r6, lsr #21
    2488:	andeq	r0, r0, r4, lsl #3
    248c:	andeq	r8, r1, r4, lsl sp
    2490:			; <UNDEFINED> instruction: 0x00018cb6
    2494:			; <UNDEFINED> instruction: 0x00018cbc
    2498:	andeq	r8, r1, ip, lsl #20
    249c:	andeq	r8, r1, r4, lsl #25
    24a0:	andeq	r6, r0, r0, ror r9
    24a4:	andeq	r6, r0, r4, asr r5
    24a8:	andeq	r6, r0, ip, ror r9
    24ac:	andeq	r6, r0, r2, asr #10
    24b0:	movwcs	fp, #1036	; 0x40c
    24b4:	addlt	fp, r5, r0, lsr r5
    24b8:	ldrd	pc, [r8], #-143	; 0xffffff71
    24bc:			; <UNDEFINED> instruction: 0xf8dfac08
    24c0:	ldrmi	ip, [sl], -r8, asr #32
    24c4:			; <UNDEFINED> instruction: 0xf85444fe
    24c8:			; <UNDEFINED> instruction: 0xf85e5b04
    24cc:			; <UNDEFINED> instruction: 0xf8dcc00c
    24d0:			; <UNDEFINED> instruction: 0xf8cdc000
    24d4:			; <UNDEFINED> instruction: 0xf04fc00c
    24d8:	stmib	sp, {sl, fp}^
    24dc:	strls	r5, [r2], #-1024	; 0xfffffc00
    24e0:			; <UNDEFINED> instruction: 0xff52f7ff
    24e4:	blmi	214d10 <fchmod@plt+0x2136b0>
    24e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24ec:	blls	dc55c <fchmod@plt+0xdaefc>
    24f0:	qaddle	r4, sl, r4
    24f4:	pop	{r0, r2, ip, sp, pc}
    24f8:	andlt	r4, r2, r0, lsr r0
    24fc:			; <UNDEFINED> instruction: 0xf7fe4770
    2500:	svclt	0x0000ef1a
    2504:	andeq	r8, r1, r8, ror r9
    2508:	andeq	r0, r0, r4, lsl #3
    250c:	andeq	r8, r1, r4, asr r9
    2510:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    2514:	ldrbtmi	fp, [ip], #1328	; 0x530
    2518:	addlt	r4, r5, lr, lsl #26
    251c:			; <UNDEFINED> instruction: 0xf85cac08
    2520:	stmdavs	sp!, {r0, r2, ip, lr}
    2524:			; <UNDEFINED> instruction: 0xf04f9503
    2528:			; <UNDEFINED> instruction: 0xf8540500
    252c:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
    2530:	strls	r5, [r2], #-1024	; 0xfffffc00
    2534:			; <UNDEFINED> instruction: 0xff28f7ff
    2538:	blmi	194d5c <fchmod@plt+0x1936fc>
    253c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2540:	blls	dc5b0 <fchmod@plt+0xdaf50>
    2544:	qaddle	r4, sl, r1
    2548:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    254c:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    2550:	andeq	r8, r1, r6, lsr #18
    2554:	andeq	r0, r0, r4, lsl #3
    2558:	andeq	r8, r1, r0, lsl #18
    255c:	andcs	r4, r0, #12, 16	; 0xc0000
    2560:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
    2564:			; <UNDEFINED> instruction: 0xf500b410
    2568:	ldrbtmi	r2, [r9], #-1151	; 0xfffffb81
    256c:			; <UNDEFINED> instruction: 0xf6043804
    2570:			; <UNDEFINED> instruction: 0xf85074e8
    2574:	teqlt	r3, r4, lsl #30
    2578:	andcs	lr, r6, #3194880	; 0x30c000
    257c:	andne	lr, r8, #3194880	; 0x30c000
    2580:	blcs	1c5f4 <fchmod@plt+0x1af94>
    2584:	adcmi	sp, r0, #248, 2	; 0x3e
    2588:			; <UNDEFINED> instruction: 0xf85dd1f3
    258c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2590:	andeq	r9, r1, sl, ror #23
    2594:	andeq	r6, r0, lr, asr #10
    2598:	tstcs	r0, r7, lsl #22
    259c:			; <UNDEFINED> instruction: 0xf503447b
    25a0:	blcc	10afa4 <fchmod@plt+0x109944>
    25a4:	rscvc	pc, r8, #2097152	; 0x200000
    25a8:	svcne	0x0004f843
    25ac:			; <UNDEFINED> instruction: 0xd1fb4293
    25b0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    25b4:			; <UNDEFINED> instruction: 0x47706019
    25b8:			; <UNDEFINED> instruction: 0x00019bb0
    25bc:	muleq	r1, r6, fp
    25c0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    25c4:			; <UNDEFINED> instruction: 0x47706818
    25c8:	andeq	r9, r1, r6, lsl #23
    25cc:	mvnsmi	lr, #737280	; 0xb4000
    25d0:	strmi	fp, [lr], -r3, lsl #1
    25d4:			; <UNDEFINED> instruction: 0xf0014607
    25d8:			; <UNDEFINED> instruction: 0xf64ff81d
    25dc:			; <UNDEFINED> instruction: 0xf2c074fb
    25e0:	strmi	r0, [r5], -r3, lsl #8
    25e4:	cdp2	0, 13, cr15, cr2, cr1, {0}
    25e8:	movweq	pc, #4682	; 0x124a	; <UNPREDICTABLE>
    25ec:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    25f0:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    25f4:	andcc	pc, r0, #166912	; 0x28c00
    25f8:	blx	10574a <fchmod@plt+0x1040ea>
    25fc:			; <UNDEFINED> instruction: 0xf8510312
    2600:	bl	52694 <fchmod@plt+0x51034>
    2604:	ldmdblt	ip, {r0, r1, r7, fp}
    2608:	stmdavs	r3!, {r0, r4, sp, lr, pc}
    260c:			; <UNDEFINED> instruction: 0x461cb173
    2610:	stmdavc	r2, {r5, r6, fp, sp, lr}
    2614:	cmple	fp, pc, lsr #20
    2618:	strtmi	r3, [r9], -r1
    261c:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    2620:	mvnsle	r2, r0, lsl #16
    2624:	andlt	r4, r3, r0, lsr #12
    2628:	mvnshi	lr, #12386304	; 0xbd0000
    262c:			; <UNDEFINED> instruction: 0xf01646a0
    2630:			; <UNDEFINED> instruction: 0xd12f0902
    2634:	adcmi	r2, pc, #40	; 0x28
    2638:	strcs	fp, [r0], -ip, lsr #30
    263c:	streq	pc, [r1], -r6
    2640:	blx	fedbe648 <fchmod@plt+0xfedbcfe8>
    2644:			; <UNDEFINED> instruction: 0xf8c04604
    2648:	bllt	11a6670 <fchmod@plt+0x11a5010>
    264c:			; <UNDEFINED> instruction: 0xf7fe4628
    2650:	andcc	lr, r2, lr, lsl pc
    2654:	blx	feb3e65c <fchmod@plt+0xfeb3cffc>
    2658:	strtmi	r2, [r9], -pc, lsr #6
    265c:			; <UNDEFINED> instruction: 0xf8004606
    2660:			; <UNDEFINED> instruction: 0xf7fe3b01
    2664:	rsbvs	lr, r6, r0, asr #29
    2668:	movwcs	r4, #2071	; 0x817
    266c:	ldrbtmi	r4, [r8], #-2327	; 0xfffff6e9
    2670:	ldrbtmi	r6, [r9], #-419	; 0xfffffe5d
    2674:	stmdavs	r2, {r0, r1, r5, sp, lr}
    2678:	andcc	r6, r1, #268435458	; 0x10000002
    267c:	movwcc	lr, #14788	; 0x39c4
    2680:	strtmi	r6, [r0], -r2
    2684:	rsbvs	r6, r3, #-1073741768	; 0xc0000038
    2688:			; <UNDEFINED> instruction: 0xf8c86163
    268c:	andlt	r4, r3, r0
    2690:	mvnshi	lr, #12386304	; 0xbd0000
    2694:	strtmi	r2, [r0], -r0, lsl #8
    2698:	pop	{r0, r1, ip, sp, pc}
    269c:			; <UNDEFINED> instruction: 0xf81583f0
    26a0:	blcs	bd16ac <fchmod@plt+0xbd004c>
    26a4:			; <UNDEFINED> instruction: 0xf105bf04
    26a8:	strdvs	r3, [r5], #-95	; 0xffffffa1
    26ac:	ldrb	sp, [fp, lr, asr #3]
    26b0:	cmpcs	ip, r7, lsl #22
    26b4:	andls	r4, r0, r7, lsl #20
    26b8:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    26bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    26c0:	stc2	7, cr15, [lr], #1020	; 0x3fc
    26c4:	andeq	r9, r1, sl, asr fp
    26c8:	ldrdeq	r9, [r1], -sl
    26cc:	andeq	r6, r0, r6, asr #8
    26d0:	andeq	r6, r0, r8, lsl #15
    26d4:	andeq	r6, r0, r8, ror #16
    26d8:	andeq	r6, r0, lr, lsr #15
    26dc:	svcmi	0x00f0e92d
    26e0:	mcrrmi	6, 0, r4, ip, cr7
    26e4:	blhi	bdba0 <fchmod@plt+0xbc540>
    26e8:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    26ec:	addseq	fp, fp, r5, lsl #1
    26f0:			; <UNDEFINED> instruction: 0xf0001c58
    26f4:	stmdavs	r2!, {r0, r1, r2, r8, fp, ip, sp, lr, pc}
    26f8:	svclt	0x00a22a00
    26fc:	bl	ab04 <fchmod@plt+0x94a4>
    2700:	svcne	0x00030282
    2704:	blle	d410c <fchmod@plt+0xd2aac>
    2708:	svcne	0x0004f843
    270c:			; <UNDEFINED> instruction: 0xd1fb429a
    2710:	stclmi	3, cr2, [r1, #-0]
    2714:			; <UNDEFINED> instruction: 0x469a461e
    2718:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    271c:			; <UNDEFINED> instruction: 0xf5059302
    2720:	blmi	f8cd24 <fchmod@plt+0xf8b6c4>
    2724:			; <UNDEFINED> instruction: 0xf8df3d04
    2728:			; <UNDEFINED> instruction: 0xf609b0f8
    272c:	ldrbtmi	r7, [fp], #-2536	; 0xfffff618
    2730:	mcr	4, 0, r4, cr8, cr11, {7}
    2734:			; <UNDEFINED> instruction: 0xf8553a10
    2738:	bcs	e350 <fchmod@plt+0xccf0>
    273c:	strcs	sp, [r0], #-90	; 0xffffffa6
    2740:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    2744:	mvnsle	r2, r0, lsl #20
    2748:	tstcs	r1, r3, asr r6
    274c:			; <UNDEFINED> instruction: 0x4638465a
    2750:	strmi	r9, [lr], #-1024	; 0xfffffc00
    2754:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2758:	bl	20d764 <fchmod@plt+0x20c104>
    275c:	svclt	0x001e0184
    2760:	movwcc	r9, #6915	; 0x1b03
    2764:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    2768:			; <UNDEFINED> instruction: 0xf10a45a9
    276c:			; <UNDEFINED> instruction: 0xf1020a01
    2770:	andvs	r0, sl, r1, lsl #4
    2774:	blmi	af6ef8 <fchmod@plt+0xaf5898>
    2778:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    277c:	svclt	0x00c82c00
    2780:	orreq	lr, r4, #8, 22	; 0x2000
    2784:	sub	sp, r2, r2, lsl #24
    2788:	andle	r3, r3, r1, lsl #24
    278c:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    2790:	rscsle	r2, r9, r0, lsl #20
    2794:			; <UNDEFINED> instruction: 0x9090f8df
    2798:	streq	lr, [r4, #2824]	; 0xb08
    279c:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    27a0:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    27a4:	strbmi	r4, [sl], -r3, lsr #12
    27a8:	tstcs	r1, r1, lsl #24
    27ac:			; <UNDEFINED> instruction: 0x96004638
    27b0:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    27b4:	mvnsle	r1, r3, ror #24
    27b8:	bmi	714118 <fchmod@plt+0x712ab8>
    27bc:	blls	8abc8 <fchmod@plt+0x89568>
    27c0:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    27c4:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    27c8:	bmi	6693dc <fchmod@plt+0x667d7c>
    27cc:	ldrtmi	r2, [r8], -r1, lsl #2
    27d0:	movwls	r4, #1146	; 0x47a
    27d4:			; <UNDEFINED> instruction: 0xf7fe4633
    27d8:	ldmdbmi	r6, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    27dc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    27e0:			; <UNDEFINED> instruction: 0xf99af000
    27e4:	andlt	r4, r5, r0, asr #12
    27e8:	blhi	bdae4 <fchmod@plt+0xbc484>
    27ec:	svcmi	0x00f0e8bd
    27f0:	ldcllt	7, cr15, [r8, #-1016]	; 0xfffffc08
    27f4:	tstcs	r1, r2, lsl #24
    27f8:	ldrbmi	r9, [r3], -r0, lsl #4
    27fc:	bcs	43e064 <fchmod@plt+0x43ca04>
    2800:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    2804:			; <UNDEFINED> instruction: 0xf7fe9402
    2808:			; <UNDEFINED> instruction: 0x4641ee94
    280c:	blle	ff53c6c0 <fchmod@plt+0xff53b060>
    2810:	svclt	0x0000e7c0
    2814:	andeq	r9, r1, r0, ror #20
    2818:	andeq	r9, r1, r2, lsr sl
    281c:	andeq	r6, r0, lr, asr r7
    2820:	andeq	r6, r0, ip, asr r7
    2824:	ldrdeq	r9, [r1], -r0
    2828:	andeq	r6, r0, lr, asr r7
    282c:	andeq	r6, r0, r6, ror #13
    2830:	strdeq	r6, [r0], -r4
    2834:	andeq	r6, r0, lr, lsl #14
    2838:	andcs	fp, r8, r8, lsl #10
    283c:			; <UNDEFINED> instruction: 0xf862f000
    2840:	stmib	r0, {r9, sp}^
    2844:	sfmlt	f2, 4, [r8, #-0]
    2848:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    284c:	stmdavs	r3, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    2850:	ldrbtvc	pc, [sl], #1615	; 0x64f	; <UNPREDICTABLE>
    2854:	vqdmlal.s<illegal width 8>	q10, d0, d13
    2858:	addseq	r0, sl, r3, lsl #8
    285c:	bcc	113a48 <fchmod@plt+0x1123e8>
    2860:	and	r4, r4, r1, lsl r4
    2864:	svccs	0x0004f851
    2868:	movwcs	lr, #2496	; 0x9c0
    286c:	adcmi	fp, r3, #950272	; 0xe8000
    2870:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    2874:			; <UNDEFINED> instruction: 0x4628ddf6
    2878:			; <UNDEFINED> instruction: 0x4770bc30
    287c:	ldmdavs	r3, {r1, r3, r5, r9, sl, lr}
    2880:	andvs	r4, r3, r5, lsl r6
    2884:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
    2888:	svclt	0x00004770
    288c:	strdeq	r9, [r1], -r0
    2890:	stclt	7, cr15, [r8, #-1016]	; 0xfffffc08
    2894:			; <UNDEFINED> instruction: 0x4604b510
    2898:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    289c:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    28a0:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    28a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28a8:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    28ac:	pop	{r5, r9, sl, lr}
    28b0:			; <UNDEFINED> instruction: 0xf7fe4010
    28b4:	stmdbmi	r5, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, pc}
    28b8:	ldrbtmi	r2, [r9], #-6
    28bc:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    28c0:	svclt	0x0000e7ef
    28c4:	muleq	r0, lr, r6
    28c8:	andeq	r6, r0, lr, lsr #13
    28cc:	andeq	r7, r0, lr, ror fp
    28d0:	andcs	fp, r5, #8, 10	; 0x2000000
    28d4:			; <UNDEFINED> instruction: 0x4c084b07
    28d8:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    28dc:	ldmdbpl	ip, {r3, fp, lr}
    28e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28e4:	movwcc	r6, #6179	; 0x1823
    28e8:			; <UNDEFINED> instruction: 0xf7fe6023
    28ec:			; <UNDEFINED> instruction: 0xf7ffed18
    28f0:	svclt	0x0000fc7d
    28f4:	andeq	r8, r1, r4, ror #10
    28f8:			; <UNDEFINED> instruction: 0x000001bc
    28fc:	muleq	r0, r4, r6
    2900:	ldrdeq	r6, [r0], -sl
    2904:			; <UNDEFINED> instruction: 0xf7feb508
    2908:			; <UNDEFINED> instruction: 0xb100ed92
    290c:			; <UNDEFINED> instruction: 0xf7ffbd08
    2910:	svclt	0x0000ffdf
    2914:			; <UNDEFINED> instruction: 0xf7feb508
    2918:	smlabblt	r0, lr, ip, lr
    291c:			; <UNDEFINED> instruction: 0xf7ffbd08
    2920:	svclt	0x0000ffd7
    2924:			; <UNDEFINED> instruction: 0xf7feb508
    2928:	tstlt	r0, r6, lsr #26
    292c:			; <UNDEFINED> instruction: 0xf7ffbd08
    2930:	svclt	0x0000ffcf
    2934:			; <UNDEFINED> instruction: 0xf7feb508
    2938:	strdlt	lr, [r0, -r8]
    293c:			; <UNDEFINED> instruction: 0xf7ffbd08
    2940:	svclt	0x0000ffc7
    2944:			; <UNDEFINED> instruction: 0xf7feb508
    2948:	smlabtlt	r0, r2, ip, lr
    294c:			; <UNDEFINED> instruction: 0xf7ffbd08
    2950:	svclt	0x0000ffbf
    2954:			; <UNDEFINED> instruction: 0x460a4613
    2958:	tstcs	r1, r0, lsl r5
    295c:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    2960:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    2964:	blle	c96c <fchmod@plt+0xb30c>
    2968:	blmi	231db0 <fchmod@plt+0x230750>
    296c:	stmdbmi	r8, {r0, r2, r9, sp}
    2970:	stmiapl	r4!, {r3, fp, lr}^
    2974:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2978:	movwcc	r6, #6179	; 0x1823
    297c:			; <UNDEFINED> instruction: 0xf7fe6023
    2980:			; <UNDEFINED> instruction: 0xf7ffecce
    2984:	svclt	0x0000fc33
    2988:	ldrdeq	r8, [r1], -sl
    298c:			; <UNDEFINED> instruction: 0x000001bc
    2990:	andeq	r6, r0, r0, lsl #12
    2994:	andeq	r6, r0, r6, asr #32
    2998:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    299c:	addlt	fp, r2, r0, lsl #10
    29a0:	bge	d55e0 <fchmod@plt+0xd3f80>
    29a4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    29a8:	blne	140af8 <fchmod@plt+0x13f498>
    29ac:	movwls	r6, #6171	; 0x181b
    29b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    29b4:			; <UNDEFINED> instruction: 0xf7ff9200
    29b8:	bmi	2828f4 <fchmod@plt+0x281294>
    29bc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    29c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29c4:	subsmi	r9, sl, r1, lsl #22
    29c8:	andlt	sp, r2, r4, lsl #2
    29cc:	bl	140b48 <fchmod@plt+0x13f4e8>
    29d0:	ldrbmi	fp, [r0, -r3]!
    29d4:	stc	7, cr15, [lr], #1016	; 0x3f8
    29d8:	muleq	r1, r8, r4
    29dc:	andeq	r0, r0, r4, lsl #3
    29e0:	andeq	r8, r1, lr, ror r4
    29e4:			; <UNDEFINED> instruction: 0x4604b538
    29e8:	stcl	7, cr15, [sl], {254}	; 0xfe
    29ec:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    29f0:	blle	c9f8 <fchmod@plt+0xb398>
    29f4:	blmi	231edc <fchmod@plt+0x23087c>
    29f8:	stmdbmi	r8, {r0, r2, r9, sp}
    29fc:	stmiapl	sp!, {r3, fp, lr}^
    2a00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2a04:	movwcc	r6, #6187	; 0x182b
    2a08:			; <UNDEFINED> instruction: 0xf7fe602b
    2a0c:	strtmi	lr, [r1], -r8, lsl #25
    2a10:	blx	ffb40a16 <fchmod@plt+0xffb3f3b6>
    2a14:	andeq	r8, r1, lr, asr #8
    2a18:			; <UNDEFINED> instruction: 0x000001bc
    2a1c:	muleq	r0, r0, r5
    2a20:			; <UNDEFINED> instruction: 0x00005fba
    2a24:			; <UNDEFINED> instruction: 0x460cb570
    2a28:	addlt	r4, r4, r2, lsr #18
    2a2c:	strmi	r4, [r6], -r2, lsr #20
    2a30:	blmi	893c1c <fchmod@plt+0x8925bc>
    2a34:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
    2a38:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    2a3c:	andls	r6, r3, #1179648	; 0x120000
    2a40:	andeq	pc, r0, #79	; 0x4f
    2a44:	muleq	r7, r3, r8
    2a48:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    2a4c:	ldrtmi	r0, [r0], -r7
    2a50:			; <UNDEFINED> instruction: 0xf7fe4621
    2a54:	adcmi	lr, r0, #35328	; 0x8a00
    2a58:	blmi	6b6adc <fchmod@plt+0x6b547c>
    2a5c:	stmiapl	sl!, {r1, sl, fp, sp}^
    2a60:			; <UNDEFINED> instruction: 0xf1036813
    2a64:	andsvs	r0, r3, r1, lsl #6
    2a68:	andeq	pc, r5, #79	; 0x4f
    2a6c:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
    2a70:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    2a74:			; <UNDEFINED> instruction: 0xf7fe4478
    2a78:	blge	13dbc8 <fchmod@plt+0x13c568>
    2a7c:	streq	lr, [r4], #2819	; 0xb03
    2a80:	ldcne	8, cr15, [r0], {84}	; 0x54
    2a84:	blx	fecc0a8a <fchmod@plt+0xfecbf42a>
    2a88:	ldmdami	r2, {r0, r4, r8, fp, lr}
    2a8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2a90:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2a94:			; <UNDEFINED> instruction: 0xf7ff4621
    2a98:	bmi	401944 <fchmod@plt+0x4002e4>
    2a9c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    2aa0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2aa4:	subsmi	r9, sl, r3, lsl #22
    2aa8:	andlt	sp, r4, r1, lsl #2
    2aac:			; <UNDEFINED> instruction: 0xf7febd70
    2ab0:	svclt	0x0000ec42
    2ab4:	andeq	r8, r1, ip, lsl #8
    2ab8:	andeq	r0, r0, r4, lsl #3
    2abc:	ldrdeq	r8, [r1], -r4
    2ac0:	andeq	r8, r1, r2, lsl #8
    2ac4:			; <UNDEFINED> instruction: 0x000001bc
    2ac8:	andeq	r6, r0, r6, lsr r5
    2acc:	andeq	r5, r0, r8, asr #30
    2ad0:	andeq	r6, r0, r4, lsl #10
    2ad4:	andeq	r5, r0, lr, lsr #30
    2ad8:	muleq	r1, lr, r3
    2adc:			; <UNDEFINED> instruction: 0xf7feb510
    2ae0:	blmi	27dfc0 <fchmod@plt+0x27c960>
    2ae4:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ae8:	stcmi	13, cr11, [r8], {16}
    2aec:	stmdbmi	r8, {r0, r2, r9, sp}
    2af0:	ldmdbpl	ip, {r3, fp, lr}
    2af4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2af8:	movwcc	r6, #6179	; 0x1823
    2afc:			; <UNDEFINED> instruction: 0xf7fe6023
    2b00:			; <UNDEFINED> instruction: 0xf7ffec0e
    2b04:	svclt	0x0000fb73
    2b08:	andeq	r8, r1, r8, asr r3
    2b0c:			; <UNDEFINED> instruction: 0x000001bc
    2b10:	andeq	r6, r0, ip, asr #9
    2b14:	andeq	r5, r0, r6, asr #29
    2b18:			; <UNDEFINED> instruction: 0x4604b538
    2b1c:			; <UNDEFINED> instruction: 0xf7fe460d
    2b20:			; <UNDEFINED> instruction: 0x4620ebb6
    2b24:	bl	ff340b24 <fchmod@plt+0xff33f4c4>
    2b28:			; <UNDEFINED> instruction: 0xf7feb120
    2b2c:	stmdavs	r3, {r3, r6, r7, sl, fp, sp, lr, pc}
    2b30:	tstle	r0, r0, lsr #22
    2b34:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    2b38:	stmdami	r5, {r0, r2, r9, sp}
    2b3c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2b40:	bl	ffb40b40 <fchmod@plt+0xffb3f4e0>
    2b44:			; <UNDEFINED> instruction: 0xf7ff4629
    2b48:	svclt	0x0000fb51
    2b4c:	muleq	r0, ip, r4
    2b50:	andeq	r5, r0, lr, ror lr
    2b54:			; <UNDEFINED> instruction: 0x460db538
    2b58:	strmi	r2, [r4], -r1, lsl #2
    2b5c:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2b60:	andle	r1, r8, r3, asr #24
    2b64:	andeq	pc, r1, #64	; 0x40
    2b68:	strtmi	r2, [r0], -r2, lsl #2
    2b6c:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    2b70:	andle	r3, sl, r1
    2b74:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    2b78:	stmdami	sl, {r0, r2, r9, sp}
    2b7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2b80:	bl	ff340b80 <fchmod@plt+0xff33f520>
    2b84:			; <UNDEFINED> instruction: 0xf7ff4629
    2b88:	stmdbmi	r7, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    2b8c:	stmdami	r7, {r0, r2, r9, sp}
    2b90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2b94:	bl	ff0c0b94 <fchmod@plt+0xff0bf534>
    2b98:			; <UNDEFINED> instruction: 0xf7ff4629
    2b9c:	svclt	0x0000fb27
    2ba0:	andeq	r6, r0, r4, ror r4
    2ba4:	andeq	r5, r0, lr, lsr lr
    2ba8:	muleq	r0, r0, r4
    2bac:	andeq	r5, r0, sl, lsr #28
    2bb0:			; <UNDEFINED> instruction: 0x4604b570
    2bb4:	addlt	r4, r2, pc, lsl sp
    2bb8:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
    2bbc:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
    2bc0:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
    2bc4:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2bc8:	bne	ff44f3e0 <fchmod@plt+0xff44dd80>
    2bcc:	blle	a93658 <fchmod@plt+0xa91ff8>
    2bd0:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
    2bd4:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    2bd8:	svclt	0x00024283
    2bdc:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
    2be0:	streq	pc, [r2], #-68	; 0xffffffbc
    2be4:	eormi	pc, ip, r1, lsl #17
    2be8:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    2bec:	strtmi	r6, [r3], #-2508	; 0xfffff634
    2bf0:	movweq	lr, #18979	; 0x4a23
    2bf4:	svclt	0x00964293
    2bf8:	tstvs	sl, fp, lsl #2
    2bfc:	blmi	49446c <fchmod@plt+0x492e0c>
    2c00:	sbcsvs	r4, sl, fp, ror r4
    2c04:	ldcllt	0, cr11, [r0, #-8]!
    2c08:			; <UNDEFINED> instruction: 0x46114e10
    2c0c:	stmibpl	r6, {r4, r8, r9, fp, lr}
    2c10:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
    2c14:			; <UNDEFINED> instruction: 0xf7fe9600
    2c18:	andcs	lr, r1, #157696	; 0x26800
    2c1c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2c20:	rsbvs	r7, fp, sl, lsr #32
    2c24:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
    2c28:			; <UNDEFINED> instruction: 0xf7fe4621
    2c2c:	ldmib	r5, {r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    2c30:	strb	r3, [sp, r4, lsl #4]
    2c34:	andseq	r9, r1, lr, ror r5
    2c38:	andeq	r8, r1, r0, lsl #5
    2c3c:	andseq	r9, r1, r4, ror r5
    2c40:	andseq	r9, r1, r4, ror #10
    2c44:	andseq	r9, r1, lr, asr #10
    2c48:	andseq	r9, r1, r8, lsr r5
    2c4c:	andeq	r0, r0, r0, lsl #3
    2c50:	muleq	r0, ip, r1
    2c54:			; <UNDEFINED> instruction: 0x4605b570
    2c58:	addlt	r4, r2, r7, lsr #24
    2c5c:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
    2c60:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
    2c64:	eorsle	r2, r3, r0, lsl #20
    2c68:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
    2c6c:	stc	7, cr15, [lr], {254}	; 0xfe
    2c70:	cfstrdne	mvd4, [r1], {126}	; 0x7e
    2c74:	ldmib	r6, {r2, r9, sl, lr}^
    2c78:	stmdane	r3, {r2, r9}^
    2c7c:	teqle	r6, #-1610612727	; 0xa0000009
    2c80:	strtmi	r4, [r2], -r9, lsr #12
    2c84:	bl	c40c84 <fchmod@plt+0xc3f624>
    2c88:	andcs	r4, r0, lr, lsl sl
    2c8c:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2c90:	movwcc	r1, #6411	; 0x190b
    2c94:	strpl	r6, [r8, #-275]	; 0xfffffeed
    2c98:	movweq	lr, #14802	; 0x39d2
    2c9c:	svclt	0x00024283
    2ca0:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    2ca4:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    2ca8:	eorne	pc, ip, r2, lsl #17
    2cac:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    2cb0:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    2cb4:	b	8d3d48 <fchmod@plt+0x8d26e8>
    2cb8:	tstvs	r3, r4, lsl #6
    2cbc:	svclt	0x0088428b
    2cc0:	bmi	49b10c <fchmod@plt+0x499aac>
    2cc4:	strmi	fp, [fp], -r8, lsl #31
    2cc8:	sbcsvs	r4, r3, sl, ror r4
    2ccc:	ldcllt	0, cr11, [r0, #-8]!
    2cd0:	ldrmi	r4, [r1], -pc, lsl #28
    2cd4:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
    2cd8:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    2cdc:			; <UNDEFINED> instruction: 0xf7fe9600
    2ce0:	andcs	lr, r1, #55296	; 0xd800
    2ce4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2ce8:	rsbvs	r7, r3, r2, lsr #32
    2cec:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
    2cf0:	bl	340cf0 <fchmod@plt+0x33f690>
    2cf4:			; <UNDEFINED> instruction: 0xe7c36930
    2cf8:			; <UNDEFINED> instruction: 0x001194da
    2cfc:	ldrdeq	r8, [r1], -ip
    2d00:	andseq	r9, r1, r8, asr #9
    2d04:	andseq	r9, r1, ip, lsr #9
    2d08:	andseq	r9, r1, sl, lsl #9
    2d0c:	andseq	r9, r1, r0, ror r4
    2d10:	andeq	r0, r0, r0, lsl #3
    2d14:	muleq	r0, ip, r1
    2d18:			; <UNDEFINED> instruction: 0x4605b5f0
    2d1c:	addlt	r4, r3, r5, lsr #28
    2d20:	strmi	r4, [ip], -r5, lsr #16
    2d24:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    2d28:	cmnlt	sl, #3276800	; 0x320000
    2d2c:	stclne	14, cr4, [r1], #-140	; 0xffffff74
    2d30:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    2d34:	stmdane	r3, {r2, r9}^
    2d38:	teqle	r6, #-1610612727	; 0xa0000009
    2d3c:	strtmi	r4, [r2], -r9, lsr #12
    2d40:	b	ff4c0d40 <fchmod@plt+0xff4bf6e0>
    2d44:	andcs	r4, r0, lr, lsl sl
    2d48:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2d4c:	movwcc	r1, #6411	; 0x190b
    2d50:	strpl	r6, [r8, #-275]	; 0xfffffeed
    2d54:	movweq	lr, #14802	; 0x39d2
    2d58:	svclt	0x00024283
    2d5c:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    2d60:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    2d64:	eorne	pc, ip, r2, lsl #17
    2d68:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    2d6c:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    2d70:	b	8d3e04 <fchmod@plt+0x8d27a4>
    2d74:	tstvs	r3, r4, lsl #6
    2d78:	svclt	0x0088428b
    2d7c:	bmi	49b1c8 <fchmod@plt+0x499b68>
    2d80:	strmi	fp, [fp], -r8, lsl #31
    2d84:	sbcsvs	r4, r3, sl, ror r4
    2d88:	ldcllt	0, cr11, [r0, #12]!
    2d8c:	ldrmi	r4, [r1], -pc, lsl #30
    2d90:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
    2d94:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    2d98:			; <UNDEFINED> instruction: 0xf7fe9700
    2d9c:	andcs	lr, r1, #216, 20	; 0xd8000
    2da0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2da4:	rsbsvs	r7, r3, r2, lsr r0
    2da8:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
    2dac:	b	febc0dac <fchmod@plt+0xfebbf74c>
    2db0:			; <UNDEFINED> instruction: 0xe7c36930
    2db4:	andseq	r9, r1, r4, lsl r4
    2db8:	andeq	r8, r1, r6, lsl r1
    2dbc:	andseq	r9, r1, r8, lsl #8
    2dc0:			; <UNDEFINED> instruction: 0x001193f0
    2dc4:	andseq	r9, r1, lr, asr #7
    2dc8:			; <UNDEFINED> instruction: 0x001193b4
    2dcc:	andeq	r0, r0, r0, lsl #3
    2dd0:	muleq	r0, ip, r1
    2dd4:	cfstr32mi	mvfx11, [r6], {16}
    2dd8:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    2ddc:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    2de0:	tstcs	r0, r0, lsr #26
    2de4:	b	feb40de4 <fchmod@plt+0xfeb3f784>
    2de8:	eorvc	r2, r3, r0, lsl #6
    2dec:	svclt	0x0000bd10
    2df0:	andseq	r9, r1, r0, ror #6
    2df4:	strmi	fp, [sp], -ip, lsl #8
    2df8:	addlt	fp, r5, r0, lsl #10
    2dfc:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    2e00:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
    2e04:	ldrbtmi	r4, [ip], #1540	; 0x604
    2e08:	blcs	140f5c <fchmod@plt+0x13f8fc>
    2e0c:			; <UNDEFINED> instruction: 0xf85ca801
    2e10:	stmdavs	r9, {r0, ip}
    2e14:			; <UNDEFINED> instruction: 0xf04f9103
    2e18:	ldrmi	r0, [r1], -r0, lsl #2
    2e1c:	movwls	r4, #9754	; 0x261a
    2e20:	movwls	r2, #4864	; 0x1300
    2e24:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    2e28:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    2e2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2e30:			; <UNDEFINED> instruction: 0xf7fe4478
    2e34:	blls	7d80c <fchmod@plt+0x7c1ac>
    2e38:	strtmi	r4, [r1], -sl, lsr #12
    2e3c:			; <UNDEFINED> instruction: 0xf9b8f7ff
    2e40:	andeq	r8, r1, r6, lsr r0
    2e44:	andeq	r0, r0, r4, lsl #3
    2e48:	andeq	r6, r0, lr, lsl r2
    2e4c:	andeq	r5, r0, ip, lsl #23
    2e50:			; <UNDEFINED> instruction: 0x4604b510
    2e54:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
    2e58:	ldrcc	sp, [r3], #-16
    2e5c:	teqcs	r8, r0, ror #2
    2e60:	blx	ff93ee70 <fchmod@plt+0xff93d810>
    2e64:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
    2e68:	svclt	0x00182b5f
    2e6c:	tstle	r5, sp, lsr #22
    2e70:	svceq	0x0001f814
    2e74:	mvnsle	r2, r0, lsl #16
    2e78:	ldclt	0, cr2, [r0, #-4]
    2e7c:	ldclt	0, cr2, [r0, #-0]
    2e80:	svcmi	0x00f0e92d
    2e84:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    2e88:	bmi	fe225a98 <fchmod@plt+0xfe224438>
    2e8c:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    2e90:	vqdmlal.s32	q2, d29, d8
    2e94:	mcr	13, 0, r4, cr8, cr4, {0}
    2e98:	ldmpl	r3, {r4, r9, fp}^
    2e9c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    2ea0:	strcc	pc, [ip], #-2253	; 0xfffff733
    2ea4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2ea8:	bl	fe1c0ea8 <fchmod@plt+0xfe1bf848>
    2eac:			; <UNDEFINED> instruction: 0xf0002800
    2eb0:	movwcs	r8, #187	; 0xbb
    2eb4:	strmi	sl, [r0], r3, lsl #26
    2eb8:	movwls	r4, #5785	; 0x1699
    2ebc:	vst1.16	{d20-d22}, [pc], r2
    2ec0:	strtmi	r6, [r8], -r0, lsl #3
    2ec4:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ec8:			; <UNDEFINED> instruction: 0xf0002800
    2ecc:	blls	630dc <fchmod@plt+0x61a7c>
    2ed0:	movwcc	r4, #5672	; 0x1628
    2ed4:			; <UNDEFINED> instruction: 0xf7fe9301
    2ed8:			; <UNDEFINED> instruction: 0x4604eada
    2edc:	cmplt	ip, lr, lsr #16
    2ee0:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
    2ee4:			; <UNDEFINED> instruction: 0xf0022104
    2ee8:	vmulne.f32	s31, s7, s3
    2eec:			; <UNDEFINED> instruction: 0x461cb110
    2ef0:	mvnsle	r2, r0, lsl #24
    2ef4:	andls	pc, r4, r5, lsl #16
    2ef8:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    2efc:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2f00:	qadd16mi	fp, ip, r8
    2f04:	ldrd	sp, [r1], -sl
    2f08:	svceq	0x0001f814
    2f0c:			; <UNDEFINED> instruction: 0xf0022138
    2f10:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
    2f14:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2f18:	rscsle	r2, r5, sp, lsr #28
    2f1c:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    2f20:	blcs	f5efa8 <fchmod@plt+0xf5d948>
    2f24:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
    2f28:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
    2f2c:			; <UNDEFINED> instruction: 0xf816e001
    2f30:	ldrmi	r3, [r8], -r1, lsl #30
    2f34:			; <UNDEFINED> instruction: 0xf0022104
    2f38:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    2f3c:			; <UNDEFINED> instruction: 0x4630d1f7
    2f40:	blx	43ef4c <fchmod@plt+0x43d8ec>
    2f44:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2f48:	adchi	pc, r8, r0
    2f4c:	and	r4, r9, r4, asr r6
    2f50:	ldrtmi	r4, [r8], -r9, lsr #12
    2f54:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f58:	subsle	r2, r3, r0, lsl #16
    2f5c:	bcs	9d1ec <fchmod@plt+0x9bb8c>
    2f60:	strtcc	sp, [r4], #-20	; 0xffffffec
    2f64:	svccs	0x00006827
    2f68:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    2f6c:	mvnsle	r2, r0, lsl #22
    2f70:	andcs	r4, r5, #1327104	; 0x144000
    2f74:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    2f78:			; <UNDEFINED> instruction: 0xf7fe4478
    2f7c:	stmdbls	r1, {r4, r6, r7, r8, fp, sp, lr, pc}
    2f80:	strmi	r4, [r2], -fp, lsr #12
    2f84:	beq	43e7ec <fchmod@plt+0x43d18c>
    2f88:			; <UNDEFINED> instruction: 0xff34f7ff
    2f8c:			; <UNDEFINED> instruction: 0xf7fe4638
    2f90:			; <UNDEFINED> instruction: 0x5c29ea7e
    2f94:	pushcs	{r0, r1, r7, r9, sl, lr}
    2f98:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    2f9c:	strmi	sp, [r2], -r1, ror #3
    2fa0:			; <UNDEFINED> instruction: 0x46284639
    2fa4:	bl	ec0fa4 <fchmod@plt+0xebf944>
    2fa8:	bicsle	r2, sl, r0, lsl #16
    2fac:			; <UNDEFINED> instruction: 0xf10b6963
    2fb0:	stmiane	lr!, {r0, r9}
    2fb4:	ldrtmi	fp, [r0], -r3, ror #22
    2fb8:			; <UNDEFINED> instruction: 0xf7ff6924
    2fbc:			; <UNDEFINED> instruction: 0x4642fcbb
    2fc0:	orrvs	pc, r0, pc, asr #8
    2fc4:	strtmi	r6, [r8], -r0, lsr #32
    2fc8:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fcc:			; <UNDEFINED> instruction: 0xf47f2800
    2fd0:			; <UNDEFINED> instruction: 0x4640af7e
    2fd4:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fd8:	cmple	r9, r0, lsl #16
    2fdc:			; <UNDEFINED> instruction: 0xf7fe4640
    2fe0:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
    2fe4:	bmi	db7528 <fchmod@plt+0xdb5ec8>
    2fe8:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    2fec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ff0:	strcc	pc, [ip], #-2269	; 0xfffff723
    2ff4:	cmple	r7, sl, asr r0
    2ff8:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    2ffc:	blhi	be2f8 <fchmod@plt+0xbcc98>
    3000:	svchi	0x00f0e8bd
    3004:	teqlt	fp, r3, lsr #17
    3008:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
    300c:	sbcsle	r2, r2, r0, lsl #22
    3010:			; <UNDEFINED> instruction: 0x46204631
    3014:			; <UNDEFINED> instruction: 0xe7514798
    3018:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    301c:	mvnsle	r2, r0, lsl #22
    3020:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    3024:	smlald	r6, r9, sl, r0
    3028:	b	1241028 <fchmod@plt+0x123f9c8>
    302c:	strmi	r6, [r4], -r3, lsl #16
    3030:	sbcsle	r2, r8, r2, lsl #22
    3034:	andcs	r4, r5, #573440	; 0x8c000
    3038:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    303c:			; <UNDEFINED> instruction: 0xf7fe4478
    3040:	strmi	lr, [r5], -lr, ror #18
    3044:			; <UNDEFINED> instruction: 0xf7fe6820
    3048:			; <UNDEFINED> instruction: 0xee18e9fe
    304c:			; <UNDEFINED> instruction: 0x46021a10
    3050:			; <UNDEFINED> instruction: 0xf0004628
    3054:	strb	pc, [r6, sp, ror #31]	; <UNPREDICTABLE>
    3058:	andcs	r4, r5, #28, 18	; 0x70000
    305c:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    3060:			; <UNDEFINED> instruction: 0xe78a4478
    3064:	andcs	r4, r5, #442368	; 0x6c000
    3068:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    306c:			; <UNDEFINED> instruction: 0xe7844478
    3070:	andcs	r4, r5, #425984	; 0x68000
    3074:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    3078:			; <UNDEFINED> instruction: 0xf7fe4478
    307c:			; <UNDEFINED> instruction: 0xee18e950
    3080:			; <UNDEFINED> instruction: 0xf7ff1a10
    3084:	ldmdbmi	r7, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
    3088:	ldmdami	r7, {r0, r2, r9, sp}
    308c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3090:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3094:	bne	43e8fc <fchmod@plt+0x43d29c>
    3098:			; <UNDEFINED> instruction: 0xf8a8f7ff
    309c:	andcs	r4, r5, #311296	; 0x4c000
    30a0:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    30a4:			; <UNDEFINED> instruction: 0xe7684478
    30a8:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30ac:	andeq	r7, r1, lr, lsr #31
    30b0:	andeq	r0, r0, r4, lsl #3
    30b4:	andeq	r7, r0, r8, lsr #6
    30b8:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    30bc:	andeq	r5, r0, r4, asr #20
    30c0:	andeq	r7, r1, r2, asr lr
    30c4:	andeq	r6, r0, r2, lsr r0
    30c8:	andeq	r5, r0, r0, lsl #19
    30cc:	andeq	r6, r0, sl, ror r0
    30d0:	andeq	r5, r0, ip, asr r9
    30d4:	andeq	r6, r0, sl, asr r0
    30d8:	andeq	r5, r0, r0, asr r9
    30dc:	andeq	r6, r0, lr, ror r0
    30e0:	andeq	r5, r0, r4, asr #18
    30e4:	muleq	r0, r4, r0
    30e8:	andeq	r5, r0, lr, lsr #18
    30ec:	andeq	r6, r0, r6
    30f0:	andeq	r5, r0, r8, lsl r9
    30f4:	cfldrsmi	mvf11, [r1], {15}
    30f8:	addlt	fp, r5, r0, lsl #10
    30fc:	blmi	42d91c <fchmod@plt+0x42c2bc>
    3100:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    3104:	blne	141254 <fchmod@plt+0x13fbf4>
    3108:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    310c:			; <UNDEFINED> instruction: 0xf04f9303
    3110:	movwcs	r0, #768	; 0x300
    3114:	andcc	lr, r1, #3358720	; 0x334000
    3118:	ldc2	7, cr15, [ip], {255}	; 0xff
    311c:	andcs	r4, r5, #9216	; 0x2400
    3120:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    3124:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
    3128:			; <UNDEFINED> instruction: 0xf7fe6819
    312c:			; <UNDEFINED> instruction: 0x4621e8f8
    3130:	stmdami	r6, {r1, r9, sl, lr}
    3134:			; <UNDEFINED> instruction: 0xf7ff4478
    3138:	svclt	0x0000f83b
    313c:	andeq	r7, r1, ip, lsr sp
    3140:	andeq	r0, r0, r4, lsl #3
    3144:	andseq	r9, r1, r6, asr #32
    3148:	muleq	r0, r6, r8
    314c:	andeq	r6, r0, ip, lsr #32
    3150:	ldrbmi	lr, [r0, sp, lsr #18]!
    3154:	cdpmi	6, 4, cr4, cr1, cr2, {0}
    3158:	blmi	1054990 <fchmod@plt+0x1053330>
    315c:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    3160:	stmdami	r1, {r6, r8, fp, lr}^
    3164:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
    3168:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    316c:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
    3170:			; <UNDEFINED> instruction: 0xf04f9301
    3174:			; <UNDEFINED> instruction: 0xf0010300
    3178:			; <UNDEFINED> instruction: 0xf8dff86f
    317c:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
    3180:			; <UNDEFINED> instruction: 0x46694a3c
    3184:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    3188:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    318c:			; <UNDEFINED> instruction: 0xf7fe4607
    3190:			; <UNDEFINED> instruction: 0xf1b0ea34
    3194:	blle	130559c <fchmod@plt+0x1303f3c>
    3198:			; <UNDEFINED> instruction: 0xf8dfd01a
    319c:			; <UNDEFINED> instruction: 0x2600a0dc
    31a0:	blls	14590 <fchmod@plt+0x12f30>
    31a4:			; <UNDEFINED> instruction: 0x46504639
    31a8:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    31ac:			; <UNDEFINED> instruction: 0xf0013213
    31b0:			; <UNDEFINED> instruction: 0x4621f853
    31b4:			; <UNDEFINED> instruction: 0xf7ff4680
    31b8:	blls	42b4c <fchmod@plt+0x414ec>
    31bc:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    31c0:			; <UNDEFINED> instruction: 0xf7fe3601
    31c4:			; <UNDEFINED> instruction: 0x4640e872
    31c8:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31cc:	strhle	r4, [r8, #81]!	; 0x51
    31d0:			; <UNDEFINED> instruction: 0xf7fe4638
    31d4:	stmdals	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
    31d8:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31dc:	strtmi	r4, [sl], -r7, lsr #18
    31e0:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    31e4:			; <UNDEFINED> instruction: 0xf0014478
    31e8:			; <UNDEFINED> instruction: 0x4621f837
    31ec:			; <UNDEFINED> instruction: 0xf7ff4606
    31f0:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
    31f4:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31f8:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    31fc:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3200:	cmplt	r8, r1, lsl #12
    3204:	strtmi	r4, [sl], -r0, lsr #16
    3208:			; <UNDEFINED> instruction: 0xf0014478
    320c:	strtmi	pc, [r1], -r5, lsr #16
    3210:			; <UNDEFINED> instruction: 0xf7ff4604
    3214:			; <UNDEFINED> instruction: 0x4620fe35
    3218:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    321c:	blmi	415a90 <fchmod@plt+0x414430>
    3220:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3224:	blls	5d294 <fchmod@plt+0x5bc34>
    3228:	qaddle	r4, sl, fp
    322c:	pop	{r1, ip, sp, pc}
    3230:			; <UNDEFINED> instruction: 0xf7fe87f0
    3234:	stmdavs	r3, {r2, r6, r8, fp, sp, lr, pc}
    3238:	tstle	r5, r2, lsl #22
    323c:			; <UNDEFINED> instruction: 0xf7fe4638
    3240:			; <UNDEFINED> instruction: 0xe7cbe834
    3244:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3248:	andcs	r4, r5, #278528	; 0x44000
    324c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    3250:			; <UNDEFINED> instruction: 0xf7fe4478
    3254:	ldrtmi	lr, [r9], -r4, ror #16
    3258:			; <UNDEFINED> instruction: 0xffc8f7fe
    325c:	ldrdeq	r7, [r1], -lr
    3260:	andeq	r0, r0, r4, lsl #3
    3264:	andeq	r6, r0, r0
    3268:	andeq	r6, r0, sl
    326c:			; <UNDEFINED> instruction: 0x00017cbe
    3270:	andeq	r0, r0, r4, ror r1
    3274:			; <UNDEFINED> instruction: 0xfffffcc7
    3278:	muleq	r0, r0, sl
    327c:	andeq	r5, r0, r6, lsl #31
    3280:	andeq	r5, r0, r8, asr #31
    3284:			; <UNDEFINED> instruction: 0x00005fbe
    3288:			; <UNDEFINED> instruction: 0x00005fb8
    328c:	andeq	r7, r1, ip, lsl ip
    3290:	andeq	r5, r0, r2, lsr pc
    3294:	andeq	r5, r0, ip, ror #14
    3298:	svcmi	0x00f0e92d
    329c:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
    32a0:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    32a4:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
    32a8:	andvs	r6, r4, fp, asr r8
    32ac:	subsle	r2, r3, r0, lsl #22
    32b0:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    32b4:	bmi	1d14ad8 <fchmod@plt+0x1d13478>
    32b8:	ldrbtmi	r4, [r8], #1550	; 0x60e
    32bc:	andls	r4, r1, #2046820352	; 0x7a000000
    32c0:	bcs	b61330 <fchmod@plt+0xb5fcd0>
    32c4:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
    32c8:	suble	r2, r5, r0, lsl #20
    32cc:	bleq	13f6e4 <fchmod@plt+0x13e084>
    32d0:	andlt	pc, r0, r7, asr #17
    32d4:	bcs	b61344 <fchmod@plt+0xb5fce4>
    32d8:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    32dc:	tstle	r2, sp, lsr #20
    32e0:	bcs	21550 <fchmod@plt+0x1fef0>
    32e4:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
    32e8:	subsle	r2, r4, sp, lsr #26
    32ec:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
    32f0:			; <UNDEFINED> instruction: 0xf103d02f
    32f4:	ldrtmi	r0, [r4], -r1, lsl #20
    32f8:	adcmi	lr, fp, #2
    32fc:	strtcc	sp, [r4], #-17	; 0xffffffef
    3300:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
    3304:	mvnsle	r2, r0, lsl #20
    3308:	mvnsle	r2, r0, lsl #22
    330c:	andcs	r4, r5, #1556480	; 0x17c000
    3310:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
    3314:			; <UNDEFINED> instruction: 0xf7fe4478
    3318:			; <UNDEFINED> instruction: 0xf89ae802
    331c:			; <UNDEFINED> instruction: 0xf7ff1000
    3320:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3324:	streq	pc, [r1, #-266]	; 0xfffffef6
    3328:	mulcc	r1, sl, r8
    332c:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
    3330:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
    3334:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
    3338:			; <UNDEFINED> instruction: 0xf0002900
    333c:	strtmi	r8, [sl], sp, lsl #1
    3340:	movwlt	r6, #14691	; 0x3963
    3344:	ldrmi	r4, [r8, r0, lsr #12]
    3348:	mulpl	r0, sl, r8
    334c:	bicsle	r2, r2, r0, lsl #26
    3350:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
    3354:			; <UNDEFINED> instruction: 0xd1b32b00
    3358:	pop	{r0, r1, ip, sp, pc}
    335c:	blcs	f67324 <fchmod@plt+0xf65cc4>
    3360:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
    3364:			; <UNDEFINED> instruction: 0x4620b193
    3368:	ldrmi	r4, [r8, sl, lsr #13]
    336c:	blcs	f7d324 <fchmod@plt+0xf7bcc4>
    3370:			; <UNDEFINED> instruction: 0xf10abf04
    3374:			; <UNDEFINED> instruction: 0xf8dd0102
    3378:	rscle	sl, r1, r4
    337c:	strtmi	r6, [r9], -r3, ror #18
    3380:	blcs	14e90 <fchmod@plt+0x13830>
    3384:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    3388:	bfi	r6, r9, #0, #30
    338c:	strtmi	r6, [sl], r2, lsr #19
    3390:	andsvs	r6, sl, r3, ror #17
    3394:			; <UNDEFINED> instruction: 0xf103e7d8
    3398:	ldrtmi	r0, [r5], -r2, lsl #20
    339c:			; <UNDEFINED> instruction: 0x4650e019
    33a0:			; <UNDEFINED> instruction: 0xf7fd9100
    33a4:			; <UNDEFINED> instruction: 0xb320ef56
    33a8:	strmi	r9, [r8], -r0, lsl #18
    33ac:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33b0:	strmi	r9, [r1], r0, lsl #18
    33b4:	ldrbmi	r4, [r0], -r2, lsl #12
    33b8:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33bc:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
    33c0:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    33c4:	svclt	0x00142b02
    33c8:			; <UNDEFINED> instruction: 0x212d213d
    33cc:	andsle	r4, r8, r8, lsl #5
    33d0:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
    33d4:	mvnle	r2, r0, lsl #18
    33d8:	blcs	2188c <fchmod@plt+0x2022c>
    33dc:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    33e0:	stmdami	sp!, {r0, r2, r9, sp}
    33e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    33e8:	svc	0x0098f7fd
    33ec:			; <UNDEFINED> instruction: 0xf7ff4651
    33f0:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    33f4:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    33f8:	strtmi	fp, [r8], -r3, lsl #3
    33fc:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
    3400:			; <UNDEFINED> instruction: 0xf109e7a7
    3404:	bl	283c10 <fchmod@plt+0x2825b0>
    3408:	blcs	3818 <fchmod@plt+0x21b8>
    340c:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
    3410:	mvnsle	r2, r0, lsl #22
    3414:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
    3418:			; <UNDEFINED> instruction: 0xe79a6019
    341c:	ldrbmi	r6, [ip], -sl, lsr #19
    3420:	andsvs	r6, sl, fp, ror #17
    3424:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    3428:	eorsvs	r3, ip, r8, lsl #8
    342c:	mvnle	r2, r0, lsl #18
    3430:	andcs	r4, r5, #425984	; 0x68000
    3434:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    3438:			; <UNDEFINED> instruction: 0xf7fd4478
    343c:	stmdavs	r9!, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3440:	mrc2	7, 2, pc, cr8, cr15, {7}
    3444:	andcs	r4, r5, #376832	; 0x5c000
    3448:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    344c:			; <UNDEFINED> instruction: 0xf7fd4478
    3450:	stmdbvc	r1!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3454:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3458:	andcs	r4, r5, #20, 18	; 0x50000
    345c:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    3460:			; <UNDEFINED> instruction: 0xf7fd4478
    3464:	stmdbvc	r1!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3468:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    346c:	andcs	r4, r5, #278528	; 0x44000
    3470:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    3474:			; <UNDEFINED> instruction: 0xf7fd4478
    3478:	stmdavs	r9!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    347c:	mrc2	7, 1, pc, cr10, cr15, {7}
    3480:	andseq	r8, r1, r6, asr #29
    3484:	andeq	r7, r0, lr, ror r1
    3488:	andeq	r7, r0, ip, ror r1
    348c:	strdeq	r5, [r0], -sl
    3490:	andeq	r5, r0, r8, lsr #13
    3494:	andeq	r5, r0, ip, ror lr
    3498:	ldrdeq	r5, [r0], -r6
    349c:	muleq	r0, r6, sp
    34a0:	andeq	r5, r0, r4, lsl #11
    34a4:	strdeq	r5, [r0], -r2
    34a8:	andeq	r5, r0, r0, ror r5
    34ac:	andeq	r5, r0, r2, asr #27
    34b0:	andeq	r5, r0, ip, asr r5
    34b4:	andeq	r5, r0, r6, ror sp
    34b8:	andeq	r5, r0, r8, asr #10
    34bc:	blmi	895d48 <fchmod@plt+0x8946e8>
    34c0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    34c4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    34c8:	strmi	r4, [r5], -ip, lsl #12
    34cc:	movwls	r6, #6171	; 0x181b
    34d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34d4:	svc	0x00f2f7fd
    34d8:	strbtmi	r2, [r9], -r0, lsl #4
    34dc:	strmi	r6, [r6], -r2
    34e0:			; <UNDEFINED> instruction: 0xf7fd4620
    34e4:	bls	3eff4 <fchmod@plt+0x3d994>
    34e8:	andle	r4, r5, r2, lsr #5
    34ec:	svceq	0x00c37812
    34f0:	svclt	0x00182a00
    34f4:	cmnlt	r3, r1, lsl #6
    34f8:	andcs	r6, r5, #2818048	; 0x2b0000
    34fc:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    3500:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    3504:			; <UNDEFINED> instruction: 0xf7fd4478
    3508:	stmdavs	r9!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    350c:			; <UNDEFINED> instruction: 0xf7ff4622
    3510:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3514:	mvnle	r2, r0, lsl #22
    3518:	blmi	2d5d58 <fchmod@plt+0x2d46f8>
    351c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3520:	blls	5d590 <fchmod@plt+0x5bf30>
    3524:	qaddle	r4, sl, fp
    3528:	ldcllt	0, cr11, [r0, #-8]!
    352c:	stmdami	fp, {r1, r3, r8, fp, lr}
    3530:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3534:	mrc	7, 7, APSR_nzcv, cr2, cr13, {7}
    3538:	strtmi	r7, [r2], -r9, lsr #18
    353c:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    3540:	mrc	7, 7, APSR_nzcv, cr8, cr13, {7}
    3544:	andeq	r7, r1, ip, ror r9
    3548:	andeq	r0, r0, r4, lsl #3
    354c:	andeq	r5, r0, r2, ror sp
    3550:			; <UNDEFINED> instruction: 0x000054b8
    3554:	andeq	r7, r1, r0, lsr #18
    3558:	andeq	r5, r0, r8, ror #26
    355c:	andeq	r5, r0, sl, lsl #9
    3560:			; <UNDEFINED> instruction: 0x4604b510
    3564:	andcs	r4, r5, #81920	; 0x14000
    3568:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    356c:			; <UNDEFINED> instruction: 0xf7fd4478
    3570:	stmdavs	r1!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3574:			; <UNDEFINED> instruction: 0x4010e8bd
    3578:	ldcllt	0, cr15, [sl, #-0]
    357c:	andeq	r5, r0, r2, asr sp
    3580:	andeq	r5, r0, r0, asr r4
    3584:			; <UNDEFINED> instruction: 0x4604b530
    3588:	addlt	r4, r3, pc, lsl #26
    358c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3590:	svclt	0x00182b00
    3594:	tstle	r2, r0, lsl #16
    3598:	andlt	r6, r3, r8, rrx
    359c:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    35a0:	stmdami	fp, {r0, r2, r9, sp}
    35a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    35a8:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    35ac:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
    35b0:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
    35b4:	stmdavs	ip!, {r8, fp, sp}
    35b8:	tstcs	r8, r8, lsl #30
    35bc:	strls	r2, [r0], #-2816	; 0xfffff500
    35c0:	movwcs	fp, #36616	; 0x8f08
    35c4:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    35c8:			; <UNDEFINED> instruction: 0x00118bdc
    35cc:	andeq	r5, r0, r0, lsr sp
    35d0:	andeq	r5, r0, r6, lsl r4
    35d4:			; <UNDEFINED> instruction: 0x4604b538
    35d8:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
    35dc:			; <UNDEFINED> instruction: 0xf7fdb1ba
    35e0:	mcrne	15, 2, lr, cr2, cr6, {2}
    35e4:	bcs	9878 <fchmod@plt+0x8218>
    35e8:	strcs	fp, [r0, #-4040]	; 0xfffff038
    35ec:	and	sp, ip, r4, lsl #24
    35f0:	subsvc	r1, sp, sl, lsl fp
    35f4:	vstrle	s4, [r8, #-0]
    35f8:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    35fc:	rscsle	r2, r7, pc, lsr #18
    3600:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    3604:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
    3608:	mrrcne	0, 15, sp, r0, cr2
    360c:			; <UNDEFINED> instruction: 0x4610bd38
    3610:	svclt	0x0000bd38
    3614:	and	r7, r5, r3, lsl #16
    3618:	blcs	be172c <fchmod@plt+0xbe00cc>
    361c:	andcc	sp, r1, r6, lsl #2
    3620:	svccc	0x0001f810
    3624:	rscsle	r2, fp, pc, lsr #22
    3628:	rscsle	r2, r5, lr, lsr #22
    362c:	svclt	0x00004770
    3630:			; <UNDEFINED> instruction: 0x212fb510
    3634:			; <UNDEFINED> instruction: 0xf7fd4604
    3638:	smlatblt	r8, lr, pc, lr	; <UNPREDICTABLE>
    363c:	ldclt	0, cr3, [r0, #-4]
    3640:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3644:	stmdami	sl, {r1, r9, sl, lr}
    3648:	addlt	fp, r3, r0, lsl #10
    364c:	andls	r4, r1, #120, 8	; 0x78000000
    3650:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3654:	strmi	r9, [r1], -r1, lsl #20
    3658:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
    365c:	andlt	r4, r3, r8, ror r4
    3660:	bl	1417dc <fchmod@plt+0x14017c>
    3664:	ldcllt	0, cr15, [r8]
    3668:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    366c:	svclt	0x0000e7f5
    3670:	andeq	r5, r0, r0, asr #25
    3674:			; <UNDEFINED> instruction: 0x00005cb8
    3678:	muleq	r0, sl, ip
    367c:	mvnsmi	lr, #737280	; 0xb4000
    3680:	addlt	r4, r3, r0, lsl #13
    3684:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
    3688:			; <UNDEFINED> instruction: 0xf8dfb3ac
    368c:	mcrrne	0, 7, r9, pc, cr0
    3690:			; <UNDEFINED> instruction: 0x46064615
    3694:	strd	r4, [ip], -r9
    3698:	svceq	0x0080f014
    369c:	tstle	ip, r3, lsr r6
    36a0:	stccs	13, cr3, [r0, #-4]
    36a4:			; <UNDEFINED> instruction: 0xf803dd13
    36a8:	ldrmi	r4, [lr], -r1, lsl #22
    36ac:	blmi	81710 <fchmod@plt+0x800b0>
    36b0:	ldfcsp	f3, [ip], {108}	; 0x6c
    36b4:	stfccd	f5, [r2, #-960]	; 0xfffffc40
    36b8:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
    36bc:			; <UNDEFINED> instruction: 0xf803dd07
    36c0:	rsbsvc	r4, r4, r2, lsl #22
    36c4:			; <UNDEFINED> instruction: 0xf817461e
    36c8:			; <UNDEFINED> instruction: 0x2c004b01
    36cc:	movwcs	sp, #497	; 0x1f1
    36d0:			; <UNDEFINED> instruction: 0x46407033
    36d4:	pop	{r0, r1, ip, sp, pc}
    36d8:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
    36dc:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    36e0:			; <UNDEFINED> instruction: 0xf04f464b
    36e4:			; <UNDEFINED> instruction: 0xf04f32ff
    36e8:	ldflee	f0, [r0, #4]!
    36ec:	strcc	r9, [r4], -r0, lsl #8
    36f0:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    36f4:			; <UNDEFINED> instruction: 0x4606e7da
    36f8:	svclt	0x0000e7e9
    36fc:	muleq	r0, r0, ip
    3700:	ldrblt	r6, [r0, #-2057]!	; 0xfffff7f7
    3704:	stmdavs	r9, {r1, r7, ip, sp, pc}^
    3708:	ldrmi	r4, [r6], -r4, lsl #12
    370c:			; <UNDEFINED> instruction: 0x4608461d
    3710:			; <UNDEFINED> instruction: 0xf7fd9101
    3714:	stmdbls	r1, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3718:	strtmi	r4, [r0], -r2, lsl #12
    371c:	blx	ff23f728 <fchmod@plt+0xff23e0c8>
    3720:	stmvs	fp, {r0, r4, r5, r6, r7, fp, sp, lr}
    3724:	stmdble	r6, {r0, r8, r9, fp, sp}
    3728:	ldmvs	r2!, {r1, r8, sl, fp, sp}
    372c:	stccs	0, cr13, [r3, #-44]	; 0xffffffd4
    3730:	stccs	0, cr13, [r1, #-48]	; 0xffffffd0
    3734:	strtmi	sp, [r0], -r5
    3738:	pop	{r1, ip, sp, pc}
    373c:			; <UNDEFINED> instruction: 0xf0014070
    3740:	bcs	7226c <fchmod@plt+0x70c0c>
    3744:	blcc	137754 <fchmod@plt+0x1360f4>
    3748:	ldmible	r4!, {r0, r8, r9, fp, sp}^
    374c:			; <UNDEFINED> instruction: 0xf0014620
    3750:			; <UNDEFINED> instruction: 0x4620fc11
    3754:	pop	{r1, ip, sp, pc}
    3758:			; <UNDEFINED> instruction: 0xf0014070
    375c:	svclt	0x0000babb
    3760:	strdlt	fp, [r3], r0
    3764:	stmdavs	r2, {r0, r1, r2, r3, r6, r7, fp, sp, lr}
    3768:	ldmdavs	r6, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    376c:	ldmdble	r7, {r0, r8, r9, fp, sp}
    3770:	ldrtmi	r4, [r0], -r4, lsl #12
    3774:			; <UNDEFINED> instruction: 0xf7fd460d
    3778:	strmi	lr, [r6], -sl, lsl #29
    377c:			; <UNDEFINED> instruction: 0xf7fd6878
    3780:	ldrtmi	lr, [r0], #-3718	; 0xfffff17a
    3784:			; <UNDEFINED> instruction: 0xf7ff3002
    3788:	stmiavs	fp!, {r0, r1, r4, r9, fp, ip, sp, lr, pc}^
    378c:	strcs	r6, [r0, #-2081]	; 0xfffff7df
    3790:	ldmdavs	fp, {r0, r2, r9, fp, lr}^
    3794:	ldrbtmi	r6, [sl], #-2121	; 0xfffff7b7
    3798:	strmi	r9, [r6], -r0, lsl #10
    379c:	stc2	0, cr15, [ip, #-0]
    37a0:	andlt	r4, r3, r0, lsr r6
    37a4:	svclt	0x0000bdf0
    37a8:	muleq	r0, r6, sl
    37ac:			; <UNDEFINED> instruction: 0x4603b410
    37b0:	stmiavs	r0!, {r2, r3, r6, r7, fp, sp, lr}
    37b4:	stmdble	r6, {r0, fp, sp}
    37b8:	stmvs	ip, {r1, r9, fp, sp}
    37bc:	bcs	f77ec <fchmod@plt+0xf618c>
    37c0:	bcs	777f4 <fchmod@plt+0x76194>
    37c4:	ldmdavs	fp, {r2, ip, lr, pc}
    37c8:			; <UNDEFINED> instruction: 0xf85d6858
    37cc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    37d0:	andle	r2, r2, r1, lsl #24
    37d4:	stmdacs	r1, {r2, fp, ip, sp}
    37d8:	stmdbvs	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    37dc:	mvnsle	r2, r0, lsl #16
    37e0:	blmi	14195c <fchmod@plt+0x1402fc>
    37e4:			; <UNDEFINED> instruction: 0xf7ff4618
    37e8:	svclt	0x0000bfbb
    37ec:			; <UNDEFINED> instruction: 0xf100460a
    37f0:			; <UNDEFINED> instruction: 0xf7ff012c
    37f4:	svclt	0x0000bfdb
    37f8:			; <UNDEFINED> instruction: 0x4603b510
    37fc:	addlt	r6, r2, ip, asr #17
    3800:	stmdacs	r1, {r5, r7, fp, sp, lr}
    3804:	bcs	b9c24 <fchmod@plt+0xb85c4>
    3808:	andle	r6, r9, ip, lsl #17
    380c:	andle	r2, sl, r3, lsl #20
    3810:	andle	r2, r3, r1, lsl #20
    3814:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}^
    3818:	ldclt	0, cr11, [r0, #-8]
    381c:	andle	r2, r2, r1, lsl #24
    3820:	stmdacs	r1, {r2, fp, ip, sp}
    3824:	stmdbvs	r8, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    3828:	mvnsle	r2, r0, lsl #16
    382c:	tstls	r1, r8, lsl r6
    3830:			; <UNDEFINED> instruction: 0xff96f7ff
    3834:	tstvs	r8, r1, lsl #18
    3838:	svclt	0x0000e7ee
    383c:			; <UNDEFINED> instruction: 0xf100460a
    3840:			; <UNDEFINED> instruction: 0xf7ff012c
    3844:	svclt	0x0000bfd9
    3848:			; <UNDEFINED> instruction: 0x4615b538
    384c:	cmplt	r4, ip, asr #18
    3850:	strtmi	r4, [r0], -r8, lsl #18
    3854:			; <UNDEFINED> instruction: 0xf7fd4479
    3858:	strmi	lr, [r3], -lr, lsl #26
    385c:	eorvs	r4, fp, r0, lsr #12
    3860:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    3864:	stmdami	r5, {r0, r2, r9, sp}
    3868:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    386c:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3870:	strb	r4, [sp, r4, lsl #12]!
    3874:	andeq	r4, r0, r8, lsr #31
    3878:	andeq	r5, r0, r4, asr #21
    387c:	andeq	r5, r0, r2, asr r1
    3880:	stmvs	r2, {r1, r8, r9, fp, lr}
    3884:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    3888:	svclt	0x00004770
    388c:	andeq	r5, r0, r4, asr #21
    3890:	stmdbvs	r2, {r1, r8, r9, fp, lr}
    3894:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    3898:	svclt	0x00004770
    389c:			; <UNDEFINED> instruction: 0x00005abc
    38a0:	stmiavs	r2, {r1, r8, r9, fp, lr}^
    38a4:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    38a8:	svclt	0x00004770
    38ac:			; <UNDEFINED> instruction: 0x00005ab8
    38b0:	movwcs	r6, #51328	; 0xc880
    38b4:	bmi	115cc8 <fchmod@plt+0x114668>
    38b8:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    38bc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    38c0:			; <UNDEFINED> instruction: 0x477058d0
    38c4:	andeq	r7, r1, r0, lsl #11
    38c8:	andeq	r0, r0, ip, ror r1
    38cc:	movwcs	r6, #51392	; 0xc8c0
    38d0:	bmi	115ce4 <fchmod@plt+0x114684>
    38d4:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    38d8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    38dc:			; <UNDEFINED> instruction: 0x477058d0
    38e0:	andeq	r7, r1, r4, ror #10
    38e4:			; <UNDEFINED> instruction: 0x000001b8
    38e8:	movwcs	r6, #51456	; 0xc900
    38ec:	bmi	115d00 <fchmod@plt+0x1146a0>
    38f0:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    38f4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    38f8:			; <UNDEFINED> instruction: 0x477058d0
    38fc:	andeq	r7, r1, r8, asr #10
    3900:	andeq	r0, r0, r0, ror r1
    3904:	blmi	19de14 <fchmod@plt+0x19c7b4>
    3908:	ldrbtmi	r2, [fp], #-2565	; 0xfffff5fb
    390c:	tstcs	ip, r6
    3910:	blx	5592a <fchmod@plt+0x542ca>
    3914:	ldmdapl	fp, {r1, r9, ip, sp, lr, pc}
    3918:			; <UNDEFINED> instruction: 0x47705898
    391c:	ldrbmi	r6, [r0, -r0, lsl #19]!
    3920:	andeq	r7, r1, r2, lsr r5
    3924:	muleq	r0, r0, r1
    3928:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    392c:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
    3930:	ldmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}^
    3934:			; <UNDEFINED> instruction: 0xf7fd6859
    3938:	stmiblt	r0!, {r2, r3, r7, sl, fp, sp, lr, pc}^
    393c:	blvs	fea5e7cc <fchmod@plt+0xfea5d16c>
    3940:	andsle	r4, r8, sl, lsl #5
    3944:	blcs	5db98 <fchmod@plt+0x5c538>
    3948:	blvs	1839da8 <fchmod@plt+0x1838748>
    394c:	andle	r2, r2, r1, lsl #16
    3950:	blcs	52568 <fchmod@plt+0x50f08>
    3954:	stmvs	fp, {r4, r8, fp, ip, lr, pc}
    3958:	stmdble	fp, {r0, r8, r9, fp, sp}
    395c:	stmdacs	r1, {r3, r5, r6, r8, r9, fp, sp, lr}
    3960:	blcc	137970 <fchmod@plt+0x136310>
    3964:	stmdble	r5, {r0, r8, r9, fp, sp}
    3968:	ldrhtmi	lr, [r8], -sp
    396c:	ldmdavs	r0, {r0, r3, r6, fp, sp, lr}^
    3970:	stcllt	7, cr15, [ip], #-1012	; 0xfffffc0c
    3974:	ldclt	0, cr2, [r8, #-4]!
    3978:	rscscc	pc, pc, pc, asr #32
    397c:	svclt	0x0000bd38
    3980:			; <UNDEFINED> instruction: 0x4605b538
    3984:			; <UNDEFINED> instruction: 0x461469d0
    3988:	smlawbcs	r8, r0, r1, fp
    398c:	stc	7, cr15, [r4, #1012]	; 0x3f4
    3990:	stfnep	f3, [r4], {96}	; 0x60
    3994:	strtmi	r4, [r0], -r9, lsl #18
    3998:			; <UNDEFINED> instruction: 0xf7fd4479
    399c:	strtmi	lr, [r1], -ip, ror #24
    39a0:	strtmi	r4, [r8], -r2, lsl #12
    39a4:	ldrhtmi	lr, [r8], -sp
    39a8:	stmiblt	r2, {r0, ip, sp, lr, pc}
    39ac:	msreq	CPSR_fs, r4, lsl #2
    39b0:	andcs	r4, r1, #40, 12	; 0x2800000
    39b4:	ldrhtmi	lr, [r8], -sp
    39b8:	ldclt	0, cr15, [r0], {2}
    39bc:	andeq	r5, r0, ip, asr pc
    39c0:			; <UNDEFINED> instruction: 0x4604b510
    39c4:	addlt	r4, sl, r8, lsl r8
    39c8:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    39cc:	stmdage	r6, {r0, r1, r6, r7, fp, ip, lr}
    39d0:	movwls	r6, #38939	; 0x981b
    39d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39d8:	andls	r2, r1, r0, lsl #6
    39dc:	movwcc	lr, #27085	; 0x69cd
    39e0:			; <UNDEFINED> instruction: 0xf7ff9308
    39e4:	stmdals	r1, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    39e8:			; <UNDEFINED> instruction: 0xf974f001
    39ec:	bge	e9e14 <fchmod@plt+0xe87b4>
    39f0:			; <UNDEFINED> instruction: 0xf0024620
    39f4:	stmdacs	r0, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    39f8:	bmi	37a624 <fchmod@plt+0x378fc4>
    39fc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a04:	subsmi	r9, sl, r9, lsl #22
    3a08:	andlt	sp, sl, ip, lsl #2
    3a0c:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    3a10:	stmdami	r9, {r0, r2, r9, sp}
    3a14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3a18:	stc	7, cr15, [r0], {253}	; 0xfd
    3a1c:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
    3a20:	blx	ff1c1a22 <fchmod@plt+0xff1c03c2>
    3a24:	stc	7, cr15, [r6], {253}	; 0xfd
    3a28:	andeq	r7, r1, r2, ror r4
    3a2c:	andeq	r0, r0, r4, lsl #3
    3a30:	andeq	r7, r1, lr, lsr r4
    3a34:	andeq	r5, r0, ip, asr #18
    3a38:	andeq	r4, r0, r6, lsr #31
    3a3c:	addlt	fp, r2, r0, lsl r5
    3a40:	stmdavs	r3, {r2, r6, r8, r9, fp, ip, sp, lr}^
    3a44:	ldmvs	ip, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    3a48:	stmvs	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    3a4c:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
    3a50:	svcvc	0x0080f5b3
    3a54:			; <UNDEFINED> instruction: 0xf5b3d006
    3a58:	svclt	0x00087f00
    3a5c:	tstle	sl, r1
    3a60:	ldclt	0, cr11, [r0, #-8]
    3a64:			; <UNDEFINED> instruction: 0xf0026808
    3a68:	stmdacs	r1, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3a6c:	andcs	fp, r0, ip, asr #31
    3a70:	andlt	r2, r2, r1
    3a74:	bne	ff432ebc <fchmod@plt+0xff43185c>
    3a78:			; <UNDEFINED> instruction: 0xf080fab0
    3a7c:	andlt	r0, r2, r0, asr #18
    3a80:	ldmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}^
    3a84:	ldmdavs	r8, {r9, sp}^
    3a88:	ldc	7, cr15, [r8], #1012	; 0x3f4
    3a8c:			; <UNDEFINED> instruction: 0xf080fab0
    3a90:	andlt	r0, r2, r0, asr #18
    3a94:	bmi	172edc <fchmod@plt+0x17187c>
    3a98:	stmdami	r5, {r1, r4, r5, r7, r8, sp}
    3a9c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    3aa0:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
    3aa4:			; <UNDEFINED> instruction: 0xf7fe447b
    3aa8:	svclt	0x0000fabb
    3aac:	muleq	r0, lr, r9
    3ab0:	andeq	r5, r0, lr, lsl #18
    3ab4:	ldrdeq	r5, [r0], -ip
    3ab8:	addvs	r2, r1, r0, lsl #6
    3abc:	movwcc	lr, #2496	; 0x9c0
    3ac0:	stmib	r0, {r0, r1, r7, r8, pc}^
    3ac4:	ldrbmi	r3, [r0, -r4, lsl #6]!
    3ac8:	ldrblt	r7, [r0, #2819]!	; 0xb03
    3acc:	addlt	r4, r7, r4, lsl #12
    3ad0:	eorsle	r2, ip, r0, lsl #22
    3ad4:	blvc	185dc64 <fchmod@plt+0x185c604>
    3ad8:	ldmiblt	r1!, {r0, r1, r4, r7, fp, sp, lr}
    3adc:	blcs	526e8 <fchmod@plt+0x51088>
    3ae0:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, lr, pc}
    3ae4:	strle	r0, [pc, #-1499]!	; 3511 <fchmod@plt+0x1eb1>
    3ae8:			; <UNDEFINED> instruction: 0xf0026820
    3aec:	stmdavs	r3!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3af0:	bllt	135dd6c <fchmod@plt+0x135c70c>
    3af4:			; <UNDEFINED> instruction: 0xff58f002
    3af8:	stcle	8, cr2, [r5, #-4]!
    3afc:			; <UNDEFINED> instruction: 0xf0012005
    3b00:	strmi	pc, [r3], -fp, ror #19
    3b04:	rsbvs	r4, r3, r8, lsr #12
    3b08:	blcs	7bb80 <fchmod@plt+0x7a520>
    3b0c:	ldmdavs	r0, {r2, r3, r4, r8, ip, lr, pc}^
    3b10:			; <UNDEFINED> instruction: 0xf94ef001
    3b14:	andcs	r4, r5, #557056	; 0x88000
    3b18:			; <UNDEFINED> instruction: 0x46054479
    3b1c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    3b20:	bl	fff41b1c <fchmod@plt+0xfff404bc>
    3b24:	strls	r6, [r3, #-2150]	; 0xfffff79a
    3b28:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3b2c:	ldrmi	r6, [r9], -r5, lsr #16
    3b30:	andcs	r4, r1, #7424	; 0x1d00
    3b34:	ldrbtmi	r6, [ip], #-2166	; 0xfffff78a
    3b38:	rsbeq	lr, r1, sp, lsl #17
    3b3c:			; <UNDEFINED> instruction: 0xf7fd4620
    3b40:	strtmi	lr, [r0], -sl, lsl #27
    3b44:	ldcllt	0, cr11, [r0, #28]!
    3b48:	andlt	r2, r7, r0
    3b4c:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3b50:	blx	1a3fb62 <fchmod@plt+0x1a3e502>
    3b54:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3b58:	stmdavs	r3!, {r2, r3, r4, r5, r7, ip, lr, pc}^
    3b5c:			; <UNDEFINED> instruction: 0xb1e3689b
    3b60:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
    3b64:	andcs	r4, r5, #294912	; 0x48000
    3b68:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    3b6c:			; <UNDEFINED> instruction: 0xf7fd4478
    3b70:	stmdavs	r7!, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    3b74:	vst3.8	{d25,d27,d29}, [pc], r4
    3b78:	stmdavs	r5!, {r7, r8, r9, sp, lr}
    3b7c:	stcmi	6, cr4, [lr], {25}
    3b80:	ldmdavs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
    3b84:	strls	r4, [r1, #-1148]	; 0xfffffb84
    3b88:	strls	r9, [r3, -r2, lsl #12]
    3b8c:	strtmi	r9, [r0], -r0
    3b90:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3b94:	andlt	r4, r7, r0, lsr #12
    3b98:	mcrmi	13, 0, fp, cr8, cr0, {7}
    3b9c:			; <UNDEFINED> instruction: 0xe7e1447e
    3ba0:	andeq	r5, r0, r8, ror #17
    3ba4:	muleq	r0, lr, lr
    3ba8:	andseq	r8, r1, sl, lsr r6
    3bac:	andeq	r6, r0, sl, asr #13
    3bb0:	andeq	r5, r0, r6, ror #16
    3bb4:	andeq	r4, r0, r0, asr lr
    3bb8:	andseq	r8, r1, ip, ror #11
    3bbc:	muleq	r0, ip, r8
    3bc0:			; <UNDEFINED> instruction: 0x4604b538
    3bc4:	ldrmi	r6, [r0], -r1, lsr #32
    3bc8:			; <UNDEFINED> instruction: 0xf976f001
    3bcc:	andcs	r6, r0, #10682368	; 0xa30000
    3bd0:	ldrbeq	r8, [fp, r2, lsr #3]
    3bd4:	ldrle	r6, [r0, #-96]	; 0xffffffa0
    3bd8:	strmi	r4, [r5], -sl, lsl #18
    3bdc:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    3be0:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    3be4:	movwcs	fp, #4360	; 0x1108
    3be8:	stmdbmi	r7, {r0, r1, r5, r8, r9, ip, sp, lr}
    3bec:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    3bf0:	stcl	7, cr15, [r8], #1012	; 0x3f4
    3bf4:	movwcs	fp, #4360	; 0x1108
    3bf8:	strtmi	r7, [r0], -r3, ror #6
    3bfc:	ldrhtmi	lr, [r8], -sp
    3c00:	svclt	0x0062f7ff
    3c04:	andeq	r5, r0, r6, asr r8
    3c08:	andeq	r5, r0, r6, asr #16
    3c0c:	addlt	fp, r2, r0, lsl r5
    3c10:	strmi	r4, [r8], -r4, lsl #12
    3c14:			; <UNDEFINED> instruction: 0xf7fe9201
    3c18:	bls	83654 <fchmod@plt+0x81ff4>
    3c1c:	strtmi	r4, [r0], -r1, lsl #12
    3c20:	pop	{r1, ip, sp, pc}
    3c24:	bfi	r4, r0, #0, #12
    3c28:			; <UNDEFINED> instruction: 0x460db570
    3c2c:	teqcs	sl, r6, lsl #12
    3c30:			; <UNDEFINED> instruction: 0xf7fd4628
    3c34:			; <UNDEFINED> instruction: 0x4604ec32
    3c38:	blne	1070180 <fchmod@plt+0x106eb20>
    3c3c:			; <UNDEFINED> instruction: 0xf7fe4628
    3c40:	strcc	pc, [r1], #-3713	; 0xfffff17f
    3c44:	strmi	r4, [r1], -r2, lsr #12
    3c48:	pop	{r4, r5, r9, sl, lr}
    3c4c:			; <UNDEFINED> instruction: 0xe7b74070
    3c50:			; <UNDEFINED> instruction: 0xf7fe4628
    3c54:	strtmi	pc, [r2], -pc, ror #28
    3c58:	ldrtmi	r4, [r0], -r1, lsl #12
    3c5c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3c60:	svclt	0x0000e7ae
    3c64:			; <UNDEFINED> instruction: 0x460db570
    3c68:	strmi	r7, [r4], -r3, lsl #22
    3c6c:	ldrmi	r6, [r6], -r9, lsl #16
    3c70:	stmdavs	r9, {fp, sp, lr}^
    3c74:			; <UNDEFINED> instruction: 0xf7fdb933
    3c78:	blx	fec3e830 <fchmod@plt+0xfec3d1d0>
    3c7c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3c80:			; <UNDEFINED> instruction: 0xbd70b940
    3c84:			; <UNDEFINED> instruction: 0xf7fd2200
    3c88:	blx	fec3eb78 <fchmod@plt+0xfec3d518>
    3c8c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3c90:	rscsle	r2, r6, r0, lsl #16
    3c94:			; <UNDEFINED> instruction: 0x462968f2
    3c98:	pop	{r5, r9, sl, lr}
    3c9c:	uxtab16	r4, sp, r0
    3ca0:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
    3ca4:	tstlt	fp, r4, lsl #12
    3ca8:			; <UNDEFINED> instruction: 0xffe0f002
    3cac:	ldflts	f6, [r0, #-128]	; 0xffffff80
    3cb0:			; <UNDEFINED> instruction: 0xf0026800
    3cb4:	andcc	pc, r8, r9, asr #29
    3cb8:	ldflts	f6, [r0, #-384]	; 0xfffffe80
    3cbc:			; <UNDEFINED> instruction: 0x4605b538
    3cc0:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, sp, lr}
    3cc4:			; <UNDEFINED> instruction: 0xf7ffe016
    3cc8:	ldmdblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3ccc:			; <UNDEFINED> instruction: 0xf0026928
    3cd0:			; <UNDEFINED> instruction: 0x4604fffb
    3cd4:			; <UNDEFINED> instruction: 0xf1044628
    3cd8:	strtmi	r0, [r1], -ip, lsr #4
    3cdc:	mvnsle	r2, r0, lsl #24
    3ce0:	strtmi	r2, [r0], -r0, lsl #8
    3ce4:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    3ce8:	cmnvs	fp, r2, lsr #23
    3cec:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3cf0:	mvnsle	r2, r0, lsl #16
    3cf4:	strtmi	r6, [r8], -ip, ror #18
    3cf8:	stccs	6, cr4, [r0], {33}	; 0x21
    3cfc:			; <UNDEFINED> instruction: 0xe7efd1f3
    3d00:			; <UNDEFINED> instruction: 0x4604b510
    3d04:			; <UNDEFINED> instruction: 0xf0036900
    3d08:	movwcs	pc, #2055	; 0x807	; <UNPREDICTABLE>
    3d0c:	movwcc	lr, #18884	; 0x49c4
    3d10:	svclt	0x0000bd10
    3d14:			; <UNDEFINED> instruction: 0x4604b538
    3d18:	strcs	r6, [r0, #-2048]	; 0xfffff800
    3d1c:	b	ff141d18 <fchmod@plt+0xff1406b8>
    3d20:	stmib	r4, {r5, r8, fp, sp, lr}^
    3d24:			; <UNDEFINED> instruction: 0x81a55500
    3d28:			; <UNDEFINED> instruction: 0xfff6f002
    3d2c:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    3d30:	svclt	0x0000bd38
    3d34:	blmi	7d65b4 <fchmod@plt+0x7d4f54>
    3d38:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    3d3c:	strmi	fp, [sp], -r8, lsl #1
    3d40:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    3d44:	strcs	r4, [r0], #-1537	; 0xfffff9ff
    3d48:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    3d4c:			; <UNDEFINED> instruction: 0xf04f9307
    3d50:	vst2.8	{d16-d19}, [pc], r0
    3d54:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    3d58:			; <UNDEFINED> instruction: 0xf8ad4401
    3d5c:	stmib	sp, {r4, lr}^
    3d60:	movwls	r4, #13317	; 0x3405
    3d64:			; <UNDEFINED> instruction: 0xff60f7ff
    3d68:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    3d6c:	stmvs	fp, {r0, r8}
    3d70:			; <UNDEFINED> instruction: 0xf002b183
    3d74:	strmi	pc, [r4], -r3, ror #30
    3d78:			; <UNDEFINED> instruction: 0xf7ff4630
    3d7c:	bmi	3c3cb0 <fchmod@plt+0x3c2650>
    3d80:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3d84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d88:	subsmi	r9, sl, r7, lsl #22
    3d8c:	strtmi	sp, [r0], -sp, lsl #2
    3d90:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    3d94:	cdp2	0, 14, cr15, cr10, cr2, {0}
    3d98:	strb	r4, [sp, r4, lsl #12]!
    3d9c:	strmi	r4, [r2], -r7, lsl #18
    3da0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3da4:	ldc2l	0, cr15, [sl], {1}
    3da8:			; <UNDEFINED> instruction: 0xf7fde7e6
    3dac:	svclt	0x0000eac4
    3db0:	andeq	r7, r1, r2, lsl #2
    3db4:	andeq	r0, r0, r4, lsl #3
    3db8:	strheq	r7, [r1], -sl
    3dbc:	andeq	r5, r0, r2, asr #7
    3dc0:			; <UNDEFINED> instruction: 0x4617b5f0
    3dc4:	addlt	r4, r9, pc, lsl sl
    3dc8:			; <UNDEFINED> instruction: 0x460d4b1f
    3dcc:	strcs	r4, [r0], #-1146	; 0xfffffb86
    3dd0:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    3dd4:	movwls	r6, #30747	; 0x781b
    3dd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3ddc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3de0:	strmi	lr, [r1], #-2509	; 0xfffff633
    3de4:	andsmi	pc, r0, sp, lsr #17
    3de8:	strmi	lr, [r5], #-2509	; 0xfffff633
    3dec:			; <UNDEFINED> instruction: 0xf7fe9303
    3df0:	strtmi	pc, [sl], -r1, lsr #27
    3df4:	ldrtmi	r4, [r0], -r1, lsl #12
    3df8:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3dfc:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    3e00:	stmvs	fp, {r0, r8}
    3e04:			; <UNDEFINED> instruction: 0xf002b183
    3e08:			; <UNDEFINED> instruction: 0x4604ff19
    3e0c:			; <UNDEFINED> instruction: 0xf7ff4630
    3e10:	bmi	3c3c1c <fchmod@plt+0x3c25bc>
    3e14:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3e18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e1c:	subsmi	r9, sl, r7, lsl #22
    3e20:	strtmi	sp, [r0], -sp, lsl #2
    3e24:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3e28:	cdp2	0, 10, cr15, cr0, cr2, {0}
    3e2c:	strb	r4, [sp, r4, lsl #12]!
    3e30:	strmi	r4, [r2], -r7, lsl #18
    3e34:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    3e38:	ldc2	0, cr15, [r0], {1}
    3e3c:			; <UNDEFINED> instruction: 0xf7fde7e6
    3e40:	svclt	0x0000ea7a
    3e44:	andeq	r7, r1, r0, ror r0
    3e48:	andeq	r0, r0, r4, lsl #3
    3e4c:	andeq	r7, r1, r6, lsr #32
    3e50:	andeq	r5, r0, lr, lsr #6
    3e54:			; <UNDEFINED> instruction: 0xf7ffb508
    3e58:	blmi	c2e0c <fchmod@plt+0xc17ac>
    3e5c:	andsvs	r4, r8, fp, ror r4
    3e60:	svclt	0x0000bd08
    3e64:	andseq	r8, r1, r4, lsl r7
    3e68:	bmi	196a84 <fchmod@plt+0x195424>
    3e6c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3e70:	tstlt	r0, r8, lsl r8
    3e74:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
    3e78:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
    3e7c:			; <UNDEFINED> instruction: 0x47706018
    3e80:	andseq	r8, r1, r4, lsl #14
    3e84:	andeq	r6, r1, lr, asr #31
    3e88:			; <UNDEFINED> instruction: 0x000001b0
    3e8c:			; <UNDEFINED> instruction: 0xf7ffb508
    3e90:	blmi	203e1c <fchmod@plt+0x2027bc>
    3e94:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    3e98:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    3e9c:			; <UNDEFINED> instruction: 0xf862f000
    3ea0:	blx	641ea0 <fchmod@plt+0x640840>
    3ea4:			; <UNDEFINED> instruction: 0x4008e8bd
    3ea8:			; <UNDEFINED> instruction: 0xf7fd2012
    3eac:	svclt	0x0000bb97
    3eb0:	andeq	r6, r1, r6, lsr #31
    3eb4:	andeq	r0, r0, r8, lsr #3
    3eb8:			; <UNDEFINED> instruction: 0xf7fe2001
    3ebc:	svclt	0x0000b889
    3ec0:	bmi	796b3c <fchmod@plt+0x7954dc>
    3ec4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    3ec8:			; <UNDEFINED> instruction: 0x468043f0
    3ecc:	umulllt	r5, r9, fp, r8
    3ed0:	ldcmi	8, cr4, [ip], {27}
    3ed4:			; <UNDEFINED> instruction: 0xf8d34478
    3ed8:			; <UNDEFINED> instruction: 0xf0019000
    3edc:	ldrbtmi	pc, [ip], #-2827	; 0xfffff4f5	; <UNPREDICTABLE>
    3ee0:			; <UNDEFINED> instruction: 0xf7ff9007
    3ee4:	strmi	pc, [r5], -r1, asr #31
    3ee8:			; <UNDEFINED> instruction: 0xf0014620
    3eec:	strmi	pc, [r6], -r3, lsl #22
    3ef0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    3ef4:	blx	fffbff00 <fchmod@plt+0xfffbe8a0>
    3ef8:	andcs	r4, r5, #20, 18	; 0x50000
    3efc:			; <UNDEFINED> instruction: 0x46074479
    3f00:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    3f04:	b	2c1f00 <fchmod@plt+0x2c08a0>
    3f08:	strtmi	r4, [r0], -r2, lsl #12
    3f0c:			; <UNDEFINED> instruction: 0xf0014614
    3f10:	blls	202adc <fchmod@plt+0x20147c>
    3f14:			; <UNDEFINED> instruction: 0xf8cd2101
    3f18:	strls	r8, [r3], #-20	; 0xffffffec
    3f1c:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    3f20:	strmi	r5, [r2], -r0, lsl #12
    3f24:	bmi	2e873c <fchmod@plt+0x2e70dc>
    3f28:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    3f2c:	bl	41f28 <fchmod@plt+0x408c8>
    3f30:	pop	{r0, r3, ip, sp, pc}
    3f34:	svclt	0x000083f0
    3f38:	andeq	r6, r1, r8, ror pc
    3f3c:	andeq	r0, r0, r8, lsl #3
    3f40:	andeq	r4, r0, r4, ror #26
    3f44:	andeq	r4, r0, r2, ror #26
    3f48:	andeq	r5, r0, lr, asr r5
    3f4c:	andeq	r5, r0, ip, asr r5
    3f50:			; <UNDEFINED> instruction: 0x00004aba
    3f54:	andeq	r4, r0, lr, lsr #26
    3f58:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3f5c:			; <UNDEFINED> instruction: 0x47706018
    3f60:	strheq	r7, [r1], -lr
    3f64:			; <UNDEFINED> instruction: 0x4604b510
    3f68:	b	ff741f64 <fchmod@plt+0xff740904>
    3f6c:	bl	1441f68 <fchmod@plt+0x1440908>
    3f70:	movwcs	fp, #312	; 0x138
    3f74:	ldrmi	r4, [r9], -r0, lsr #12
    3f78:	pop	{r1, r9, sp}
    3f7c:			; <UNDEFINED> instruction: 0xf7fd4010
    3f80:	bmi	172a44 <fchmod@plt+0x1713e4>
    3f84:	ldrmi	r4, [r9], -r3, lsl #12
    3f88:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3f8c:			; <UNDEFINED> instruction: 0x4010e8bd
    3f90:			; <UNDEFINED> instruction: 0xf7fd6812
    3f94:	svclt	0x0000baa5
    3f98:	andeq	r7, r1, lr, lsl #1
    3f9c:	blmi	1167b0 <fchmod@plt+0x115150>
    3fa0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3fa4:	andsvs	r6, r9, r0, lsl r0
    3fa8:	svclt	0x00004770
    3fac:	andeq	r7, r1, ip, ror r0
    3fb0:			; <UNDEFINED> instruction: 0x001185d2
    3fb4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3fb8:			; <UNDEFINED> instruction: 0x47706858
    3fbc:			; <UNDEFINED> instruction: 0x001185be
    3fc0:			; <UNDEFINED> instruction: 0x4603b530
    3fc4:	addlt	r4, r3, r5, lsl ip
    3fc8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3fcc:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
    3fd0:	ldrbtmi	r4, [ip], #1148	; 0x47c
    3fd4:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
    3fd8:			; <UNDEFINED> instruction: 0xf85c4668
    3fdc:	movwcc	r5, #4101	; 0x1005
    3fe0:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    3fe4:	streq	pc, [r0, #-79]	; 0xffffffb1
    3fe8:	strcs	r6, [r0, #-99]	; 0xffffff9d
    3fec:			; <UNDEFINED> instruction: 0xf7fe9500
    3ff0:	blmi	3832bc <fchmod@plt+0x381c5c>
    3ff4:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
    3ff8:	ldmdavs	fp, {fp, ip, pc}
    3ffc:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
    4000:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4004:	blmi	1d6830 <fchmod@plt+0x1d51d0>
    4008:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    400c:	blls	5e07c <fchmod@plt+0x5ca1c>
    4010:	qaddle	r4, sl, r1
    4014:	ldclt	0, cr11, [r0, #-12]!
    4018:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    401c:	andseq	r8, r1, r4, lsr #11
    4020:	andeq	r6, r1, sl, ror #28
    4024:	andeq	r0, r0, r4, lsl #3
    4028:	andeq	r7, r1, r6, lsr #32
    402c:	andeq	r6, r1, r4, lsr lr
    4030:	bmi	3f1074 <fchmod@plt+0x3efa14>
    4034:	addlt	fp, r3, r0, lsl #10
    4038:	blmi	3ae450 <fchmod@plt+0x3acdf0>
    403c:			; <UNDEFINED> instruction: 0xf851447a
    4040:	ldmpl	r3, {r2, r8, r9, fp}^
    4044:	movwls	r6, #6171	; 0x181b
    4048:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    404c:			; <UNDEFINED> instruction: 0xf7ff9100
    4050:	bmi	283f34 <fchmod@plt+0x2828d4>
    4054:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4058:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    405c:	subsmi	r9, sl, r1, lsl #22
    4060:	andlt	sp, r3, r4, lsl #2
    4064:	bl	1421e0 <fchmod@plt+0x140b80>
    4068:	ldrbmi	fp, [r0, -r4]!
    406c:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4070:	andeq	r6, r1, r0, lsl #28
    4074:	andeq	r0, r0, r4, lsl #3
    4078:	andeq	r6, r1, r6, ror #27
    407c:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
    4080:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
    4084:	blmi	82e8c4 <fchmod@plt+0x82d264>
    4088:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
    408c:	blne	1421dc <fchmod@plt+0x140b7c>
    4090:	ldcmi	8, cr5, [lr], {227}	; 0xe3
    4094:	movwls	r6, #38939	; 0x981b
    4098:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    409c:	movwcs	r9, #520	; 0x208
    40a0:			; <UNDEFINED> instruction: 0xf7fe9307
    40a4:	blmi	6c3208 <fchmod@plt+0x6c1ba8>
    40a8:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
    40ac:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    40b0:			; <UNDEFINED> instruction: 0xf001681d
    40b4:	andls	pc, r5, pc, lsl sl	; <UNPREDICTABLE>
    40b8:	mrc2	7, 6, pc, cr6, cr15, {7}
    40bc:	ldmdami	r6, {r2, r9, sl, lr}
    40c0:			; <UNDEFINED> instruction: 0xf0014478
    40c4:	bls	202928 <fchmod@plt+0x2012c8>
    40c8:	strls	r9, [r0], #-2821	; 0xfffff4fb
    40cc:	stmib	sp, {r0, r9, sl, lr}^
    40d0:	bmi	4888dc <fchmod@plt+0x48727c>
    40d4:	strtmi	r2, [r8], -r1, lsl #2
    40d8:			; <UNDEFINED> instruction: 0xf7fd447a
    40dc:	stmdals	r7, {r1, r3, r5, r9, fp, sp, lr, pc}
    40e0:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40e4:	blmi	216924 <fchmod@plt+0x2152c4>
    40e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40ec:	blls	25e15c <fchmod@plt+0x25cafc>
    40f0:	qaddle	r4, sl, r4
    40f4:	pop	{r0, r1, r3, ip, sp, pc}
    40f8:	andlt	r4, r4, r0, lsr r0
    40fc:			; <UNDEFINED> instruction: 0xf7fd4770
    4100:	svclt	0x0000e91a
    4104:			; <UNDEFINED> instruction: 0x00016db2
    4108:	andeq	r0, r0, r4, lsl #3
    410c:	muleq	r1, r4, sp
    4110:	andeq	r0, r0, r8, lsl #3
    4114:	andeq	r4, r0, sl, lsl #23
    4118:	andeq	r4, r0, r0, lsl #23
    411c:	andeq	r4, r0, r8, lsl #23
    4120:	andeq	r6, r1, r4, asr sp
    4124:			; <UNDEFINED> instruction: 0xf8dfb40f
    4128:	strlt	ip, [r0, #-120]	; 0xffffff88
    412c:	bge	2b0358 <fchmod@plt+0x2aecf8>
    4130:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    4134:			; <UNDEFINED> instruction: 0xf852a805
    4138:			; <UNDEFINED> instruction: 0xf85c1b04
    413c:	ldmdavs	fp, {r0, r1, ip, sp}
    4140:			; <UNDEFINED> instruction: 0xf04f9307
    4144:	andls	r0, r6, #0, 6
    4148:	stc2	7, cr15, [r4], {254}	; 0xfe
    414c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    4150:			; <UNDEFINED> instruction: 0xf9d0f001
    4154:			; <UNDEFINED> instruction: 0xf7ff9003
    4158:	strmi	pc, [r3], -r7, lsl #29
    415c:	movwls	r4, #10259	; 0x2813
    4160:			; <UNDEFINED> instruction: 0xf0014478
    4164:	stmdbls	r5, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    4168:	andcc	lr, r2, #3620864	; 0x374000
    416c:	ldmdbmi	r0, {r0, r8, ip, pc}
    4170:	andls	r4, r0, r9, ror r4
    4174:			; <UNDEFINED> instruction: 0xf7fd2001
    4178:	stmdals	r5, {r2, r6, r7, r8, fp, sp, lr, pc}
    417c:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4180:	blmi	2169b8 <fchmod@plt+0x215358>
    4184:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4188:	blls	1de1f8 <fchmod@plt+0x1dcb98>
    418c:	qaddle	r4, sl, r4
    4190:			; <UNDEFINED> instruction: 0xf85db009
    4194:	andlt	lr, r4, r4, lsl #22
    4198:			; <UNDEFINED> instruction: 0xf7fd4770
    419c:	svclt	0x0000e8cc
    41a0:	andeq	r6, r1, sl, lsl #26
    41a4:	andeq	r0, r0, r4, lsl #3
    41a8:	andeq	r4, r0, sl, ror #21
    41ac:	andeq	r4, r0, r0, ror #21
    41b0:	strdeq	r4, [r0], -r0
    41b4:			; <UNDEFINED> instruction: 0x00016cb8
    41b8:	bmi	6711fc <fchmod@plt+0x66fb9c>
    41bc:	strdlt	fp, [r3], r0
    41c0:	vstrge	d4, [r8, #-96]	; 0xffffffa0
    41c4:	mcrls	4, 0, r4, cr9, cr10, {3}
    41c8:	blvc	142324 <fchmod@plt+0x140cc4>
    41cc:	strcc	r5, [r4, #-2259]	; 0xfffff72d
    41d0:	movwls	r6, #6171	; 0x181b
    41d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    41d8:	cmnlt	lr, r0, lsl #10
    41dc:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
    41e0:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41e4:			; <UNDEFINED> instruction: 0x46044631
    41e8:	ldrtmi	r4, [r8], -r2, lsl #12
    41ec:			; <UNDEFINED> instruction: 0xf7fd4427
    41f0:			; <UNDEFINED> instruction: 0xf855e87c
    41f4:	strls	r6, [r0, #-3076]	; 0xfffff3fc
    41f8:	mvnle	r2, r0, lsl #28
    41fc:	movwcs	r4, #2570	; 0xa0a
    4200:	blmi	2202f4 <fchmod@plt+0x21ec94>
    4204:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4208:	blls	5e278 <fchmod@plt+0x5cc18>
    420c:	qaddle	r4, sl, r5
    4210:	andlt	r4, r3, r8, lsr r6
    4214:	ldrhtmi	lr, [r0], #141	; 0x8d
    4218:	ldrbmi	fp, [r0, -r4]!
    421c:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4220:	andeq	r6, r1, r8, ror ip
    4224:	andeq	r0, r0, r4, lsl #3
    4228:	andeq	r6, r1, r8, lsr ip
    422c:			; <UNDEFINED> instruction: 0x460db570
    4230:			; <UNDEFINED> instruction: 0xf7fd4606
    4234:	strmi	lr, [r4], -ip, lsr #18
    4238:			; <UNDEFINED> instruction: 0xf7fd4628
    423c:	addmi	lr, r4, #40, 18	; 0xa0000
    4240:	andcs	fp, r0, r8, lsr pc
    4244:	bne	838e68 <fchmod@plt+0x837808>
    4248:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    424c:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4250:			; <UNDEFINED> instruction: 0xf080fab0
    4254:			; <UNDEFINED> instruction: 0xbd700940
    4258:			; <UNDEFINED> instruction: 0xf8dfb40f
    425c:	strlt	ip, [r0, #-68]	; 0xffffffbc
    4260:	bge	1b047c <fchmod@plt+0x1aee1c>
    4264:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    4268:			; <UNDEFINED> instruction: 0xf852a802
    426c:			; <UNDEFINED> instruction: 0xf85c1b04
    4270:	ldmdavs	fp, {r0, r1, ip, sp}
    4274:			; <UNDEFINED> instruction: 0xf04f9303
    4278:	andls	r0, r1, #0, 6
    427c:	blx	1ac227e <fchmod@plt+0x1ac0c1e>
    4280:	blmi	216aac <fchmod@plt+0x21544c>
    4284:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    4288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    428c:	subsmi	r9, sl, r3, lsl #22
    4290:	andlt	sp, r5, r4, lsl #2
    4294:	bl	142410 <fchmod@plt+0x140db0>
    4298:	ldrbmi	fp, [r0, -r4]!
    429c:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42a0:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    42a4:	andeq	r0, r0, r4, lsl #3
    42a8:			; <UNDEFINED> instruction: 0x00016bb8
    42ac:			; <UNDEFINED> instruction: 0x4605b470
    42b0:	ands	fp, fp, sl, lsr r9
    42b4:	strtmi	r2, [r8], -r1, lsl #22
    42b8:			; <UNDEFINED> instruction: 0xf811d916
    42bc:			; <UNDEFINED> instruction: 0xf8003b01
    42c0:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
    42c4:	lognedp	f3, #4.0
    42c8:	strmi	r2, [r5], -r5, lsr #24
    42cc:	svclt	0x001c461e
    42d0:			; <UNDEFINED> instruction: 0x46324613
    42d4:	bcs	b8a94 <fchmod@plt+0xb7434>
    42d8:	andeq	pc, r2, #-2147483608	; 0x80000028
    42dc:	blcs	7a708 <fchmod@plt+0x790a8>
    42e0:	blmi	822fc <fchmod@plt+0x80c9c>
    42e4:	stmiale	r8!, {r3, r5, r9, sl, lr}^
    42e8:	eorvc	r2, fp, r0, lsl #6
    42ec:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
    42f0:			; <UNDEFINED> instruction: 0x46054770
    42f4:	eorvc	r2, fp, r0, lsl #6
    42f8:	svclt	0x0000e7f8
    42fc:	mvnsmi	lr, sp, lsr #18
    4300:			; <UNDEFINED> instruction: 0xf7fd4605
    4304:	subeq	lr, r0, r4, asr #17
    4308:	blx	fff42308 <fchmod@plt+0xfff40ca8>
    430c:	strmi	r7, [r7], -fp, lsr #16
    4310:	mvnslt	r4, r6, lsl #12
    4314:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    4318:	strtmi	lr, [r3], -r7
    431c:			; <UNDEFINED> instruction: 0x461e4634
    4320:	blcc	8237c <fchmod@plt+0x80d1c>
    4324:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    4328:	ldrmi	fp, [r8], -r3, lsr #3
    432c:			; <UNDEFINED> instruction: 0xf0012120
    4330:	ldclne	8, cr15, [r4], #-500	; 0xfffffe0c
    4334:	mvnsle	r2, r0, lsl #16
    4338:	tstcs	r8, r8, lsr #16
    433c:			; <UNDEFINED> instruction: 0xf876f001
    4340:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
    4344:	blhi	c2364 <fchmod@plt+0xc0d04>
    4348:	blcc	823a4 <fchmod@plt+0x80d44>
    434c:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    4350:	mvnle	r2, r0, lsl #22
    4354:	ldrtmi	r2, [r8], -r0, lsl #6
    4358:	pop	{r0, r1, r4, r5, ip, sp, lr}
    435c:			; <UNDEFINED> instruction: 0x463481f0
    4360:	bfi	r4, lr, #12, #18
    4364:			; <UNDEFINED> instruction: 0x4604b538
    4368:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
    436c:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
    4370:			; <UNDEFINED> instruction: 0xf7fdd109
    4374:	stmdacc	r1, {r2, r3, r7, fp, sp, lr, pc}
    4378:	adcmi	r5, fp, #8960	; 0x2300
    437c:	movwcs	fp, #3843	; 0xf03
    4380:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    4384:	strtmi	r2, [r0], -r0, lsl #8
    4388:	svclt	0x0000bd38
    438c:	strmi	r7, [r2], -r3, lsl #16
    4390:	sbcpl	pc, r5, r9, asr #12
    4394:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    4398:	vsra.s64	d17, d3, #56
    439c:	vmov.i32	d17, #12	; 0x0000000c
    43a0:	subsmi	r1, r8, r0, lsl #2
    43a4:	svccc	0x0001f812
    43a8:			; <UNDEFINED> instruction: 0xf000fb01
    43ac:	mvnsle	r2, r0, lsl #22
    43b0:	vqshl.s8	q10, q8, #0
    43b4:			; <UNDEFINED> instruction: 0x4770101c
    43b8:	andcc	r7, r1, r3, lsl #16
    43bc:	blcc	8709b0 <fchmod@plt+0x86f350>
    43c0:	stmdale	r5, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
    43c4:	blcc	8240c <fchmod@plt+0x80dac>
    43c8:	mvnsle	r2, r0, lsl #22
    43cc:			; <UNDEFINED> instruction: 0x47704618
    43d0:	andcs	r4, r5, #98304	; 0x18000
    43d4:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    43d8:			; <UNDEFINED> instruction: 0xf7fc4478
    43dc:	stmdbmi	r5, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    43e0:	stmdami	r5, {r0, r2, r9, sp}
    43e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    43e8:	svclt	0x0096f7fc
    43ec:	strheq	r5, [r0], -r2
    43f0:	andeq	r4, r0, r4, ror #11
    43f4:	andeq	r5, r0, ip, ror r0
    43f8:	ldrdeq	r4, [r0], -r6
    43fc:			; <UNDEFINED> instruction: 0x460eb570
    4400:	ldrmi	r4, [r5], -r4, lsl #12
    4404:	blx	fe24040e <fchmod@plt+0xfe23edae>
    4408:			; <UNDEFINED> instruction: 0xf7fd4630
    440c:	ldrtmi	lr, [r1], -r0, asr #16
    4410:	strtmi	r4, [r0], -r2, lsl #12
    4414:	mcrr2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    4418:			; <UNDEFINED> instruction: 0x212f4620
    441c:	blx	fe940426 <fchmod@plt+0xfe93edc6>
    4420:			; <UNDEFINED> instruction: 0xf7fd4628
    4424:			; <UNDEFINED> instruction: 0x4629e834
    4428:	strtmi	r4, [r0], -r2, lsl #12
    442c:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    4430:	pop	{r5, r9, sl, lr}
    4434:			; <UNDEFINED> instruction: 0xf0004070
    4438:	svclt	0x0000bc4d
    443c:	strmi	r4, [ip], -r6, lsl #12
    4440:	ldrmi	r4, [r5], -r9, lsl #16
    4444:	andcs	r4, r5, #147456	; 0x24000
    4448:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    444c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    4450:	svc	0x0064f7fc
    4454:	blne	ad6874 <fchmod@plt+0xad5214>
    4458:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    445c:	ldrtmi	r3, [r2], -r1, lsl #6
    4460:			; <UNDEFINED> instruction: 0xf7fd6889
    4464:	svclt	0x0000fea5
    4468:	andeq	r4, r0, lr, ror #10
    446c:	andeq	r5, r0, r6, rrx
    4470:	andseq	r8, r1, r2, lsr #2
    4474:	blmi	1cd6e44 <fchmod@plt+0x1cd57e4>
    4478:	ldrblt	r4, [r0, #1146]!	; 0x47a
    447c:	ldmdami	r2!, {r2, r9, sl, lr}^
    4480:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    4484:	cfldrdmi	mvd4, [r1, #-480]!	; 0xfffffe20
    4488:	tstls	fp, #1769472	; 0x1b0000
    448c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4490:	blx	fe7c248e <fchmod@plt+0xfe7c0e2e>
    4494:			; <UNDEFINED> instruction: 0xf014447d
    4498:	strmi	r0, [r1], -r2, lsl #12
    449c:	andsle	r6, fp, r8, ror #1
    44a0:	strtmi	r4, [r8], -fp, ror #30
    44a4:	ldrbtmi	r4, [pc], #-2667	; 44ac <fchmod@plt+0x2e4c>
    44a8:			; <UNDEFINED> instruction: 0xf7ff447a
    44ac:	ldmdavs	fp!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    44b0:	rsbsle	r3, r4, r1, lsl #6
    44b4:	andcs	r4, r5, #104, 26	; 0x1a00
    44b8:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
    44bc:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    44c0:	stmiavs	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    44c4:	svc	0x002af7fc
    44c8:	ldrtmi	r2, [sl], -r1, lsl #2
    44cc:	stmdami	r5!, {r0, r1, r9, sl, lr}^
    44d0:			; <UNDEFINED> instruction: 0xf0014478
    44d4:	stmiavs	r9!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    44d8:	bmi	1917a6c <fchmod@plt+0x191640c>
    44dc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    44e0:			; <UNDEFINED> instruction: 0xf7ff4628
    44e4:	stmdbvs	r8!, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    44e8:			; <UNDEFINED> instruction: 0xf7fdb108
    44ec:	stclmi	8, cr14, [r0, #-168]!	; 0xffffff58
    44f0:	ldrbtmi	r4, [sp], #-2400	; 0xfffff6a0
    44f4:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    44f8:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44fc:	stmdacs	r0, {r3, r5, r8, sp, lr}
    4500:			; <UNDEFINED> instruction: 0xf7fdd042
    4504:	stmiavs	r9!, {r4, fp, sp, lr, pc}
    4508:	blx	94250a <fchmod@plt+0x940eaa>
    450c:	ldrtmi	r6, [r8], -pc, lsr #18
    4510:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4514:	strmi	r4, [r1], -sl, ror #12
    4518:			; <UNDEFINED> instruction: 0xf7fc2003
    451c:	stmdacs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4520:	ldmib	sp, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    4524:	tstmi	r3, #12, 6	; 0x30000000
    4528:	streq	sp, [r3, -r1, lsl #2]!
    452c:	stmdblt	lr!, {r1, r2, r4, r6, r8, sl, ip, lr, pc}^
    4530:	svccs	0x00002502
    4534:	bmi	1438600 <fchmod@plt+0x1436fa0>
    4538:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    453c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4540:	subsmi	r9, sl, fp, lsl fp
    4544:			; <UNDEFINED> instruction: 0x4628d15c
    4548:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    454c:	bmi	1317680 <fchmod@plt+0x1316020>
    4550:			; <UNDEFINED> instruction: 0xf104447c
    4554:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
    4558:			; <UNDEFINED> instruction: 0xf7ff68e1
    455c:	bvs	8442a0 <fchmod@plt+0x842c40>
    4560:			; <UNDEFINED> instruction: 0xf7fcb108
    4564:	mcrrmi	15, 14, lr, r7, cr14
    4568:	ldrbtmi	r4, [ip], #-2375	; 0xfffff6b9
    456c:	stmibvs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
    4570:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4574:	stmdacs	r0, {r5, r9, sp, lr}
    4578:			; <UNDEFINED> instruction: 0xf7fcd058
    457c:	stmibvs	r1!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4580:	blx	ffa42580 <fchmod@plt+0xffa40f20>
    4584:	ldrb	r6, [r3, r7, lsr #18]
    4588:	svc	0x0098f7fc
    458c:	blcs	9e5a0 <fchmod@plt+0x9cf40>
    4590:			; <UNDEFINED> instruction: 0x06e2d138
    4594:	cfsh32cs	mvfx13, mvfx0, #22
    4598:	strcs	sp, [r1, #-472]	; 0xfffffe28
    459c:	stmiavs	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    45a0:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    45a4:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    45a8:	svc	0x002ef7fc
    45ac:	eorsvs	r4, r8, r5, lsl #12
    45b0:			; <UNDEFINED> instruction: 0xf47f1c68
    45b4:			; <UNDEFINED> instruction: 0xf7fcaf7f
    45b8:	stmdavs	r3, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    45bc:	tstle	r1, r2, lsl #22
    45c0:	ldrtle	r0, [r8], #2017	; 0x7e1
    45c4:	andcs	r4, r5, #802816	; 0xc4000
    45c8:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
    45cc:			; <UNDEFINED> instruction: 0xf7fc4478
    45d0:	blmi	c40070 <fchmod@plt+0xc3ea10>
    45d4:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    45d8:	mcr2	7, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    45dc:			; <UNDEFINED> instruction: 0xf06fb966
    45e0:	str	r0, [r8, r1, lsl #10]!
    45e4:	streq	pc, [r2, #-111]	; 0xffffff91
    45e8:	adcle	r2, r4, r0, lsl #28
    45ec:			; <UNDEFINED> instruction: 0xf06f2001
    45f0:			; <UNDEFINED> instruction: 0xf7fd0502
    45f4:	ldr	pc, [lr, r1, asr #25]
    45f8:			; <UNDEFINED> instruction: 0xf7fd2001
    45fc:			; <UNDEFINED> instruction: 0xe7eefcbd
    4600:	mrc	7, 4, APSR_nzcv, cr8, cr12, {7}
    4604:	andcs	r4, r5, #36, 18	; 0x90000
    4608:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    460c:			; <UNDEFINED> instruction: 0xf7fc4478
    4610:	stmiavs	r9!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    4614:	stc2l	7, cr15, [sl, #1012]!	; 0x3f4
    4618:	andcs	r4, r5, #540672	; 0x84000
    461c:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    4620:			; <UNDEFINED> instruction: 0xf7fc4478
    4624:	stmiavs	r9!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4628:	stc2l	7, cr15, [r0, #1012]!	; 0x3f4
    462c:	andcs	r4, r5, #491520	; 0x78000
    4630:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    4634:			; <UNDEFINED> instruction: 0xf7fc4478
    4638:	stmibvs	r1!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    463c:	ldc2l	7, cr15, [r6, #1012]	; 0x3f4
    4640:	andeq	r6, r1, r4, asr #19
    4644:	andeq	r0, r0, r4, lsl #3
    4648:	andeq	r5, r0, ip, ror r0
    464c:	andseq	r8, r1, r8, ror #1
    4650:	andeq	r6, r1, sl, ror fp
    4654:	andeq	r5, r0, r4, rrx
    4658:	andseq	r8, r1, r0, asr #1
    465c:	andeq	r5, r0, sl, lsl #1
    4660:	strdeq	r4, [r0], -ip
    4664:	andeq	r6, r1, r0, asr fp
    4668:	andseq	r8, r1, r0, lsr #1
    466c:	andeq	r5, r0, r2, lsl #1
    4670:	andseq	r8, r1, sl, lsl #1
    4674:	ldrdeq	r5, [r0], -r0
    4678:	andeq	r6, r1, r2, lsl #18
    467c:	andseq	r8, r1, ip, lsr #32
    4680:	andeq	r5, r0, r6, ror r0
    4684:	andseq	r8, r1, r2, lsl r0
    4688:	andeq	r5, r0, r0, ror r0
    468c:	andeq	r4, r0, sl, asr #30
    4690:	strdeq	r4, [r0], -r0
    4694:	andseq	r7, r1, r8, lsr #31
    4698:	andeq	r4, r0, r2, ror #30
    469c:			; <UNDEFINED> instruction: 0x000043b0
    46a0:	andeq	r4, r0, lr, ror pc
    46a4:	muleq	r0, ip, r3
    46a8:	andeq	r4, r0, lr, lsr #31
    46ac:	andeq	r4, r0, r8, lsl #7
    46b0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    46b4:			; <UNDEFINED> instruction: 0x47706258
    46b8:	andseq	r7, r1, sl, asr #29
    46bc:	tstcs	r1, pc, lsl #8
    46c0:	addlt	fp, r3, r0, lsl #10
    46c4:	ldrd	pc, [r8], #-143	; 0xffffff71
    46c8:	ldmdami	r2, {r2, r8, r9, fp, sp, pc}
    46cc:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    46d0:			; <UNDEFINED> instruction: 0xf85344fe
    46d4:	ldrbtmi	r2, [r8], #-2820	; 0xfffff4fc
    46d8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    46dc:			; <UNDEFINED> instruction: 0xf8dc6a00
    46e0:			; <UNDEFINED> instruction: 0xf8cdc000
    46e4:			; <UNDEFINED> instruction: 0xf04fc004
    46e8:	movwls	r0, #3072	; 0xc00
    46ec:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    46f0:	blmi	256f20 <fchmod@plt+0x2558c0>
    46f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46f8:	blls	5e768 <fchmod@plt+0x5d108>
    46fc:	qaddle	r4, sl, r4
    4700:			; <UNDEFINED> instruction: 0xf85db003
    4704:	andlt	lr, r4, r4, lsl #22
    4708:			; <UNDEFINED> instruction: 0xf7fc4770
    470c:	svclt	0x0000ee14
    4710:	andeq	r6, r1, ip, ror #14
    4714:	andseq	r7, r1, r6, lsr #29
    4718:	andeq	r0, r0, r4, lsl #3
    471c:	andeq	r6, r1, r8, asr #14
    4720:	blmi	1c570e8 <fchmod@plt+0x1c55a88>
    4724:	push	{r1, r3, r4, r5, r6, sl, lr}
    4728:			; <UNDEFINED> instruction: 0xf6ad4ff0
    472c:	ldmpl	r3, {r2, r3, r8, sl, fp}^
    4730:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    4734:			; <UNDEFINED> instruction: 0xa1b4f8df
    4738:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    473c:	ldmdavs	fp, {r2, r3, r5, r6, r8, r9, sl, fp, lr}
    4740:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    4744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4748:	vqshl.s8	q10, q13, q12
    474c:	ldrbtmi	r0, [pc], #-1549	; 4754 <fchmod@plt+0x30f4>
    4750:	ldrdcc	pc, [r8], -sl
    4754:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    4758:			; <UNDEFINED> instruction: 0x2010f8da
    475c:			; <UNDEFINED> instruction: 0xf0004640
    4760:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    4764:	adchi	pc, r8, r0, asr #6
    4768:	muleq	r0, r8, r8
    476c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4770:	rscle	r2, sp, r0, lsl #16
    4774:	and	r4, r3, r4, asr #12
    4778:	svceq	0x0001f814
    477c:	rscle	r2, r7, r0, lsl #16
    4780:			; <UNDEFINED> instruction: 0xf0002102
    4784:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    4788:	stmdavc	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    478c:	svclt	0x00182b23
    4790:	sbcsle	r2, sp, r0, lsl #22
    4794:	and	r4, r4, r3, lsr #13
    4798:	svccc	0x0001f81b
    479c:			; <UNDEFINED> instruction: 0xf0002b00
    47a0:	blcc	8649b4 <fchmod@plt+0x863354>
    47a4:	ldmible	r7!, {r0, r2, r3, r4, r6, r8, r9, fp, sp}^
    47a8:	rsbsle	r4, sp, r3, lsr #11
    47ac:			; <UNDEFINED> instruction: 0x465d4b51
    47b0:	andcs	r4, r0, #32, 12	; 0x2000000
    47b4:			; <UNDEFINED> instruction: 0xf805447b
    47b8:	bvs	16cf3c4 <fchmod@plt+0x16cdd64>
    47bc:			; <UNDEFINED> instruction: 0x4798681b
    47c0:	muleq	r1, fp, r8
    47c4:	suble	r2, sl, r0, lsl #16
    47c8:			; <UNDEFINED> instruction: 0xf0002102
    47cc:	cmplt	r0, pc, lsr #28	; <UNPREDICTABLE>
    47d0:			; <UNDEFINED> instruction: 0xf1057868
    47d4:	stmdacs	r0, {r0, r8, r9, fp}
    47d8:	tstcs	r2, r6, rrx
    47dc:			; <UNDEFINED> instruction: 0xf000465d
    47e0:	stmdacs	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    47e4:	stmdavc	r8!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    47e8:	subsle	r2, ip, r0, lsl #16
    47ec:			; <UNDEFINED> instruction: 0xf0002120
    47f0:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    47f4:	stmdavc	r8!, {r1, r2, r3, r6, ip, lr, pc}^
    47f8:	stmdblt	r0!, {r2, r3, r5, r6, sl, fp, ip}
    47fc:	stmdavc	r0!, {r0, r3, r4, r6, sp, lr, pc}^
    4800:	mvnslt	r1, r3, ror #24
    4804:			; <UNDEFINED> instruction: 0x2120461c
    4808:	blcc	c20 <calloc@plt-0x614>
    480c:	cdp2	0, 0, cr15, cr14, cr0, {0}
    4810:	mvnsle	r2, r0, lsl #16
    4814:	tstcs	r0, r0, lsr #16
    4818:	cdp2	0, 0, cr15, cr8, cr0, {0}
    481c:	mvnle	r2, r0, lsl #16
    4820:			; <UNDEFINED> instruction: 0xf1a07820
    4824:	sbcslt	r0, fp, #-1409286144	; 0xac000000
    4828:	ldmdble	lr, {r0, r1, r2, r3, r8, r9, fp, sp}
    482c:	svclt	0x00182800
    4830:	andle	r2, r4, r3, lsr #16
    4834:			; <UNDEFINED> instruction: 0xf0002102
    4838:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    483c:	strtmi	sp, [r3], -sl, asr #32
    4840:	andcs	r4, r0, #92, 12	; 0x5c00000
    4844:	stmdavc	fp!, {r1, r3, r4, ip, sp, lr}
    4848:	bleq	c0c60 <fchmod@plt+0xbf600>
    484c:	andsle	r2, r1, sp, lsr #22
    4850:			; <UNDEFINED> instruction: 0x46286a7b
    4854:			; <UNDEFINED> instruction: 0x4798685b
    4858:	stmdacs	r0, {r5, r7, fp, ip, sp, lr}
    485c:	blmi	9b8f58 <fchmod@plt+0x9b78f8>
    4860:	bvs	16d5a54 <fchmod@plt+0x16d43f4>
    4864:			; <UNDEFINED> instruction: 0x4798689b
    4868:	blx	9be638 <fchmod@plt+0x9bcfd8>
    486c:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    4870:	ldrb	sp, [pc, r5, asr #9]
    4874:	blcs	22a28 <fchmod@plt+0x213c8>
    4878:	stmdbmi	r0!, {r1, r3, r5, r6, r7, ip, lr, pc}
    487c:	stmdami	r0!, {r0, r2, r9, sp}
    4880:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4884:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    4888:			; <UNDEFINED> instruction: 0x46294b1e
    488c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4890:	stc2	7, cr15, [lr], {253}	; 0xfd
    4894:	tstcs	r0, r8, lsr #16
    4898:	stc2l	0, cr15, [r8]
    489c:			; <UNDEFINED> instruction: 0xd1aa2800
    48a0:	blcs	b62954 <fchmod@plt+0xb612f4>
    48a4:	strtmi	sp, [fp], r7, lsr #1
    48a8:			; <UNDEFINED> instruction: 0x4641465a
    48ac:			; <UNDEFINED> instruction: 0xf7ff4648
    48b0:	strtmi	pc, [r3], -r5, asr #27
    48b4:	strb	r4, [r4, ip, lsr #12]
    48b8:	blmi	2d710c <fchmod@plt+0x2d5aac>
    48bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48c0:			; <UNDEFINED> instruction: 0xf8dd681a
    48c4:	subsmi	r3, sl, r4, lsl #16
    48c8:	andcs	sp, r0, r9, lsl #2
    48cc:	stceq	6, cr15, [ip, #-52]	; 0xffffffcc
    48d0:	svchi	0x00f0e8bd
    48d4:	strbmi	r4, [r1], -r2, lsr #12
    48d8:			; <UNDEFINED> instruction: 0xf7ff4648
    48dc:			; <UNDEFINED> instruction: 0xf7fcfdaf
    48e0:	svclt	0x0000ed2a
    48e4:	andeq	r6, r1, r8, lsl r7
    48e8:	andeq	r0, r0, r4, lsl #3
    48ec:	andseq	r7, r1, r4, lsr lr
    48f0:	andseq	r7, r1, lr, lsr #28
    48f4:	andseq	r7, r1, r8, asr #27
    48f8:	andseq	r7, r1, ip, lsl sp
    48fc:	muleq	r0, ip, sp
    4900:	andeq	r4, r0, sl, lsr r1
    4904:			; <UNDEFINED> instruction: 0x00117cf0
    4908:	andeq	r6, r1, r0, lsl #11
    490c:	mcrmi	5, 1, fp, cr15, cr0, {3}
    4910:	ldmdbvs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    4914:	strtmi	fp, [r0], -ip, asr #2
    4918:	ldcl	7, cr15, [r2], {252}	; 0xfc
    491c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4920:	strtmi	sp, [r0], -sl, asr #2
    4924:	mcr	7, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4928:	stfmis	f6, [r9], #-212	; 0xffffff2c
    492c:	bvs	995b24 <fchmod@plt+0x9944c4>
    4930:			; <UNDEFINED> instruction: 0x4630b196
    4934:	stcl	7, cr15, [r4], {252}	; 0xfc
    4938:	stmdacs	r0, {r0, r2, r9, sl, lr}
    493c:			; <UNDEFINED> instruction: 0x4630d132
    4940:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    4944:	bllt	61d1e0 <fchmod@plt+0x61bb80>
    4948:	stmibvs	r0!, {r0, r5, r7, fp, sp, lr}^
    494c:	stc	7, cr15, [ip, #1008]	; 0x3f0
    4950:	stmiavs	r0!, {r5, r7, r8, fp, ip, sp, pc}^
    4954:	cdp2	0, 1, cr15, cr8, cr0, {0}
    4958:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    495c:			; <UNDEFINED> instruction: 0xf7fc68e0
    4960:	blmi	77fbf8 <fchmod@plt+0x77e598>
    4964:	rscvs	r2, r2, r0, lsl #4
    4968:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    496c:	ble	153c0 <fchmod@plt+0x13d60>
    4970:	pop	{r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4974:	andcs	r4, r1, r0, ror r0
    4978:	blt	fffc2974 <fchmod@plt+0xfffc1314>
    497c:	andcs	r4, r5, #376832	; 0x5c000
    4980:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    4984:			; <UNDEFINED> instruction: 0xf7fc4478
    4988:	stmiavs	r1!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    498c:	stc2	7, cr15, [lr], #-1012	; 0xfffffc0c
    4990:	andcs	r4, r5, #20, 18	; 0x50000
    4994:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    4998:			; <UNDEFINED> instruction: 0xf7fc4478
    499c:	stmibvs	r1!, {r6, r7, sl, fp, sp, lr, pc}^
    49a0:	stc2	7, cr15, [r4], #-1012	; 0xfffffc0c
    49a4:	andcs	r4, r5, #278528	; 0x44000
    49a8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    49ac:			; <UNDEFINED> instruction: 0xf7fc4478
    49b0:	stmibvs	r1!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    49b4:	ldc2	7, cr15, [sl], {253}	; 0xfd
    49b8:	andcs	r4, r5, #229376	; 0x38000
    49bc:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    49c0:			; <UNDEFINED> instruction: 0xf7fc4478
    49c4:	ldmvs	r1!, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    49c8:	ldc2	7, cr15, [r0], {253}	; 0xfd
    49cc:	andseq	r7, r1, ip, ror #24
    49d0:	andseq	r7, r1, r0, asr ip
    49d4:	andseq	r7, r1, r2, lsr #24
    49d8:			; <UNDEFINED> instruction: 0x000166b8
    49dc:	andeq	r4, r0, r6, ror sp
    49e0:	andeq	r4, r0, r8, lsr r0
    49e4:	andeq	r4, r0, lr, lsr #26
    49e8:	andeq	r4, r0, r4, lsr #32
    49ec:	andeq	r4, r0, r6, ror #25
    49f0:	andeq	r4, r0, r0, lsl r0
    49f4:	andeq	r4, r0, r2, lsr #25
    49f8:	strdeq	r3, [r0], -ip
    49fc:			; <UNDEFINED> instruction: 0x461eb570
    4a00:	ldrmi	r4, [r5], -r4, lsl #12
    4a04:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    4a08:			; <UNDEFINED> instruction: 0x4620b158
    4a0c:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    4a10:	stmdacc	r1, {r6, r7, r8, ip, sp, pc}
    4a14:	blcs	29baa8 <fchmod@plt+0x29a448>
    4a18:	movwcs	fp, #3844	; 0xf04
    4a1c:	tstle	r7, r3, lsr #8
    4a20:			; <UNDEFINED> instruction: 0x4628bd70
    4a24:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    4a28:			; <UNDEFINED> instruction: 0xf04fb9b0
    4a2c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4a30:	andcs	r4, r5, #229376	; 0x38000
    4a34:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    4a38:			; <UNDEFINED> instruction: 0xf7fc4478
    4a3c:			; <UNDEFINED> instruction: 0x4631ec70
    4a40:	blx	fedc2a3e <fchmod@plt+0xfedc13de>
    4a44:	andcs	r4, r5, #180224	; 0x2c000
    4a48:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    4a4c:			; <UNDEFINED> instruction: 0xf7fc4478
    4a50:	ldrtmi	lr, [r1], -r6, ror #24
    4a54:	blx	feb42a52 <fchmod@plt+0xfeb413f2>
    4a58:	andcs	r4, r5, #8, 18	; 0x20000
    4a5c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    4a60:			; <UNDEFINED> instruction: 0xf7fc4478
    4a64:			; <UNDEFINED> instruction: 0x4631ec5c
    4a68:	blx	ff042a66 <fchmod@plt+0xff041406>
    4a6c:	andeq	r4, r0, lr, lsr sp
    4a70:	andeq	r3, r0, r4, lsl #31
    4a74:	strdeq	r4, [r0], -lr
    4a78:	andeq	r3, r0, r0, ror pc
    4a7c:	ldrdeq	r4, [r0], -r2
    4a80:	andeq	r3, r0, ip, asr pc
    4a84:			; <UNDEFINED> instruction: 0x461cb510
    4a88:			; <UNDEFINED> instruction: 0xffb8f7ff
    4a8c:	blle	ea94 <fchmod@plt+0xd434>
    4a90:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    4a94:	stmdami	r5, {r0, r2, r9, sp}
    4a98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4a9c:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    4aa0:			; <UNDEFINED> instruction: 0xf7fd4621
    4aa4:	svclt	0x0000fb85
    4aa8:	andeq	r4, r0, ip, lsl #26
    4aac:	andeq	r3, r0, r2, lsr #30
    4ab0:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
    4ab4:	movwcs	fp, #350	; 0x15e
    4ab8:	stclpl	8, cr6, [r5], #528	; 0x210
    4abc:	svclt	0x0008428d
    4ac0:			; <UNDEFINED> instruction: 0xf10354e2
    4ac4:	svclt	0x00080301
    4ac8:	addsmi	r6, lr, #393216	; 0x60000
    4acc:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
    4ad0:	svclt	0x00004770
    4ad4:			; <UNDEFINED> instruction: 0x4605b538
    4ad8:			; <UNDEFINED> instruction: 0xf7fd200c
    4adc:	movwcs	pc, #3859	; 0xf13	; <UNPREDICTABLE>
    4ae0:	stmib	r0, {r2, r9, sl, lr}^
    4ae4:	ldmdblt	r5, {r8, sl, ip, sp}
    4ae8:	strtmi	r6, [r0], -r5, lsl #1
    4aec:			; <UNDEFINED> instruction: 0x4628bd38
    4af0:			; <UNDEFINED> instruction: 0xff08f7fd
    4af4:	strtmi	r6, [r0], -r0, lsr #1
    4af8:	svclt	0x0000bd38
    4afc:	movwcs	fp, #1296	; 0x510
    4b00:	stmib	r0, {r2, r9, sl, lr}^
    4b04:	stmdblt	r9, {r8, ip, sp}
    4b08:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
    4b0c:			; <UNDEFINED> instruction: 0xf7fd4608
    4b10:	strdvs	pc, [r0], r9	; <UNPREDICTABLE>
    4b14:	svclt	0x0000bd10
    4b18:	andvs	r2, r3, r0, lsl #6
    4b1c:	svclt	0x00004770
    4b20:	movwcs	lr, #2512	; 0x9d0
    4b24:	addsmi	fp, r3, #16, 10	; 0x4000000
    4b28:	movwle	fp, #49282	; 0xc082
    4b2c:	addmi	r1, sl, #630784	; 0x9a000
    4b30:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
    4b34:	stmvs	r0, {r2, r9, sl, lr}
    4b38:	rsbvs	r0, r1, r9, asr #32
    4b3c:	mrc2	7, 7, pc, cr2, cr13, {7}
    4b40:	andlt	r6, r2, r0, lsr #1
    4b44:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    4b48:	movwls	r2, #4503	; 0x1197
    4b4c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    4b50:	bmi	117764 <fchmod@plt+0x116104>
    4b54:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4b58:	blx	18c2b54 <fchmod@plt+0x18c14f4>
    4b5c:	muleq	r0, lr, ip
    4b60:	andeq	r4, r0, r8, ror ip
    4b64:	andeq	r4, r0, r6, lsl #26
    4b68:			; <UNDEFINED> instruction: 0x4604b538
    4b6c:	tstcs	r1, sp, lsl #12
    4b70:			; <UNDEFINED> instruction: 0xffd6f7ff
    4b74:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
    4b78:	eorvs	r1, r1, r9, asr ip
    4b7c:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    4b80:			; <UNDEFINED> instruction: 0x4604b570
    4b84:	ldrmi	r4, [r1], -lr, lsl #12
    4b88:			; <UNDEFINED> instruction: 0xf7ff4615
    4b8c:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4b90:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    4b94:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    4b98:	stc	7, cr15, [ip], #1008	; 0x3f0
    4b9c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    4ba0:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    4ba4:	addlt	fp, r6, r0, ror r5
    4ba8:			; <UNDEFINED> instruction: 0xe09cf8df
    4bac:			; <UNDEFINED> instruction: 0xf8df460e
    4bb0:	swpcs	ip, ip, [r0]
    4bb4:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    4bb8:	ldrmi	r6, [r5], -r0, lsl #4
    4bbc:			; <UNDEFINED> instruction: 0xf85e9504
    4bc0:			; <UNDEFINED> instruction: 0xf04fc00c
    4bc4:			; <UNDEFINED> instruction: 0x460433ff
    4bc8:	strmi	r2, [r8], -r1, lsl #4
    4bcc:	ldrdgt	pc, [r0], -ip
    4bd0:	andsgt	pc, r4, sp, asr #17
    4bd4:	stceq	0, cr15, [r0], {79}	; 0x4f
    4bd8:	bl	1fc2bd0 <fchmod@plt+0x1fc1570>
    4bdc:	blle	78c3f0 <fchmod@plt+0x78ad90>
    4be0:			; <UNDEFINED> instruction: 0x46201c59
    4be4:			; <UNDEFINED> instruction: 0xf7ff9103
    4be8:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4bec:	mvnscc	pc, #79	; 0x4f
    4bf0:	stmdbls	r3, {r5, r7, fp, sp, lr}
    4bf4:	strls	r4, [r1, #-1040]	; 0xfffffbf0
    4bf8:	strls	r2, [r0], -r1, lsl #4
    4bfc:	bl	1b42bf4 <fchmod@plt+0x1b41594>
    4c00:	blle	5cc414 <fchmod@plt+0x5cadb4>
    4c04:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
    4c08:	eorvs	r4, r3, r1, lsl sl
    4c0c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    4c10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c14:	subsmi	r9, sl, r5, lsl #22
    4c18:	andlt	sp, r6, sl, lsl #2
    4c1c:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4c20:	stmdami	sp, {r0, r2, r9, sp}
    4c24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4c28:	bl	1e42c20 <fchmod@plt+0x1e415c0>
    4c2c:	blx	ff7c2c28 <fchmod@plt+0xff7c15c8>
    4c30:	bl	fe042c28 <fchmod@plt+0xfe0415c8>
    4c34:	andcs	r4, r5, #147456	; 0x24000
    4c38:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    4c3c:			; <UNDEFINED> instruction: 0xf7fc4478
    4c40:			; <UNDEFINED> instruction: 0xf7fdeb6e
    4c44:	svclt	0x0000fad3
    4c48:	andeq	r6, r1, r8, lsl #5
    4c4c:	andeq	r0, r0, r4, lsl #3
    4c50:	andeq	r6, r1, lr, lsr #4
    4c54:	andeq	r4, r0, r4, ror #23
    4c58:	muleq	r0, r6, sp
    4c5c:	andeq	r4, r0, lr, asr #23
    4c60:	andeq	r3, r0, r0, lsl #27
    4c64:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    4c68:	addlt	fp, r2, r0, lsl #10
    4c6c:	bge	d78ac <fchmod@plt+0xd624c>
    4c70:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    4c74:	blne	142dc4 <fchmod@plt+0x141764>
    4c78:	movwls	r6, #6171	; 0x181b
    4c7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c80:			; <UNDEFINED> instruction: 0xf7ff9200
    4c84:	bmi	284ac8 <fchmod@plt+0x283468>
    4c88:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c90:	subsmi	r9, sl, r1, lsl #22
    4c94:	andlt	sp, r2, r4, lsl #2
    4c98:	bl	142e14 <fchmod@plt+0x1417b4>
    4c9c:	ldrbmi	fp, [r0, -r3]!
    4ca0:	bl	1242c98 <fchmod@plt+0x1241638>
    4ca4:	andeq	r6, r1, ip, asr #3
    4ca8:	andeq	r0, r0, r4, lsl #3
    4cac:			; <UNDEFINED> instruction: 0x000161b2
    4cb0:			; <UNDEFINED> instruction: 0x4604b570
    4cb4:	ldrmi	r4, [r1], -lr, lsl #12
    4cb8:			; <UNDEFINED> instruction: 0xf7ff4615
    4cbc:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4cc0:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    4cc4:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    4cc8:	bl	3c2cc0 <fchmod@plt+0x3c1660>
    4ccc:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    4cd0:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    4cd4:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    4cd8:			; <UNDEFINED> instruction: 0xf7ff4604
    4cdc:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4ce0:	stmdavs	r3!, {r8, sp}
    4ce4:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
    4ce8:	tstcs	r1, r0, lsl r5
    4cec:			; <UNDEFINED> instruction: 0xf7ff4604
    4cf0:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    4cf4:	stmdavs	r3!, {r8, sp}
    4cf8:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
    4cfc:	svclt	0x0000bd10
    4d00:	strmi	r6, [fp], -r2, asr #16
    4d04:	movwle	r4, #4746	; 0x128a
    4d08:	ldrbmi	r6, [r0, -r1]!
    4d0c:			; <UNDEFINED> instruction: 0x21a64807
    4d10:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    4d14:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    4d18:	strmi	r3, [r2], -r0, lsl #4
    4d1c:	andcc	r4, ip, #4, 22	; 0x1000
    4d20:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    4d24:			; <UNDEFINED> instruction: 0xf7fd4478
    4d28:	svclt	0x0000f97b
    4d2c:	andeq	r4, r0, sl, asr #22
    4d30:	andeq	r4, r0, r6, lsl fp
    4d34:	andeq	r4, r0, r8, asr #21
    4d38:	andvs	r6, fp, r3, lsl #16
    4d3c:	svclt	0x00004770
    4d40:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
    4d44:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
    4d48:	ldrbmi	r6, [r0, -r3]!
    4d4c:			; <UNDEFINED> instruction: 0x21a64807
    4d50:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    4d54:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    4d58:	strmi	r3, [r2], -r0, lsl #4
    4d5c:	andcc	r4, ip, #4, 22	; 0x1000
    4d60:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    4d64:			; <UNDEFINED> instruction: 0xf7fd4478
    4d68:	svclt	0x0000f95b
    4d6c:	andeq	r4, r0, sl, lsl #22
    4d70:	ldrdeq	r4, [r0], -r6
    4d74:	andeq	r4, r0, r8, lsl #21
    4d78:	andcs	r4, r0, #3145728	; 0x300000
    4d7c:	stmib	r3, {r7, fp, sp, lr}^
    4d80:	andsvs	r2, sl, r1, lsl #4
    4d84:	svclt	0x00004770
    4d88:			; <UNDEFINED> instruction: 0x4604b510
    4d8c:			; <UNDEFINED> instruction: 0xf7fc6880
    4d90:	movwcs	lr, #2700	; 0xa8c
    4d94:	movwcc	lr, #6596	; 0x19c4
    4d98:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    4d9c:			; <UNDEFINED> instruction: 0x4604b510
    4da0:			; <UNDEFINED> instruction: 0xf7fc6880
    4da4:	strtmi	lr, [r0], -r2, lsl #21
    4da8:			; <UNDEFINED> instruction: 0x4010e8bd
    4dac:	blt	1ec2da4 <fchmod@plt+0x1ec1744>
    4db0:			; <UNDEFINED> instruction: 0x4604b530
    4db4:	addlt	r7, r5, r0, lsl #16
    4db8:	eorsle	r2, r0, r0, lsl #16
    4dbc:			; <UNDEFINED> instruction: 0xf0002138
    4dc0:	stmdacs	r0, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    4dc4:	stmdavc	r0!, {r0, r2, r4, r5, ip, lr, pc}^
    4dc8:	cmplt	r8, r1, lsl #8
    4dcc:	mcrne	1, 3, r2, cr5, cr8, {1}
    4dd0:	blx	b40dda <fchmod@plt+0xb3f77a>
    4dd4:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    4dd8:	tstle	r6, sp, lsr #22
    4ddc:	svceq	0x0001f814
    4de0:	mvnsle	r2, r0, lsl #16
    4de4:	andlt	r2, r5, r0
    4de8:	blcs	342b0 <fchmod@plt+0x32c50>
    4dec:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    4df0:	ldmdami	r6, {r0, r2, r9, sp}
    4df4:	cfldrsmi	mvf4, [r6], {121}	; 0x79
    4df8:			; <UNDEFINED> instruction: 0xf7fc4478
    4dfc:	stmdavc	sl!, {r4, r7, r9, fp, sp, lr, pc}^
    4e00:	cfldrsmi	mvf4, [r4, #-496]	; 0xfffffe10
    4e04:	andls	r2, r1, #1476395010	; 0x58000002
    4e08:			; <UNDEFINED> instruction: 0x4619447d
    4e0c:	strls	r2, [r2, #-513]	; 0xfffffdff
    4e10:	strtmi	r9, [r0], -r0
    4e14:	ldc	7, cr15, [lr], {252}	; 0xfc
    4e18:	andlt	r4, r5, r0, lsr #12
    4e1c:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
    4e20:	stmdami	lr, {r0, r2, r9, sp}
    4e24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4e28:	pop	{r0, r2, ip, sp, pc}
    4e2c:			; <UNDEFINED> instruction: 0xf7fc4030
    4e30:	stmdbmi	fp, {r0, r1, r4, r5, r6, r9, fp, ip, sp, pc}
    4e34:	stmdami	fp, {r0, r2, r9, sp}
    4e38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4e3c:	pop	{r0, r2, ip, sp, pc}
    4e40:			; <UNDEFINED> instruction: 0xf7fc4030
    4e44:	svclt	0x0000ba69
    4e48:			; <UNDEFINED> instruction: 0x00004abc
    4e4c:	andeq	r3, r0, r4, asr #23
    4e50:	andseq	r7, r1, r4, lsr #15
    4e54:			; <UNDEFINED> instruction: 0x00003cb0
    4e58:	andeq	r4, r0, r4, asr sl
    4e5c:	muleq	r0, r6, fp
    4e60:	andeq	r4, r0, r8, asr sl
    4e64:	andeq	r3, r0, r2, lsl #23
    4e68:			; <UNDEFINED> instruction: 0x4606b5f8
    4e6c:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    4e70:	strtmi	lr, [ip], -r0
    4e74:	ldrtmi	r6, [r1], -r0, ror #16
    4e78:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e7c:	stmdavs	r5!, {r6, r7, r8, ip, sp, pc}
    4e80:	mvnsle	r2, r0, lsl #26
    4e84:			; <UNDEFINED> instruction: 0xf7ff4630
    4e88:			; <UNDEFINED> instruction: 0x4603ff93
    4e8c:			; <UNDEFINED> instruction: 0xf04f2b00
    4e90:	svclt	0x0014000c
    4e94:	strcs	r2, [r7, -r2, lsl #14]
    4e98:	mcr2	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4e9c:	ldrtmi	r4, [r0], -r3, lsl #12
    4ea0:			; <UNDEFINED> instruction: 0x461e601d
    4ea4:	mrc2	7, 6, pc, cr6, cr13, {7}
    4ea8:	streq	lr, [r1, -r6, asr #19]
    4eac:	ldrtmi	r6, [r4], -r6, lsr #32
    4eb0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    4eb4:			; <UNDEFINED> instruction: 0x000161b6
    4eb8:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
    4ebc:	ldrb	fp, [r3, r3, lsl #2]
    4ec0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    4ec4:			; <UNDEFINED> instruction: 0x47703018
    4ec8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4ecc:	ldrbmi	r3, [r0, -ip]!
    4ed0:	andeq	r6, r1, r2, ror #2
    4ed4:	andeq	r6, r1, sl, asr r1
    4ed8:	stmdale	r4!, {r0, r1, r2, fp, sp}
    4edc:			; <UNDEFINED> instruction: 0xf000e8df
    4ee0:	ldreq	r0, [r7], #-3859	; 0xfffff0ed
    4ee4:	ldrne	r0, [r7, -r8, lsl #24]
    4ee8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    4eec:	ldrbmi	r3, [r0, -r4, lsr #32]!
    4ef0:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    4ef4:			; <UNDEFINED> instruction: 0x47703030
    4ef8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    4efc:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    4f00:	andscc	r4, r8, r8, ror r4
    4f04:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    4f08:	andcc	r4, ip, r8, ror r4
    4f0c:	strlt	r4, [r0, #-1904]	; 0xfffff890
    4f10:	blmi	2f1124 <fchmod@plt+0x2efac4>
    4f14:	bmi	2cd604 <fchmod@plt+0x2cbfa4>
    4f18:	ldrbtmi	r9, [fp], #-0
    4f1c:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
    4f20:			; <UNDEFINED> instruction: 0xf7fd4478
    4f24:	andcs	pc, r0, sp, ror r8	; <UNPREDICTABLE>
    4f28:	svclt	0x00004770
    4f2c:	andeq	r6, r1, sl, lsr r1
    4f30:	andeq	r6, r1, r2, lsr r1
    4f34:	andeq	r6, r1, sl, lsr #2
    4f38:	andeq	r6, r1, r4, lsr #2
    4f3c:	andeq	r6, r1, ip, lsl r1
    4f40:	ldrdeq	r4, [r0], -lr
    4f44:	andeq	r4, r0, r6, lsl #21
    4f48:	strdeq	r4, [r0], -ip
    4f4c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f50:	svclt	0x00004770
    4f54:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    4f58:	tstcs	r0, r4, lsl #20
    4f5c:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
    4f60:	subsvs	r4, r1, #2063597568	; 0x7b000000
    4f64:	addsne	pc, r6, r3, lsl #17
    4f68:	svclt	0x00004770
    4f6c:	andeq	r6, r1, r6, asr #1
    4f70:	andseq	r7, r1, r4, asr #12
    4f74:	ldrlt	r6, [r0, #-2187]!	; 0xfffff775
    4f78:	addlt	r2, r3, r1, lsl #22
    4f7c:	smlabteq	r0, sp, r9, lr
    4f80:	andlt	sp, r3, r1, lsl #16
    4f84:			; <UNDEFINED> instruction: 0x460cbd30
    4f88:			; <UNDEFINED> instruction: 0x4605213a
    4f8c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    4f90:	strmi	r6, [r8], -r1, ror #16
    4f94:			; <UNDEFINED> instruction: 0xf7fc9100
    4f98:	stmdbls	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    4f9c:	strtmi	r4, [r8], -r2, lsl #12
    4fa0:	pop	{r0, r1, ip, sp, pc}
    4fa4:			; <UNDEFINED> instruction: 0xf7ff4030
    4fa8:	svclt	0x0000be83
    4fac:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    4fb0:	blcs	71444 <fchmod@plt+0x6fde4>
    4fb4:	stmdavs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    4fb8:	ldclt	0, cr13, [r0, #-52]	; 0xffffffcc
    4fbc:	andcs	r4, r5, #12, 24	; 0xc00
    4fc0:	ldrbtmi	r4, [ip], #-2060	; 0xfffff7f4
    4fc4:			; <UNDEFINED> instruction: 0x46214478
    4fc8:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fcc:	mvnsle	r4, r0, lsr #5
    4fd0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4fd4:	stcmi	13, cr11, [r9], {16}
    4fd8:	stmdami	r9, {r0, r2, r9, sp}
    4fdc:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    4fe0:			; <UNDEFINED> instruction: 0xf7fc4621
    4fe4:	adcmi	lr, r0, #156, 18	; 0x270000
    4fe8:	stmdami	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    4fec:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    4ff0:	andeq	r4, r0, lr, ror r9
    4ff4:	strdeq	r3, [r0], -r8
    4ff8:	andeq	r5, r0, sl, lsr #2
    4ffc:	andeq	r4, r0, r8, ror r9
    5000:	ldrdeq	r3, [r0], -lr
    5004:	andeq	r4, r0, ip, asr #18
    5008:	orrslt	fp, r8, r8, lsl #10
    500c:	cmnlt	fp, r3, lsl #16
    5010:			; <UNDEFINED> instruction: 0xff2af7ff
    5014:	blcs	1df228 <fchmod@plt+0x1ddbc8>
    5018:	stclt	0, cr13, [r8, #-0]
    501c:	andcs	r4, r1, #7168	; 0x1c00
    5020:	addvs	r2, r1, r6, lsl #2
    5024:			; <UNDEFINED> instruction: 0xf883447b
    5028:	stclt	0, cr2, [r8, #-600]	; 0xfffffda8
    502c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5030:			; <UNDEFINED> instruction: 0xe7ef3018
    5034:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    5038:	strb	r3, [fp, ip]!
    503c:	andseq	r7, r1, r0, lsl #11
    5040:	strdeq	r5, [r1], -r6
    5044:	andeq	r5, r1, lr, ror #31
    5048:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    504c:	teqlt	fp, fp, asr sl
    5050:	bcs	19f2c0 <fchmod@plt+0x19dc60>
    5054:	addsmi	fp, r8, #8, 30
    5058:	ldmdavs	fp, {r0, r1, ip, lr, pc}
    505c:	mvnsle	r2, r0, lsl #22
    5060:	bmi	156e28 <fchmod@plt+0x1557c8>
    5064:	andcs	r2, r7, r1, lsl #2
    5068:	ldrbtmi	r6, [sl], #-152	; 0xffffff68
    506c:	addsne	pc, r6, r2, lsl #17
    5070:	svclt	0x00004770
    5074:	ldrdeq	r5, [r1], -sl
    5078:	andseq	r7, r1, sl, lsr r5
    507c:	blmi	857904 <fchmod@plt+0x8562a4>
    5080:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
    5084:			; <UNDEFINED> instruction: 0xf6adb570
    5088:	ldmpl	r3, {r3, r8, sl, fp}^
    508c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    5090:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    5094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5098:	ldc2	7, cr15, [sl, #1008]	; 0x3f0
    509c:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    50a0:			; <UNDEFINED> instruction: 0xf7fc4606
    50a4:	movwlt	lr, #2698	; 0xa8a
    50a8:	strmi	sl, [r5], -r1, lsl #24
    50ac:	strtmi	lr, [r0], -r2
    50b0:			; <UNDEFINED> instruction: 0xffaaf7ff
    50b4:			; <UNDEFINED> instruction: 0x462a4633
    50b8:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    50bc:			; <UNDEFINED> instruction: 0xf7ff4620
    50c0:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    50c4:			; <UNDEFINED> instruction: 0x4630daf3
    50c8:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50cc:			; <UNDEFINED> instruction: 0xf7fc4628
    50d0:	bmi	3ff9b8 <fchmod@plt+0x3fe358>
    50d4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    50d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50dc:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    50e0:	qaddle	r4, sl, fp
    50e4:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
    50e8:	blmi	2b46b0 <fchmod@plt+0x2b3050>
    50ec:	andcs	r4, r1, #48, 12	; 0x3000000
    50f0:			; <UNDEFINED> instruction: 0xf883447b
    50f4:			; <UNDEFINED> instruction: 0xf7fc2096
    50f8:	ubfx	lr, r8, #17, #11
    50fc:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5100:			; <UNDEFINED> instruction: 0x00015dbc
    5104:	andeq	r0, r0, r4, lsl #3
    5108:	andeq	r4, r0, r0, ror #17
    510c:	andeq	r5, r0, r6, lsr #2
    5110:	andeq	r5, r1, r6, ror #26
    5114:			; <UNDEFINED> instruction: 0x001174b4
    5118:	blmi	8f2900 <fchmod@plt+0x8f12a0>
    511c:			; <UNDEFINED> instruction: 0xf893447b
    5120:	stmdblt	r3, {r1, r2, r4, r7, ip, sp}
    5124:	stmdami	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5128:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
    512c:			; <UNDEFINED> instruction: 0xf7fc4e21
    5130:	tstcs	r0, pc, asr #26	; <UNPREDICTABLE>
    5134:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    5138:			; <UNDEFINED> instruction: 0xf0004607
    513c:	strmi	pc, [r5], -r3, asr #16
    5140:			; <UNDEFINED> instruction: 0xf85ef000
    5144:	stmdavs	r4!, {r0, sp, lr, pc}
    5148:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}
    514c:	blcs	53d68 <fchmod@plt+0x52708>
    5150:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
    5154:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}^
    5158:			; <UNDEFINED> instruction: 0xf7fc2101
    515c:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    5160:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    5164:	ldmdami	r5, {r0, r2, r9, sp}
    5168:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    516c:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5170:			; <UNDEFINED> instruction: 0xf83cf7fd
    5174:			; <UNDEFINED> instruction: 0xf0004628
    5178:			; <UNDEFINED> instruction: 0x4628f873
    517c:			; <UNDEFINED> instruction: 0xf8acf000
    5180:			; <UNDEFINED> instruction: 0xf0004628
    5184:	strtmi	pc, [r8], -sp, ror #17
    5188:			; <UNDEFINED> instruction: 0xf942f000
    518c:	ldc2	7, cr15, [sl, #-1008]	; 0xfffffc10
    5190:			; <UNDEFINED> instruction: 0xf9faf000
    5194:	ldrtmi	r4, [r8], -sl, lsl #22
    5198:			; <UNDEFINED> instruction: 0xf883447b
    519c:	pop	{r1, r2, r4, r7, lr}
    51a0:			; <UNDEFINED> instruction: 0xf7fc40f8
    51a4:	svclt	0x0000b87f
    51a8:	andseq	r7, r1, r8, lsl #9
    51ac:	andeq	r4, r0, r2, asr #16
    51b0:	strdeq	r5, [r1], -r0
    51b4:	andeq	r3, r0, r2, lsr fp
    51b8:	andeq	r4, r0, ip, lsl #16
    51bc:	andeq	r3, r0, r2, asr r8
    51c0:	andseq	r7, r1, ip, lsl #8
    51c4:			; <UNDEFINED> instruction: 0x4605b570
    51c8:			; <UNDEFINED> instruction: 0x460e2010
    51cc:	blx	fe6c31ca <fchmod@plt+0xfe6c1b6a>
    51d0:	strmi	r2, [r4], -r0, lsl #6
    51d4:	rscvs	r4, r3, r8, lsr #12
    51d8:			; <UNDEFINED> instruction: 0xf7fd6026
    51dc:	bmi	1c4090 <fchmod@plt+0x1c2a30>
    51e0:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    51e4:	stmdami	r5, {r5, r6, sp, lr}
    51e8:			; <UNDEFINED> instruction: 0xf7ff4478
    51ec:			; <UNDEFINED> instruction: 0x4603f835
    51f0:	adcvs	r4, r3, r0, lsr #12
    51f4:	svclt	0x0000bd70
    51f8:	ldrdeq	r4, [r0], -r2
    51fc:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5200:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
    5204:			; <UNDEFINED> instruction: 0x46044479
    5208:			; <UNDEFINED> instruction: 0xf7fc6880
    520c:	vldrmi.16	s28, [r0, #-428]	; 0xfffffe54	; <UNPREDICTABLE>
    5210:	rscvs	r4, r0, sp, ror r4
    5214:			; <UNDEFINED> instruction: 0xf7fcb178
    5218:	vst2.32	{d30,d32}, [pc], r6
    521c:			; <UNDEFINED> instruction: 0xf7fc71d2
    5220:	stmdami	ip, {r5, r9, fp, sp, lr, pc}
    5224:	andcs	r6, r1, #14876672	; 0xe30000
    5228:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    522c:	pop	{r3, r5, fp, ip, lr}
    5230:			; <UNDEFINED> instruction: 0xf7fd4070
    5234:	stmdbmi	r8, {r0, r2, r3, r4, r5, r8, fp, ip, sp, pc}
    5238:	stmdami	r8, {r0, r2, r9, sp}
    523c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5240:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5244:			; <UNDEFINED> instruction: 0xf7fc68a1
    5248:	svclt	0x0000ffd1
    524c:	ldrdeq	r4, [r0], -r8
    5250:	andeq	r5, r1, ip, lsr #24
    5254:	andeq	r0, r0, r0, lsr #3
    5258:	andeq	r4, r0, r8, lsl #15
    525c:	andeq	r3, r0, lr, ror r7
    5260:			; <UNDEFINED> instruction: 0x4604b510
    5264:			; <UNDEFINED> instruction: 0xf7fc68c0
    5268:	ldmdblt	r0, {r2, r3, r5, fp, sp, lr, pc}^
    526c:			; <UNDEFINED> instruction: 0xf7fc68e0
    5270:	ldmiblt	r0, {r1, r2, r3, fp, sp, lr, pc}^
    5274:			; <UNDEFINED> instruction: 0xf7fc68e0
    5278:			; <UNDEFINED> instruction: 0xf7fbe956
    527c:	ldmdblt	r0, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    5280:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    5284:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5288:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    528c:	stmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5290:			; <UNDEFINED> instruction: 0xf7fc68a1
    5294:	stmdbmi	ip, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5298:	stmdami	ip, {r0, r2, r9, sp}
    529c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    52a0:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52a4:			; <UNDEFINED> instruction: 0xf7fc68a1
    52a8:	stmdbmi	r9, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    52ac:	stmdami	r9, {r0, r2, r9, sp}
    52b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    52b4:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52b8:			; <UNDEFINED> instruction: 0xf7fc68a1
    52bc:	svclt	0x0000ff97
    52c0:	andeq	r4, r0, r0, ror #14
    52c4:	andeq	r3, r0, r2, lsr r7
    52c8:	muleq	r0, r4, r7
    52cc:	andeq	r3, r0, lr, lsl r7
    52d0:	andeq	r4, r0, ip, asr r7
    52d4:	andeq	r3, r0, sl, lsl #14
    52d8:			; <UNDEFINED> instruction: 0x4604b510
    52dc:			; <UNDEFINED> instruction: 0xf7fc2001
    52e0:	stmiavs	r0!, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
    52e4:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52e8:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    52ec:	andcs	r4, r5, #4, 18	; 0x10000
    52f0:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    52f4:			; <UNDEFINED> instruction: 0xf7fc4478
    52f8:	stmiavs	r1!, {r1, r4, fp, sp, lr, pc}
    52fc:			; <UNDEFINED> instruction: 0xff76f7fc
    5300:	andeq	r4, r0, r2, ror #14
    5304:	andeq	r3, r0, r8, asr #13
    5308:			; <UNDEFINED> instruction: 0x4604b510
    530c:			; <UNDEFINED> instruction: 0xf7fc6880
    5310:	ldmiblt	r8, {r1, r2, r5, fp, sp, lr, pc}
    5314:			; <UNDEFINED> instruction: 0xf7fc6860
    5318:			; <UNDEFINED> instruction: 0xb120e822
    531c:	stmia	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5320:	blcs	9f334 <fchmod@plt+0x9dcd4>
    5324:	ldfltd	f5, [r0, #-0]
    5328:	andcs	r4, r5, #147456	; 0x24000
    532c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    5330:			; <UNDEFINED> instruction: 0xf7fb4478
    5334:	stmdavs	r1!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    5338:			; <UNDEFINED> instruction: 0xff58f7fc
    533c:	andcs	r4, r5, #98304	; 0x18000
    5340:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    5344:			; <UNDEFINED> instruction: 0xf7fb4478
    5348:	stmiavs	r1!, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    534c:			; <UNDEFINED> instruction: 0xff4ef7fc
    5350:	andeq	r4, r0, sl, asr #14
    5354:	andeq	r3, r0, ip, lsl #13
    5358:	andeq	r4, r0, r6, lsr r7
    535c:	andeq	r3, r0, r8, ror r6
    5360:			; <UNDEFINED> instruction: 0x4604b538
    5364:	ldrdcc	lr, [r0, -r0]
    5368:	strle	r0, [r4], #-2011	; 0xfffff825
    536c:			; <UNDEFINED> instruction: 0xf7fc68a0
    5370:	ldmiblt	r0!, {r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    5374:	bmi	7b485c <fchmod@plt+0x7b31fc>
    5378:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
    537c:			; <UNDEFINED> instruction: 0xf7fe4478
    5380:	strmi	pc, [r5], -fp, ror #30
    5384:	svc	0x00eaf7fb
    5388:			; <UNDEFINED> instruction: 0xf7fcb120
    538c:	stmdavs	r3, {r3, r4, r7, fp, sp, lr, pc}
    5390:	tstle	r8, r2, lsl #22
    5394:	strtmi	r6, [r9], -r0, ror #16
    5398:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    539c:			; <UNDEFINED> instruction: 0xf7fcb120
    53a0:	stmdavs	r3, {r1, r2, r3, r7, fp, sp, lr, pc}
    53a4:	tstle	r8, r2, lsl #22
    53a8:			; <UNDEFINED> instruction: 0xf7fb4628
    53ac:	stmdavs	r1!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    53b0:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    53b4:	ldmdami	r1, {r0, r2, r9, sp}
    53b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    53bc:	svc	0x00aef7fb
    53c0:			; <UNDEFINED> instruction: 0xf7fc6861
    53c4:	stmdbmi	lr, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    53c8:	stmdami	lr, {r0, r2, r9, sp}
    53cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    53d0:	svc	0x00a4f7fb
    53d4:			; <UNDEFINED> instruction: 0xf7fc4629
    53d8:	stmdbmi	fp, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    53dc:	stmdami	fp, {r0, r2, r9, sp}
    53e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    53e4:	svc	0x009af7fb
    53e8:			; <UNDEFINED> instruction: 0xf7fc4629
    53ec:	svclt	0x0000feff
    53f0:	andeq	r4, r0, r6, lsl r7
    53f4:	andeq	r4, r0, r0, asr #12
    53f8:	andeq	r4, r0, r8, lsr #14
    53fc:	andeq	r3, r0, r2, lsl #12
    5400:	andeq	r4, r0, ip, asr #13
    5404:	andeq	r3, r0, lr, ror #11
    5408:	ldrdeq	r4, [r0], -ip
    540c:	ldrdeq	r3, [r0], -sl
    5410:			; <UNDEFINED> instruction: 0x4604b510
    5414:			; <UNDEFINED> instruction: 0xf7fb6880
    5418:	stmdavs	r0!, {r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    541c:	svc	0x0044f7fb
    5420:	pop	{r5, r9, sl, lr}
    5424:			; <UNDEFINED> instruction: 0xf7fb4010
    5428:	svclt	0x0000bf3d
    542c:	sbclt	r4, r0, #4, 22	; 0x1000
    5430:			; <UNDEFINED> instruction: 0xf833447b
    5434:	andmi	r3, fp, #16
    5438:	andcs	fp, r1, r4, lsl pc
    543c:	ldrbmi	r2, [r0, -r0]!
    5440:	ldrdeq	r4, [r0], -r0
    5444:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
    5448:			; <UNDEFINED> instruction: 0xf7fc6820
    544c:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}^
    5450:			; <UNDEFINED> instruction: 0x4010e8bd
    5454:	stmialt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5458:			; <UNDEFINED> instruction: 0xf7fc6808
    545c:	svclt	0x0000b86f
    5460:			; <UNDEFINED> instruction: 0xf7fc6808
    5464:	svclt	0x0000b8ef
    5468:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
    546c:	stmialt	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5470:			; <UNDEFINED> instruction: 0xf7fb6808
    5474:	svclt	0x0000bf71
    5478:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
    547c:			; <UNDEFINED> instruction: 0x46044479
    5480:	mcr	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5484:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    5488:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    548c:	mcr	7, 7, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5490:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
    5494:	blmi	48dca0 <fchmod@plt+0x48c640>
    5498:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    549c:	andvs	r4, sl, fp, ror r4
    54a0:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    54a4:	andcs	r4, r0, #245760	; 0x3c000
    54a8:	ldrmi	r4, [r0], -pc, lsl #22
    54ac:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    54b0:	andsvc	r6, sl, sl
    54b4:	blmi	3748fc <fchmod@plt+0x37329c>
    54b8:	andcs	r2, r2, #1
    54bc:	andsvs	r4, sl, fp, ror r4
    54c0:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54c4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    54c8:	svclt	0x00183800
    54cc:	andsvc	r2, r8, r1
    54d0:	svclt	0x0000bd10
    54d4:	andeq	r4, r0, r4, lsl #17
    54d8:	andeq	r4, r0, lr, ror r8
    54dc:	andeq	r5, r1, r6, asr #23
    54e0:	mulseq	r1, pc, r1	; <UNPREDICTABLE>
    54e4:			; <UNDEFINED> instruction: 0x00015bb4
    54e8:	andseq	r7, r1, sp, lsl #3
    54ec:	andeq	r5, r1, r4, lsr #23
    54f0:	andseq	r7, r1, r5, ror r1
    54f4:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    54f8:			; <UNDEFINED> instruction: 0x4604447b
    54fc:	movwcc	r6, #6171	; 0x181b
    5500:	blmi	2b9524 <fchmod@plt+0x2b7ec4>
    5504:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    5508:			; <UNDEFINED> instruction: 0x4c09b908
    550c:			; <UNDEFINED> instruction: 0x4620447c
    5510:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    5514:			; <UNDEFINED> instruction: 0xf7fb4478
    5518:	tstlt	r0, r4, lsl #31
    551c:			; <UNDEFINED> instruction: 0xffacf7ff
    5520:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5524:			; <UNDEFINED> instruction: 0xe7f94478
    5528:	andeq	r5, r1, r8, ror #22
    552c:	andseq	r7, r1, r7, lsr r1
    5530:	andeq	r4, r0, ip, lsr #30
    5534:	strdeq	r4, [r0], -ip
    5538:	ldrdeq	r4, [r0], -ip
    553c:			; <UNDEFINED> instruction: 0x460cb510
    5540:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5544:	blle	cf54c <fchmod@plt+0xcdeec>
    5548:	mrc	7, 3, APSR_nzcv, cr10, cr11, {7}
    554c:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    5550:	andcs	r4, r5, #147456	; 0x24000
    5554:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    5558:			; <UNDEFINED> instruction: 0xf7fb4478
    555c:	strtmi	lr, [r1], -r0, ror #29
    5560:	mcr2	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5564:	andcs	r4, r5, #98304	; 0x18000
    5568:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    556c:			; <UNDEFINED> instruction: 0xf7fb4478
    5570:			; <UNDEFINED> instruction: 0x4621eed6
    5574:	mrc2	7, 1, pc, cr10, cr12, {7}
    5578:	andeq	r4, r0, r6, asr #15
    557c:	andeq	r3, r0, r4, ror #8
    5580:	andeq	r4, r0, r6, ror #15
    5584:	andeq	r3, r0, r0, asr r4
    5588:			; <UNDEFINED> instruction: 0x4605b538
    558c:	svc	0x0030f7fb
    5590:	strmi	fp, [r4], -r0, asr #2
    5594:			; <UNDEFINED> instruction: 0xf7ff4629
    5598:			; <UNDEFINED> instruction: 0x4620ffd1
    559c:	ldrhtmi	lr, [r8], -sp
    55a0:	ldmdalt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55a4:	andcs	r4, r5, #4, 18	; 0x10000
    55a8:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    55ac:			; <UNDEFINED> instruction: 0xf7fb4478
    55b0:			; <UNDEFINED> instruction: 0x4629eeb6
    55b4:	mrc2	7, 0, pc, cr10, cr12, {7}
    55b8:	andeq	r4, r0, r6, asr #15
    55bc:	andeq	r3, r0, r0, lsl r4
    55c0:			; <UNDEFINED> instruction: 0xf7fdb510
    55c4:	msrcs	CPSR_fsxc, r7	; <illegal shifter operand>
    55c8:			; <UNDEFINED> instruction: 0xf7fb4604
    55cc:			; <UNDEFINED> instruction: 0xb128efe4
    55d0:	andcs	r4, r0, #3145728	; 0x300000
    55d4:	andsvc	r4, sl, r0, lsr #12
    55d8:			; <UNDEFINED> instruction: 0xffd6f7ff
    55dc:	pop	{r5, r9, sl, lr}
    55e0:			; <UNDEFINED> instruction: 0xf7fb4010
    55e4:	svclt	0x0000be5f
    55e8:	mvnsmi	lr, sp, lsr #18
    55ec:			; <UNDEFINED> instruction: 0xf7fb4606
    55f0:	stmdacs	r0, {r8, r9, sl, fp, sp, lr, pc}
    55f4:	svcmi	0x0033d05c
    55f8:	ldrbtmi	r4, [pc], #-1541	; 5600 <fchmod@plt+0x3fa0>
    55fc:			; <UNDEFINED> instruction: 0xf7fb4628
    5600:	movwlt	lr, #36816	; 0x8fd0
    5604:			; <UNDEFINED> instruction: 0xf1007cc3
    5608:	blcs	b85e5c <fchmod@plt+0xb847fc>
    560c:	stclvc	0, cr13, [r3], {37}	; 0x25
    5610:	eorle	r2, r8, lr, lsr #22
    5614:			; <UNDEFINED> instruction: 0x46384631
    5618:	mrc2	7, 0, pc, cr14, cr14, {7}
    561c:	strmi	r2, [r0], r1, lsl #2
    5620:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    5624:	blle	94ce3c <fchmod@plt+0x94b7dc>
    5628:	mcr	7, 0, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    562c:	teqle	r5, r0, lsl #16
    5630:			; <UNDEFINED> instruction: 0xf7fc4620
    5634:	bllt	e3f644 <fchmod@plt+0xe3dfe4>
    5638:			; <UNDEFINED> instruction: 0xf7fb4640
    563c:			; <UNDEFINED> instruction: 0x4628ee36
    5640:	svc	0x00aef7fb
    5644:	bicsle	r2, sp, r0, lsl #16
    5648:	ldrtmi	r4, [r1], -r8, lsr #12
    564c:			; <UNDEFINED> instruction: 0xff76f7ff
    5650:	pop	{r3, r5, r9, sl, lr}
    5654:			; <UNDEFINED> instruction: 0xf7fb41f0
    5658:	ldmdavc	r3, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    565c:	sbcle	r2, sp, r0, lsl #22
    5660:	blcs	ba4974 <fchmod@plt+0xba3314>
    5664:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    5668:	bicsle	r2, r3, lr, lsr #22
    566c:	blcs	238c0 <fchmod@plt+0x22260>
    5670:	strb	sp, [pc, r4, asr #1]
    5674:	andcs	r4, r5, #20, 18	; 0x50000
    5678:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    567c:			; <UNDEFINED> instruction: 0xf7fb4478
    5680:	strbmi	lr, [r1], -lr, asr #28
    5684:	ldc2	7, cr15, [r2, #1008]!	; 0x3f0
    5688:	andcs	r4, r5, #278528	; 0x44000
    568c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    5690:			; <UNDEFINED> instruction: 0xf7fb4478
    5694:	strbmi	lr, [r1], -r4, asr #28
    5698:	stc2	7, cr15, [r8, #1008]!	; 0x3f0
    569c:	andcs	r4, r5, #229376	; 0x38000
    56a0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    56a4:			; <UNDEFINED> instruction: 0xf7fb4478
    56a8:			; <UNDEFINED> instruction: 0x4641ee3a
    56ac:	ldc2	7, cr15, [lr, #1008]	; 0x3f0
    56b0:	andcs	r4, r5, #180224	; 0x2c000
    56b4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    56b8:			; <UNDEFINED> instruction: 0xf7fb4478
    56bc:			; <UNDEFINED> instruction: 0x4631ee30
    56c0:	ldc2	7, cr15, [r4, #1008]	; 0x3f0
    56c4:	andeq	r3, r0, r6, lsr r6
    56c8:	andeq	r4, r0, lr, lsl r7
    56cc:	andeq	r3, r0, r0, asr #6
    56d0:	andeq	r4, r0, r2, asr #14
    56d4:	andeq	r3, r0, ip, lsr #6
    56d8:	andeq	r4, r0, r2, lsl r7
    56dc:	andeq	r3, r0, r8, lsl r3
    56e0:			; <UNDEFINED> instruction: 0x000046ba
    56e4:	andeq	r3, r0, r4, lsl #6
    56e8:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    56ec:	svclt	0x00183800
    56f0:	ldrbmi	r2, [r0, -r1]!
    56f4:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    56f8:	ldcmi	0, cr11, [r5], {135}	; 0x87
    56fc:	blmi	56ff28 <fchmod@plt+0x56e8c8>
    5700:			; <UNDEFINED> instruction: 0xf852447c
    5704:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    5708:	movwls	r6, #22555	; 0x581b
    570c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5710:	stmib	sp, {r8, r9, sp}^
    5714:	stmib	sp, {r0, r8, r9, sp}^
    5718:	cmplt	r0, r3, lsl #6
    571c:	subvs	r4, r3, r4, lsl #12
    5720:	stmdage	r2, {r0, r8, r9, sp}
    5724:			; <UNDEFINED> instruction: 0xf7ff6023
    5728:	blls	144024 <fchmod@plt+0x1429c4>
    572c:	bmi	29d9c0 <fchmod@plt+0x29c360>
    5730:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5734:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5738:	subsmi	r9, sl, r5, lsl #22
    573c:			; <UNDEFINED> instruction: 0xf04fd106
    5740:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    5744:			; <UNDEFINED> instruction: 0x4010e8bd
    5748:	ldrbmi	fp, [r0, -r3]!
    574c:	ldcl	7, cr15, [r2, #1004]!	; 0x3ec
    5750:	andeq	r5, r1, ip, lsr r7
    5754:	andeq	r0, r0, r4, lsl #3
    5758:	andeq	r5, r1, sl, lsl #14
    575c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    5760:	ldcmi	0, cr11, [r5], {135}	; 0x87
    5764:	blmi	56ff90 <fchmod@plt+0x56e930>
    5768:			; <UNDEFINED> instruction: 0xf852447c
    576c:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    5770:	movwls	r6, #22555	; 0x581b
    5774:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5778:	stmib	sp, {r8, r9, sp}^
    577c:	stmib	sp, {r0, r8, r9, sp}^
    5780:	cmplt	r0, r3, lsl #6
    5784:	subvs	r4, r3, r4, lsl #12
    5788:	stmdage	r2, {r1, r8, r9, sp}
    578c:			; <UNDEFINED> instruction: 0xf7ff6023
    5790:	blls	143fbc <fchmod@plt+0x14295c>
    5794:	bmi	29da28 <fchmod@plt+0x29c3c8>
    5798:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    579c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57a0:	subsmi	r9, sl, r5, lsl #22
    57a4:			; <UNDEFINED> instruction: 0xf04fd106
    57a8:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    57ac:			; <UNDEFINED> instruction: 0x4010e8bd
    57b0:	ldrbmi	fp, [r0, -r3]!
    57b4:	ldc	7, cr15, [lr, #1004]!	; 0x3ec
    57b8:	ldrdeq	r5, [r1], -r4
    57bc:	andeq	r0, r0, r4, lsl #3
    57c0:	andeq	r5, r1, r2, lsr #13
    57c4:	bmi	832804 <fchmod@plt+0x8311a4>
    57c8:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    57cc:	strdlt	fp, [r8], r0
    57d0:			; <UNDEFINED> instruction: 0x460458d3
    57d4:	ldmdavs	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
    57d8:			; <UNDEFINED> instruction: 0xf04f9307
    57dc:			; <UNDEFINED> instruction: 0xf7fb0300
    57e0:			; <UNDEFINED> instruction: 0xf856ee6e
    57e4:	tstls	r1, r4, lsl #22
    57e8:	ldrtmi	r6, [r8], -r7, lsl #16
    57ec:	mcr	7, 1, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    57f0:	strmi	r9, [r2], -r1, lsl #18
    57f4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    57f8:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    57fc:	strls	r2, [r3], -r0, lsl #6
    5800:	movwcc	lr, #18893	; 0x49cd
    5804:	strmi	r9, [r5], -r6, lsl #6
    5808:	movwcs	fp, #8524	; 0x214c
    580c:	eorvs	r4, r3, r1, lsl #12
    5810:	ldrtmi	sl, [r2], -r4, lsl #16
    5814:			; <UNDEFINED> instruction: 0xf7ff6067
    5818:	blls	1c3f34 <fchmod@plt+0x1c28d4>
    581c:	strtmi	r6, [r8], -r3, lsr #1
    5820:	stcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    5824:	blmi	258058 <fchmod@plt+0x2569f8>
    5828:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    582c:	blls	1df89c <fchmod@plt+0x1de23c>
    5830:	qaddle	r4, sl, r6
    5834:	rscscc	pc, pc, pc, asr #32
    5838:	pop	{r3, ip, sp, pc}
    583c:	strdlt	r4, [r3], -r0
    5840:			; <UNDEFINED> instruction: 0xf7fb4770
    5844:	svclt	0x0000ed78
    5848:	andeq	r5, r1, r2, ror r6
    584c:	andeq	r0, r0, r4, lsl #3
    5850:	strdeq	r4, [r0], -r6
    5854:	andeq	r5, r1, r4, lsl r6
    5858:			; <UNDEFINED> instruction: 0xf8dfb40e
    585c:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
    5860:	bge	1f1a7c <fchmod@plt+0x1f041c>
    5864:	ldrbtmi	r4, [ip], #2839	; 0xb17
    5868:			; <UNDEFINED> instruction: 0xf8524604
    586c:	stmdage	r2, {r2, r8, r9, fp, ip}
    5870:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    5874:	movwls	r6, #14363	; 0x381b
    5878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    587c:			; <UNDEFINED> instruction: 0xf7fd9201
    5880:	stmdavs	r3!, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
    5884:	blcs	5fb14 <fchmod@plt+0x5e4b4>
    5888:	tstle	r3, r2, lsl #18
    588c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    5890:	blx	ff3c3892 <fchmod@plt+0xff3c2232>
    5894:			; <UNDEFINED> instruction: 0xf7fb9802
    5898:	bmi	340cc0 <fchmod@plt+0x33f660>
    589c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    58a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    58a4:	subsmi	r9, sl, r3, lsl #22
    58a8:	andlt	sp, r5, r8, lsl #2
    58ac:			; <UNDEFINED> instruction: 0x4010e8bd
    58b0:	ldrbmi	fp, [r0, -r3]!
    58b4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    58b8:	ldc2l	7, cr15, [sl], #-1008	; 0xfffffc10
    58bc:	ldc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    58c0:	ldrdeq	r5, [r1], -r6
    58c4:	andeq	r0, r0, r4, lsl #3
    58c8:	andeq	r3, r0, r6, lsl r5
    58cc:	muleq	r1, lr, r5
    58d0:	andeq	r3, r0, lr, ror #9
    58d4:	movwcs	r6, #2186	; 0x88a
    58d8:	stmdavs	ip, {r4, sl, ip, sp, pc}
    58dc:	andvs	r6, fp, r4
    58e0:	blmi	143a5c <fchmod@plt+0x1423fc>
    58e4:	addvs	r6, fp, r2, lsl #1
    58e8:	svclt	0x00004770
    58ec:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    58f0:	stmib	r0, {r2, r9, sl, lr}^
    58f4:	stmvs	r0, {r8, sl, ip, lr}
    58f8:	ldcl	7, cr15, [r6], {251}	; 0xfb
    58fc:	ldclt	0, cr6, [r8, #-660]!	; 0xfffffd6c
    5900:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    5904:	ldrbtmi	r4, [ip], #2857	; 0xb29
    5908:	addslt	fp, sp, r0, lsr r5
    590c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    5910:	strmi	r4, [r4], -sp, lsl #12
    5914:	strbtmi	r4, [sl], -r1, lsl #12
    5918:	ldmdavs	fp, {r0, r1, sp}
    591c:			; <UNDEFINED> instruction: 0xf04f931b
    5920:			; <UNDEFINED> instruction: 0xf7fb0300
    5924:	andcc	lr, r1, r0, ror lr
    5928:			; <UNDEFINED> instruction: 0xf7fbd10e
    592c:	stmdavs	r3, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    5930:			; <UNDEFINED> instruction: 0xd1242b02
    5934:	blmi	7581b4 <fchmod@plt+0x756b54>
    5938:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    593c:	blls	6df9ac <fchmod@plt+0x6de34c>
    5940:	tstle	sl, sl, asr r0
    5944:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    5948:	strtmi	r9, [r8], -r7, lsl #20
    594c:			; <UNDEFINED> instruction: 0xf7fb9906
    5950:			; <UNDEFINED> instruction: 0x3001edb0
    5954:	stmdbls	r4, {r0, r2, r3, r4, ip, lr, pc}
    5958:	vld1.8	{d4-d6}, [r1 :128], r8
    595c:			; <UNDEFINED> instruction: 0xf7fb4170
    5960:	andcc	lr, r1, r6, asr #28
    5964:	ldmdbmi	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    5968:	ldmdami	r3, {r0, r2, r9, sp}
    596c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5970:	ldcl	7, cr15, [r4], {251}	; 0xfb
    5974:			; <UNDEFINED> instruction: 0xf7fc4629
    5978:			; <UNDEFINED> instruction: 0xf7fbfc39
    597c:	stmdbmi	pc, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5980:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    5984:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5988:	stcl	7, cr15, [r8], {251}	; 0xfb
    598c:			; <UNDEFINED> instruction: 0xf7fc4621
    5990:	stmdbmi	ip, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    5994:	stmdami	ip, {r0, r2, r9, sp}
    5998:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    599c:	ldc	7, cr15, [lr], #1004	; 0x3ec
    59a0:			; <UNDEFINED> instruction: 0xf7fc4629
    59a4:	svclt	0x0000fc23
    59a8:	andeq	r5, r1, r6, lsr r5
    59ac:	andeq	r0, r0, r4, lsl #3
    59b0:	andeq	r5, r1, r4, lsl #10
    59b4:	andeq	r4, r0, r0, ror #9
    59b8:	andeq	r3, r0, lr, asr #32
    59bc:	andeq	r4, r0, r0, ror r4
    59c0:	andeq	r3, r0, r6, lsr r0
    59c4:	andeq	r4, r0, r0, lsl #9
    59c8:	andeq	r3, r0, r2, lsr #32
    59cc:			; <UNDEFINED> instruction: 0x4617b5f0
    59d0:	addslt	r4, sp, fp, lsr sl
    59d4:			; <UNDEFINED> instruction: 0x46044b3b
    59d8:			; <UNDEFINED> instruction: 0x4608447a
    59dc:	tstcs	r0, lr, lsl #12
    59e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    59e4:			; <UNDEFINED> instruction: 0xf04f931b
    59e8:			; <UNDEFINED> instruction: 0xf7ff0300
    59ec:	strtmi	pc, [r0], -r7, lsl #17
    59f0:			; <UNDEFINED> instruction: 0xf7fb2100
    59f4:	cdpne	13, 0, cr14, cr5, cr10, {0}
    59f8:			; <UNDEFINED> instruction: 0x466adb3d
    59fc:	andcs	r4, r3, r9, lsr #12
    5a00:	ldcl	7, cr15, [r8], {251}	; 0xfb
    5a04:	blle	110fa0c <fchmod@plt+0x110e3ac>
    5a08:			; <UNDEFINED> instruction: 0xf4039b04
    5a0c:			; <UNDEFINED> instruction: 0xf5b34370
    5a10:	tstle	r5, r0, lsl #30
    5a14:	movwcs	lr, #51677	; 0xc9dd
    5a18:	tsteq	r3, r2, asr sl
    5a1c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    5a20:			; <UNDEFINED> instruction: 0x4611d01b
    5a24:			; <UNDEFINED> instruction: 0xf7ff4630
    5a28:	bls	343bd4 <fchmod@plt+0x342574>
    5a2c:			; <UNDEFINED> instruction: 0x462868b1
    5a30:			; <UNDEFINED> instruction: 0xf8c8f002
    5a34:	blle	e8fa3c <fchmod@plt+0xe8e3dc>
    5a38:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    5a3c:	and	r6, ip, r3, lsr r0
    5a40:	andcs	r4, r5, #540672	; 0x84000
    5a44:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    5a48:			; <UNDEFINED> instruction: 0xf7fb4478
    5a4c:	strtmi	lr, [r2], -r8, ror #24
    5a50:	ldrtmi	r4, [r8], -r1, lsl #12
    5a54:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    5a58:	strtmi	r4, [r8], -r4, lsl #12
    5a5c:	stcl	7, cr15, [ip, #1004]!	; 0x3ec
    5a60:	blmi	6182d4 <fchmod@plt+0x616c74>
    5a64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a68:	blls	6dfad8 <fchmod@plt+0x6de478>
    5a6c:	qsuble	r4, sl, r4
    5a70:	andslt	r4, sp, r0, lsr #12
    5a74:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5a78:	ldmdami	r7, {r0, r2, r9, sp}
    5a7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a80:	mcrr	7, 15, pc, ip, cr11	; <UNPREDICTABLE>
    5a84:	strmi	r4, [r1], -r2, lsr #12
    5a88:			; <UNDEFINED> instruction: 0xf7ff4638
    5a8c:			; <UNDEFINED> instruction: 0x4604fe9b
    5a90:	ldmdbmi	r2, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5a94:	ldmdami	r2, {r0, r2, r9, sp}
    5a98:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a9c:	ldc	7, cr15, [lr], #-1004	; 0xfffffc14
    5aa0:	strmi	r4, [r1], -r2, lsr #12
    5aa4:			; <UNDEFINED> instruction: 0xf7ff4638
    5aa8:	strmi	pc, [r4], -sp, lsl #29
    5aac:	stmdbmi	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5ab0:	stmdami	sp, {r0, r2, r9, sp}
    5ab4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5ab8:			; <UNDEFINED> instruction: 0xf7fbe7f0
    5abc:	svclt	0x0000ec3c
    5ac0:	andeq	r5, r1, r4, ror #8
    5ac4:	andeq	r0, r0, r4, lsl #3
    5ac8:	andeq	r4, r0, r2, asr r4
    5acc:	andeq	r2, r0, r4, ror pc
    5ad0:	ldrdeq	r5, [r1], -r8
    5ad4:	strdeq	r4, [r0], -ip
    5ad8:	andeq	r2, r0, lr, lsr pc
    5adc:	strdeq	r4, [r0], -r0
    5ae0:	andeq	r2, r0, r2, lsr #30
    5ae4:	andeq	r4, r0, r0, lsl #8
    5ae8:	andeq	r2, r0, r6, lsl #30
    5aec:			; <UNDEFINED> instruction: 0x4616b570
    5af0:	addlt	r4, lr, lr, lsl sl
    5af4:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    5af8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5afc:			; <UNDEFINED> instruction: 0xf04f930d
    5b00:	cdpne	3, 0, cr0, cr3, cr0, {0}
    5b04:	bge	13c770 <fchmod@plt+0x13b110>
    5b08:	movwcs	r2, #8461	; 0x210d
    5b0c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    5b10:	stmib	sp, {r2, r8, r9, ip, pc}^
    5b14:	movwcs	r4, #1286	; 0x506
    5b18:	strmi	lr, [r8, #-2509]	; 0xfffff633
    5b1c:			; <UNDEFINED> instruction: 0xf7fb930a
    5b20:	andcc	lr, r1, r2, lsr #26
    5b24:	bmi	4f9b8c <fchmod@plt+0x4f852c>
    5b28:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    5b2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b30:	subsmi	r9, sl, sp, lsl #22
    5b34:	andlt	sp, lr, lr, lsl #2
    5b38:	bmi	3f5100 <fchmod@plt+0x3f3aa0>
    5b3c:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    5b40:	movwls	r2, #8574	; 0x217e
    5b44:	blmi	396d34 <fchmod@plt+0x3956d4>
    5b48:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    5b4c:	ldrbtmi	r6, [fp], #-1024	; 0xfffffc00
    5b50:	blx	19c3b48 <fchmod@plt+0x19c24e8>
    5b54:	bl	ffbc3b48 <fchmod@plt+0xffbc24e8>
    5b58:	andcs	r4, r5, #163840	; 0x28000
    5b5c:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    5b60:			; <UNDEFINED> instruction: 0xf7fb4478
    5b64:			; <UNDEFINED> instruction: 0x4631ebdc
    5b68:	blx	1043b62 <fchmod@plt+0x1042502>
    5b6c:	andeq	r5, r1, r6, asr #6
    5b70:	andeq	r0, r0, r4, lsl #3
    5b74:	andeq	r5, r1, r2, lsl r3
    5b78:	andeq	r4, r0, r4, lsl #9
    5b7c:	muleq	r0, r4, r3
    5b80:	andeq	r4, r0, r6, ror r3
    5b84:	muleq	r0, sl, r3
    5b88:	andeq	r2, r0, ip, asr lr
    5b8c:	ldmib	r1, {r0, r1, r3, fp, sp, lr}^
    5b90:	ldmdavs	r8, {r0, r9, ip}
    5b94:	svclt	0x00aaf7ff
    5b98:	strdlt	fp, [fp], r0
    5b9c:			; <UNDEFINED> instruction: 0x460d4c1d
    5ba0:			; <UNDEFINED> instruction: 0x466a4b1d
    5ba4:	tstcs	ip, ip, ror r4
    5ba8:	strcs	r2, [r0, -r0, lsl #12]
    5bac:	strcs	r5, [r0], #-2275	; 0xfffff71d
    5bb0:	movwls	r6, #38939	; 0x981b
    5bb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5bb8:	stmib	sp, {r0, r8, r9, sp}^
    5bbc:	movwls	r6, #1794	; 0x702
    5bc0:	strvs	lr, [r4, -sp, asr #19]
    5bc4:			; <UNDEFINED> instruction: 0xf7fb9406
    5bc8:	andcc	lr, r1, lr, asr #25
    5bcc:			; <UNDEFINED> instruction: 0xf9bdd016
    5bd0:	blcs	51bd8 <fchmod@plt+0x50578>
    5bd4:	qadd16mi	fp, r0, r8
    5bd8:	bmi	439c04 <fchmod@plt+0x4385a4>
    5bdc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    5be0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5be4:	subsmi	r9, sl, r9, lsl #22
    5be8:	andlt	sp, fp, r2, lsl r1
    5bec:	stcls	13, cr11, [r6, #-960]	; 0xfffffc40
    5bf0:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    5bf4:	svclt	0x00181a28
    5bf8:	strb	r2, [lr, r1]!
    5bfc:	andcs	r4, r5, #8, 18	; 0x20000
    5c00:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    5c04:			; <UNDEFINED> instruction: 0xf7fb4478
    5c08:	strtmi	lr, [r9], -sl, lsl #23
    5c0c:	blx	ff443c04 <fchmod@plt+0xff4425a4>
    5c10:	bl	fe443c04 <fchmod@plt+0xfe4425a4>
    5c14:	muleq	r1, r8, r2
    5c18:	andeq	r0, r0, r4, lsl #3
    5c1c:	andeq	r5, r1, lr, asr r2
    5c20:	andeq	r4, r0, sl, lsl #6
    5c24:			; <UNDEFINED> instruction: 0x00002db8
    5c28:	mvnsmi	lr, #737280	; 0xb4000
    5c2c:	ldrmi	r4, [r5], -lr, lsl #12
    5c30:	bmi	ad747c <fchmod@plt+0xad5e1c>
    5c34:	blmi	ad74b8 <fchmod@plt+0xad5e58>
    5c38:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    5c3c:	stmdavs	r0, {r2, r9, sl, lr}
    5c40:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5c44:			; <UNDEFINED> instruction: 0xf04f58d3
    5c48:	ldmdavs	fp, {r8, fp}
    5c4c:			; <UNDEFINED> instruction: 0xf04f930b
    5c50:			; <UNDEFINED> instruction: 0xf7fc0300
    5c54:	mcrcs	15, 0, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    5c58:	bge	9fce0 <fchmod@plt+0x9e680>
    5c5c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    5c60:	tstcs	lr, ip, lsl #30
    5c64:	movwls	r2, #8461	; 0x210d
    5c68:	stmib	sp, {r8, r9, sp}^
    5c6c:	stmib	sp, {r2, r8, fp, pc}^
    5c70:	movwls	r8, #35078	; 0x8906
    5c74:	ldcl	7, cr15, [r6], #-1004	; 0xfffffc14
    5c78:	tstle	r9, r1
    5c7c:	ldc	7, cr15, [lr], {251}	; 0xfb
    5c80:	stmdavs	r3, {r0, r2, r9, sp}
    5c84:			; <UNDEFINED> instruction: 0xf0333b0b
    5c88:	tstle	r8, r2, lsl #6
    5c8c:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    5c90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5c94:	bl	10c3c88 <fchmod@plt+0x10c2628>
    5c98:			; <UNDEFINED> instruction: 0xf7fc4639
    5c9c:	ldmdbmi	r4, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    5ca0:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    5ca4:			; <UNDEFINED> instruction: 0xf7fb4478
    5ca8:			; <UNDEFINED> instruction: 0x4639eb3a
    5cac:	blx	fe7c3ca4 <fchmod@plt+0xfe7c2644>
    5cb0:			; <UNDEFINED> instruction: 0x46234811
    5cb4:			; <UNDEFINED> instruction: 0xf04f2203
    5cb8:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    5cbc:	strls	r9, [r0, #-1793]	; 0xfffff8ff
    5cc0:	blx	ffdc3cba <fchmod@plt+0xffdc265a>
    5cc4:	blmi	1d8500 <fchmod@plt+0x1d6ea0>
    5cc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ccc:	blls	2dfd3c <fchmod@plt+0x2de6dc>
    5cd0:	qaddle	r4, sl, r2
    5cd4:	pop	{r0, r2, r3, ip, sp, pc}
    5cd8:			; <UNDEFINED> instruction: 0xf7fb83f0
    5cdc:	svclt	0x0000eb2c
    5ce0:	andeq	r5, r1, r2, lsl #4
    5ce4:	andeq	r0, r0, r4, lsl #3
    5ce8:	andeq	r4, r0, r4, lsr #5
    5cec:	andeq	r2, r0, sl, lsr #26
    5cf0:			; <UNDEFINED> instruction: 0x000042b2
    5cf4:	andeq	r2, r0, r8, lsl sp
    5cf8:			; <UNDEFINED> instruction: 0xfffffecf
    5cfc:	andeq	r5, r1, r4, ror r1
    5d00:	blmi	d585d8 <fchmod@plt+0xd56f78>
    5d04:	push	{r1, r3, r4, r5, r6, sl, lr}
    5d08:	strdlt	r4, [sl], r0
    5d0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d10:			; <UNDEFINED> instruction: 0xf04f9309
    5d14:	stmdacs	r0, {r8, r9}
    5d18:	qaddcs	sp, r0, r0
    5d1c:			; <UNDEFINED> instruction: 0xf7fb4607
    5d20:	vmovne.16	d4[1], lr
    5d24:			; <UNDEFINED> instruction: 0xf8dfdb40
    5d28:	andcs	r8, r5, #180	; 0xb4
    5d2c:			; <UNDEFINED> instruction: 0xf04f492c
    5d30:	ldrbtmi	r3, [r8], #2815	; 0xaff
    5d34:	blcc	1e78 <fchmod@plt+0x818>
    5d38:			; <UNDEFINED> instruction: 0x46404479
    5d3c:	b	ffbc3d30 <fchmod@plt+0xffbc26d0>
    5d40:			; <UNDEFINED> instruction: 0xf892f000
    5d44:	ldrmi	r2, [r1], -r0, lsl #4
    5d48:	stmib	sp, {r1, r2, r8, r9, fp, sp, pc}^
    5d4c:	movwls	sl, #19202	; 0x4b02
    5d50:	strmi	r2, [r6], -r1, lsl #6
    5d54:	stmib	sp, {r1, sp}^
    5d58:	movwcs	r3, #16384	; 0x4000
    5d5c:			; <UNDEFINED> instruction: 0xf0014620
    5d60:	strmi	pc, [r5], -r1, lsr #26
    5d64:			; <UNDEFINED> instruction: 0xf0004630
    5d68:	strtmi	pc, [r0], -fp, lsr #18
    5d6c:	stcl	7, cr15, [r4], #-1004	; 0xfffffc14
    5d70:	blle	291178 <fchmod@plt+0x28fb18>
    5d74:	blmi	6185e8 <fchmod@plt+0x616f88>
    5d78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d7c:	blls	25fdec <fchmod@plt+0x25e78c>
    5d80:	qsuble	r4, sl, r5
    5d84:	pop	{r1, r3, ip, sp, pc}
    5d88:	stcls	13, cr8, [r7], {240}	; 0xf0
    5d8c:	rscsle	r2, r1, r0, lsr #24
    5d90:	bl	fe543d84 <fchmod@plt+0xfe542724>
    5d94:	andcs	r4, r5, #20, 18	; 0x50000
    5d98:	andvs	r4, r4, r9, ror r4
    5d9c:			; <UNDEFINED> instruction: 0xf7fb4640
    5da0:			; <UNDEFINED> instruction: 0x4639eabe
    5da4:	blx	8c3d9c <fchmod@plt+0x8c273c>
    5da8:	andcs	r4, r5, #16, 18	; 0x40000
    5dac:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    5db0:			; <UNDEFINED> instruction: 0xf7fb4478
    5db4:			; <UNDEFINED> instruction: 0x4639eab4
    5db8:	blx	643db0 <fchmod@plt+0x642750>
    5dbc:	bicscs	r4, r1, sp, lsl #20
    5dc0:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
    5dc4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5dc8:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    5dcc:			; <UNDEFINED> instruction: 0xf928f7fc
    5dd0:	b	fec43dc4 <fchmod@plt+0xfec42764>
    5dd4:	andeq	r5, r1, r8, lsr r1
    5dd8:	andeq	r0, r0, r4, lsl #3
    5ddc:	andeq	r2, r0, sl, lsl #25
    5de0:	andeq	r4, r0, r8, asr r2
    5de4:	andeq	r5, r1, r4, asr #1
    5de8:	andeq	r4, r0, ip, lsl #4
    5dec:	andeq	r4, r0, lr, asr #3
    5df0:	andeq	r2, r0, ip, lsl #24
    5df4:	andeq	r4, r0, r4, lsl #4
    5df8:	andeq	r4, r0, r2, lsr #3
    5dfc:	andeq	r4, r0, r2, lsl r1
    5e00:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5e04:			; <UNDEFINED> instruction: 0x47707018
    5e08:	andeq	r5, r1, r2, ror #4
    5e0c:	andcs	fp, r0, r8, lsl #10
    5e10:	bl	fffc3e04 <fchmod@plt+0xfffc27a4>
    5e14:	stmdami	pc, {r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    5e18:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    5e1c:			; <UNDEFINED> instruction: 0xf7fb2001
    5e20:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5e24:	stmdami	ip, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    5e28:			; <UNDEFINED> instruction: 0xf7fb4478
    5e2c:			; <UNDEFINED> instruction: 0xb110eafa
    5e30:	blcs	23e44 <fchmod@plt+0x227e4>
    5e34:	stmdami	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    5e38:			; <UNDEFINED> instruction: 0xf7fb4478
    5e3c:	strdlt	lr, [r8, -r2]!
    5e40:	blcs	23e54 <fchmod@plt+0x227f4>
    5e44:	stmdami	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    5e48:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    5e4c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    5e50:	svclt	0x0000bd08
    5e54:	andeq	r4, r0, r8, asr #3
    5e58:	andeq	r4, r0, r4, asr #3
    5e5c:	andeq	r4, r0, r0, asr #3
    5e60:	muleq	r0, ip, r1
    5e64:	muleq	r0, r6, r1
    5e68:			; <UNDEFINED> instruction: 0x21a44a4c
    5e6c:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    5e70:	mvnsmi	lr, #737280	; 0xb4000
    5e74:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    5e78:	andcs	fp, r1, r7, lsr #1
    5e7c:	ldmdavs	fp, {r0, r3, r6, r9, sl, fp, lr}
    5e80:			; <UNDEFINED> instruction: 0xf04f9325
    5e84:			; <UNDEFINED> instruction: 0xf7fc0300
    5e88:	ldrbtmi	pc, [lr], #-3397	; 0xfffff2bb	; <UNPREDICTABLE>
    5e8c:	andcs	r4, r0, r4, lsl #12
    5e90:	bl	fefc3e84 <fchmod@plt+0xfefc2824>
    5e94:	stmdacs	r0, {r0, r1, r9, sl, lr}
    5e98:	eorvc	sp, r3, sp, asr r1
    5e9c:			; <UNDEFINED> instruction: 0xf7ff6065
    5ea0:	stmdbmi	r1, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5ea4:			; <UNDEFINED> instruction: 0x46074479
    5ea8:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5eac:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    5eb0:	ldmdblt	r8!, {r1, r4, fp, ip, sp, lr}^
    5eb4:	stmdblt	sl, {r5, ip, sp, lr}
    5eb8:	eorvc	r2, r3, r0, lsl #6
    5ebc:	blmi	e187b4 <fchmod@plt+0xe17154>
    5ec0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ec4:	blls	95ff34 <fchmod@plt+0x95e8d4>
    5ec8:	qdaddle	r4, sl, fp
    5ecc:	eorlt	r4, r7, r0, lsr #12
    5ed0:	mvnshi	lr, #12386304	; 0xbd0000
    5ed4:	rscle	r2, pc, r0, lsl #20
    5ed8:	blcs	23f6c <fchmod@plt+0x2290c>
    5edc:			; <UNDEFINED> instruction: 0xf10dd0ee
    5ee0:			; <UNDEFINED> instruction: 0xf1040808
    5ee4:			; <UNDEFINED> instruction: 0xf7fc009c
    5ee8:	addcs	pc, ip, #15936	; 0x3e40
    5eec:	strbmi	r2, [r0], -r0, lsl #2
    5ef0:	bl	43ee4 <fchmod@plt+0x42884>
    5ef4:			; <UNDEFINED> instruction: 0xf7fba803
    5ef8:			; <UNDEFINED> instruction: 0xf104eb42
    5efc:	strbmi	r0, [r1], -ip, lsl #4
    5f00:			; <UNDEFINED> instruction: 0xf04f200d
    5f04:			; <UNDEFINED> instruction: 0xf04f0801
    5f08:			; <UNDEFINED> instruction: 0xf8cd0900
    5f0c:			; <UNDEFINED> instruction: 0xf8cd8008
    5f10:			; <UNDEFINED> instruction: 0xf7fb908c
    5f14:			; <UNDEFINED> instruction: 0xf001ea56
    5f18:	strmi	pc, [r2], -fp, lsr #17
    5f1c:	tstlt	r8, #160	; 0xa0
    5f20:			; <UNDEFINED> instruction: 0xf7fc4640
    5f24:			; <UNDEFINED> instruction: 0x4641fd5f
    5f28:	addseq	pc, r8, r4, asr #17
    5f2c:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    5f30:	ldc2l	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5f34:			; <UNDEFINED> instruction: 0x009cf8d4
    5f38:	bl	1fc3f2c <fchmod@plt+0x1fc28cc>
    5f3c:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    5f40:	bl	1ec3f34 <fchmod@plt+0x1ec28d4>
    5f44:			; <UNDEFINED> instruction: 0x464b481b
    5f48:	strbmi	r4, [r9], -sl, asr #12
    5f4c:	stmdavs	r0, {r4, r5, fp, ip, lr}
    5f50:	b	ff243f44 <fchmod@plt+0xff2428e4>
    5f54:			; <UNDEFINED> instruction: 0x2001e7b2
    5f58:	bl	16c3f4c <fchmod@plt+0x16c28ec>
    5f5c:	svclt	0x00181e03
    5f60:	ldr	r2, [sl, r1, lsl #6]
    5f64:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f68:	ldmdbmi	r3, {r0, ip, pc}
    5f6c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    5f70:			; <UNDEFINED> instruction: 0xf7fb4478
    5f74:	bls	809dc <fchmod@plt+0x7f37c>
    5f78:			; <UNDEFINED> instruction: 0x009cf8d4
    5f7c:			; <UNDEFINED> instruction: 0xf7fc4611
    5f80:			; <UNDEFINED> instruction: 0xf8d4fd51
    5f84:			; <UNDEFINED> instruction: 0xf7fb009c
    5f88:			; <UNDEFINED> instruction: 0xf8d4eb58
    5f8c:			; <UNDEFINED> instruction: 0xf7fb00a0
    5f90:			; <UNDEFINED> instruction: 0x4629eb54
    5f94:			; <UNDEFINED> instruction: 0xf0014638
    5f98:	svclt	0x0000fdd1
    5f9c:	andeq	r4, r1, lr, asr #31
    5fa0:	andeq	r0, r0, r4, lsl #3
    5fa4:			; <UNDEFINED> instruction: 0x00014fb2
    5fa8:	andeq	r4, r0, ip, lsr r1
    5fac:			; <UNDEFINED> instruction: 0x000151b6
    5fb0:	andeq	r4, r1, ip, ror pc
    5fb4:	andeq	r0, r0, r8, lsr #3
    5fb8:	muleq	r0, r2, r0
    5fbc:	muleq	r0, r8, r0
    5fc0:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
    5fc4:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    5fc8:	strmi	r2, [r4], -r1, lsl #2
    5fcc:			; <UNDEFINED> instruction: 0x0098f8d0
    5fd0:	stc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5fd4:	ldrdne	lr, [r1], -r4
    5fd8:			; <UNDEFINED> instruction: 0xf0012202
    5fdc:			; <UNDEFINED> instruction: 0xf104f877
    5fe0:	andcs	r0, r0, #12, 2
    5fe4:			; <UNDEFINED> instruction: 0xf7fb200d
    5fe8:	strtmi	lr, [r0], -ip, ror #19
    5fec:			; <UNDEFINED> instruction: 0x4010e8bd
    5ff0:	ldmdblt	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ff4:			; <UNDEFINED> instruction: 0xf5adb5f0
    5ff8:	stcmi	13, cr7, [ip, #-28]!	; 0xffffffe4
    5ffc:	blmi	b31c18 <fchmod@plt+0xb305b8>
    6000:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    6004:	ldrtmi	r4, [r8], -lr, lsl #12
    6008:	stmiapl	fp!, {r0, r5, r7, r9, fp, sp, lr}^
    600c:	addvc	pc, r0, #1325400064	; 0x4f000000
    6010:	orrls	r6, r5, #1769472	; 0x1b0000
    6014:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6018:			; <UNDEFINED> instruction: 0xf948f7fe
    601c:	tstlt	r0, #96, 18	; 0x180000
    6020:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    6024:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    6028:			; <UNDEFINED> instruction: 0xf7fd2201
    602c:	vstrge	d31, [r5, #-916]	; 0xfffffc6c
    6030:	addvc	pc, r0, #1325400064	; 0x4f000000
    6034:	strtmi	r4, [r8], -r1, lsl #12
    6038:			; <UNDEFINED> instruction: 0xf938f7fe
    603c:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    6040:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6044:			; <UNDEFINED> instruction: 0xf7fb4478
    6048:	blvs	9405f8 <fchmod@plt+0x93ef98>
    604c:	addvs	pc, r0, #1325400064	; 0x4f000000
    6050:	strls	r2, [r2, #-257]	; 0xfffffeff
    6054:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    6058:	strmi	r7, [r3], -r0, lsl #8
    605c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    6060:	b	cc4054 <fchmod@plt+0xcc29f4>
    6064:	ldmdbmi	r6, {r1, r4, sp, lr, pc}
    6068:	ldmdami	r6, {r0, r2, r9, sp}
    606c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6070:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6074:			; <UNDEFINED> instruction: 0xf44f6b24
    6078:	smlabbcs	r1, r0, r2, r6
    607c:	strls	r9, [r0, -r2, lsl #12]
    6080:	strmi	r9, [r3], -r1, lsl #8
    6084:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    6088:	b	7c407c <fchmod@plt+0x7c2a1c>
    608c:	blmi	2188d0 <fchmod@plt+0x217270>
    6090:	stmdami	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6094:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    6098:	blls	fe160108 <fchmod@plt+0xfe15eaa8>
    609c:	qaddle	r4, sl, r2
    60a0:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    60a4:			; <UNDEFINED> instruction: 0xf7fbbdf0
    60a8:	svclt	0x0000e946
    60ac:	andeq	r4, r1, sl, lsr lr
    60b0:	andeq	r0, r0, r4, lsl #3
    60b4:	andeq	r3, r0, lr, asr #31
    60b8:	andeq	r2, r0, r8, ror r9
    60bc:			; <UNDEFINED> instruction: 0x001165de
    60c0:	andeq	r3, r0, r4, ror #31
    60c4:	andeq	r2, r0, lr, asr #18
    60c8:			; <UNDEFINED> instruction: 0x001165b6
    60cc:	andeq	r4, r1, ip, lsr #27
    60d0:	andseq	r6, r1, r6, lsr #11
    60d4:	stmdbmi	r9, {r1, r2, r3, sl, ip, sp, pc}
    60d8:	addlt	fp, r2, r0, lsl #10
    60dc:	blge	d8904 <fchmod@plt+0xd72a4>
    60e0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    60e4:	blne	144238 <fchmod@plt+0x142bd8>
    60e8:	andls	r6, r1, #1179648	; 0x120000
    60ec:	andeq	pc, r0, #79	; 0x4f
    60f0:			; <UNDEFINED> instruction: 0xf7ff9300
    60f4:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    60f8:			; <UNDEFINED> instruction: 0xf872f7fc
    60fc:	andeq	r4, r1, ip, asr sp
    6100:	andeq	r0, r0, r4, lsl #3
    6104:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
    6108:	addlt	fp, r2, r0, lsl #10
    610c:	blge	d8954 <fchmod@plt+0xd72f4>
    6110:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6114:	blne	144268 <fchmod@plt+0x142c08>
    6118:	andls	r6, r1, #1179648	; 0x120000
    611c:	andeq	pc, r0, #79	; 0x4f
    6120:			; <UNDEFINED> instruction: 0xf7ff9300
    6124:	stmdbls	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6128:			; <UNDEFINED> instruction: 0xff4af7fd
    612c:	blmi	218958 <fchmod@plt+0x2172f8>
    6130:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6134:	blls	601a4 <fchmod@plt+0x5eb44>
    6138:	qaddle	r4, sl, r4
    613c:			; <UNDEFINED> instruction: 0xf85db002
    6140:	andlt	lr, r3, r4, lsl #22
    6144:			; <UNDEFINED> instruction: 0xf7fb4770
    6148:	svclt	0x0000e8f6
    614c:	andeq	r4, r1, ip, lsr #26
    6150:	andeq	r0, r0, r4, lsl #3
    6154:	andeq	r4, r1, ip, lsl #26
    6158:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    615c:	ldcmi	0, cr11, [r9], {133}	; 0x85
    6160:	bmi	670d84 <fchmod@plt+0x66f724>
    6164:			; <UNDEFINED> instruction: 0xf853447c
    6168:	stmiapl	r2!, {r2, r8, r9, fp, ip}
    616c:	ldmdavs	r2, {r2, r9, sl, lr}
    6170:			; <UNDEFINED> instruction: 0xf04f9203
    6174:	movwls	r0, #4608	; 0x1200
    6178:			; <UNDEFINED> instruction: 0xff3cf7ff
    617c:	strmi	r9, [r1], -r1, lsl #20
    6180:			; <UNDEFINED> instruction: 0xf7fca802
    6184:	stmiavs	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6188:	blcs	60618 <fchmod@plt+0x5efb8>
    618c:	tstle	r3, r2, lsl #18
    6190:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    6194:			; <UNDEFINED> instruction: 0xff4cf7fd
    6198:			; <UNDEFINED> instruction: 0xf7fb9802
    619c:	bmi	3403bc <fchmod@plt+0x33ed5c>
    61a0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    61a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    61a8:	subsmi	r9, sl, r3, lsl #22
    61ac:	andlt	sp, r5, r8, lsl #2
    61b0:			; <UNDEFINED> instruction: 0x4010e8bd
    61b4:	ldrbmi	fp, [r0, -r3]!
    61b8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    61bc:			; <UNDEFINED> instruction: 0xfff8f7fb
    61c0:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61c4:	ldrdeq	r4, [r1], -r8
    61c8:	andeq	r0, r0, r4, lsl #3
    61cc:	andeq	r2, r0, r2, lsl ip
    61d0:	muleq	r1, sl, ip
    61d4:	andeq	r2, r0, sl, ror #23
    61d8:			; <UNDEFINED> instruction: 0x4603b538
    61dc:	cmnlt	r8, r0, lsl #16
    61e0:	and	r4, r1, sp, lsl #12
    61e4:	cmplt	r8, r0, ror #18
    61e8:	ldrmi	r4, [ip], -r9, lsr #12
    61ec:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61f0:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    61f4:	mvnsle	r2, r0, lsl #16
    61f8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    61fc:	strtmi	r4, [r0], -r4, lsl #12
    6200:	svclt	0x0000bd38
    6204:			; <UNDEFINED> instruction: 0x4604b538
    6208:	strmi	fp, [sp], -r8, asr #2
    620c:	stmdavs	r4!, {r0, sp, lr, pc}
    6210:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
    6214:			; <UNDEFINED> instruction: 0xf7fb4629
    6218:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    621c:			; <UNDEFINED> instruction: 0x4620d1f7
    6220:	svclt	0x0000bd38
    6224:			; <UNDEFINED> instruction: 0x4605b570
    6228:	addlt	r7, r4, r0, lsl #16
    622c:	teqcs	r8, r0	; <illegal shifter operand>
    6230:			; <UNDEFINED> instruction: 0xf8fcf7ff
    6234:	eorsle	r2, r7, r0, lsl #16
    6238:	blmi	84294 <fchmod@plt+0x82c34>
    623c:	mnfmi<illegal precision>	f3, f4
    6240:	teqcs	r8, lr, ror r4
    6244:			; <UNDEFINED> instruction: 0xf7ff4620
    6248:			; <UNDEFINED> instruction: 0x4621f8f1
    624c:	ldrtmi	r4, [r0], -r3, lsl #12
    6250:			; <UNDEFINED> instruction: 0xf7fbb913
    6254:	teqlt	r0, r2, lsr #18
    6258:	blmi	842b4 <fchmod@plt+0x82c54>
    625c:	mvnsle	r2, r0, lsl #24
    6260:	andlt	r2, r4, r0
    6264:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6268:	ldmdami	r6, {r0, r2, r9, sp}
    626c:	cfldrsmi	mvf4, [r6, #-484]	; 0xfffffe1c
    6270:			; <UNDEFINED> instruction: 0xf7fb4478
    6274:	ldrbtmi	lr, [sp], #-2132	; 0xfffff7ac
    6278:	strvs	pc, [r0, #1285]	; 0x505
    627c:			; <UNDEFINED> instruction: 0x46192396
    6280:	stmib	sp, {r0, r9, sp}^
    6284:	andls	r4, r0, r1, lsl #12
    6288:			; <UNDEFINED> instruction: 0xf7fb4628
    628c:	strtmi	lr, [r8], -r4, ror #19
    6290:	ldcllt	0, cr11, [r0, #-16]!
    6294:	andcs	r4, r5, #212992	; 0x34000
    6298:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    629c:	andlt	r4, r4, r8, ror r4
    62a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    62a4:	ldmdalt	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62a8:	andcs	r4, r5, #163840	; 0x28000
    62ac:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    62b0:	andlt	r4, r4, r8, ror r4
    62b4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    62b8:	stmdalt	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62bc:	andeq	r4, r0, r8, lsl #1
    62c0:	andeq	r3, r0, r4, asr #12
    62c4:	andeq	r2, r0, ip, asr #14
    62c8:	andseq	r6, r1, r6, asr #7
    62cc:	ldrdeq	r3, [r0], -lr
    62d0:	andeq	r2, r0, r0, lsr #14
    62d4:	andeq	r3, r0, lr, asr #27
    62d8:	andeq	r2, r0, ip, lsl #14
    62dc:	ldrblt	r2, [r0, #2561]!	; 0xa01
    62e0:	addlt	r4, r5, r6, lsl #12
    62e4:	eorsle	r4, r6, ip, lsl #12
    62e8:	andle	r2, ip, r2, lsl #20
    62ec:	blmi	a7293c <fchmod@plt+0xa712dc>
    62f0:	stmdami	r9!, {r0, r5, r7, r8, sp}
    62f4:	andls	r4, r0, #2063597568	; 0x7b000000
    62f8:			; <UNDEFINED> instruction: 0x461a4478
    62fc:	andcc	r4, r8, #39936	; 0x9c00
    6300:			; <UNDEFINED> instruction: 0xf7fb447b
    6304:	stmdavs	pc, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6308:	ldrtmi	r4, [sl], -r5, lsr #18
    630c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6310:	stc2	7, cr15, [r8], #1016	; 0x3f8
    6314:	teqlt	sp, r5, ror #16
    6318:			; <UNDEFINED> instruction: 0xf7fb4628
    631c:			; <UNDEFINED> instruction: 0x4629e8b8
    6320:	ldrtmi	r4, [r0], -r2, lsl #12
    6324:	stc2l	7, cr15, [r4], {254}	; 0xfe
    6328:	orrslt	r6, r5, r5, lsr #17
    632c:	orrlt	r7, r3, fp, lsr #16
    6330:			; <UNDEFINED> instruction: 0x212d4630
    6334:	ldc2	7, cr15, [r8], {254}	; 0xfe
    6338:	strmi	r6, [r8], -r1, lsr #17
    633c:			; <UNDEFINED> instruction: 0xf7fb9103
    6340:	stmdbls	r3, {r1, r2, r5, r7, fp, sp, lr, pc}
    6344:	ldrtmi	r4, [r0], -r2, lsl #12
    6348:	pop	{r0, r2, ip, sp, pc}
    634c:			; <UNDEFINED> instruction: 0xf7fe40f0
    6350:	andlt	fp, r5, pc, lsr #25
    6354:	stmdavs	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    6358:	bicsle	r2, r5, r0, lsl #30
    635c:	cmnlt	r5, sp, asr #16
    6360:			; <UNDEFINED> instruction: 0x4628213a
    6364:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6368:	bicle	r2, sp, r0, lsl #16
    636c:	stmdacs	r0, {r5, r7, fp, sp, lr}
    6370:	ldrsbcs	sp, [sl, -r2]!
    6374:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6378:	bicle	r2, r5, r0, lsl #16
    637c:	stmvs	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6380:	rscle	r2, r6, r0, lsl #26
    6384:			; <UNDEFINED> instruction: 0x4628213a
    6388:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    638c:			; <UNDEFINED> instruction: 0xd1bb2800
    6390:	svclt	0x0000e7cc
    6394:	ldrdeq	r3, [r0], -r4
    6398:	ldrdeq	r3, [r0], -ip
    639c:	andeq	r3, r0, ip, lsr #27
    63a0:	muleq	r0, sl, sp
    63a4:	addlt	fp, r2, r0, ror r5
    63a8:	strmi	r4, [r5], -lr, lsl #12
    63ac:			; <UNDEFINED> instruction: 0xfff6f000
    63b0:	bmi	673058 <fchmod@plt+0x6719f8>
    63b4:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
    63b8:	addsmi	pc, ip, r2, lsl #4
    63bc:	ldrmi	pc, [r8], #2258	; 0x8d2
    63c0:			; <UNDEFINED> instruction: 0xf1042c09
    63c4:	blx	c67d2 <fchmod@plt+0xc5172>
    63c8:	svclt	0x00120004
    63cc:	ldrne	pc, [r8], #2242	; 0x8c2
    63d0:			; <UNDEFINED> instruction: 0xf8c22300
    63d4:	mulls	r1, r8, r4
    63d8:	blx	fe7c43da <fchmod@plt+0xfe7c2d7a>
    63dc:	stmdals	r1, {r1, r4, r5, r9, sl, lr}
    63e0:			; <UNDEFINED> instruction: 0xf7ff4629
    63e4:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    63e8:	ldc2l	7, cr15, [r4], #-1016	; 0xfffffc08
    63ec:	andcs	r4, ip, #11264	; 0x2c00
    63f0:	blx	975e6 <fchmod@plt+0x95f86>
    63f4:			; <UNDEFINED> instruction: 0xf8d43404
    63f8:	andlt	r0, r2, r4, lsr #9
    63fc:	stcmi	13, cr11, [r8], {112}	; 0x70
    6400:	stmdami	r8, {r0, r2, r9, sp}
    6404:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    6408:			; <UNDEFINED> instruction: 0xf7fa4621
    640c:	adcmi	lr, r0, #136, 30	; 0x220
    6410:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    6414:			; <UNDEFINED> instruction: 0xe7f04478
    6418:	andseq	r6, r1, r6, lsl #5
    641c:	andseq	r6, r1, ip, asr #4
    6420:	strdeq	r3, [r0], -r0
    6424:			; <UNDEFINED> instruction: 0x000025b6
    6428:	andeq	r3, r0, r8, ror #25
    642c:	mvnsmi	lr, #737280	; 0xb4000
    6430:	bmi	feb17c94 <fchmod@plt+0xfeb16634>
    6434:	blmi	feb17c54 <fchmod@plt+0xfeb165f4>
    6438:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    643c:	strmi	r7, [ip], -r8, lsl #16
    6440:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6444:			; <UNDEFINED> instruction: 0xf04f9301
    6448:	stmdblt	r8!, {r8, r9}
    644c:			; <UNDEFINED> instruction: 0xf814e096
    6450:	stmdacs	r0, {r0, r8, r9, sl, fp}
    6454:	addshi	pc, r2, r0
    6458:			; <UNDEFINED> instruction: 0xf7fe2101
    645c:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6460:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6464:			; <UNDEFINED> instruction: 0xf0002800
    6468:	strtmi	r8, [r5], -r9, lsl #1
    646c:			; <UNDEFINED> instruction: 0xf815e002
    6470:			; <UNDEFINED> instruction: 0xb1a80f01
    6474:			; <UNDEFINED> instruction: 0xf7fe2101
    6478:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    647c:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    6480:	ldmdblt	r8, {r3, r5, r7, r9, sl, lr}
    6484:			; <UNDEFINED> instruction: 0xf818e00c
    6488:	cmplt	r8, r1, lsl #30
    648c:			; <UNDEFINED> instruction: 0xf7fe2101
    6490:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6494:			; <UNDEFINED> instruction: 0xf898d1f7
    6498:	blcs	124a0 <fchmod@plt+0x10e40>
    649c:	addhi	pc, r5, r0, asr #32
    64a0:			; <UNDEFINED> instruction: 0x4620213a
    64a4:	svc	0x00f8f7fa
    64a8:	mvnslt	r4, r0, lsl #13
    64ac:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64b0:	andcs	r2, sl, #0, 6
    64b4:	andvs	r4, r3, r9, ror #12
    64b8:	strtmi	r4, [r0], -r1, lsl #13
    64bc:	mrc	7, 6, APSR_nzcv, cr4, cr10, {7}
    64c0:	adcmi	r9, r2, #0, 20
    64c4:	sbcshi	pc, ip, r0
    64c8:	cmnle	sl, r2, asr #10
    64cc:	vmlal.s8	q9, d0, d0
    64d0:			; <UNDEFINED> instruction: 0xf8d980ef
    64d4:	stmdbcs	r2!, {ip}
    64d8:	rscshi	pc, r6, r0
    64dc:	mrrcne	8, 5, r7, r4, cr1
    64e0:			; <UNDEFINED> instruction: 0xf0002900
    64e4:	ldrsbtvs	r8, [r0], -r9
    64e8:	eorsvs	lr, r0, r0
    64ec:	strtmi	r1, [r0], -r9, lsr #22
    64f0:	ldc2	7, cr15, [r2], {252}	; 0xfc
    64f4:	rsbsvs	r2, r0, sp, lsr #2
    64f8:			; <UNDEFINED> instruction: 0xf7fb4605
    64fc:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
    6500:	addshi	pc, r3, r0
    6504:	andcs	r4, r0, #3145728	; 0x300000
    6508:	blcs	8451c <fchmod@plt+0x82ebc>
    650c:	bcs	2461c <fchmod@plt+0x22fbc>
    6510:	addshi	pc, lr, r0
    6514:	adcsvs	r6, r3, r5, ror r8
    6518:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    651c:	addhi	pc, ip, r0
    6520:	stfnee	f2, [ip], #-128	; 0xffffff80
    6524:			; <UNDEFINED> instruction: 0xff82f7fe
    6528:			; <UNDEFINED> instruction: 0xf0002800
    652c:	stmdavc	r8!, {r0, r2, r3, r4, r7, pc}^
    6530:	subsle	r2, r2, r0, lsl #16
    6534:	ldrbtmi	r4, [sp], #-3437	; 0xfffff293
    6538:			; <UNDEFINED> instruction: 0xf814e003
    653c:	stmdacs	r0, {r0, r8, r9, sl, fp}
    6540:			; <UNDEFINED> instruction: 0x2120d04b
    6544:			; <UNDEFINED> instruction: 0xff72f7fe
    6548:	mvnsle	r2, r0, lsl #16
    654c:	tstcs	r8, r0, lsr #16
    6550:			; <UNDEFINED> instruction: 0xff6cf7fe
    6554:	mvnsle	r2, r0, lsl #16
    6558:	strtmi	r7, [r8], -r1, lsr #16
    655c:	svc	0x009cf7fa
    6560:	mvnle	r2, r0, lsl #16
    6564:	andcs	r4, r5, #1605632	; 0x188000
    6568:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
    656c:			; <UNDEFINED> instruction: 0xf7fa4478
    6570:			; <UNDEFINED> instruction: 0x4601eed6
    6574:			; <UNDEFINED> instruction: 0xf7ff4638
    6578:			; <UNDEFINED> instruction: 0xe00af8bd
    657c:	andcs	r4, r5, #1540096	; 0x178000
    6580:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    6584:			; <UNDEFINED> instruction: 0xf7fa4478
    6588:	strmi	lr, [r1], -sl, asr #29
    658c:			; <UNDEFINED> instruction: 0xf7ff4638
    6590:	bmi	170492c <fchmod@plt+0x17032cc>
    6594:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    6598:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    659c:	subsmi	r9, sl, r1, lsl #22
    65a0:	addshi	pc, lr, r0, asr #32
    65a4:	pop	{r0, r1, ip, sp, pc}
    65a8:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
    65ac:	ldmdami	r6, {r0, r2, r9, sp}^
    65b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    65b4:	mrc	7, 5, APSR_nzcv, cr2, cr10, {7}
    65b8:	ldrtmi	r4, [r8], -r1, lsl #12
    65bc:			; <UNDEFINED> instruction: 0xf8cef7ff
    65c0:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    65c4:	ldmdami	r2, {r0, r2, r9, sp}^
    65c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    65cc:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    65d0:	ldrtmi	r4, [r8], -r1, lsl #12
    65d4:			; <UNDEFINED> instruction: 0xf8c2f7ff
    65d8:	ldmvs	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    65dc:	tstlt	r0, #32, 16	; 0x200000
    65e0:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
    65e4:			; <UNDEFINED> instruction: 0xf814e002
    65e8:	mvnlt	r0, r1, lsl #30
    65ec:			; <UNDEFINED> instruction: 0xf7fe2120
    65f0:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    65f4:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    65f8:			; <UNDEFINED> instruction: 0xf7fe2118
    65fc:	stmdacs	r0, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    6600:	stmdavc	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    6604:			; <UNDEFINED> instruction: 0xf7fa4628
    6608:	stmdacs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    660c:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    6610:	stmdami	r2, {r0, r2, r9, sp}^
    6614:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6618:	mcr	7, 4, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    661c:	ldrtmi	r4, [r8], -r1, lsl #12
    6620:			; <UNDEFINED> instruction: 0xf868f7ff
    6624:			; <UNDEFINED> instruction: 0x2000e7b5
    6628:	blmi	f804fc <fchmod@plt+0xf7ee9c>
    662c:	adcsvs	r4, r3, fp, ror r4
    6630:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    6634:	svcge	0x0074f47f
    6638:	andcs	r4, r5, #950272	; 0xe8000
    663c:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    6640:			; <UNDEFINED> instruction: 0xf7fa4478
    6644:	strmi	lr, [r1], -ip, ror #28
    6648:			; <UNDEFINED> instruction: 0xf7ff4638
    664c:	str	pc, [r0, r7, lsl #17]!
    6650:	andcs	r4, r5, #884736	; 0xd8000
    6654:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
    6658:			; <UNDEFINED> instruction: 0xf7fa4478
    665c:	strmi	lr, [r1], -r0, ror #28
    6660:			; <UNDEFINED> instruction: 0xf7ff4638
    6664:			; <UNDEFINED> instruction: 0xe794f87b
    6668:	andcs	r4, r5, #819200	; 0xc8000
    666c:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
    6670:			; <UNDEFINED> instruction: 0xf7fa4478
    6674:			; <UNDEFINED> instruction: 0x4601ee54
    6678:			; <UNDEFINED> instruction: 0xf7ff4638
    667c:			; <UNDEFINED> instruction: 0xe788f83b
    6680:	andcs	r4, r5, #753664	; 0xb8000
    6684:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    6688:			; <UNDEFINED> instruction: 0xf7fa4478
    668c:	strmi	lr, [r1], -r8, asr #28
    6690:			; <UNDEFINED> instruction: 0xf7ff4638
    6694:	ldrb	pc, [ip, -r3, ror #16]!	; <UNPREDICTABLE>
    6698:	andcs	r4, r5, #688128	; 0xa8000
    669c:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    66a0:			; <UNDEFINED> instruction: 0xf7fa4478
    66a4:			; <UNDEFINED> instruction: 0x4601ee3c
    66a8:			; <UNDEFINED> instruction: 0xf7ff4638
    66ac:			; <UNDEFINED> instruction: 0xe770f857
    66b0:	andcs	r4, r5, #622592	; 0x98000
    66b4:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    66b8:			; <UNDEFINED> instruction: 0xf7fa4478
    66bc:			; <UNDEFINED> instruction: 0x4601ee30
    66c0:			; <UNDEFINED> instruction: 0xf7ff4638
    66c4:	strb	pc, [r4, -fp, asr #16]!	; <UNPREDICTABLE>
    66c8:	andcs	r4, r5, #557056	; 0x88000
    66cc:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
    66d0:			; <UNDEFINED> instruction: 0xf7fa4478
    66d4:	strmi	lr, [r1], -r4, lsr #28
    66d8:			; <UNDEFINED> instruction: 0xf7ff4638
    66dc:	smmulr	r8, pc, r8	; <UNPREDICTABLE>
    66e0:	mcr	7, 1, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    66e4:	andeq	r4, r1, r2, lsl #20
    66e8:	andeq	r0, r0, r4, lsl #3
    66ec:	strdeq	r3, [r0], -r2
    66f0:	andeq	r3, r0, r6, asr #25
    66f4:	andeq	r2, r0, r0, asr r4
    66f8:	strdeq	r3, [r0], -lr
    66fc:	andeq	r2, r0, r8, lsr r4
    6700:	andeq	r4, r1, r6, lsr #17
    6704:	andeq	r3, r0, r4, asr fp
    6708:	andeq	r2, r0, sl, lsl #8
    670c:	andeq	r3, r0, ip, ror fp
    6710:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6714:	andeq	r3, r0, r2, ror ip
    6718:	andeq	r3, r0, r4, asr #24
    671c:	andeq	r2, r0, r6, lsr #7
    6720:	andeq	r3, r0, ip, lsl #28
    6724:	andeq	r3, r0, r6, lsr #23
    6728:	andeq	r2, r0, ip, ror r3
    672c:	andeq	r3, r0, r2, ror fp
    6730:	andeq	r2, r0, r4, ror #6
    6734:	andeq	r3, r0, lr, lsl #23
    6738:	andeq	r2, r0, ip, asr #6
    673c:	andeq	r3, r0, r2, lsr #21
    6740:	andeq	r2, r0, r4, lsr r3
    6744:	andeq	r3, r0, r2, lsl #22
    6748:	andeq	r2, r0, ip, lsl r3
    674c:	andeq	r3, r0, lr, lsr #21
    6750:	andeq	r2, r0, r4, lsl #6
    6754:			; <UNDEFINED> instruction: 0x00003ab6
    6758:	andeq	r2, r0, ip, ror #5
    675c:			; <UNDEFINED> instruction: 0xf100b570
    6760:	addlt	r0, r2, r8, lsl #12
    6764:	strmi	r4, [r4], -sp, lsl #12
    6768:	andls	r4, r1, #48, 12	; 0x3000000
    676c:			; <UNDEFINED> instruction: 0xf8bef7ff
    6770:	ldrtmi	r9, [r2], -r1, lsl #18
    6774:			; <UNDEFINED> instruction: 0xf7ff4628
    6778:	cmplt	r0, r9, asr lr	; <UNPREDICTABLE>
    677c:	ldrbeq	r6, [fp], -r3, ror #16
    6780:			; <UNDEFINED> instruction: 0xf04fbf57
    6784:			; <UNDEFINED> instruction: 0xf04f30ff
    6788:	movwcs	r3, #8447	; 0x20ff
    678c:	andlt	r6, r2, r3, lsr #1
    6790:	svclt	0x0000bd70
    6794:			; <UNDEFINED> instruction: 0x4604b538
    6798:	tstlt	r1, r5, lsl r6
    679c:	cmnlt	r3, fp, lsl #16
    67a0:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    67a4:	stmdami	r9, {r0, r2, r9, sp}
    67a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    67ac:	ldc	7, cr15, [r6, #1000]!	; 0x3e8
    67b0:	strmi	r4, [r1], -sl, lsr #12
    67b4:			; <UNDEFINED> instruction: 0xf7ff4620
    67b8:	stmdbmi	r5, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    67bc:	stmdami	r5, {r0, r2, r9, sp}
    67c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    67c4:	svclt	0x0000e7f2
    67c8:	strdeq	r3, [r0], -r0
    67cc:	andeq	r2, r0, r2, lsl r2
    67d0:	andeq	r3, r0, ip, ror #21
    67d4:	strdeq	r2, [r0], -sl
    67d8:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
    67dc:	ldrmi	r4, [r6], -r5, lsl #12
    67e0:	ldmdavc	fp, {r0, r1, r7, r8, ip, sp, pc}
    67e4:	ldfltp	f3, [r0, #-12]!
    67e8:	andcs	r4, r5, #245760	; 0x3c000
    67ec:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    67f0:			; <UNDEFINED> instruction: 0xf7fa4478
    67f4:			; <UNDEFINED> instruction: 0x4632ed94
    67f8:	strtmi	r4, [r8], -r1, lsl #12
    67fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6800:	stclt	7, cr15, [r0], {255}	; 0xff
    6804:	stmdami	sl, {r2, r3, r9, sl, lr}
    6808:	andcs	r4, r5, #163840	; 0x28000
    680c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6810:	stc	7, cr15, [r4, #1000]	; 0x3e8
    6814:			; <UNDEFINED> instruction: 0x46014632
    6818:			; <UNDEFINED> instruction: 0xf7ff4628
    681c:	blmi	1c59f0 <fchmod@plt+0x1c4390>
    6820:	tstcc	r8, #2063597568	; 0x7b000000
    6824:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    6828:			; <UNDEFINED> instruction: 0x00003abe
    682c:	andeq	r2, r0, ip, asr #3
    6830:			; <UNDEFINED> instruction: 0x000021b0
    6834:	andeq	r3, r0, sl, lsl #21
    6838:	andeq	r3, r0, r8, lsr #21
    683c:	addmi	r6, sl, #32768	; 0x8000
    6840:	ldrlt	sp, [r0, #-22]	; 0xffffffea
    6844:	stmdavs	r4, {r1, r7, ip, sp, pc}
    6848:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    684c:	movwcc	fp, #6482	; 0x1952
    6850:	rsccc	pc, r8, r4, asr #17
    6854:	blle	31145c <fchmod@plt+0x30fdfc>
    6858:	tstvs	r1, r1, lsl #6
    685c:	sbcscc	pc, r1, r0, lsl #17
    6860:	ldclt	0, cr11, [r0, #-8]
    6864:	mvnsle	r2, r0, lsl #18
    6868:			; <UNDEFINED> instruction: 0xf8c43b01
    686c:	ldrb	r3, [r1, r8, ror #1]!
    6870:	movwls	r4, #6000	; 0x1770
    6874:	stmdavs	r0!, {r1, r2, r3, r5, r8, sp}^
    6878:	bmi	159490 <fchmod@plt+0x157e30>
    687c:	ldrbtmi	r9, [fp], #-0
    6880:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    6884:			; <UNDEFINED> instruction: 0xf7fb4478
    6888:	svclt	0x0000fbcb
    688c:	andeq	r3, r0, r6, ror #20
    6890:	andeq	r3, r0, lr, lsr #21
    6894:	muleq	r0, r4, sl
    6898:	tstmi	r9, #12779520	; 0xc30000
    689c:	ldrbmi	r6, [r0, -r1, asr #1]!
    68a0:	b	8e0bb4 <fchmod@plt+0x8df554>
    68a4:	sbcvs	r0, r1, r1, lsl #2
    68a8:	svclt	0x00004770
    68ac:	sbcvs	r2, r3, r0, lsl #6
    68b0:	svclt	0x00004770
    68b4:	sbcvs	r6, r3, fp, asr #17
    68b8:	svclt	0x00004770
    68bc:	ldrbmi	r6, [r0, -r1, lsl #1]!
    68c0:			; <UNDEFINED> instruction: 0x4604b538
    68c4:	eorcc	r2, ip, r0, lsl #10
    68c8:	eorvs	r7, r5, r5, lsr #2
    68cc:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    68d0:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    68d4:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
    68d8:			; <UNDEFINED> instruction: 0xf0005509
    68dc:	stmib	r4, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    68e0:	cfldr32lt	mvfx5, [r8, #-56]!	; 0xffffffc8
    68e4:			; <UNDEFINED> instruction: 0x4604b538
    68e8:	movwcs	r2, #25856	; 0x6500
    68ec:			; <UNDEFINED> instruction: 0xf8403020
    68f0:			; <UNDEFINED> instruction: 0x61253c0c
    68f4:	sbcspl	pc, r1, r4, lsl #17
    68f8:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    68fc:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    6900:	stc2l	0, cr15, [r6, #-0]
    6904:	movwcs	r2, #512	; 0x200
    6908:	subseq	pc, r8, r4, lsl #2
    690c:	teqcs	r2, #196, 18	; 0x310000
    6910:	sbcspl	pc, r0, r4, lsl #17
    6914:	sbcpl	pc, r4, r4, asr #17
    6918:	adcspl	pc, r0, r4, asr #17
    691c:	adcpl	pc, ip, r4, asr #17
    6920:	strpl	lr, [sp, #-2500]!	; 0xfffff63c
    6924:	strpl	lr, [pc, #-2500]!	; 5f68 <fchmod@plt+0x4908>
    6928:	eorspl	pc, r0, r4, lsl #17
    692c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sp, lr}^
    6930:	stmib	r4, {r0, r1, r2, r3, r8, sl, ip, lr}^
    6934:	strbtvs	r5, [r5], #1297	; 0x511
    6938:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
    693c:	stc2	0, cr15, [r8, #-0]
    6940:	addseq	pc, r8, r4, lsl #2
    6944:	ldrpl	lr, [r9, #-2500]	; 0xfffff63c
    6948:	rsbspl	pc, r0, r4, lsl #17
    694c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sl, sp, lr}^
    6950:	stmib	r4, {r0, r1, r2, r3, r4, r8, sl, ip, lr}^
    6954:			; <UNDEFINED> instruction: 0xf8c45521
    6958:	stmib	r4, {r2, r3, r7, ip, lr}^
    695c:			; <UNDEFINED> instruction: 0xf0005524
    6960:			; <UNDEFINED> instruction: 0x4628fd17
    6964:	strpl	lr, [r9, #-2500]!	; 0xfffff63c
    6968:	blx	fedc4968 <fchmod@plt+0xfedc3308>
    696c:	strmi	r6, [r3], -r5, ror #6
    6970:			; <UNDEFINED> instruction: 0x63a34628
    6974:	blx	fec44974 <fchmod@plt+0xfec43314>
    6978:	andspl	lr, sp, r4, asr #19
    697c:	svclt	0x0000bd38
    6980:			; <UNDEFINED> instruction: 0x4604b538
    6984:	andcc	r2, r8, r0, lsl #10
    6988:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
    698c:			; <UNDEFINED> instruction: 0xf7ff5538
    6990:			; <UNDEFINED> instruction: 0xf8c4ffa9
    6994:	stmib	r4, {r3, r5, r6, r7, ip, lr}^
    6998:	cfldr32lt	mvfx4, [r8, #-8]!
    699c:	stmib	r1, {r0, r1, r6, r7, fp, sp, lr}^
    69a0:	sbcvs	r0, r1, r0, lsl #6
    69a4:	svclt	0x00004770
    69a8:	ldrdeq	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    69ac:	svclt	0x00004770
    69b0:	msreq	CPSR_fs, #0, 2
    69b4:	strlt	r4, [r0, #-665]	; 0xfffffd67
    69b8:	eorsle	fp, r3, r3, lsl #1
    69bc:	tstlt	fp, fp, lsl #16
    69c0:	andlt	r2, r3, r1
    69c4:	blx	144b42 <fchmod@plt+0x1434e2>
    69c8:	tstlt	r3, fp, asr #18
    69cc:	blcs	24a40 <fchmod@plt+0x233e0>
    69d0:	stmibvs	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    69d4:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    69d8:	mvnsle	r2, r0, lsl #22
    69dc:	tstlt	r3, fp, asr #20
    69e0:	blcs	24a54 <fchmod@plt+0x233f4>
    69e4:	bvs	fe2fb19c <fchmod@plt+0xfe2f9b3c>
    69e8:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    69ec:	mvnle	r2, r0, lsl #22
    69f0:	tstlt	r3, fp, lsl #20
    69f4:	blcs	24a68 <fchmod@plt+0x23408>
    69f8:	stmibvs	fp, {r1, r5, r6, r7, r8, ip, lr, pc}^
    69fc:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    6a00:	bicsle	r2, sp, r0, lsl #22
    6a04:	eoreq	pc, ip, r1, lsl #2
    6a08:			; <UNDEFINED> instruction: 0xf0009101
    6a0c:	stmdbls	r1, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    6a10:	bicsle	r2, r5, r0, lsl #16
    6a14:	blcs	21848 <fchmod@plt+0x201e8>
    6a18:	blvs	ff23b168 <fchmod@plt+0xff239b08>
    6a1c:	svclt	0x00183800
    6a20:	strb	r2, [lr, r1]
    6a24:	blcs	20c38 <fchmod@plt+0x1f5d8>
    6a28:	stmiavs	r3, {r1, r3, r6, r7, r8, ip, lr, pc}^
    6a2c:	blcs	2ae38 <fchmod@plt+0x297d8>
    6a30:	stmdbvs	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
    6a34:	bicle	r2, r3, r0, lsl #22
    6a38:			; <UNDEFINED> instruction: 0xf0003020
    6a3c:	stmdbls	r1, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    6a40:	adcsle	r2, fp, r0, lsl #16
    6a44:	svclt	0x0000e7bc
    6a48:			; <UNDEFINED> instruction: 0xf7fbb570
    6a4c:	stmdavc	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6a50:	strmi	r4, [r5], -r6, lsl #12
    6a54:	tstcs	r8, ip, asr r1
    6a58:			; <UNDEFINED> instruction: 0xf7fe4620
    6a5c:	smlattlt	r8, r7, ip, pc	; <UNPREDICTABLE>
    6a60:	strteq	pc, [r0], #-68	; 0xffffffbc
    6a64:			; <UNDEFINED> instruction: 0xf815702c
    6a68:	stccs	15, cr4, [r0], {1}
    6a6c:			; <UNDEFINED> instruction: 0x4630d1f3
    6a70:			; <UNDEFINED> instruction: 0xf7fd4d1f
    6a74:			; <UNDEFINED> instruction: 0xf248fc8b
    6a78:	vrsra.s8	q8, <illegal reg q8.5>, #8
    6a7c:			; <UNDEFINED> instruction: 0xf64f0307
    6a80:	ldrbtmi	r7, [sp], #-497	; 0xfffffe0f
    6a84:	andcc	pc, r0, #166912	; 0x28c00
    6a88:	blx	499da <fchmod@plt+0x4837a>
    6a8c:			; <UNDEFINED> instruction: 0xf8550312
    6a90:	bl	156b24 <fchmod@plt+0x1554c4>
    6a94:	ldmdblt	ip, {r0, r1, r7, r8, sl}
    6a98:	strtmi	lr, [r5], -lr
    6a9c:	cmplt	ip, r4, lsr #16
    6aa0:	ldrtmi	r6, [r1], -r0, ror #16
    6aa4:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
    6aa8:	mvnsle	r2, r0, lsl #16
    6aac:			; <UNDEFINED> instruction: 0xf7fa4630
    6ab0:	stmdavs	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6ab4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6ab8:			; <UNDEFINED> instruction: 0xf7fc20f0
    6abc:			; <UNDEFINED> instruction: 0x4604f879
    6ac0:			; <UNDEFINED> instruction: 0xff5ef7ff
    6ac4:			; <UNDEFINED> instruction: 0xf7fc4630
    6ac8:	blmi	2c4de4 <fchmod@plt+0x2c3784>
    6acc:			; <UNDEFINED> instruction: 0x4602447b
    6ad0:	andcs	r6, r0, #98	; 0x62
    6ad4:	ldmib	r3, {r1, r5, sp, lr}^
    6ad8:	ldrtmi	r1, [r0], -r0, lsl #4
    6adc:	tstcc	r1, ip, lsr #32
    6ae0:	stmib	r3, {r0, r9, ip, sp}^
    6ae4:			; <UNDEFINED> instruction: 0xf7fa1200
    6ae8:	strtmi	lr, [r0], -r0, ror #23
    6aec:	svclt	0x0000bd70
    6af0:	ldrsbeq	r6, [r1], -r6	; <UNPREDICTABLE>
    6af4:	andseq	r6, r1, r4, lsl #1
    6af8:	addlt	fp, r2, r0, lsl r5
    6afc:			; <UNDEFINED> instruction: 0xf7ff4604
    6b00:	cmnlt	r0, r3, asr pc	; <UNPREDICTABLE>
    6b04:	svclt	0x00182801
    6b08:	mrsle	r2, (UNDEF: 8)
    6b0c:			; <UNDEFINED> instruction: 0xf10469a3
    6b10:	stmdblt	r3!, {r3}
    6b14:			; <UNDEFINED> instruction: 0xb1b86840
    6b18:	blcs	20f2c <fchmod@plt+0x1f8cc>
    6b1c:	strdlt	sp, [r2], -sl
    6b20:			; <UNDEFINED> instruction: 0xf104bd10
    6b24:	strmi	r0, [r3], -r8
    6b28:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    6b2c:	bcs	55344 <fchmod@plt+0x53ce4>
    6b30:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, lr, pc}^
    6b34:	rscsle	r2, r2, r0, lsl #22
    6b38:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    6b3c:	bcs	55354 <fchmod@plt+0x53cf4>
    6b40:			; <UNDEFINED> instruction: 0x4618d8f7
    6b44:	ldclt	0, cr11, [r0, #-8]
    6b48:	orrcs	r6, r4, r0, ror #16
    6b4c:	bmi	159764 <fchmod@plt+0x158104>
    6b50:	ldrbtmi	r9, [fp], #-0
    6b54:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    6b58:			; <UNDEFINED> instruction: 0xf7fb4478
    6b5c:	svclt	0x0000fa61
    6b60:	andeq	r3, r0, lr, ror #15
    6b64:	andeq	r3, r0, r6, lsr r9
    6b68:	andeq	r3, r0, r8, lsl r8
    6b6c:			; <UNDEFINED> instruction: 0xf7ffb510
    6b70:	strmi	pc, [r4], -fp, ror #30
    6b74:			; <UNDEFINED> instruction: 0xffc0f7ff
    6b78:	ldfltd	f3, [r0, #-0]
    6b7c:	andcs	r4, r5, #4, 18	; 0x10000
    6b80:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    6b84:			; <UNDEFINED> instruction: 0xf7fa4478
    6b88:	stmdavs	r1!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    6b8c:	blx	444b82 <fchmod@plt+0x443522>
    6b90:	andeq	r3, r0, lr, lsl #16
    6b94:	andeq	r1, r0, r8, lsr lr
    6b98:	mvnsmi	lr, sp, lsr #18
    6b9c:	stmvs	fp, {r0, r5, r6, r8, r9, ip, sp, pc}
    6ba0:	blcs	183e0 <fchmod@plt+0x16d80>
    6ba4:	stcvs	0, cr13, [r3], {50}	; 0x32
    6ba8:	streq	pc, [r8, #-256]	; 0xffffff00
    6bac:	ldmvs	sl, {r7, r9, sl, lr}
    6bb0:	stmiavs	r2, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    6bb4:	strvs	fp, [r1], #-2378	; 0xfffff6b6
    6bb8:	addne	pc, r0, r0, asr #17
    6bbc:	pop	{r3, r5, r9, sl, lr}
    6bc0:	stmdavs	ip!, {r4, r5, r6, r7, r8, pc}^
    6bc4:	blvs	fe8f305c <fchmod@plt+0xfe8f19fc>
    6bc8:	addsmi	r4, lr, #38797312	; 0x2500000
    6bcc:	udf	#23833	; 0x5d19
    6bd0:			; <UNDEFINED> instruction: 0xf7fb20d8
    6bd4:	strmi	pc, [r7], -sp, ror #31
    6bd8:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    6bdc:	stmib	r7, {r4, r9, fp, lr}^
    6be0:	ldrbtmi	r8, [sl], #-1024	; 0xfffffc00
    6be4:			; <UNDEFINED> instruction: 0x67be63be
    6be8:	rsbvs	r6, pc, r3, asr r8	; <UNPREDICTABLE>
    6bec:	movwcc	r4, #5693	; 0x163d
    6bf0:	subsvs	r4, r3, r8, lsr #12
    6bf4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6bf8:			; <UNDEFINED> instruction: 0x21b34a0a
    6bfc:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    6c00:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6c04:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    6c08:	blx	2c4bfc <fchmod@plt+0x2c359c>
    6c0c:			; <UNDEFINED> instruction: 0x21b54a08
    6c10:	stmdami	r9, {r3, r8, r9, fp, lr}
    6c14:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6c18:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    6c1c:	blx	44c10 <fchmod@plt+0x435b0>
    6c20:	andseq	r5, r1, lr, ror #30
    6c24:	andeq	r3, r0, ip, lsl #17
    6c28:	ldrdeq	r3, [r0], -r2
    6c2c:	andeq	r3, r0, sl, ror #14
    6c30:	andeq	r3, r0, r8, ror r8
    6c34:	ldrdeq	r3, [r0], -r6
    6c38:	andeq	r3, r0, r6, asr r7
    6c3c:	addlt	fp, r3, r0, lsl #10
    6c40:			; <UNDEFINED> instruction: 0xf7ff9101
    6c44:	stmdbls	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    6c48:			; <UNDEFINED> instruction: 0xf85db003
    6c4c:			; <UNDEFINED> instruction: 0xf7ffeb04
    6c50:	svclt	0x0000bfa3
    6c54:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    6c58:			; <UNDEFINED> instruction: 0x47706818
    6c5c:			; <UNDEFINED> instruction: 0x00115efa
    6c60:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    6c64:			; <UNDEFINED> instruction: 0x47706858
    6c68:	andseq	r5, r1, lr, ror #29
    6c6c:	andcs	fp, r8, r8, lsl #10
    6c70:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6c74:	stmib	r0, {r9, sp}^
    6c78:	sfmlt	f2, 4, [r8, #-0]
    6c7c:	stmdavs	r4, {r4, r5, sl, ip, sp, pc}
    6c80:	stmdavs	r3, {r2, r7, r8, fp, ip, sp, pc}^
    6c84:	ldrbvc	pc, [r0, #1615]!	; 0x64f	; <UNPREDICTABLE>
    6c88:	addseq	r4, sl, lr, lsl #18
    6c8c:	bcc	117e78 <fchmod@plt+0x116818>
    6c90:	adcmi	r4, fp, #285212672	; 0x11000000
    6c94:			; <UNDEFINED> instruction: 0xf851dc0b
    6c98:	cmplt	sl, r4, lsl #30
    6c9c:	streq	pc, [r8], #-258	; 0xfffffefe
    6ca0:	subvs	r3, r3, r1, lsl #6
    6ca4:	stmdavs	r3!, {r2, r5, fp, sp, lr}
    6ca8:	movwcc	fp, #33083	; 0x813b
    6cac:	strtmi	r6, [r0], -r3
    6cb0:			; <UNDEFINED> instruction: 0x4770bc30
    6cb4:	subvs	r3, r3, r1, lsl #6
    6cb8:	andvs	lr, r3, fp, ror #15
    6cbc:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
    6cc0:	svclt	0x00004770
    6cc4:	andseq	r5, r1, ip, asr #29
    6cc8:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    6ccc:	stmdavs	r3, {r0, r2, r7, r8, fp, ip, sp, pc}^
    6cd0:	ldrbtvc	pc, [r0], #1615	; 0x64f	; <UNPREDICTABLE>
    6cd4:	addseq	r4, sl, pc, lsl #18
    6cd8:	bcc	117ec4 <fchmod@plt+0x116864>
    6cdc:	adcmi	r4, r3, #285212672	; 0x11000000
    6ce0:			; <UNDEFINED> instruction: 0xf851dc09
    6ce4:	cmplt	sl, r4, lsl #30
    6ce8:	streq	pc, [r8, #-258]	; 0xfffffefe
    6cec:	subvs	r3, r3, r1, lsl #6
    6cf0:	teqlt	r3, fp, ror #16
    6cf4:	strtmi	r6, [r8], -r3
    6cf8:			; <UNDEFINED> instruction: 0x4770bc30
    6cfc:	subvs	r3, r3, r1, lsl #6
    6d00:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6d04:	blcs	20d78 <fchmod@plt+0x1f718>
    6d08:	movwcc	sp, #33012	; 0x80f4
    6d0c:	strtmi	r6, [r8], -r3
    6d10:			; <UNDEFINED> instruction: 0x4770bc30
    6d14:	andseq	r5, r1, r0, lsl #29
    6d18:	blt	ff144d08 <fchmod@plt+0xff1436a8>
    6d1c:			; <UNDEFINED> instruction: 0xf7feb510
    6d20:	strcs	pc, [r0], #-2331	; 0xfffff6e5
    6d24:			; <UNDEFINED> instruction: 0xf856f7fc
    6d28:	stmdami	r9, {r3, r8, r9, fp, lr}
    6d2c:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    6d30:	rsbscc	pc, pc, #12582912	; 0xc00000
    6d34:	blcc	117f1c <fchmod@plt+0x1168bc>
    6d38:	rsbsvc	pc, r0, #8388608	; 0x800000
    6d3c:	strmi	lr, [r0], #-2496	; 0xfffff640
    6d40:	svcne	0x0004f843
    6d44:			; <UNDEFINED> instruction: 0xd1fb4293
    6d48:	svclt	0x0000bd10
    6d4c:	andseq	r5, r1, sl, lsr #28
    6d50:	andseq	r5, r1, ip, lsl lr
    6d54:	svcmi	0x00f0e92d
    6d58:	mcrrmi	6, 0, r4, ip, cr7
    6d5c:	blhi	c2218 <fchmod@plt+0xc0bb8>
    6d60:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    6d64:	addseq	fp, fp, r5, lsl #1
    6d68:			; <UNDEFINED> instruction: 0xf7fb1c58
    6d6c:	stmdavs	r2!, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6d70:	svclt	0x00a22a00
    6d74:	bl	f17c <fchmod@plt+0xdb1c>
    6d78:	svcne	0x00030282
    6d7c:	blle	d8784 <fchmod@plt+0xd7124>
    6d80:	svcne	0x0004f843
    6d84:			; <UNDEFINED> instruction: 0xd1fb429a
    6d88:	stclmi	3, cr2, [r1, #-0]
    6d8c:			; <UNDEFINED> instruction: 0x469a461e
    6d90:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    6d94:			; <UNDEFINED> instruction: 0xf5059302
    6d98:	blmi	f9539c <fchmod@plt+0xf93d3c>
    6d9c:			; <UNDEFINED> instruction: 0xf8df3d04
    6da0:			; <UNDEFINED> instruction: 0xf509b0f8
    6da4:	ldrbtmi	r7, [fp], #-2416	; 0xfffff690
    6da8:	mcr	4, 0, r4, cr8, cr11, {7}
    6dac:			; <UNDEFINED> instruction: 0xf8553a10
    6db0:	bcs	129c8 <fchmod@plt+0x11368>
    6db4:	strcs	sp, [r0], #-90	; 0xffffffa6
    6db8:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    6dbc:	mvnsle	r2, r0, lsl #20
    6dc0:	tstcs	r1, r3, asr r6
    6dc4:			; <UNDEFINED> instruction: 0x4638465a
    6dc8:	strmi	r9, [lr], #-1024	; 0xfffffc00
    6dcc:	bl	fec44dbc <fchmod@plt+0xfec4375c>
    6dd0:	bl	211ddc <fchmod@plt+0x21077c>
    6dd4:	svclt	0x001e0184
    6dd8:	movwcc	r9, #6915	; 0x1b03
    6ddc:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    6de0:			; <UNDEFINED> instruction: 0xf10a45a9
    6de4:			; <UNDEFINED> instruction: 0xf1020a01
    6de8:	andvs	r0, sl, r1, lsl #4
    6dec:	blmi	afb570 <fchmod@plt+0xaf9f10>
    6df0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    6df4:	svclt	0x00c82c00
    6df8:	orreq	lr, r4, #8, 22	; 0x2000
    6dfc:	sub	sp, r2, r2, lsl #24
    6e00:	andle	r3, r3, r1, lsl #24
    6e04:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    6e08:	rscsle	r2, r9, r0, lsl #20
    6e0c:			; <UNDEFINED> instruction: 0x9090f8df
    6e10:	streq	lr, [r4, #2824]	; 0xb08
    6e14:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    6e18:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    6e1c:	strbmi	r4, [sl], -r3, lsr #12
    6e20:	tstcs	r1, r1, lsl #24
    6e24:			; <UNDEFINED> instruction: 0x96004638
    6e28:	bl	fe0c4e18 <fchmod@plt+0xfe0c37b8>
    6e2c:	mvnsle	r1, r3, ror #24
    6e30:	bmi	718790 <fchmod@plt+0x717130>
    6e34:	blls	8f240 <fchmod@plt+0x8dbe0>
    6e38:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    6e3c:	bl	1e44e2c <fchmod@plt+0x1e437cc>
    6e40:	bmi	66da54 <fchmod@plt+0x66c3f4>
    6e44:	ldrtmi	r2, [r8], -r1, lsl #2
    6e48:	movwls	r4, #1146	; 0x47a
    6e4c:			; <UNDEFINED> instruction: 0xf7fa4633
    6e50:	ldmdbmi	r6, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    6e54:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6e58:	mrc2	7, 2, pc, cr14, cr11, {7}
    6e5c:	andlt	r4, r5, r0, asr #12
    6e60:	blhi	c215c <fchmod@plt+0xc0afc>
    6e64:	svcmi	0x00f0e8bd
    6e68:	blt	744e58 <fchmod@plt+0x7437f8>
    6e6c:	tstcs	r1, r2, lsl #24
    6e70:	ldrbmi	r9, [r3], -r0, lsl #4
    6e74:	bcs	4426dc <fchmod@plt+0x44107c>
    6e78:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    6e7c:			; <UNDEFINED> instruction: 0xf7fa9402
    6e80:			; <UNDEFINED> instruction: 0x4641eb58
    6e84:	blle	ff540d38 <fchmod@plt+0xff53f6d8>
    6e88:	svclt	0x0000e7c0
    6e8c:			; <UNDEFINED> instruction: 0x00115df0
    6e90:	andseq	r5, r1, r6, asr #27
    6e94:	andeq	r3, r0, lr, asr r6
    6e98:	andeq	r3, r0, ip, asr r6
    6e9c:	andseq	r5, r1, r0, ror #26
    6ea0:	andeq	r3, r0, lr, asr #12
    6ea4:	andeq	r3, r0, r6, ror #11
    6ea8:	strdeq	r3, [r0], -r4
    6eac:	muleq	r0, r6, r0
    6eb0:	ldrbmi	lr, [r0, sp, lsr #18]!
    6eb4:	ldcmi	0, cr11, [pc], {132}	; 0x84
    6eb8:			; <UNDEFINED> instruction: 0xf8df2602
    6ebc:	strcs	r9, [r3, #-124]	; 0xffffff84
    6ec0:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6ec4:	svcmi	0x001e447c
    6ec8:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    6ecc:			; <UNDEFINED> instruction: 0x4621447f
    6ed0:	strtmi	r2, [r8], -r0, lsl #4
    6ed4:			; <UNDEFINED> instruction: 0xf7fa348c
    6ed8:	stmdblt	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}^
    6edc:			; <UNDEFINED> instruction: 0xf04f2e01
    6ee0:			; <UNDEFINED> instruction: 0xf04f0502
    6ee4:	mvnsle	r0, r1, lsl #12
    6ee8:	pop	{r2, ip, sp, pc}
    6eec:	blmi	568eb4 <fchmod@plt+0x567854>
    6ef0:	andcs	r4, r5, #76546048	; 0x4900000
    6ef4:	ldmpl	fp!, {r6, r9, sl, lr}^
    6ef8:	ldrdge	pc, [r0], -r3
    6efc:	b	3c4eec <fchmod@plt+0x3c388c>
    6f00:	strtmi	r4, [r8], -r2, lsl #12
    6f04:			; <UNDEFINED> instruction: 0xf7fa9203
    6f08:	andls	lr, r2, r0, asr sl
    6f0c:	b	ff5c4efc <fchmod@plt+0xff5c389c>
    6f10:			; <UNDEFINED> instruction: 0xf7fa6800
    6f14:	ldmib	sp, {r3, r4, r7, r9, fp, sp, lr, pc}^
    6f18:	strmi	r3, [r1], -r2, lsl #4
    6f1c:	tstls	r0, r0, asr r6
    6f20:			; <UNDEFINED> instruction: 0xf7fa2101
    6f24:	blmi	241b44 <fchmod@plt+0x2404e4>
    6f28:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6f2c:	andsvs	r3, r3, r1, lsl #6
    6f30:	svclt	0x0000e7d4
    6f34:	andseq	r5, r5, r8, asr ip
    6f38:	strdeq	r3, [r0], -r8
    6f3c:	strdeq	r1, [r0], -r2
    6f40:	andeq	r3, r1, r0, ror pc
    6f44:	andeq	r0, r0, r8, lsl #3
    6f48:			; <UNDEFINED> instruction: 0x000001bc
    6f4c:	andcs	r4, r5, #13312	; 0x3400
    6f50:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    6f54:	strmi	r4, [r4], -ip, lsl #26
    6f58:	addlt	r4, r5, ip, lsl #18
    6f5c:	ldmdbpl	fp, {r2, r3, fp, lr}^
    6f60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6f64:			; <UNDEFINED> instruction: 0xf7fa681d
    6f68:	ldrdls	lr, [r3], -sl
    6f6c:			; <UNDEFINED> instruction: 0xff7cf7fc
    6f70:	tstcs	r1, r3, lsl #20
    6f74:	strmi	r9, [r3], -r0, lsl #8
    6f78:			; <UNDEFINED> instruction: 0xf7fa4628
    6f7c:	ldrdlt	lr, [r5], -sl
    6f80:	svclt	0x0000bd30
    6f84:	andeq	r3, r1, sl, ror #29
    6f88:	andeq	r0, r0, r8, lsl #3
    6f8c:	andeq	r3, r0, r4, lsl #13
    6f90:	andeq	r1, r0, sl, asr sl
    6f94:	bmi	b19448 <fchmod@plt+0xb17de8>
    6f98:	blmi	b18184 <fchmod@plt+0xb16b24>
    6f9c:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    6fa0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    6fa4:	strbtmi	r4, [sp], -sl, lsr #18
    6fa8:	eorls	r6, r3, #1179648	; 0x120000
    6fac:	andeq	pc, r0, #79	; 0x4f
    6fb0:	addcs	r4, ip, #40, 30	; 0xa0
    6fb4:	ldmdapl	ip, {r1, r2, r9, sl, lr}^
    6fb8:	tstcs	r0, pc, ror r4
    6fbc:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    6fc0:	eorvs	r3, r3, r1, lsl #6
    6fc4:	b	fe5c4fb4 <fchmod@plt+0xfe5c3954>
    6fc8:			; <UNDEFINED> instruction: 0xf7faa801
    6fcc:			; <UNDEFINED> instruction: 0x4629ead8
    6fd0:	andcs	r4, r3, sl, lsr r6
    6fd4:	movwls	r2, #769	; 0x301
    6fd8:			; <UNDEFINED> instruction: 0x93212300
    6fdc:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fe0:			; <UNDEFINED> instruction: 0xf107b9d0
    6fe4:	strtmi	r0, [r9], -ip, lsl #5
    6fe8:			; <UNDEFINED> instruction: 0xf7fa2002
    6fec:	strmi	lr, [r2], -sl, ror #19
    6ff0:	ldmdami	r9, {r3, r5, r8, r9, fp, ip, sp, pc}
    6ff4:	mvnscc	pc, pc, asr #32
    6ff8:			; <UNDEFINED> instruction: 0xf7fb4478
    6ffc:	stmdavs	r3!, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    7000:	blcc	59860 <fchmod@plt+0x58200>
    7004:	blmi	41f098 <fchmod@plt+0x41da38>
    7008:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    700c:	blls	8e107c <fchmod@plt+0x8dfa1c>
    7010:	tstle	r2, sl, asr r0
    7014:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    7018:	ldmdbmi	r1, {r0, r1, r8, sl, sp}
    701c:	ldmdami	r1, {r0, r2, r9, sp}
    7020:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7024:	ldmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7028:	strtmi	r4, [r8], -r4, lsl #12
    702c:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7030:			; <UNDEFINED> instruction: 0x46014632
    7034:			; <UNDEFINED> instruction: 0xf7fb4620
    7038:			; <UNDEFINED> instruction: 0xf7faf8d9
    703c:	strcs	lr, [r2, #-2428]	; 0xfffff684
    7040:	svclt	0x0000e7eb
    7044:	andeq	r3, r1, r4, lsr #29
    7048:	andeq	r0, r0, r4, lsl #3
    704c:	muleq	r1, sl, lr
    7050:			; <UNDEFINED> instruction: 0x000001bc
    7054:	andseq	r5, r5, r4, ror #22
    7058:			; <UNDEFINED> instruction: 0xfffffeb5
    705c:	andeq	r3, r1, r4, lsr lr
    7060:	ldrdeq	r3, [r0], -ip
    7064:	muleq	r0, sl, r9
    7068:			; <UNDEFINED> instruction: 0xf7fa2001
    706c:	svclt	0x0000bf85
    7070:			; <UNDEFINED> instruction: 0xf7fab510
    7074:	blmi	401aa4 <fchmod@plt+0x400444>
    7078:	cfstrdne	mvd4, [r2], {123}	; 0x7b
    707c:	stmdacs	r0, {r0, r1, r3, ip, lr, pc}
    7080:	stcle	6, cr4, [r6], {4}
    7084:	andcs	r4, r0, #12, 16	; 0xc0000
    7088:	ldmdapl	r8, {r2, r3, r8, fp, lr}
    708c:			; <UNDEFINED> instruction: 0xf7fb4479
    7090:	strtmi	pc, [r0], -pc, lsl #18
    7094:	stcmi	13, cr11, [sl], {16}
    7098:	stmdbmi	sl, {r0, r2, r9, sp}
    709c:	ldmdbpl	ip, {r1, r3, fp, lr}
    70a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    70a4:	movwcc	r6, #6179	; 0x1823
    70a8:			; <UNDEFINED> instruction: 0xf7fa6023
    70ac:			; <UNDEFINED> instruction: 0xf7fbe938
    70b0:	svclt	0x0000f89d
    70b4:	andeq	r3, r1, r4, asr #27
    70b8:	andeq	r0, r0, ip, lsl #3
    70bc:			; <UNDEFINED> instruction: 0xfffffebd
    70c0:			; <UNDEFINED> instruction: 0x000001bc
    70c4:	muleq	r0, r0, r5
    70c8:	andeq	r1, r0, sl, lsl r9
    70cc:	mvnsmi	lr, #737280	; 0xb4000
    70d0:	bmi	1558930 <fchmod@plt+0x15572d0>
    70d4:	blmi	15732f0 <fchmod@plt+0x1571c90>
    70d8:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    70dc:	svcmi	0x0054447a
    70e0:	strmi	r4, [r8], r5, lsl #12
    70e4:	ldrbtmi	r5, [pc], #-2259	; 70ec <fchmod@plt+0x5a8c>
    70e8:	movwls	r6, #14363	; 0x381b
    70ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    70f0:			; <UNDEFINED> instruction: 0xf7fae004
    70f4:	stmdavs	r3, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    70f8:	tstle	r7, r4, lsl #22
    70fc:	strbmi	r2, [r9], -r0, lsl #4
    7100:			; <UNDEFINED> instruction: 0xf7fa4628
    7104:	mcrrne	9, 6, lr, r2, cr10	; <UNPREDICTABLE>
    7108:	rscsle	r4, r2, r4, lsl #12
    710c:	cmnle	ip, r5, lsr #5
    7110:	stcls	7, cr0, [r2], {115}	; 0x73
    7114:	bmi	11fc548 <fchmod@plt+0x11faee8>
    7118:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    711c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7120:	subsmi	r9, sl, r3, lsl #22
    7124:	strtmi	sp, [r0], -pc, ror #2
    7128:	pop	{r0, r2, ip, sp, pc}
    712c:			; <UNDEFINED> instruction: 0x07f583f0
    7130:	blmi	107c178 <fchmod@plt+0x107ab18>
    7134:	ldrbeq	pc, [pc, #-20]!	; 7128 <fchmod@plt+0x5ac8>	; <UNPREDICTABLE>
    7138:			; <UNDEFINED> instruction: 0xd11058ff
    713c:	strcs	pc, [r7], #-964	; 0xfffffc3c
    7140:	rscle	r2, r8, r0, lsl #24
    7144:	strbtle	r0, [r6], #1840	; 0x730
    7148:	andcs	r4, r5, #60, 18	; 0xf0000
    714c:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    7150:	eors	r4, sl, r8, ror r4
    7154:			; <UNDEFINED> instruction: 0xf0144b3b
    7158:	ldmpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl}^	; <UNPREDICTABLE>
    715c:	stclne	0, cr13, [fp], #-952	; 0xfffffc48
    7160:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    7164:	vstmdble	r6!, {d2-d1}
    7168:	movweq	pc, #53669	; 0xd1a5	; <UNPREDICTABLE>
    716c:			; <UNDEFINED> instruction: 0xf383fab3
    7170:	b	4c96e4 <fchmod@plt+0x4c8084>
    7174:	cmple	r4, r6, asr r3
    7178:	svclt	0x00480731
    717c:	strble	r4, [sl], #1580	; 0x62c
    7180:	eorle	r2, sl, r2, lsl #26
    7184:	andcs	r4, r5, #48, 28	; 0x300
    7188:	ldrbtmi	r4, [lr], #-2352	; 0xfffff6d0
    718c:			; <UNDEFINED> instruction: 0x46304479
    7190:	stmia	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7194:	strtmi	r4, [r8], -r3, lsl #12
    7198:			; <UNDEFINED> instruction: 0xf7fa461d
    719c:	strteq	lr, [r2], -r6, lsl #18
    71a0:	strtle	r9, [r6], #-1
    71a4:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    71a8:	strbmi	r9, [r1], -r1, lsl #20
    71ac:			; <UNDEFINED> instruction: 0xf04f4628
    71b0:			; <UNDEFINED> instruction: 0x47b834ff
    71b4:	ldreq	lr, [r3, -pc, lsr #15]!
    71b8:			; <UNDEFINED> instruction: 0xf04fbf48
    71bc:	strtle	r3, [sl], #1279	; 0x4ff
    71c0:	andcs	r4, r5, #36, 18	; 0x90000
    71c4:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    71c8:			; <UNDEFINED> instruction: 0xf7fa4478
    71cc:	strtmi	lr, [r2], -r8, lsr #17
    71d0:			; <UNDEFINED> instruction: 0xf04f4641
    71d4:			; <UNDEFINED> instruction: 0x47b834ff
    71d8:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    71dc:	stmdami	r0!, {r0, r2, r9, sp}
    71e0:	ldrbtcc	pc, [pc], #79	; 71e8 <fchmod@plt+0x5b88>	; <UNPREDICTABLE>
    71e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    71e8:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    71ec:	ldrmi	r4, [r8, r1, asr #12]!
    71f0:	ldmdbmi	ip, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    71f4:	andcs	r4, r5, #48, 12	; 0x3000000
    71f8:			; <UNDEFINED> instruction: 0xf7fa4479
    71fc:			; <UNDEFINED> instruction: 0x4603e890
    7200:	strcs	lr, [r0], #-2002	; 0xfffff82e
    7204:			; <UNDEFINED> instruction: 0xf7fae787
    7208:	blmi	601468 <fchmod@plt+0x5ffe08>
    720c:	ldmdbmi	r7, {r0, r2, r9, sp}
    7210:	ldmpl	ip!, {r0, r1, r2, r4, fp, lr}^
    7214:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7218:	movwcc	r6, #6179	; 0x1823
    721c:			; <UNDEFINED> instruction: 0xf7fa6023
    7220:			; <UNDEFINED> instruction: 0x4641e87e
    7224:			; <UNDEFINED> instruction: 0xffe2f7fa
    7228:	andeq	r3, r1, r0, ror #26
    722c:	andeq	r0, r0, r4, lsl #3
    7230:	andeq	r3, r1, r6, asr sp
    7234:	andeq	r3, r1, r2, lsr #26
    7238:	muleq	r0, r8, r1
    723c:	andeq	r3, r0, lr, lsl #10
    7240:	andeq	r1, r0, ip, ror #16
    7244:	andeq	r0, r0, r8, ror r1
    7248:	andeq	r1, r0, r2, lsr r8
    724c:	andeq	r3, r0, ip, lsl r5
    7250:	muleq	r0, r2, r2
    7254:	andeq	r3, r0, lr, lsl r5
    7258:	strdeq	r1, [r0], -r4
    725c:	andeq	r3, r0, r4, lsr #9
    7260:	ldrdeq	r1, [r0], -r6
    7264:	ldrdeq	r3, [r0], -ip
    7268:			; <UNDEFINED> instruction: 0x000001bc
    726c:	andeq	r3, r0, r8, lsr #8
    7270:	andeq	r1, r0, r6, lsr #15
    7274:			; <UNDEFINED> instruction: 0x2120b510
    7278:			; <UNDEFINED> instruction: 0xf7fe4604
    727c:	ldrdlt	pc, [r8, -r7]
    7280:	ldclt	0, cr2, [r0, #-0]
    7284:			; <UNDEFINED> instruction: 0x46202118
    7288:			; <UNDEFINED> instruction: 0xf8d0f7fe
    728c:			; <UNDEFINED> instruction: 0x2c7eb930
    7290:			; <UNDEFINED> instruction: 0xf504d006
    7294:	stccs	0, cr7, [r0], {128}	; 0x80
    7298:	ldclt	0, cr13, [r0, #-968]	; 0xfffffc38
    729c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    72a0:	rscscc	pc, pc, pc, asr #32
    72a4:	svclt	0x0000bd10
    72a8:			; <UNDEFINED> instruction: 0x460eb5f8
    72ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    72b0:	stmdavc	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
    72b4:	subsle	r2, r8, r0, lsl #28
    72b8:	ldmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    72bc:	subsle	r2, ip, r0, lsl #22
    72c0:	ands	r4, r3, r7, lsr r6
    72c4:			; <UNDEFINED> instruction: 0x2120783b
    72c8:	bicslt	r4, fp, r8, lsl r6
    72cc:			; <UNDEFINED> instruction: 0xf8aef7fe
    72d0:	cmple	r5, r0, lsl #16
    72d4:	strcc	r7, [r1, -r8, lsr #16]
    72d8:			; <UNDEFINED> instruction: 0xffccf7ff
    72dc:	ldmdavc	r0!, {r2, r9, sl, lr}
    72e0:			; <UNDEFINED> instruction: 0xffc8f7ff
    72e4:	smlabble	sl, r4, r2, r4
    72e8:	svceq	0x0001f815
    72ec:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
    72f0:			; <UNDEFINED> instruction: 0x2120d0e8
    72f4:			; <UNDEFINED> instruction: 0xf89af7fe
    72f8:	mvnle	r2, r0, lsl #16
    72fc:	bne	9412ac <fchmod@plt+0x93fc4c>
    7300:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    7304:	ldmdacs	r0!, {r3, r5, fp, ip, sp, lr}
    7308:			; <UNDEFINED> instruction: 0xf815d109
    730c:	ldmdacs	r0!, {r0, r8, r9, sl, fp}
    7310:	blcs	c3b704 <fchmod@plt+0xc3a0a4>
    7314:			; <UNDEFINED> instruction: 0xf816d103
    7318:	blcs	c16f24 <fchmod@plt+0xc158c4>
    731c:	strcs	sp, [r0], #-251	; 0xffffff05
    7320:	ldmdavc	r0!, {r1, r3, sp, lr, pc}
    7324:			; <UNDEFINED> instruction: 0xf882f7fe
    7328:	ldmdblt	r4, {r5, r6, r8, ip, sp, pc}
    732c:	ldmdavc	r0!, {r2, r3, r5, fp, ip, sp, lr}
    7330:			; <UNDEFINED> instruction: 0xf8151a24
    7334:	strcc	r0, [r1], -r1, lsl #30
    7338:			; <UNDEFINED> instruction: 0xf7fe2120
    733c:	msrcs	CPSR_, r7, ror r8
    7340:	mvnle	r2, r0, lsl #16
    7344:			; <UNDEFINED> instruction: 0x21207828
    7348:			; <UNDEFINED> instruction: 0xf870f7fe
    734c:	ldmdavc	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    7350:			; <UNDEFINED> instruction: 0xf7fe2120
    7354:	stmiblt	r0!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
    7358:	bicsle	r2, r1, r0, lsl #24
    735c:	str	r7, [fp, r8, lsr #16]!
    7360:	ldmdavc	fp!, {r3, r5, fp, ip, sp, lr}
    7364:	sbcsle	r2, r0, r0, lsr r8
    7368:	mcrmi	7, 0, lr, cr7, cr7, {6}
    736c:			; <UNDEFINED> instruction: 0xe7a3447e
    7370:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
    7374:	orrsle	r2, pc, r0, lsl #28
    7378:			; <UNDEFINED> instruction: 0x4604e7f7
    737c:	strcs	lr, [r1], #-1984	; 0xfffff840
    7380:			; <UNDEFINED> instruction: 0xf04fe7be
    7384:			; <UNDEFINED> instruction: 0xe7bb34ff
    7388:	andeq	r3, r0, ip, asr #1
    738c:	andeq	r3, r0, r6, asr #1
    7390:	stmib	r0, {r8, r9, sp}^
    7394:	addvs	r3, r3, r0, lsl #6
    7398:	svclt	0x00004770
    739c:	ldmdblt	fp, {r0, r1, fp, sp, lr}
    73a0:	tstlt	fp, r3, asr #16
    73a4:	tstlt	fp, fp, lsl r8
    73a8:	ldrbmi	r2, [r0, -r1]!
    73ac:	smlawblt	r0, r0, r8, r6
    73b0:	stmdacc	r0, {fp, ip, sp, lr}
    73b4:	andcs	fp, r1, r8, lsl pc
    73b8:			; <UNDEFINED> instruction: 0x47704770
    73bc:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
    73c0:	addsmi	r6, sl, #720896	; 0xb0000
    73c4:	movwle	sp, #59405	; 0xe80d
    73c8:	strmi	r4, [sp], -r4, lsl #12
    73cc:	stmdavs	r9, {r6, fp, sp, lr}^
    73d0:			; <UNDEFINED> instruction: 0xff6af7ff
    73d4:	ldfltd	f3, [r8, #-0]
    73d8:	stmiavs	r0!, {r0, r3, r5, r7, fp, sp, lr}
    73dc:	ldrhtmi	lr, [r8], -sp
    73e0:	andcs	lr, r1, r2, ror #14
    73e4:			; <UNDEFINED> instruction: 0xf04fbd38
    73e8:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    73ec:	andcs	fp, r1, r9, lsl #18
    73f0:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    73f4:	addlt	r4, r2, ip, lsl #12
    73f8:			; <UNDEFINED> instruction: 0xf7ff4611
    73fc:	mcrne	15, 3, pc, cr3, cr15, {6}	; <UNPREDICTABLE>
    7400:	ldmdale	r6, {r2, r8, r9, fp, sp}
    7404:			; <UNDEFINED> instruction: 0xf003e8df
    7408:	bleq	40842c <fchmod@plt+0x406dcc>
    740c:	bicmi	r0, r0, #3
    7410:	andlt	r0, r2, r0, asr #31
    7414:	blx	fec3685c <fchmod@plt+0xfec351fc>
    7418:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    741c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7420:	ldrdcs	fp, [r0], -r4
    7424:	ldrb	r2, [r4, r1]!
    7428:	svclt	0x00cc2800
    742c:	andcs	r2, r1, r0
    7430:	blmi	1813f4 <fchmod@plt+0x17fd94>
    7434:	bmi	14fb48 <fchmod@plt+0x14e4e8>
    7438:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    743c:	strls	r4, [r0], #-1146	; 0xfffffb86
    7440:			; <UNDEFINED> instruction: 0xf7fa4478
    7444:	svclt	0x0000fded
    7448:	ldrdeq	r3, [r0], -sl
    744c:	andeq	r3, r0, r0, lsl r3
    7450:	strdeq	r3, [r0], -r0
    7454:			; <UNDEFINED> instruction: 0x46014a1c
    7458:	push	{r2, r3, r4, r8, r9, fp, lr}
    745c:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    7460:	strmi	fp, [r1], r8, lsl #1
    7464:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    7468:	ldrsbge	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    746c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    7470:			; <UNDEFINED> instruction: 0xf04f9307
    7474:			; <UNDEFINED> instruction: 0xf0010300
    7478:			; <UNDEFINED> instruction: 0xf8dff881
    747c:			; <UNDEFINED> instruction: 0xf10a8054
    7480:	ldrbmi	r0, [r4], -r0, lsr #14
    7484:			; <UNDEFINED> instruction: 0xf81544f8
    7488:	strtmi	r6, [r0], -r1, lsl #22
    748c:	strcc	r4, [r2], #-1603	; 0xfffff9bd
    7490:	rscscc	pc, pc, #79	; 0x4f
    7494:	strls	r2, [r0], -r1, lsl #2
    7498:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    749c:	ldrhle	r4, [r2, #44]!	; 0x2c
    74a0:	movwcs	r4, #2572	; 0xa0c
    74a4:	eorcc	pc, r0, sl, lsl #17
    74a8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    74ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    74b0:	subsmi	r9, sl, r7, lsl #22
    74b4:	strbmi	sp, [r8], -r5, lsl #2
    74b8:	pop	{r3, ip, sp, pc}
    74bc:			; <UNDEFINED> instruction: 0xf7f947f0
    74c0:			; <UNDEFINED> instruction: 0xf7f9bef1
    74c4:	svclt	0x0000ef38
    74c8:	ldrdeq	r3, [r1], -lr
    74cc:	andeq	r0, r0, r4, lsl #3
    74d0:	ldrdeq	r3, [r0], -ip
    74d4:	muleq	r1, r2, r9
    74d8:	svcmi	0x00f0e92d
    74dc:	strmi	fp, [r3], r7, lsl #1
    74e0:	andmi	pc, r0, pc, asr #8
    74e4:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    74e8:	tstls	r3, r7, lsl #12
    74ec:	svcmi	0x0000f5b4
    74f0:	streq	lr, [r5], -r4, lsl #20
    74f4:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    74f8:	svclt	0x00b49205
    74fc:	movwcs	r2, #769	; 0x301
    7500:	svccc	0x00fff1b6
    7504:	movwcs	fp, #3852	; 0xf0c
    7508:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    750c:			; <UNDEFINED> instruction: 0xf0402b00
    7510:			; <UNDEFINED> instruction: 0xf7fb80ba
    7514:	blls	105cf8 <fchmod@plt+0x104698>
    7518:	blcs	16168c <fchmod@plt+0x16002c>
    751c:			; <UNDEFINED> instruction: 0xf0004682
    7520:			; <UNDEFINED> instruction: 0x465180bd
    7524:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7528:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    752c:			; <UNDEFINED> instruction: 0xf8cd46ba
    7530:			; <UNDEFINED> instruction: 0xf1bab010
    7534:	ldclle	15, cr0, [r7, #-0]
    7538:	ldmdavs	r3, {r2, r9, fp, ip, pc}^
    753c:	blcs	21584 <fchmod@plt+0x1ff24>
    7540:	sbchi	pc, r1, r0, asr #32
    7544:	tstls	r2, r2, asr r6
    7548:	blx	f43552 <fchmod@plt+0xf41ef2>
    754c:	stmdacs	r0, {r1, r8, fp, ip, pc}
    7550:	strbvc	lr, [r0, pc, asr #20]!
    7554:	strmi	r4, [r6], -r3, lsl #13
    7558:	b	15be2d4 <fchmod@plt+0x15bcc74>
    755c:	suble	r0, r3, r7, lsl #6
    7560:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
    7564:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
    7568:	svclt	0x00081c6b
    756c:	svccc	0x00fff1b4
    7570:	blne	fe93b59c <fchmod@plt+0xfe939f3c>
    7574:	bl	1958ec4 <fchmod@plt+0x1957864>
    7578:	ldrbne	r0, [r3, r7, lsl #10]
    757c:	bl	1d58ad4 <fchmod@plt+0x1d57474>
    7580:	svclt	0x00b80303
    7584:	stmdals	r3, {r1, r5, r7, r9, sl, lr}
    7588:	blcs	12169c <fchmod@plt+0x12003c>
    758c:	bls	17b9e0 <fchmod@plt+0x17a380>
    7590:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    7594:	andsle	r2, fp, r2, lsl #22
    7598:	sbcle	r2, sl, r3, lsl #22
    759c:	eorsle	r2, r4, r1, lsl #22
    75a0:	orrcs	r4, sl, r6, asr sl
    75a4:	movwls	r4, #2134	; 0x856
    75a8:	blmi	1598798 <fchmod@plt+0x1597138>
    75ac:	ldrbtmi	r3, [r8], #-548	; 0xfffffddc
    75b0:			; <UNDEFINED> instruction: 0xf7fa447b
    75b4:	blcs	186a90 <fchmod@plt+0x185430>
    75b8:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
    75bc:	tstls	r2, sl, asr r6
    75c0:			; <UNDEFINED> instruction: 0xff4ef000
    75c4:	stmdbls	r2, {r0, r2, r9, fp, ip, pc}
    75c8:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    75cc:	mvnle	r2, r2, lsl #22
    75d0:	tstls	r2, sl, asr r6
    75d4:	blx	8435de <fchmod@plt+0x841f7e>
    75d8:	stmdacs	r0, {r1, r8, fp, ip, pc}
    75dc:	mvnvc	lr, #323584	; 0x4f000
    75e0:	blle	c18df0 <fchmod@plt+0xc17790>
    75e4:			; <UNDEFINED> instruction: 0xd1a44313
    75e8:	strmi	r9, [sl], r3, lsl #22
    75ec:	blcs	161760 <fchmod@plt+0x160100>
    75f0:			; <UNDEFINED> instruction: 0x4650d073
    75f4:	mrc	7, 2, APSR_nzcv, cr8, cr9, {7}
    75f8:			; <UNDEFINED> instruction: 0xf1752c01
    75fc:	ble	bc8204 <fchmod@plt+0xbc6ba4>
    7600:	strbmi	r4, [r9], -r0, asr #12
    7604:	pop	{r0, r1, r2, ip, sp, pc}
    7608:	usub8mi	r8, sl, r0
    760c:			; <UNDEFINED> instruction: 0xf7fd9102
    7610:	stmdbls	r2, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    7614:	ldmdami	ip!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    7618:	ldmdbmi	ip!, {r1, r3, r7, r9, sl, lr}
    761c:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    7620:			; <UNDEFINED> instruction: 0xf7f94479
    7624:			; <UNDEFINED> instruction: 0x4601ee7c
    7628:			; <UNDEFINED> instruction: 0xf7fe9812
    762c:	blls	105960 <fchmod@plt+0x104300>
    7630:	blcs	1617a4 <fchmod@plt+0x160144>
    7634:			; <UNDEFINED> instruction: 0x4650d056
    7638:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    763c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7640:	mrc	7, 1, APSR_nzcv, cr2, cr9, {7}
    7644:	pkhtbmi	lr, sl, ip, asr #15
    7648:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
    764c:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    7650:			; <UNDEFINED> instruction: 0xf7f94479
    7654:	strmi	lr, [r1], -r4, ror #28
    7658:			; <UNDEFINED> instruction: 0xf7fe9812
    765c:			; <UNDEFINED> instruction: 0xe7e6f8b3
    7660:	andcs	r4, r5, #737280	; 0xb4000
    7664:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    7668:			; <UNDEFINED> instruction: 0xf7f94478
    766c:			; <UNDEFINED> instruction: 0x4601ee58
    7670:			; <UNDEFINED> instruction: 0xf7fe9812
    7674:	b	1405848 <fchmod@plt+0x14041e8>
    7678:	strmi	r7, [r0], r0, ror #19
    767c:	strbmi	r4, [r9], -r0, asr #12
    7680:	pop	{r0, r1, r2, ip, sp, pc}
    7684:	qsub8mi	r8, r7, r0
    7688:	stccs	6, cr4, [r0], {32}
    768c:	svcge	0x0041f47f
    7690:	strtmi	r9, [r2], r3, lsl #22
    7694:	blcs	161808 <fchmod@plt+0x1601a8>
    7698:	svcge	0x0043f47f
    769c:			; <UNDEFINED> instruction: 0xf7fb2060
    76a0:	stmdbls	r3, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
    76a4:	strvs	r6, [r2, #2058]	; 0x80a
    76a8:			; <UNDEFINED> instruction: 0xf0006008
    76ac:	ldr	pc, [r8, -r9, ror #21]!
    76b0:	cmpcs	r2, fp, lsl sl
    76b4:	movwls	r4, #2075	; 0x81b
    76b8:	blmi	6d88a8 <fchmod@plt+0x6d7248>
    76bc:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    76c0:			; <UNDEFINED> instruction: 0xf7fa447b
    76c4:	bmi	686980 <fchmod@plt+0x685320>
    76c8:	ldmdami	r9, {r0, r2, r3, r4, r7, r8, sp}
    76cc:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    76d0:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    76d4:			; <UNDEFINED> instruction: 0xf7fa447b
    76d8:	blls	10696c <fchmod@plt+0x10530c>
    76dc:			; <UNDEFINED> instruction: 0xf7ff6818
    76e0:			; <UNDEFINED> instruction: 0xe786feb9
    76e4:			; <UNDEFINED> instruction: 0xf04f9b03
    76e8:			; <UNDEFINED> instruction: 0xf04f38ff
    76ec:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    76f0:	mrc2	7, 5, pc, cr0, cr15, {7}
    76f4:			; <UNDEFINED> instruction: 0xf7f94650
    76f8:			; <UNDEFINED> instruction: 0xe781edd8
    76fc:	andeq	r3, r0, r8, asr #4
    7700:	andeq	r3, r0, r2, ror #3
    7704:	andeq	r3, r0, r8, asr #3
    7708:	muleq	r0, lr, r3
    770c:	andeq	r3, r0, r8, asr #2
    7710:	andeq	r1, r0, lr, ror #6
    7714:	andeq	r3, r0, ip, asr r1
    7718:	andeq	r3, r0, r6, asr r1
    771c:	andeq	r1, r0, r4, asr r3
    7720:	andeq	r3, r0, r8, lsr r1
    7724:	ldrdeq	r3, [r0], -r2
    7728:	strheq	r3, [r0], -r8
    772c:	andeq	r3, r0, r2, lsr #2
    7730:	strheq	r3, [r0], -lr
    7734:	andeq	r3, r0, r4, lsr #1
    7738:	mvnsmi	lr, sp, lsr #18
    773c:	addlt	r2, r2, r5, lsl #20
    7740:	stmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7744:	bcs	13b764 <fchmod@plt+0x13a104>
    7748:			; <UNDEFINED> instruction: 0x4638d11a
    774c:	andlt	r4, r2, r1, asr #12
    7750:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7754:	rsbcs	r4, r0, r4, lsl #12
    7758:			; <UNDEFINED> instruction: 0xf7fb460d
    775c:			; <UNDEFINED> instruction: 0x4606f8d3
    7760:			; <UNDEFINED> instruction: 0xf0006585
    7764:	strtmi	pc, [r1], -sp, lsl #21
    7768:			; <UNDEFINED> instruction: 0x4630463a
    776c:	cdp2	0, 7, cr15, cr8, cr0, {0}
    7770:			; <UNDEFINED> instruction: 0xf7ff4630
    7774:	ldrtmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
    7778:	andlt	r4, r2, r1, asr #12
    777c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7780:	cmpcs	r2, r5, lsl #22
    7784:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    7788:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    778c:	blmi	118ffc <fchmod@plt+0x11799c>
    7790:	ldrbtmi	r3, [fp], #-524	; 0xfffffdf4
    7794:	mcrr2	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    7798:	andeq	r3, r0, sl, rrx
    779c:	andeq	r3, r0, r6
    77a0:	andeq	r2, r0, r6, ror #31
    77a4:	mvnsmi	lr, #737280	; 0xb4000
    77a8:			; <UNDEFINED> instruction: 0xf8dfb08d
    77ac:			; <UNDEFINED> instruction: 0x460cc058
    77b0:	ldrmi	r9, [r6], -r5
    77b4:	ldrbtmi	r9, [ip], #3864	; 0xf18
    77b8:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    77bc:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    77c0:	strls	sl, [r2, -r7, lsl #18]
    77c4:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    77c8:			; <UNDEFINED> instruction: 0x5714e9dd
    77cc:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    77d0:	andls	r6, fp, r0, lsl #16
    77d4:	andeq	pc, r0, pc, asr #32
    77d8:	stmib	sp, {r0, r2, fp, sp, pc}^
    77dc:	strls	r6, [r6], #-775	; 0xfffffcf9
    77e0:	strpl	lr, [r9, -sp, asr #19]
    77e4:	mrc2	7, 3, pc, cr8, cr15, {7}
    77e8:	blmi	1da010 <fchmod@plt+0x1d89b0>
    77ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77f0:	blls	2e1860 <fchmod@plt+0x2e0200>
    77f4:	qaddle	r4, sl, r2
    77f8:	pop	{r0, r2, r3, ip, sp, pc}
    77fc:			; <UNDEFINED> instruction: 0xf7f983f0
    7800:	svclt	0x0000ed9a
    7804:	andeq	r3, r1, r6, lsl #13
    7808:	andeq	r0, r0, r4, lsl #3
    780c:	andeq	r3, r1, r0, asr r6
    7810:	mvnsmi	lr, #737280	; 0xb4000
    7814:			; <UNDEFINED> instruction: 0xf8dfb08d
    7818:			; <UNDEFINED> instruction: 0x460cc058
    781c:	ldrmi	r9, [r6], -r5
    7820:	ldrbtmi	r9, [ip], #3864	; 0xf18
    7824:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7828:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    782c:	strls	sl, [r2, -r7, lsl #18]
    7830:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7834:			; <UNDEFINED> instruction: 0x5714e9dd
    7838:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    783c:	andls	r6, fp, r0, lsl #16
    7840:	andeq	pc, r0, pc, asr #32
    7844:	stmib	sp, {r0, r2, fp, sp, pc}^
    7848:	strls	r6, [r6], #-775	; 0xfffffcf9
    784c:	strpl	lr, [r9, -sp, asr #19]
    7850:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    7854:	blmi	1da07c <fchmod@plt+0x1d8a1c>
    7858:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    785c:	blls	2e18cc <fchmod@plt+0x2e026c>
    7860:	qaddle	r4, sl, r2
    7864:	pop	{r0, r2, r3, ip, sp, pc}
    7868:			; <UNDEFINED> instruction: 0xf7f983f0
    786c:	svclt	0x0000ed64
    7870:	andeq	r3, r1, sl, lsl r6
    7874:	andeq	r0, r0, r4, lsl #3
    7878:	andeq	r3, r1, r4, ror #11
    787c:	strdlt	fp, [sp], r0
    7880:	strmi	r4, [lr], -fp, lsr #30
    7884:	stmdbmi	fp!, {r1, r2, r8, ip, pc}
    7888:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    788c:	stmdavs	r9, {r1, r4, r8, r9, sl, fp, ip, pc}
    7890:			; <UNDEFINED> instruction: 0xf04f910b
    7894:	andls	r0, r5, r0, lsl #2
    7898:	teqle	sl, r0, lsl #28
    789c:	tstls	r0, r1, lsl #2
    78a0:			; <UNDEFINED> instruction: 0x461d4614
    78a4:	ldc	7, cr15, [r2, #996]	; 0x3e4
    78a8:	svclt	0x00083101
    78ac:	svccc	0x00fff1b0
    78b0:	bmi	87b8e4 <fchmod@plt+0x87a284>
    78b4:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    78b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    78bc:	subsmi	r9, sl, fp, lsl #22
    78c0:			; <UNDEFINED> instruction: 0x4620d133
    78c4:	andlt	r4, sp, r9, lsr #12
    78c8:			; <UNDEFINED> instruction: 0xf7f9bdf0
    78cc:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    78d0:	andle	r2, sp, sp, lsl fp
    78d4:	andcs	r4, r5, #409600	; 0x64000
    78d8:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    78dc:			; <UNDEFINED> instruction: 0xf7f94478
    78e0:			; <UNDEFINED> instruction: 0x4601ed1e
    78e4:			; <UNDEFINED> instruction: 0xf7fd4638
    78e8:	strbne	pc, [r5, sp, ror #30]	; <UNPREDICTABLE>
    78ec:	strb	r4, [r0, r4, lsl #12]!
    78f0:	strmi	lr, [r0, #-2509]	; 0xfffff633
    78f4:	stmdbge	r9, {r0, r1, r2, r9, fp, sp, pc}
    78f8:	strls	sl, [r2, -r5, lsl #16]
    78fc:	movwcs	r2, #17411	; 0x4403
    7900:	strls	r9, [r7], -r8, lsl #8
    7904:	movwls	r9, #42505	; 0xa609
    7908:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    790c:	strmi	r4, [sp], -r4, lsl #12
    7910:	bmi	341854 <fchmod@plt+0x3401f4>
    7914:	orrvc	pc, r9, pc, asr #8
    7918:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
    791c:	eorscc	r4, r4, #2046820352	; 0x7a000000
    7920:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    7924:			; <UNDEFINED> instruction: 0xf7fa9600
    7928:			; <UNDEFINED> instruction: 0xf7f9fb7b
    792c:	svclt	0x0000ed04
    7930:			; <UNDEFINED> instruction: 0x000135b4
    7934:	andeq	r0, r0, r4, lsl #3
    7938:	andeq	r3, r1, r6, lsl #11
    793c:	andeq	r2, r0, r6, lsl #30
    7940:	andeq	r1, r0, r0, ror #1
    7944:	ldrdeq	r2, [r0], -r4
    7948:	andeq	r2, r0, r8, asr lr
    794c:	andeq	r2, r0, lr, ror #28
    7950:	andcc	lr, r2, #208, 18	; 0x340000
    7954:	bne	ff4d3d60 <fchmod@plt+0xff4d2700>
    7958:	blle	1838c <fchmod@plt+0x16d2c>
    795c:	ldrmi	r4, [r1], #-1904	; 0xfffff890
    7960:			; <UNDEFINED> instruction: 0x4604b510
    7964:	stmdbvs	r0, {r0, r1, r3, r6}
    7968:	rscvs	r0, r3, r9, asr #1
    796c:			; <UNDEFINED> instruction: 0xffdaf7fa
    7970:	ldflts	f6, [r0, #-128]	; 0xffffff80
    7974:			; <UNDEFINED> instruction: 0x4604b538
    7978:	cmplt	r2, r1, asr #32
    797c:	strcs	r6, [r0, #-2]
    7980:	eorcs	r2, r8, sl, lsl #6
    7984:	rscvs	r6, r3, r5, lsr #1
    7988:			; <UNDEFINED> instruction: 0xffbcf7fa
    798c:	andvs	r6, r5, r0, lsr #2
    7990:			; <UNDEFINED> instruction: 0x4608bd38
    7994:	mcr2	7, 2, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7998:	ldrb	r6, [r0, r0, lsr #32]!
    799c:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    79a0:	stmib	r0, {r2, r9, sl, lr}^
    79a4:	stmib	r0, {r8, sl, ip, lr}^
    79a8:	stmdbvs	r0, {r1, r8, sl, ip, lr}
    79ac:	ldcl	7, cr15, [ip], #-996	; 0xfffffc1c
    79b0:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    79b4:			; <UNDEFINED> instruction: 0x4604b538
    79b8:	tstcs	r1, sp, lsl #12
    79bc:			; <UNDEFINED> instruction: 0xffc8f7ff
    79c0:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}
    79c4:	mrane	r2, r9, acc0
    79c8:	bl	9fc54 <fchmod@plt+0x9e5f4>
    79cc:			; <UNDEFINED> instruction: 0xf8420183
    79d0:	subvs	r5, r8, r3, lsr #32
    79d4:	svclt	0x0000bd38
    79d8:			; <UNDEFINED> instruction: 0x460eb5f8
    79dc:	strmi	r6, [r7], -r9, lsl #16
    79e0:			; <UNDEFINED> instruction: 0x4632b1f9
    79e4:			; <UNDEFINED> instruction: 0xf8522100
    79e8:	strmi	r5, [ip], -r4, lsl #30
    79ec:	stfcss	f3, [r0, #-4]
    79f0:			; <UNDEFINED> instruction: 0x4638d1f9
    79f4:	streq	lr, [r4, #2822]	; 0xb06
    79f8:			; <UNDEFINED> instruction: 0xffaaf7ff
    79fc:			; <UNDEFINED> instruction: 0xf8d768b8
    7a00:	svcne	0x0033c010
    7a04:	addeq	lr, r0, #12, 22	; 0x3000
    7a08:	svcne	0x0004f853
    7a0c:			; <UNDEFINED> instruction: 0xf842429d
    7a10:	mvnsle	r1, r4, lsl #22
    7a14:	movwcs	r3, #1
    7a18:	adcsvs	r4, ip, r4, lsl #8
    7a1c:	eorcc	pc, r4, ip, asr #16
    7a20:			; <UNDEFINED> instruction: 0xf7ffbdf8
    7a24:			; <UNDEFINED> instruction: 0xf8d7ff95
    7a28:	ldmvs	ip!, {r4, lr, pc}
    7a2c:			; <UNDEFINED> instruction: 0xf84c2300
    7a30:	ldcllt	0, cr3, [r8, #144]!	; 0x90
    7a34:	blmi	85a2bc <fchmod@plt+0x858c5c>
    7a38:	ldrlt	r4, [r0, #1146]!	; 0x47a
    7a3c:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
    7a40:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7a44:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    7a48:			; <UNDEFINED> instruction: 0xf04f9301
    7a4c:	stcne	3, cr0, [fp, #-0]
    7a50:	movtlt	r9, #37632	; 0x9300
    7a54:	movwcc	r2, #16640	; 0x4100
    7a58:	strmi	r9, [ip], -r0, lsl #6
    7a5c:			; <UNDEFINED> instruction: 0xf8533101
    7a60:	bcs	12a78 <fchmod@plt+0x11418>
    7a64:			; <UNDEFINED> instruction: 0x4638d1f7
    7a68:			; <UNDEFINED> instruction: 0xff72f7ff
    7a6c:			; <UNDEFINED> instruction: 0xf8d768b8
    7a70:	svcne	0x002bc010
    7a74:	streq	lr, [r4, #2821]	; 0xb05
    7a78:	addeq	lr, r0, #12, 22	; 0x3000
    7a7c:	svcne	0x0004f853
    7a80:			; <UNDEFINED> instruction: 0xf842429d
    7a84:	mvnsle	r1, r4, lsl #22
    7a88:	strmi	r3, [r4], #-1
    7a8c:	bmi	31fd84 <fchmod@plt+0x31e724>
    7a90:			; <UNDEFINED> instruction: 0xf84c2300
    7a94:	blmi	253b2c <fchmod@plt+0x2524cc>
    7a98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a9c:	blls	61b0c <fchmod@plt+0x604ac>
    7aa0:	qaddle	r4, sl, r7
    7aa4:	ldclt	0, cr11, [r0, #8]!
    7aa8:			; <UNDEFINED> instruction: 0xff52f7ff
    7aac:			; <UNDEFINED> instruction: 0xc010f8d7
    7ab0:			; <UNDEFINED> instruction: 0xe7ec68bc
    7ab4:	ldc	7, cr15, [lr], #-996	; 0xfffffc1c
    7ab8:	andeq	r3, r1, r4, lsl #8
    7abc:	andeq	r0, r0, r4, lsl #3
    7ac0:	andeq	r3, r1, r4, lsr #7
    7ac4:	bmi	3f4b08 <fchmod@plt+0x3f34a8>
    7ac8:	addlt	fp, r3, r0, lsl #10
    7acc:	blmi	3b1ee4 <fchmod@plt+0x3b0884>
    7ad0:			; <UNDEFINED> instruction: 0xf851447a
    7ad4:	ldmpl	r3, {r2, r8, r9, fp}^
    7ad8:	movwls	r6, #6171	; 0x181b
    7adc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7ae0:			; <UNDEFINED> instruction: 0xf7ff9100
    7ae4:	bmi	287988 <fchmod@plt+0x286328>
    7ae8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7af0:	subsmi	r9, sl, r1, lsl #22
    7af4:	andlt	sp, r3, r4, lsl #2
    7af8:	bl	145c74 <fchmod@plt+0x144614>
    7afc:	ldrbmi	fp, [r0, -r4]!
    7b00:	ldc	7, cr15, [r8], {249}	; 0xf9
    7b04:	andeq	r3, r1, ip, ror #6
    7b08:	andeq	r0, r0, r4, lsl #3
    7b0c:	andeq	r3, r1, r2, asr r3
    7b10:	strmi	r6, [r4], -r1, lsl #18
    7b14:	stmdavs	r0, {r3, r8, sl, ip, sp, pc}^
    7b18:	bl	ffb45b04 <fchmod@plt+0xffb444a4>
    7b1c:	stmdami	r6, {r0, r2, r8, fp, lr}
    7b20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7b24:			; <UNDEFINED> instruction: 0xf7f94478
    7b28:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    7b2c:			; <UNDEFINED> instruction: 0xf7fa1200
    7b30:	svclt	0x0000fb5d
    7b34:	andeq	r2, r0, lr, lsl #26
    7b38:	muleq	r0, r8, lr
    7b3c:	strmi	fp, [sp], -r0, lsl #10
    7b40:	strmi	fp, [r4], -r3, lsl #1
    7b44:	bmi	5741cc <fchmod@plt+0x572b6c>
    7b48:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    7b4c:	andcs	r4, r0, r9, ror r4
    7b50:	andls	r4, r0, r3, lsr #12
    7b54:			; <UNDEFINED> instruction: 0xf7f94608
    7b58:	ldmdbmi	r2, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    7b5c:	andcs	r4, r5, #1179648	; 0x120000
    7b60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7b64:	bl	ff6c5b50 <fchmod@plt+0xff6c44f0>
    7b68:	strtmi	r4, [r9], -r2, lsr #12
    7b6c:	blx	fc5b5e <fchmod@plt+0xfc44fe>
    7b70:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    7b74:	mrrc	7, 15, pc, r4, cr9	; <UNPREDICTABLE>
    7b78:	cmplt	r8, r1, lsl #12
    7b7c:	tstlt	r3, r3, lsl #16
    7b80:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    7b84:	bmi	301b18 <fchmod@plt+0x3004b8>
    7b88:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
    7b8c:			; <UNDEFINED> instruction: 0xe7de4479
    7b90:	stmdbmi	fp, {r1, r3, r9, fp, lr}
    7b94:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7b98:	svclt	0x0000e7d9
    7b9c:	andeq	r2, r0, sl, lsl #26
    7ba0:	andeq	r2, r0, r4, lsl #26
    7ba4:	ldrdeq	r2, [r0], -r0
    7ba8:	andeq	r0, r0, sl, asr lr
    7bac:	andeq	r2, r0, r6, ror #25
    7bb0:	andeq	r2, r0, sl, asr #25
    7bb4:	andeq	r2, r0, r2, asr #25
    7bb8:	andeq	r2, r0, r4, asr #25
    7bbc:			; <UNDEFINED> instruction: 0x00002cb8
    7bc0:			; <UNDEFINED> instruction: 0x00002cba
    7bc4:	mvnsmi	lr, #737280	; 0xb4000
    7bc8:	tstlt	r2, #22020096	; 0x1500000
    7bcc:	strmi	r4, [r9], r0, lsl #13
    7bd0:	strmi	r2, [pc], -r0, lsl #12
    7bd4:	ldrtmi	r4, [r9], -sl, lsr #12
    7bd8:			; <UNDEFINED> instruction: 0xf7f94640
    7bdc:	mcrrne	11, 5, lr, r3, cr2
    7be0:	andle	r4, r9, r4, lsl #12
    7be4:	bne	b7406c <fchmod@plt+0xb72a0c>
    7be8:	bl	258c08 <fchmod@plt+0x2575a8>
    7bec:	mvnsle	r0, r6, lsl #14
    7bf0:			; <UNDEFINED> instruction: 0x46204634
    7bf4:	mvnshi	lr, #12386304	; 0xbd0000
    7bf8:	stcl	7, cr15, [r0], #-996	; 0xfffffc1c
    7bfc:	blcs	2e1c10 <fchmod@plt+0x2e05b0>
    7c00:	blcs	137868 <fchmod@plt+0x136208>
    7c04:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    7c08:	rsbsmi	sp, r4, #243	; 0xf3
    7c0c:	pop	{r5, r9, sl, lr}
    7c10:			; <UNDEFINED> instruction: 0x461483f8
    7c14:	svclt	0x0000e7ed
    7c18:	mvnsmi	lr, #737280	; 0xb4000
    7c1c:	tstlt	r2, #22020096	; 0x1500000
    7c20:	strmi	r4, [r9], r0, lsl #13
    7c24:	strmi	r2, [pc], -r0, lsl #12
    7c28:	ldrtmi	r4, [r9], -sl, lsr #12
    7c2c:			; <UNDEFINED> instruction: 0xf7f94640
    7c30:	mcrrne	12, 7, lr, r3, cr4
    7c34:	andle	r4, r9, r4, lsl #12
    7c38:	bne	b740c0 <fchmod@plt+0xb72a60>
    7c3c:	bl	258c5c <fchmod@plt+0x2575fc>
    7c40:	mvnsle	r0, r6, lsl #14
    7c44:			; <UNDEFINED> instruction: 0x46204634
    7c48:	mvnshi	lr, #12386304	; 0xbd0000
    7c4c:	ldc	7, cr15, [r6], #-996	; 0xfffffc1c
    7c50:	blcs	2e1c64 <fchmod@plt+0x2e0604>
    7c54:	blcs	1378bc <fchmod@plt+0x13625c>
    7c58:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    7c5c:	rsbsmi	sp, r4, #243	; 0xf3
    7c60:	pop	{r5, r9, sl, lr}
    7c64:			; <UNDEFINED> instruction: 0x461483f8
    7c68:	svclt	0x0000e7ed
    7c6c:			; <UNDEFINED> instruction: 0xf7f9b508
    7c70:	eorcs	lr, r6, #9728	; 0x2600
    7c74:			; <UNDEFINED> instruction: 0xf04f4603
    7c78:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    7c7c:	svclt	0x0000bd08
    7c80:	vqshl.s8	d27, d16, d2
    7c84:	strcs	r3, [r0], #-513	; 0xfffffdff
    7c88:	subvc	pc, r5, #1610612748	; 0x6000000c
    7c8c:			; <UNDEFINED> instruction: 0xf64a2500
    7c90:	stmib	r0, {r0, r3, r7, r8, r9, ip, sp}^
    7c94:			; <UNDEFINED> instruction: 0xf6ce4504
    7c98:	andvs	r7, r2, sp, asr #7
    7c9c:	rscsmi	pc, lr, #80740352	; 0x4d00000
    7ca0:			; <UNDEFINED> instruction: 0xf6c96043
    7ca4:	vqsub.s8	d16, d21, d26
    7ca8:	addvs	r4, r2, r6, ror r3
    7cac:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    7cb0:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
    7cb4:	svclt	0x00004770
    7cb8:			; <UNDEFINED> instruction: 0x2798f8df
    7cbc:	stfeqp	f7, [r0], {1}
    7cc0:			; <UNDEFINED> instruction: 0x3794f8df
    7cc4:	push	{r1, r3, r4, r5, r6, sl, lr}
    7cc8:			; <UNDEFINED> instruction: 0xb0954ff0
    7ccc:	svcge	0x000358d3
    7cd0:	strmi	r4, [r5], -ip, lsl #12
    7cd4:	tstls	r3, #1769472	; 0x1b0000
    7cd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7cdc:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    7ce0:	stcne	8, cr15, [ip], {84}	; 0x54
    7ce4:			; <UNDEFINED> instruction: 0xf854463e
    7ce8:	ldrcc	r2, [r0, -r8, lsl #24]
    7cec:	stccc	8, cr15, [r4], {84}	; 0x54
    7cf0:	strgt	r4, [pc], -r4, ror #10
    7cf4:	ldmib	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    7cf8:	vrhadd.s8	d19, d10, d2
    7cfc:	vqshl.s8	q10, q12, #5
    7d00:	stmdavs	r8!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    7d04:			; <UNDEFINED> instruction: 0x0c01ea83
    7d08:	b	32e91c <fchmod@plt+0x32d2bc>
    7d0c:			; <UNDEFINED> instruction: 0xf24b0c00
    7d10:	ldrmi	r7, [pc], #-598	; 7d18 <fchmod@plt+0x66b8>
    7d14:	strmi	r6, [r4], -fp, lsr #16
    7d18:			; <UNDEFINED> instruction: 0x0c01ea8c
    7d1c:	stmiavs	fp!, {r0, r1, r2, r3, r4, sl, lr}
    7d20:	sbceq	pc, r7, #216006656	; 0xce00000
    7d24:	ldrhmi	r4, [r8], #-76	; 0xffffffb4
    7d28:	bl	12e940 <fchmod@plt+0x12d2e0>
    7d2c:			; <UNDEFINED> instruction: 0xf64c6c7c
    7d30:	ldrmi	r6, [sl], #-3822	; 0xfffff112
    7d34:	b	220e8 <fchmod@plt+0x20a88>
    7d38:	b	fe107d70 <fchmod@plt+0xfe106710>
    7d3c:	ldrmi	r0, [sl], #-268	; 0xfffffef4
    7d40:	vmlal.s8	q11, d28, d27
    7d44:			; <UNDEFINED> instruction: 0xf6401ebd
    7d48:	subsmi	r7, r8, pc, lsr #15
    7d4c:	bicseq	pc, fp, #1879048196	; 0x70000004
    7d50:	vmov.i32	d20, #2097152	; 0x00200000
    7d54:	vsubw.s8	q10, <illegal reg q7.5>, d16
    7d58:			; <UNDEFINED> instruction: 0xf8dd577c
    7d5c:	bl	333e54 <fchmod@plt+0x3327f4>
    7d60:	stmdals	r5, {r4, r5, r9, ip, lr}
    7d64:	streq	lr, [r2], -r1, lsl #20
    7d68:	strmi	r6, [r3], #-2217	; 0xfffff757
    7d6c:	strmi	r4, [fp], #-102	; 0xffffff9a
    7d70:	smlabbeq	r2, ip, sl, lr
    7d74:	blls	198df4 <fchmod@plt+0x197794>
    7d78:	vadd.i8	d25, d7, d7
    7d7c:	bl	8e3d0 <fchmod@plt+0x8cd70>
    7d80:	ldrmi	r3, [lr], #2294	; 0x8f6
    7d84:	tsteq	r8, r1, lsl #20
    7d88:	b	fe059028 <fchmod@plt+0xfe0579c8>
    7d8c:	b	fe0881c4 <fchmod@plt+0xfe086b64>
    7d90:	ldrbtmi	r0, [r1], #-776	; 0xfffffcf8
    7d94:	ldrtmi	r4, [ip], #1031	; 0x407
    7d98:	bl	22f5c0 <fchmod@plt+0x22df60>
    7d9c:	vand	d18, d28, d17
    7da0:	b	dfe50 <fchmod@plt+0xde7f0>
    7da4:	vabdl.s8	q8, d4, d1
    7da8:	subsmi	r7, r7, r7, lsl #1
    7dac:	movweq	lr, #6792	; 0x1a88
    7db0:	ldrtmi	r4, [r0], #-1127	; 0xfffffb99
    7db4:	bls	258dfc <fchmod@plt+0x25779c>
    7db8:	ldrbvs	lr, [r7, -r1, lsl #22]!
    7dbc:	cdppl	2, 0, cr15, cr1, cr9, {2}
    7dc0:	streq	lr, [r7], -r3, lsl #20
    7dc4:	tstvs	r3, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    7dc8:	streq	lr, [r8], -r6, lsl #21
    7dcc:	teqeq	r0, #211812352	; 0xca00000	; <UNPREDICTABLE>
    7dd0:	b	fe058df0 <fchmod@plt+0xfe057790>
    7dd4:	ldrmi	r0, [r3], #-3079	; 0xfffff3f9
    7dd8:	cdppl	6, 4, cr15, cr6, cr15, {6}
    7ddc:	eorspl	lr, r6, r7, lsl #22
    7de0:	streq	lr, [r8], -r3, lsl #22
    7de4:	movweq	lr, #2572	; 0xa0c
    7de8:	andeq	lr, r0, #552960	; 0x87000
    7dec:			; <UNDEFINED> instruction: 0xf649404b
    7df0:	ldrtmi	r0, [r3], #-3288	; 0xfffff328
    7df4:			; <UNDEFINED> instruction: 0xf6c69e0a
    7df8:	strls	r1, [r1], #-3200	; 0xfffff380
    7dfc:	mvnscc	lr, #0, 22
    7e00:	ldrbtmi	r4, [r1], #-1206	; 0xfffffb4a
    7e04:	vmlaeq.f32	s28, s6, s4
    7e08:	vmlaeq.f32	s28, s15, s28
    7e0c:	andeq	lr, r3, #128, 20	; 0x80000
    7e10:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
    7e14:			; <UNDEFINED> instruction: 0xf6cf9e0c
    7e18:	bl	de480 <fchmod@plt+0xdce20>
    7e1c:	strmi	r2, [ip], #3774	; 0xebe
    7e20:	b	98fc4 <fchmod@plt+0x97964>
    7e24:	b	fe30ae64 <fchmod@plt+0xfe309804>
    7e28:			; <UNDEFINED> instruction: 0xf24f0c00
    7e2c:	ldrtmi	r7, [ip], #687	; 0x2af
    7e30:	subcc	pc, r4, #200, 12	; 0xc800000
    7e34:	smlabbeq	lr, r3, sl, lr
    7e38:	bl	398f08 <fchmod@plt+0x3978a8>
    7e3c:	ldmdane	r6, {r2, r3, r4, r5, r6, sl, fp, sp, lr}
    7e40:	andeq	lr, ip, #4096	; 0x1000
    7e44:	subsmi	r9, sl, sp, lsl #16
    7e48:	smlabbeq	ip, lr, sl, lr
    7e4c:			; <UNDEFINED> instruction: 0xf5a04432
    7e50:	cdpcc	6, 4, cr4, cr15, cr4, {1}
    7e54:	bl	32ee9c <fchmod@plt+0x32d83c>
    7e58:	ldrtmi	r5, [r3], #-562	; 0xfffffdce
    7e5c:	streq	lr, [r2], -r1, lsl #20
    7e60:			; <UNDEFINED> instruction: 0x71bef24d
    7e64:	streq	lr, [lr], -r6, lsl #21
    7e68:	cmpne	ip, r8, asr #13	; <UNPREDICTABLE>
    7e6c:	blls	398eec <fchmod@plt+0x39788c>
    7e70:	streq	lr, [r2, -ip, lsl #21]
    7e74:	bl	99100 <fchmod@plt+0x97aa0>
    7e78:	ldrmi	r3, [r9], #-1782	; 0xfffff90a
    7e7c:	b	1d90bc <fchmod@plt+0x1d7a5c>
    7e80:	b	fe0482a0 <fchmod@plt+0xfe046c40>
    7e84:	vrhadd.s8	d16, d1, d12
    7e88:	ldrbtmi	r1, [r1], #-1826	; 0xfffff8de
    7e8c:	ldrcc	pc, [r0, r6, asr #13]
    7e90:	movweq	lr, #27266	; 0x6a82
    7e94:	bl	199018 <fchmod@plt+0x1979b8>
    7e98:	ldrtmi	r2, [ip], #433	; 0x1b1
    7e9c:	streq	lr, [r1, -r3, lsl #20]
    7ea0:	movweq	lr, #6790	; 0x1a86
    7ea4:	strbmi	r4, [sl], #-87	; 0xffffffa9
    7ea8:			; <UNDEFINED> instruction: 0xf8dd4467
    7eac:	stcls	0, cr14, [r4], {68}	; 0x44
    7eb0:	sfmpl	f7, 3, [r2], #-264	; 0xfffffef8
    7eb4:	ldrbvs	lr, [r7, -r1, lsl #22]!
    7eb8:	lfmvs	f7, 1, [lr], {207}	; 0xcf
    7ebc:	stmdbeq	r7, {r0, r1, r9, fp, sp, lr, pc}
    7ec0:	orrcc	pc, lr, #68, 4	; 0x40000004
    7ec4:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
    7ec8:	cmnvs	r9, #-1610612724	; 0xa000000c	; <UNPREDICTABLE>
    7ecc:	b	fe059118 <fchmod@plt+0xfe057ab8>
    7ed0:	ldrbtmi	r0, [r3], #-2055	; 0xfffff7f9
    7ed4:	bl	1ee724 <fchmod@plt+0x1ed0c4>
    7ed8:	ldrmi	r5, [lr], #-2361	; 0xfffff6c7
    7edc:	movweq	lr, #39432	; 0x9a08
    7ee0:	stmdaeq	r1!, {r6, r9, sl, ip, sp, lr, pc}
    7ee4:			; <UNDEFINED> instruction: 0xf6c4404b
    7ee8:	ldrtmi	r1, [r3], #-2228	; 0xfffff74c
    7eec:	beq	282910 <fchmod@plt+0x2812b0>
    7ef0:	strtmi	r4, [r4], #1168	; 0x490
    7ef4:	mvnscc	lr, #9216	; 0x2400
    7ef8:	b	299004 <fchmod@plt+0x2979a4>
    7efc:	vadd.i8	d16, d11, d3
    7f00:	b	fe216808 <fchmod@plt+0xfe2151a8>
    7f04:	vmlal.s8	q8, d12, d7
    7f08:	strmi	r0, [r8], #2624	; 0xa40
    7f0c:	strbtmi	r9, [r7], #-2313	; 0xfffff6f7
    7f10:	bl	eef50 <fchmod@plt+0xed8f0>
    7f14:	strmi	r2, [sl], #2232	; 0x8b8
    7f18:	smlabbeq	r8, r3, sl, lr
    7f1c:	b	5924c <fchmod@plt+0x57bec>
    7f20:			; <UNDEFINED> instruction: 0xf6450c09
    7f24:	b	fe310470 <fchmod@plt+0xfe30ee10>
    7f28:	vmull.s8	q8, d2, d3
    7f2c:	ldrtmi	r6, [ip], #350	; 0x15e
    7f30:	cfstrsls	mvf4, [r3], {33}	; 0x21
    7f34:	strvc	pc, [sl, ip, asr #4]!
    7f38:	vldmiavs	ip!, {d30-<overflow reg d33>}
    7f3c:	ldrne	pc, [r6, lr, asr #13]!
    7f40:	streq	lr, [ip], -r8, lsl #21
    7f44:	andsmi	r4, lr, r7, lsr #8
    7f48:	stmdbeq	r8, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    7f4c:	streq	lr, [r8], -r6, lsl #21
    7f50:	ldrbmi	r4, [r6], #-1049	; 0xfffffbe7
    7f54:			; <UNDEFINED> instruction: 0xf2419c08
    7f58:	vmov.i16	q10, #768	; 0x0300
    7f5c:	bl	312874 <fchmod@plt+0x311214>
    7f60:	strmi	r5, [r2], #1782	; 0x6f6
    7f64:	streq	lr, [r6, -ip, lsl #21]
    7f68:	cmpeq	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
    7f6c:	stmdaeq	r8, {r0, r1, r2, r9, fp, sp, lr, pc}
    7f70:	msrvs	CPSR_fsxc, #-805306356	; 0xd000000c
    7f74:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
    7f78:	strbmi	r4, [r1], #-1202	; 0xfffffb4e
    7f7c:	strbtmi	r4, [r3], #-1059	; 0xfffffbdd
    7f80:	bl	1aefa4 <fchmod@plt+0x1ad944>
    7f84:	b	fe198650 <fchmod@plt+0xfe196ff0>
    7f88:	b	1c9b94 <fchmod@plt+0x1c8534>
    7f8c:	vabd.s8	d16, d14, d12
    7f90:	rsbsmi	r6, r7, r1, lsl #25
    7f94:	stceq	6, cr15, [r1], #820	; 0x334
    7f98:			; <UNDEFINED> instruction: 0xf64f444f
    7f9c:	vmul.f<illegal width 8>	d19, d30, d0[2]
    7fa0:	ldrmi	r7, [r4], #2515	; 0x9d3
    7fa4:	ldrcc	lr, [r7, -r1, lsl #22]!
    7fa8:	b	fe059234 <fchmod@plt+0xfe057bd4>
    7fac:	ldrtmi	r0, [r9], #2055	; 0x807
    7fb0:	streq	lr, [r6], -r8, lsl #20
    7fb4:	submi	r4, lr, ip, lsl #9
    7fb8:	ldrtmi	r9, [r3], #-3084	; 0xfffff3f4
    7fbc:	mvnsvs	lr, #7168	; 0x1c00
    7fc0:	stmdaeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    7fc4:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
    7fc8:	mvnpl	pc, ip, asr #12
    7fcc:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
    7fd0:	mvnne	pc, r2, asr #5
    7fd4:	strtmi	r4, [r1], #-1232	; 0xfffffb30
    7fd8:	vqshl.s8	d20, d9, d0
    7fdc:	bl	e6b3c <fchmod@plt+0xe54dc>
    7fe0:			; <UNDEFINED> instruction: 0xf2cc58f8
    7fe4:	b	fe0d68c8 <fchmod@plt+0xfe0d5268>
    7fe8:	ldrbtmi	r0, [r2], #1544	; 0x608
    7fec:	stcls	0, cr4, [r6], {55}	; 0x37
    7ff0:	strbmi	r4, [r2], #95	; 0x5f
    7ff4:	bl	2192ec <fchmod@plt+0x217c8c>
    7ff8:	b	fe21b2f0 <fchmod@plt+0xfe219c90>
    7ffc:	andsmi	r0, lr, ip, lsl #12
    8000:	orrpl	pc, r7, #64, 12	; 0x4000000
    8004:	streq	lr, [r8], -r6, lsl #21
    8008:	bicsmi	pc, r5, #-268435444	; 0xf000000c
    800c:	strtmi	r4, [r3], #-1102	; 0xfffffbb2
    8010:	strbtmi	r9, [r3], #-3083	; 0xfffff3f5
    8014:	ldrtcc	lr, [r6], -ip, lsl #22
    8018:	streq	lr, [r6, -ip, lsl #21]
    801c:	streq	lr, [r8, -r7, lsl #20]
    8020:	stmiami	sp!, {r0, r6, r9, ip, sp, lr, pc}^
    8024:	streq	lr, [ip, -r7, lsl #21]
    8028:	ldmdapl	sl, {r2, r6, r7, r9, ip, sp, lr, pc}^
    802c:	strtmi	r4, [r0], #1081	; 0x439
    8030:	cfldrsls	mvf4, [r0], {176}	; 0xb0
    8034:	mvnsvs	lr, r6, lsl #22
    8038:	streq	lr, [r1, -r6, lsl #21]
    803c:	streq	lr, [ip, -r7, lsl #20]
    8040:	stcne	6, cr15, [r5], {78}	; 0x4e
    8044:			; <UNDEFINED> instruction: 0xf6ca4077
    8048:	ldrbmi	r1, [r7], #-3299	; 0xfffff31d
    804c:	strmi	r4, [ip], #1188	; 0x4a4
    8050:	bl	6f06c <fchmod@plt+0x6da0c>
    8054:	vaba.s8	<illegal reg q10.5>, q13, <illegal reg q11.5>
    8058:	b	fe056c40 <fchmod@plt+0xfe0555e0>
    805c:			; <UNDEFINED> instruction: 0xf6cf0907
    8060:	b	25ac24 <fchmod@plt+0x2595c4>
    8064:	strtmi	r0, [r2], #1542	; 0x606
    8068:	ldrtmi	r4, [sl], #78	; 0x4e
    806c:	vqshl.s8	d20, d19, d0
    8070:			; <UNDEFINED> instruction: 0xf2c626d9
    8074:	stcls	6, cr7, [r8], {111}	; 0x6f
    8078:			; <UNDEFINED> instruction: 0x43b3eb07
    807c:	stmdbeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    8080:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
    8084:	b	fe26e4b4 <fchmod@plt+0xfe26ce54>
    8088:	strbmi	r0, [r1], #2311	; 0x907
    808c:	ldmne	r1!, {r1, r2, r3, sl, lr}^
    8090:	stmmi	sl, {r2, r6, r9, sl, ip, sp, lr, pc}
    8094:	ldmdbcc	r9!, {r0, r1, r8, r9, fp, sp, lr, pc}
    8098:	stmdapl	sl!, {r3, r6, r7, r9, sl, ip, sp, lr, pc}
    809c:	streq	lr, [r9], -r3, lsl #21
    80a0:	ldrsbtmi	r4, [r7], -r8
    80a4:	subsmi	r4, pc, r8, asr #9
    80a8:			; <UNDEFINED> instruction: 0xf5a444bc
    80ac:	vqshl.s64	d2, d24, #39	; 0x27
    80b0:	stcls	7, cr6, [lr], {190}	; 0xbe
    80b4:	fldmiaxvs	ip!, {d30-d33}	;@ Deprecated
    80b8:	streq	lr, [ip], -r9, lsl #21
    80bc:	b	fe0d8190 <fchmod@plt+0xfe0d6b30>
    80c0:	ldrmi	r0, [sl], #777	; 0x309
    80c4:	movweq	lr, #51975	; 0xcb07
    80c8:	bpl	ffec2d00 <fchmod@plt+0xffec16a0>
    80cc:	streq	lr, [sl], -ip, lsl #21
    80d0:	streq	lr, [r9], -r6, lsl #20
    80d4:	stmibvs	r1, {r0, r1, r2, r3, r6, r9, ip, sp, lr, pc}
    80d8:	streq	lr, [ip], -r6, lsl #21
    80dc:	ldmdbvc	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
    80e0:	stmdbls	fp, {r1, r2, r3, sl, lr}
    80e4:	ldrtmi	lr, [r6], sl, lsl #22
    80e8:	b	fe299314 <fchmod@plt+0xfe297cb4>
    80ec:	ldrbmi	r0, [r1], #1798	; 0x706
    80f0:	tsteq	ip, r7, lsl #20
    80f4:	sfmne	f7, 1, [r2], #-280	; 0xfffffee8
    80f8:	smlabbeq	sl, r1, sl, lr
    80fc:	ldcpl	6, cr15, [sp], {198}	; 0xc6
    8100:	strtmi	r4, [r4], #1089	; 0x441
    8104:			; <UNDEFINED> instruction: 0xf64344b4
    8108:	bl	18a140 <fchmod@plt+0x188ae0>
    810c:			; <UNDEFINED> instruction: 0xf6cf3131
    8110:	submi	r5, pc, r5, ror #17
    8114:	ldrmi	r4, [pc], #-78	; 811c <fchmod@plt+0x6abc>
    8118:	strmi	r4, [r8], #1264	; 0x4f0
    811c:	bl	6f134 <fchmod@plt+0x6dad4>
    8120:			; <UNDEFINED> instruction: 0xf64e7737
    8124:	rsbsmi	r2, lr, r4, asr #6
    8128:	strbmi	r4, [lr], #-121	; 0xffffff87
    812c:			; <UNDEFINED> instruction: 0x43bef2ca
    8130:	cfstrsls	mvf4, [r7], {35}	; 0x23
    8134:	ldrbtpl	lr, [r6], -r7, lsl #22
    8138:	rsbsmi	r4, r1, fp, lsr r4
    813c:	strbtmi	r4, [r1], #-119	; 0xffffff89
    8140:	stmibvc	r9!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}
    8144:	ldmibcc	lr, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
    8148:	stclcc	6, cr15, [r0], #-272	; 0xfffffef0
    814c:	teqmi	r1, r6, lsl #22
    8150:	submi	r4, pc, r1, lsr #9
    8154:	strbmi	r4, [r7], #-1201	; 0xfffffb4f
    8158:	stcls	0, cr4, [sl], {78}	; 0x4e
    815c:	lfmvs	f7, 1, [fp], #828	; 0x33c
    8160:	ldrbcs	lr, [r7, -r1, lsl #22]!
    8164:	bmi	1c45a98 <fchmod@plt+0x1c44438>
    8168:	strtmi	r4, [r4], #126	; 0x7e
    816c:	strmi	r4, [ip], #1054	; 0x41e
    8170:			; <UNDEFINED> instruction: 0xf6474079
    8174:	bl	1e1094 <fchmod@plt+0x1dfa34>
    8178:			; <UNDEFINED> instruction: 0xf6c27636
    817c:			; <UNDEFINED> instruction: 0x4071039b
    8180:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    8184:	ldmdbls	r0, {r0, r3, r7, sl, lr}
    8188:	bvs	ff005cbc <fchmod@plt+0xff00465c>
    818c:	bl	1af1a0 <fchmod@plt+0x1adb40>
    8190:	strmi	r5, [fp], #-2425	; 0xfffff687
    8194:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
    8198:	strbtmi	r1, [r0], #2457	; 0x999
    819c:	movweq	lr, #39558	; 0x9a86
    81a0:	vshl.s8	d20, d2, d18
    81a4:	bl	267594 <fchmod@plt+0x265f34>
    81a8:	ldrtmi	r4, [sl], #2104	; 0x838
    81ac:	movweq	lr, #35459	; 0x8a83
    81b0:	stccs	6, cr15, [r1], #824	; 0x338
    81b4:	strtmi	r4, [r4], #1107	; 0x453
    81b8:	b	fe2594f0 <fchmod@plt+0xfe257e90>
    81bc:	bl	20a5e4 <fchmod@plt+0x208f84>
    81c0:	stcls	3, cr2, [r6], {115}	; 0x73
    81c4:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
    81c8:	beq	fe184adc <fchmod@plt+0xfe18347c>
    81cc:	vmls.i<illegal width 8>	d20, d13, d1[2]
    81d0:	strtmi	r4, [r2], #2799	; 0xaef
    81d4:	bl	ef200 <fchmod@plt+0xedba0>
    81d8:	strbmi	r7, [r2], #305	; 0x131
    81dc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
    81e0:	streq	lr, [r1, -r3, lsl #21]
    81e4:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
    81e8:	stmdbpl	r5, {r0, r6, r9, sl, ip, sp, lr, pc}
    81ec:	vmls.i<illegal width 8>	d20, d16, d0[1]
    81f0:	strtmi	r4, [r1], #2440	; 0x988
    81f4:	ldmdaeq	r9!, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    81f8:			; <UNDEFINED> instruction: 0x5c7ceb01
    81fc:	b	fe1d9468 <fchmod@plt+0xfe1d7e08>
    8200:	blls	309e38 <fchmod@plt+0x3087d8>
    8204:	b	fe059368 <fchmod@plt+0xfe057d08>
    8208:			; <UNDEFINED> instruction: 0xf6cd060c
    820c:	stcls	8, cr1, [r5], {212}	; 0xd4
    8210:	ldrmi	lr, [r7, -ip, lsl #22]!
    8214:			; <UNDEFINED> instruction: 0x407e4498
    8218:	mvnne	pc, #76546048	; 0x4900000
    821c:	vmls.i<illegal width 8>	d20, d14, d2[3]
    8220:	ldrbmi	r6, [fp], #-987	; 0xfffffc25
    8224:	bl	1d944c <fchmod@plt+0x1d7dec>
    8228:	strbtmi	r2, [r3], #-1654	; 0xfffff98a
    822c:			; <UNDEFINED> instruction: 0x0c07ea8c
    8230:	mvnsmi	pc, r7, asr #12
    8234:			; <UNDEFINED> instruction: 0x0c06ea8c
    8238:			; <UNDEFINED> instruction: 0x71a2f6c1
    823c:	ldrmi	r4, [r1], #-1220	; 0xfffffb3c
    8240:	rsbsmi	r4, r7, r9, lsr r4
    8244:			; <UNDEFINED> instruction: 0x7c3ceb06
    8248:	stmdavs	r5!, {r0, r2, r6, r9, ip, sp, lr, pc}^
    824c:	streq	lr, [ip, -r7, lsl #21]
    8250:	stmiami	ip!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
    8254:	strtmi	r4, [r0], #1083	; 0x43b
    8258:	b	fe199520 <fchmod@plt+0xfe197ec0>
    825c:	bl	309a94 <fchmod@plt+0x308434>
    8260:	stcls	3, cr5, [r3], {115}	; 0x73
    8264:	b	fe3183e4 <fchmod@plt+0xfe316d84>
    8268:	ldrtmi	r0, [r1], #-2563	; 0xfffff5fd
    826c:	stmdbcs	r4, {r1, r6, r9, ip, sp, lr, pc}^
    8270:	stmdbmi	r9!, {r0, r1, r2, r3, r6, r7, r9, ip, sp, lr, pc}
    8274:	ldrvc	pc, [r7, pc, asr #12]
    8278:	teqmi	r1, r3, lsl #22
    827c:	b	fe299508 <fchmod@plt+0xfe297ea8>
    8280:			; <UNDEFINED> instruction: 0x9c0a0a01
    8284:	vmls.i<illegal width 8>	d20, d20, d2[0]
    8288:	strtmi	r3, [r7], #-1834	; 0xfffff8d6
    828c:	bl	595c4 <fchmod@plt+0x57f64>
    8290:	ldrmi	r2, [pc], #-2682	; 8298 <fchmod@plt+0x6c38>
    8294:	movweq	lr, #14954	; 0x3a6a
    8298:	ldmdaeq	r9!, {r1, r3, r6, r9, ip, sp, lr, pc}
    829c:			; <UNDEFINED> instruction: 0xf6cf404b
    82a0:	ldrmi	r4, [ip], #2195	; 0x893
    82a4:	vqdmulh.s<illegal width 8>	d25, d2, d8
    82a8:			; <UNDEFINED> instruction: 0xf6ca36a7
    82ac:	bl	295d04 <fchmod@plt+0x2946a4>
    82b0:	ldrmi	r6, [r8], #2492	; 0x9bc
    82b4:			; <UNDEFINED> instruction: 0x0c01ea69
    82b8:	b	fe32eed8 <fchmod@plt+0xfe32d878>
    82bc:	ldrbmi	r0, [r0], #3082	; 0xc0a
    82c0:	ldrbtmi	r4, [r6], #-1212	; 0xfffffb44
    82c4:	ldrmi	pc, [r2, ip, asr #12]
    82c8:	strvc	pc, [ip, -r8, asr #13]
    82cc:	fldmiaxpl	ip!, {d14-d17}	;@ Deprecated
    82d0:	b	1b19310 <fchmod@plt+0x1b17cb0>
    82d4:	ldrmi	r0, [pc], #-2570	; 82dc <fchmod@plt+0x6c7c>
    82d8:	beq	282d08 <fchmod@plt+0x2816a8>
    82dc:			; <UNDEFINED> instruction: 0xf6459b04
    82e0:	vqrdmlah.s<illegal width 8>	d17, d22, d3[0]
    82e4:	ldrbmi	r5, [lr], #3675	; 0xe5b
    82e8:			; <UNDEFINED> instruction: 0xf6454456
    82ec:			; <UNDEFINED> instruction: 0xf2c85bd1
    82f0:	ldrmi	r5, [fp], #2948	; 0xb84
    82f4:	bl	32ef28 <fchmod@plt+0x32d8c8>
    82f8:			; <UNDEFINED> instruction: 0xf6474676
    82fc:			; <UNDEFINED> instruction: 0xf6c66a4f
    8300:	strbmi	r7, [lr], #2728	; 0xaa8
    8304:	b	1999574 <fchmod@plt+0x1997f14>
    8308:	b	fe0c8f34 <fchmod@plt+0xfe0c78d4>
    830c:	vcgt.s8	d16, d14, d12
    8310:	strbmi	r6, [r3], #-2528	; 0xfffff620
    8314:	stmdbvs	ip!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}
    8318:	strbtmi	r4, [r7], #-1169	; 0xfffffb6f
    831c:	rscscs	lr, r3, #6144	; 0x1800
    8320:	b	18ae74c <fchmod@plt+0x18ad0ec>
    8324:			; <UNDEFINED> instruction: 0xf5a00c0c
    8328:	b	fe30c530 <fchmod@plt+0xfe30aed0>
    832c:	vcgt.s8	d16, d4, d6
    8330:	ldrbtmi	r3, [r3], #-2068	; 0xfffff7ec
    8334:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
    8338:			; <UNDEFINED> instruction: 0xf6a04488
    833c:	bl	94550 <fchmod@plt+0x92ef0>
    8340:	ldmdbls	r0, {r0, r1, r4, r5, r7, r8, r9, sp, lr}
    8344:	vqshl.s8	d20, d16, d1
    8348:	b	18cfdd4 <fchmod@plt+0x18ce774>
    834c:			; <UNDEFINED> instruction: 0xf6c40606
    8350:	strmi	r6, [lr], #3592	; 0xe08
    8354:	smlabbeq	r2, r6, sl, lr
    8358:	ldrmi	r4, [r3], #1081	; 0x439
    835c:	cfstrsls	mvf4, [r7], {154}	; 0x9a
    8360:			; <UNDEFINED> instruction: 0x51b1eb03
    8364:	stcvs	6, cr15, [r2], {71}	; 0x47
    8368:	andeq	lr, r2, #397312	; 0x61000
    836c:	subsmi	r4, sl, r9, lsl #9
    8370:	lfmvc	f7, 3, [r3], {207}	; 0xcf
    8374:	strtmi	r4, [r4], #1026	; 0x402
    8378:			; <UNDEFINED> instruction: 0xf24f9c0e
    837c:	bl	52058 <fchmod@plt+0x509f8>
    8380:			; <UNDEFINED> instruction: 0xf6cb4272
    8384:	b	189e074 <fchmod@plt+0x189ca14>
    8388:	ldrmi	r0, [r0], #771	; 0x303
    838c:	strtmi	r4, [r7], #-75	; 0xffffffb5
    8390:	stmdals	r5, {r0, r1, r3, r4, r6, sl, lr}
    8394:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
    8398:	ldrbcs	pc, [r7], r2, asr #13	; <UNPREDICTABLE>
    839c:	mvnscs	lr, #2048	; 0x800
    83a0:	b	18d93c0 <fchmod@plt+0x18d7d60>
    83a4:	ldrmi	r0, [lr], #257	; 0x101
    83a8:	stcls	0, cr4, [ip], {81}	; 0x51
    83ac:	vqshl.s8	q10, <illegal reg q0.5>, <illegal reg q6.5>
    83b0:			; <UNDEFINED> instruction: 0xf6ce3091
    83b4:	bl	d45d4 <fchmod@plt+0xd2f74>
    83b8:	strtmi	r6, [r0], #-433	; 0xfffffe4f
    83bc:	andeq	lr, r2, #397312	; 0x61000
    83c0:	subsmi	r4, sl, ip, lsl #9
    83c4:	bl	594f4 <fchmod@plt+0x57e94>
    83c8:	b	189ce98 <fchmod@plt+0x189b838>
    83cc:	ldrmi	r0, [r7], #-771	; 0xfffffcfd
    83d0:	ldrmi	r4, [r8], #75	; 0x4b
    83d4:	bl	a2488 <fchmod@plt+0xa0e28>
    83d8:	b	1a1a5c0 <fchmod@plt+0x1a18f60>
    83dc:	strbmi	r0, [r6], #-257	; 0xfffffeff
    83e0:	strmi	r4, [lr], #81	; 0x51
    83e4:	vmovcs.f64	d30, #232	; 0xbf400000 -0.750
    83e8:	andeq	lr, r2, #450560	; 0x6e000
    83ec:	b	fe0995b4 <fchmod@plt+0xfe097f54>
    83f0:	ldrmi	r0, [r4], #520	; 0x208
    83f4:	bl	39ac60 <fchmod@plt+0x399600>
    83f8:	ldrbtmi	r6, [sl], #-3260	; 0xfffff344
    83fc:	stmdaeq	r8, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    8400:	b	fe219594 <fchmod@plt+0xfe217f34>
    8404:	eorvs	r0, fp, lr, lsl #16
    8408:	stmiavs	fp!, {r0, r1, r2, r6, sl, lr}^
    840c:	ldrpl	lr, [r7, ip, lsl #22]!
    8410:	vmlseq.f32	s28, s28, s15
    8414:	b	fe399508 <fchmod@plt+0xfe397ea8>
    8418:	rscvs	r0, fp, ip, lsl #28
    841c:	stmiavs	fp!, {r1, r2, r4, r5, r6, sl, lr}
    8420:	bl	1ef42c <fchmod@plt+0x1eddcc>
    8424:	b	1999e04 <fchmod@plt+0x19987a4>
    8428:	ldrtmi	r0, [r4], #-3084	; 0xfffff3f4
    842c:	streq	lr, [r7, -ip, lsl #21]
    8430:	blmi	2594b0 <fchmod@plt+0x257e50>
    8434:	adcvs	r4, lr, r8, lsr r4
    8438:	rscscs	lr, r0, r4, lsl #22
    843c:	ldmpl	r3, {r3, r5, r6, sp, lr}^
    8440:	blls	4e24b0 <fchmod@plt+0x4e0e50>
    8444:	qaddle	r4, sl, r2
    8448:	pop	{r0, r2, r4, ip, sp, pc}
    844c:			; <UNDEFINED> instruction: 0xf7f88ff0
    8450:	svclt	0x0000ef72
    8454:	andeq	r3, r1, r8, ror r1
    8458:	andeq	r0, r0, r4, lsl #3
    845c:	andeq	r2, r1, r2, asr #20
    8460:	ldrbmi	lr, [r0, sp, lsr #18]!
    8464:	stmdbvs	r2, {r0, r1, r2, r4, r9, sl, lr}
    8468:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, r7}^
    846c:	vrsubhn.i16	d20, q1, <illegal reg q2.5>
    8470:	ldmne	fp, {r0, r2, r6, r7, fp}
    8474:	subsvc	lr, r7, pc, asr #20
    8478:	subeq	pc, r0, #200, 2	; 0x32
    847c:	andeq	lr, r0, r4, asr #22
    8480:			; <UNDEFINED> instruction: 0x460e42ba
    8484:	cmnvs	r8, fp, lsr #2
    8488:			; <UNDEFINED> instruction: 0xf1b8d816
    848c:	tstle	pc, r0, lsl #30
    8490:	ldmdble	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
    8494:			; <UNDEFINED> instruction: 0xf1a7460c
    8498:			; <UNDEFINED> instruction: 0xf0260640
    849c:			; <UNDEFINED> instruction: 0x3640063f
    84a0:	strtmi	r4, [r1], -r6, lsr #8
    84a4:	strbcc	r4, [r0], #-1576	; 0xfffff9d8
    84a8:	stc2	7, cr15, [r6], {255}	; 0xff
    84ac:	ldrhle	r4, [r8, #36]!	; 0x24
    84b0:	ldreq	pc, [pc, -r7]!
    84b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    84b8:	pop	{r0, r1, r2, r3, r8, fp, ip, sp, pc}
    84bc:			; <UNDEFINED> instruction: 0xf10587f0
    84c0:			; <UNDEFINED> instruction: 0x463a0018
    84c4:	ldrtmi	r4, [r1], -r0, asr #8
    84c8:			; <UNDEFINED> instruction: 0x47f0e8bd
    84cc:	svclt	0x000af7f8
    84d0:	beq	6448ec <fchmod@plt+0x64328c>
    84d4:	bl	2981dc <fchmod@plt+0x296b7c>
    84d8:	stmne	ip, {r3}
    84dc:			; <UNDEFINED> instruction: 0xf7f84447
    84e0:	ldrbmi	lr, [r1], -r4, lsl #30
    84e4:			; <UNDEFINED> instruction: 0xf7ff4628
    84e8:	svccs	0x003ffbe7
    84ec:			; <UNDEFINED> instruction: 0xf04fd8d3
    84f0:	strtmi	r0, [r6], -r0, lsl #18
    84f4:	ldrb	r4, [pc, r8, asr #13]
    84f8:	blmi	75ad70 <fchmod@plt+0x759710>
    84fc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    8500:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    8504:	ldmdavs	fp, {r2, r9, sl, lr}
    8508:			; <UNDEFINED> instruction: 0xf04f9303
    850c:	ldmib	r0, {r8, r9}^
    8510:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d4
    8514:			; <UNDEFINED> instruction: 0xf1c000c5
    8518:	tstls	r1, r0, asr #4
    851c:	b	13d2d44 <fchmod@plt+0x13d16e4>
    8520:			; <UNDEFINED> instruction: 0xf88d6113
    8524:	b	13cc558 <fchmod@plt+0x13caef8>
    8528:			; <UNDEFINED> instruction: 0xf88d4113
    852c:	svclt	0x0098100a
    8530:	addeq	pc, r0, #192, 2	; 0x30
    8534:	bcc	21a978 <fchmod@plt+0x219318>
    8538:			; <UNDEFINED> instruction: 0xf88d4620
    853c:	ldrbtmi	r3, [r9], #-8
    8540:			; <UNDEFINED> instruction: 0xf88d0a1b
    8544:			; <UNDEFINED> instruction: 0xf7ff3009
    8548:	andcs	pc, r8, #556	; 0x22c
    854c:	strtmi	sl, [r0], -r1, lsl #18
    8550:			; <UNDEFINED> instruction: 0xff86f7ff
    8554:	blmi	19ad7c <fchmod@plt+0x19971c>
    8558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    855c:	blls	e25cc <fchmod@plt+0xe0f6c>
    8560:	qaddle	r4, sl, r1
    8564:	ldclt	0, cr11, [r0, #-16]
    8568:	mcr	7, 7, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    856c:	andeq	r2, r1, r0, asr #18
    8570:	andeq	r0, r0, r4, lsl #3
    8574:	andeq	r2, r1, sl, lsr #22
    8578:	andeq	r2, r1, r4, ror #17
    857c:			; <UNDEFINED> instruction: 0x4604b538
    8580:	strmi	r4, [sp], -r8, lsl #12
    8584:			; <UNDEFINED> instruction: 0xffb8f7ff
    8588:	svcne	0x002ab1d4
    858c:	andeq	pc, ip, r5, lsl #2
    8590:			; <UNDEFINED> instruction: 0xf8524623
    8594:	addmi	r4, r2, #4, 30
    8598:	ldrvs	lr, [r4], #-2639	; 0xfffff5b1
    859c:	ldmdahi	r1, {r2, r3, r4, r6, r7, ip, sp, lr}^
    85a0:	ldmdavs	r4, {r0, r3, r4, r7, ip, sp, lr}
    85a4:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
    85a8:	ldmdavs	r1, {r2, r3, r4, r6, ip, sp, lr}
    85ac:	blne	1465c0 <fchmod@plt+0x144f60>
    85b0:	strtmi	sp, [r8], -pc, ror #3
    85b4:	pop	{r3, r4, r6, r9, sp}
    85b8:	tstcs	r0, r8, lsr r0
    85bc:	svclt	0x0098f7f8
    85c0:	svclt	0x0000bd38
    85c4:	mvnsmi	lr, #737280	; 0xb4000
    85c8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    85cc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    85d0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    85d4:	mrc	7, 0, APSR_nzcv, cr14, cr8, {7}
    85d8:	blne	1d997d4 <fchmod@plt+0x1d98174>
    85dc:	strhle	r1, [sl], -r6
    85e0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    85e4:	svccc	0x0004f855
    85e8:	strbmi	r3, [sl], -r1, lsl #8
    85ec:	ldrtmi	r4, [r8], -r1, asr #12
    85f0:	adcmi	r4, r6, #152, 14	; 0x2600000
    85f4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    85f8:	svclt	0x000083f8
    85fc:	andeq	r2, r1, lr, ror r4
    8600:	andeq	r2, r1, r4, ror r4
    8604:	svclt	0x00004770

Disassembly of section .fini:

00008608 <.fini>:
    8608:	push	{r3, lr}
    860c:	pop	{r3, pc}
