(footprint "SOD-123" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 4bb62d8a-5926-4d52-b247-9370f32005da)
  )
  (fp_text value "SOD-123" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 8a7c89e5-5f75-4f16-b36f-834f5cd0b6fa)
  )
  (fp_poly (pts
      (xy -2.2 0.71)
      (xy -2.2 -0.71)
      (xy -1.67 -0.71)
      (xy -1.67 -1.15)
      (xy 1.67 -1.15)
      (xy 1.67 -0.71)
      (xy 2.2 -0.71)
      (xy 2.2 0.71)
      (xy 1.67 0.71)
      (xy 1.67 1.15)
      (xy -1.67 1.15)
      (xy -1.67 0.71)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 1eb183d8-70e1-4866-887c-ad8f8630abd6))
  (fp_text reference ">NAME" (at -0.3 -2.3 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 08d0228d-8e26-4d8a-a1c9-6d099e1e770b)
  )
  (fp_text value ">VALUE" (at -0.3 -1.4 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp b8371c1b-8ce5-4ee1-9b1b-f156ed9a6d6e)
  )
  (fp_line (start -1.42 -0.9) (end 1.42 -0.9) (layer "F.SilkS") (width 0.127) (tstamp 82c7486f-66b2-47cc-ade9-dd7c67166036))
  (fp_line (start -1.42 0.9) (end 1.42 0.9) (layer "F.SilkS") (width 0.127) (tstamp afb6494d-5f27-4e1c-bccc-50803e644698))
  (fp_line (start -1.42 -0.9) (end -1.42 -0.77) (layer "F.SilkS") (width 0.127) (tstamp 07e46f3f-26ec-403e-b242-97211cfed756))
  (fp_line (start 1.44 -0.9) (end 1.44 -0.77) (layer "F.SilkS") (width 0.127) (tstamp ce16e905-de74-4f67-a4ba-76c6ac0b7f44))
  (fp_line (start -1.42 0.9) (end -1.42 0.77) (layer "F.SilkS") (width 0.127) (tstamp 3468d1b0-b01c-413d-b415-595c9b2e622e))
  (fp_line (start 1.43 0.9) (end 1.43 0.77) (layer "F.SilkS") (width 0.127) (tstamp ba11055d-0a14-4856-96bf-aa93dfbb33f8))
  (fp_line (start -0.58 -0.83) (end -0.58 0.83) (layer "F.SilkS") (width 0.254) (tstamp 52cec025-9a61-41b0-bb44-80c676616c15))
  (pad "CATHODE" smd rect (at -1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 8fec2a0d-3275-40d5-93de-24d721151cfd))
  (pad "ANODE" smd rect (at 1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 289026c1-0a92-4917-af63-0d49daaab655))
)
