Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/tb_receiver_isim_beh.exe -prj C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/tb_receiver_beh.prj work.tb_receiver 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/memory.vhd" into library work
Parsing VHDL file "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd" into library work
Parsing VHDL file "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd" Line 78: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/tb_receiver.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity crc [crc_default]
Compiling architecture behavioral of entity memory [\memory(14)\]
Compiling architecture behavioral of entity receiver [\receiver(5)\]
Compiling architecture behavior of entity tb_receiver
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/tb_receiver_isim_beh.exe
Fuse Memory Usage: 35548 KB
Fuse CPU Usage: 640 ms
