 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 25 23:33:14 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          882
Number of nets:                          2612
Number of cells:                         1716
Number of combinational cells:           1374
Number of sequential cells:               297
Number of macros/black boxes:               0
Number of buf/inv:                        270
Number of references:                      26

Combinational area:              12605.987300
Buf/Inv area:                     1061.383422
Noncombinational area:            9195.910851
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 21801.898150
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------------------------------
SYS_TOP                           21801.8982    100.0     77.6622     0.0000  0.0000  SYS_TOP
U0_ALU                             5671.6941     26.0   1023.7290   560.1092  0.0000  ALU_Op_Width8_Fun_Width4_Out_Width16_test_1
U0_ALU/add_48                       231.8099      1.1    231.8099     0.0000  0.0000  ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_0
U0_ALU/div_57                      1434.3973      6.6   1434.3973     0.0000  0.0000  ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0
U0_ALU/mult_54                     2155.7144      9.9   1914.4909     0.0000  0.0000  ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0
U0_ALU/mult_54/FS_1                 241.2235      1.1    241.2235     0.0000  0.0000  ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1
U0_ALU/sub_51                       265.9342      1.2    265.9342     0.0000  0.0000  ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_sub_0
U0_ASYNC_FIFO                      4465.5767     20.5     12.9437     0.0000  0.0000  ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3_test_1
U0_ASYNC_FIFO/U_FIFO_MEM           3347.7116     15.4   1239.0651  2108.6465  0.0000  FIFO_MEM_CNTRL_Data_Width8_FIFO_DEPTH8_Address3_test_1
U0_ASYNC_FIFO/U_FIFO_RD             292.9983      1.3    160.0312   132.9671  0.0000  FIFO_RD_test_1
U0_ASYNC_FIFO/U_FIFO_WR             284.7614      1.3    152.9710   131.7904  0.0000  FIFO_WR_test_1
U0_ASYNC_FIFO/U_SYNC_R2W            263.5808      1.2      0.0000   263.5808  0.0000  DF_SYNC_test_0
U0_ASYNC_FIFO/U_SYNC_W2R            263.5808      1.2      0.0000   263.5808  0.0000  DF_SYNC_test_1
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_CLK_MUX                           88.2525      0.4     88.2525     0.0000  0.0000  CLKDIV_MUX
U0_PULSE_GEN                         71.7787      0.3      5.8835    65.8952  0.0000  PULSE_GEN_test_1
U0_REF_MUX                           12.9437      0.1     12.9437     0.0000  0.0000  MUX2X1_1
U0_REF_RST_SYNC                      65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_test_0
U0_RST_MUX                           11.7670      0.1     11.7670     0.0000  0.0000  MUX2X1_0
U0_RX_DATA_SYNC                     480.0936      2.2     84.7224   395.3712  0.0000  DATA_SYNC_test_1
U0_RegFile                         3763.0867     17.3   1361.4419  2401.6448  0.0000  RegFile_Data8_Depth8_Addr3_test_1
U0_SYS_CTRL                        1047.2630      4.8    682.4860   364.7770  0.0000  SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3_test_1
U0_TX_ClkDiv                        829.5735      3.8    442.4392   295.3517  0.0000  ClkDiv_test_0
U0_TX_ClkDiv/add_48                  91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_UART                            4221.9997     19.4      7.0602     0.0000  0.0000  UART_Data_Width8_Prescale_Width6_test_1
U0_UART/U0_UART_RX                 2894.6821     13.3      7.0602     0.0000  0.0000  UART_RX_Data_Width8_Prescale_Width6_test_1
U0_UART/U0_UART_RX/U_Counter        690.7229      3.2    361.2469   329.4760  0.0000  Edge_Bit_Counter_Prescale_Width6_test_1
U0_UART/U0_UART_RX/U_Deserializer   520.1014      2.4    256.5206   263.5808  0.0000  Deserializer_Data_Width8_Prescale_Width6_test_1
U0_UART/U0_UART_RX/U_Parity_Check   154.1477      0.7    121.2001    32.9476  0.0000  Parity_Check_Data_Width8_test_1
U0_UART/U0_UART_RX/U_RX_FSM         638.9481      2.9    540.1053    98.8428  0.0000  UART_RX_FSM_test_1
U0_UART/U0_UART_RX/U_Sampler        783.6822      3.6    653.0685   130.6137  0.0000  Data_Sampling_Prescale_Width6_test_1
U0_UART/U0_UART_RX/U_Start           44.7146      0.2     11.7670    32.9476  0.0000  Start_Check_test_1
U0_UART/U0_UART_RX/U_Stop            55.3049      0.3     22.3573    32.9476  0.0000  Stop_Check_test_1
U0_UART/U0_UART_TX                 1320.2574      6.1      7.0602     0.0000  0.0000  UART_TX_Data_Width8_test_1
U0_UART/U0_UART_TX/U_MUX             52.9515      0.2     20.0039    32.9476  0.0000  UART_MUX_test_1
U0_UART/U0_UART_TX/U_Parity         494.2140      2.3    198.8623   295.3517  0.0000  Parity_Calc_Data_Width8_test_1
U0_UART/U0_UART_TX/U_Serializer     550.6956      2.5    187.0953   363.6003  0.0000  Serializer_Data_Width8_test_1
U0_UART/U0_UART_TX/U_TX_FSM         215.3361      1.0     83.5457   131.7904  0.0000  UART_TX_FSM_test_1
U1_RST_MUX                           11.7670      0.1     11.7670     0.0000  0.0000  MUX2X1_6
U1_RX_ClkDiv                        829.5735      3.8    442.4392   295.3517  0.0000  ClkDiv_test_1
U1_RX_ClkDiv/add_48                  91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
U1_UART_MUX                          11.7670      0.1     11.7670     0.0000  0.0000  MUX2X1_4
U1_UART_RST_SYNC                     65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_test_1
U2_RST_MUX                           11.7670      0.1     11.7670     0.0000  0.0000  MUX2X1_5
U2_RX_MUX                            11.7670      0.1     11.7670     0.0000  0.0000  MUX2X1_3
U3_TX_MUX                            11.7670      0.1     11.7670     0.0000  0.0000  MUX2X1_2
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------------------------------------------
Total                                                  12605.9873  9195.9109  0.0000

1
