<stg><name>extract_Pipeline_VITIS_LOOP_145_3</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data158, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i11 0, i11 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body45:0 %col_1 = load i11 %col

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:1 %icmp_ln145 = icmp_eq  i11 %col_1, i11 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body45:2 %add_ln145 = add i11 %col_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body45:3 %br_ln145 = br i1 %icmp_ln145, void %for.body45.split, void %for.end62.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
for.body45.split:0 %zext_ln145 = zext i11 %col_1

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body45.split:1 %specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln147"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body45.split:2 %speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2152, i64 1076

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln148"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body45.split:3 %specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln145"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body45.split:4 %tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %col_1, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body45.split:5 %icmp_ln151 = icmp_eq  i9 %tmp_1, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body45.split:6 %br_ln151 = br i1 %icmp_ln151, void %if.then, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:1 %this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:2 %this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_3_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_4_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:5 %this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_5_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:6 %this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_6_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:7 %this_buff_7_addr = getelementptr i16 %this_buff_7, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="this_buff_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
if.then:8 %this_buff_0_load = load i11 %this_buff_0_addr

]]></Node>
<StgValue><ssdm name="this_buff_0_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
if.then:9 %this_buff_1_load = load i11 %this_buff_1_addr

]]></Node>
<StgValue><ssdm name="this_buff_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="11">
<![CDATA[
if.then:10 %this_buff_2_load = load i11 %this_buff_2_addr

]]></Node>
<StgValue><ssdm name="this_buff_2_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="11">
<![CDATA[
if.then:11 %this_buff_3_load = load i11 %this_buff_3_addr

]]></Node>
<StgValue><ssdm name="this_buff_3_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="11">
<![CDATA[
if.then:12 %this_buff_4_load = load i11 %this_buff_4_addr

]]></Node>
<StgValue><ssdm name="this_buff_4_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="11">
<![CDATA[
if.then:13 %this_buff_5_load = load i11 %this_buff_5_addr

]]></Node>
<StgValue><ssdm name="this_buff_5_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="11">
<![CDATA[
if.then:14 %this_buff_6_load = load i11 %this_buff_6_addr

]]></Node>
<StgValue><ssdm name="this_buff_6_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="3" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
<literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
if.then:15 %this_buff_7_load = load i11 %this_buff_7_addr

]]></Node>
<StgValue><ssdm name="this_buff_7_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:0 %store_ln145 = store i11 %add_ln145, i11 %col

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc60:1 %br_ln145 = br void %for.body45

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
if.then:8 %this_buff_0_load = load i11 %this_buff_0_addr

]]></Node>
<StgValue><ssdm name="this_buff_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
if.then:9 %this_buff_1_load = load i11 %this_buff_1_addr

]]></Node>
<StgValue><ssdm name="this_buff_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="11">
<![CDATA[
if.then:10 %this_buff_2_load = load i11 %this_buff_2_addr

]]></Node>
<StgValue><ssdm name="this_buff_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="11">
<![CDATA[
if.then:11 %this_buff_3_load = load i11 %this_buff_3_addr

]]></Node>
<StgValue><ssdm name="this_buff_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="11">
<![CDATA[
if.then:12 %this_buff_4_load = load i11 %this_buff_4_addr

]]></Node>
<StgValue><ssdm name="this_buff_4_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="11">
<![CDATA[
if.then:13 %this_buff_5_load = load i11 %this_buff_5_addr

]]></Node>
<StgValue><ssdm name="this_buff_5_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="11">
<![CDATA[
if.then:14 %this_buff_6_load = load i11 %this_buff_6_addr

]]></Node>
<StgValue><ssdm name="this_buff_6_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
if.then:15 %this_buff_7_load = load i11 %this_buff_7_addr

]]></Node>
<StgValue><ssdm name="this_buff_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
if.then:8 %this_buff_0_load = load i11 %this_buff_0_addr

]]></Node>
<StgValue><ssdm name="this_buff_0_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
if.then:9 %this_buff_1_load = load i11 %this_buff_1_addr

]]></Node>
<StgValue><ssdm name="this_buff_1_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="11">
<![CDATA[
if.then:10 %this_buff_2_load = load i11 %this_buff_2_addr

]]></Node>
<StgValue><ssdm name="this_buff_2_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="11">
<![CDATA[
if.then:11 %this_buff_3_load = load i11 %this_buff_3_addr

]]></Node>
<StgValue><ssdm name="this_buff_3_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="11">
<![CDATA[
if.then:12 %this_buff_4_load = load i11 %this_buff_4_addr

]]></Node>
<StgValue><ssdm name="this_buff_4_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="11">
<![CDATA[
if.then:13 %this_buff_5_load = load i11 %this_buff_5_addr

]]></Node>
<StgValue><ssdm name="this_buff_5_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="11">
<![CDATA[
if.then:14 %this_buff_6_load = load i11 %this_buff_6_addr

]]></Node>
<StgValue><ssdm name="this_buff_6_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="3">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
if.then:15 %this_buff_7_load = load i11 %this_buff_7_addr

]]></Node>
<StgValue><ssdm name="this_buff_7_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.end62.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32">
<![CDATA[
if.then:16 %p_s = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i32, i16 %this_buff_0_load, i16 %this_buff_1_load, i16 %this_buff_2_load, i16 %this_buff_3_load, i16 %this_buff_4_load, i16 %this_buff_5_load, i16 %this_buff_6_load, i16 %this_buff_7_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %LEF_Img_data157, i16 %p_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:18 %InImg_data156_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156

]]></Node>
<StgValue><ssdm name="InImg_data156_read"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then:19 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %SEF_Img_data158, i16 %InImg_data156_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
if.then:20 %br_ln154 = br void %for.inc60

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else:0 %p_03 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156

]]></Node>
<StgValue><ssdm name="p_03"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %for.inc60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
