# Unit 1.4: Hardware Description Language

## Design: from requirement to interface

``` HDL
/** XOR gate: out = (a AND NOT(b)) OR (NOT(a) AND b)) */

CHIP XOR {
  IN a, b;
  OUT out;
  
  PARTS:
  // Implementation missing
}
```

