[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676314 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676314 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676314 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12880380 heartbeat IPC: 1.086 cumulative IPC: 1.086 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23111438 heartbeat IPC: 0.9774 cumulative IPC: 1.029 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34394081 heartbeat IPC: 0.8863 cumulative IPC: 0.9766 (Simulation time: 00 hr 05 min 03 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39784562 cumulative IPC: 1.005 (Simulation time: 00 hr 06 min 29 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39784562 cumulative IPC: 1.005 (Simulation time: 00 hr 06 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.005 instructions: 40000000 cycles: 39784562
CPU 0 Branch Prediction Accuracy: 95.74% MPKI: 11.89 Average ROB Occupancy at Mispredict: 36.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 7.344
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457648 HIT:     419922 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457648 HIT:     419922 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685239 HIT:     467278 MISS:     217961 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359603 HIT:     291613 MISS:      67990 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96934 HIT:       6412 MISS:      90522 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142551 MISS:        319 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85832 HIT:      26702 MISS:      59130 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5596634 HIT:    5512143 MISS:      84491 MSHR_MERGE:      27348
cpu0->cpu0_L1I LOAD         ACCESS:    5596634 HIT:    5512143 MISS:      84491 MSHR_MERGE:      27348
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13243732 HIT:   12230705 MISS:    1013027 MSHR_MERGE:     527795
cpu0->cpu0_L1D LOAD         ACCESS:    8155222 HIT:    7625687 MISS:     529535 MSHR_MERGE:     227070
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4994851 HIT:    4598747 MISS:     396104 MSHR_MERGE:     299169
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93659 HIT:       6271 MISS:      87388 MSHR_MERGE:       1556
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4868646 HIT:    4757306 MISS:     111340 MSHR_MERGE:      50169
cpu0->cpu0_ITLB LOAD         ACCESS:    4868646 HIT:    4757306 MISS:     111340 MSHR_MERGE:      50169
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.401 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12552883 HIT:   11832334 MISS:     720549 MSHR_MERGE:     324072
cpu0->cpu0_DTLB LOAD         ACCESS:   12552883 HIT:   11832334 MISS:     720549 MSHR_MERGE:     324072
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.04 cycles
cpu0->LLC TOTAL        ACCESS:     335617 HIT:     194506 MISS:     141111 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67990 HIT:      36924 MISS:      31066 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90522 HIT:      11004 MISS:      79518 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117975 HIT:     117883 MISS:         92 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59130 HIT:      28695 MISS:      30435 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1311
  ROW_BUFFER_MISS:     139699
  AVG DBUS CONGESTED CYCLE: 11.48
Channel 0 WQ ROW_BUFFER_HIT:      11975
  ROW_BUFFER_MISS:      72821
  FULL:          0
Channel 0 REFRESHES ISSUED:       3315
