#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sat Nov 24 00:40:55 2018
# Process ID: 3356
# Current directory: E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5580 E:\VLSI\Projet\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 902.410 ; gain = 163.828
open_bd_design {E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - RESET
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:module_ref:Filtrage:1.0 - Filtrage_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_0
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_1
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_0
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_2
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_3
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_4
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:module_ref:declench_retard:1.0 - declench_retard_0
Adding cell -- xilinx.com:module_ref:mux_2bits:1.0 - mux_2bits_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - Ligne_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - column_counter
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/column_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/Ligne_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/rdc_1bit_0/Q(undef) and /detection_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/rdc_1bit_0/Q(undef) and /detection_centre/add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/rdc_1bit_0/Q(undef) and /detection_centre/BlankPixel_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Filtrage_0/BlancNoir(undef) and /detection_centre/Pixel_White_Black(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pVSync(undef) and /detection_centre/CE_column_count(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /detection_centre/CE_ligne_count(ce)
Successfully read diagram <HDMI_bd> from BD file <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1022.219 ; gain = 102.715
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Seuillage Segmentation/Seuillage_1
delete_bd_objs [get_bd_nets Segmentation/Seuillage_0_OUTPUT] [get_bd_nets Segmentation/abs_8bits_signed_0_OUTPUT] [get_bd_cells Segmentation/Seuillage_0]
connect_bd_net [get_bd_pins Segmentation/abs_8bits_signed_0/OUTPUT] [get_bd_pins Segmentation/Seuillage_1/INPUT]
connect_bd_net [get_bd_pins Segmentation/PixelNoirBanc] [get_bd_pins Segmentation/Seuillage_1/OUTPUT]
delete_bd_objs [get_bd_nets Segmentation/Seuillage_1_OUTPUT]
connect_bd_net [get_bd_pins Segmentation/PixelNoirBanc] [get_bd_pins Segmentation/Seuillage_1/OUTPUT]
delete_bd_objs [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_nets Segmentation/Seuillage_1_OUTPUT] [get_bd_pins Segmentation/PixelNoirBanc]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_nets Segmentation/Seuillage_1_OUTPUT] [get_bd_pins Segmentation/PixelNoirBanc]'
delete_bd_objs [get_bd_nets Moyenneur_ouput] [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_cells Segmentation]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
delete_bd_objs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1065.242 ; gain = 1.988
INFO: [Common 17-344] 'delete_bd_objs' was cancelled
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Moyenneur_ouput] [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_cells Segmentation]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Segmentation/PixelNoirBanc] [get_bd_pins Segmentation/Seuillage_1/OUTPUT]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins Segmentation/PixelNoirBanc] [get_bd_pins Segmentation/Seuillage_1/OUTPUT]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets Moyenneur_ouput] [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_cells Segmentation]'
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Moyenneur_ouput] [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_cells Segmentation]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets Moyenneur_ouput] [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_cells Segmentation]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Moyenneur_ouput] [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_cells Segmentation]'
set_property location {4.5 1453 768} [get_bd_cells Segmentation]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets Segmentation_PixelNoirBanc] [get_bd_nets Segmentation/Seuillage_1_OUTPUT] [get_bd_pins Segmentation/PixelNoirBanc]
connect_bd_net [get_bd_pins Segmentation/Seuillage_1/OUTPUT] [get_bd_pins rgb2dvi_0/vid_pData]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
delete_bd_objs [get_bd_nets Segmentation_OUTPUT1]
create_bd_cell -type module -reference Seuillage Seuillage_0
WARNING: [IP_Flow 19-3571] IP 'HDMI_bd_Seuillage_0_1' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
move_bd_cells [get_bd_cells Segmentation] [get_bd_cells Seuillage_0]
delete_bd_objs [get_bd_cells Segmentation/Seuillage_0]
delete_bd_objs [get_bd_nets Segmentation/Seuillage_1_OUTPUT] [get_bd_nets Segmentation/abs_8bits_signed_0_OUTPUT] [get_bd_cells Segmentation/Seuillage_1]
create_bd_cell -type module -reference Seuillage Seuillage_0
WARNING: [IP_Flow 19-3571] IP 'HDMI_bd_Seuillage_0_2' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
delete_bd_objs [get_bd_cells Seuillage_0]
update_module_reference HDMI_bd_Filtrage_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
Upgrading 'E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.160 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.160 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_Filtrage_0_0 from Filtrage_v1_0 1.0 to Filtrage_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/Pixel_White_Black(ce) and /Filtrage_0_upgraded_ipi/BlancNoir(undef)
Wrote  : <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1127.160 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1127.160 ; gain = 4.867
update_module_reference {HDMI_bd_Seuillage_0_0 HDMI_bd_Seuillage_0_1 HDMI_bd_Seuillage_0_2 HDMI_bd_Seuillage_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1127.160 ; gain = 0.000
create_bd_cell -type module -reference Seuillage Segmentation/Seuillage_0
move_bd_cells [get_bd_cells /] [get_bd_cells Segmentation/Seuillage_0]
move_bd_cells [get_bd_cells Segmentation] [get_bd_cells Seuillage_0]
connect_bd_net [get_bd_pins Segmentation/abs_8bits_signed_0/OUTPUT] [get_bd_pins Segmentation/Seuillage_0/INPUT]
set_property location {6.5 2611 895} [get_bd_cells Segmentation/Seuillage_0]
move_bd_cells [get_bd_cells /] [get_bd_cells Segmentation/Seuillage_0]
set_property USER_COMMENTS.comment_0 {}  [current_bd_design]
move_bd_cells [get_bd_cells Segmentation] [get_bd_cells Seuillage_0]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins Segmentation/Seuillage_0/OUTPUT2]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins Segmentation/OUTPUT1] [get_bd_pins Segmentation/Seuillage_0/OUTPUT1]
delete_bd_objs [get_bd_nets Segmentation/Seuillage_0_OUTPUT1] [get_bd_pins Segmentation/OUTPUT1]
save_bd_design
Wrote  : <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_8b8b7eb.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 00:51:08 2018...
