<stg><name>create_tree</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:0  %frequency_V = alloca [255 x i32], align 4

]]></Node>
<StgValue><ssdm name="frequency_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %val_assign_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %val_assign_loc)

]]></Node>
<StgValue><ssdm name="val_assign_loc_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %val_assign_loc_out, i32 %val_assign_loc_read)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %add_ln15 = add nsw i32 %val_assign_loc_read, -1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %t_V_3 = phi i32 [ 0, %entry ], [ %p_0168_2_i_i, %create_tree_label5_end ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %t_V = phi i32 [ 0, %entry ], [ %p_094_2_i_i, %create_tree_label5_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:2  %op2_assign = phi i31 [ 0, %entry ], [ %i, %create_tree_label5_end ]

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
:3  %zext_ln15 = zext i31 %op2_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln15 = icmp slt i32 %zext_ln15, %add_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %i = add i31 %op2_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln15, label %create_tree_label5_begin, label %.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
create_tree_label5_begin:4  %zext_ln544 = zext i32 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
create_tree_label5_begin:5  %frequency_V_addr = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="frequency_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
create_tree_label5_begin:6  %intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
create_tree_label5_begin:7  %zext_ln544_3 = zext i32 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
create_tree_label5_begin:8  %in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="in_value_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
create_tree_label5_begin:9  %in_value_V_load = load i32* %in_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
create_tree_label5_begin:10  %in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="in_frequency_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
create_tree_label5_begin:11  %node_freq_V_1 = load i32* %in_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="node_freq_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
create_tree_label5_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str368) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
create_tree_label5_begin:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str368)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
create_tree_label5_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str469) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
create_tree_label5_begin:3  %icmp_ln887 = icmp ult i32 %t_V, %val_assign_loc_read

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
create_tree_label5_begin:6  %intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
create_tree_label5_begin:9  %in_value_V_load = load i32* %in_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
create_tree_label5_begin:11  %node_freq_V_1 = load i32* %in_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="node_freq_V_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
create_tree_label5_begin:12  br i1 %icmp_ln887, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_2 = icmp eq i32 %t_V_3, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_2, label %._crit_edge405.i.i, label %._crit_edge406.i.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln25 = icmp ult i32 %intermediate_freq_V_2, %node_freq_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln879 = icmp ne i32 %t_V_3, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln25 = and i1 %icmp_ln25, %icmp_ln879

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln25, label %._crit_edge406.i.i, label %._crit_edge405.i.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge405.i.i:0  %zext_ln27 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge405.i.i:1  %left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="left_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge405.i.i:2  store i32 %in_value_V_load, i32* %left_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge405.i.i:3  %in_count_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="in_count_V"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge405.i.i:4  br label %._crit_edge409.i.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge406.i.i:0  %zext_ln32 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge406.i.i:1  %left_V_addr_1 = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="left_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge406.i.i:2  store i32 -1, i32* %left_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge406.i.i:3  %parent_V_addr_1 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="parent_V_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="31" op_1_bw="8">
<![CDATA[
._crit_edge406.i.i:4  store i31 %op2_assign, i31* %parent_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406.i.i:5  %tree_count_V = add i32 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="tree_count_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge406.i.i:6  br label %._crit_edge409.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge409.i.i:0  %t_V_5 = phi i32 [ %t_V_3, %._crit_edge405.i.i ], [ %tree_count_V, %._crit_edge406.i.i ]

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge409.i.i:1  %t_V_4 = phi i32 [ %in_count_V, %._crit_edge405.i.i ], [ %t_V, %._crit_edge406.i.i ]

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge409.i.i:3  %icmp_ln887_1 = icmp ult i32 %t_V_4, %val_assign_loc_read

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge409.i.i:4  %zext_ln544_5 = zext i32 %t_V_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge409.i.i:5  %frequency_V_addr_1 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="frequency_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409.i.i:6  %intermediate_freq_V = load i32* %frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge409.i.i:7  %zext_ln544_6 = zext i32 %t_V_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge409.i.i:8  %in_value_V_addr_1 = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="in_value_V_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409.i.i:9  %in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge409.i.i:10  %in_frequency_V_addr_1 = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="in_frequency_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409.i.i:11  %in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_frequency_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge409.i.i:2  %p_090_0_i_i = phi i32 [ %node_freq_V_1, %._crit_edge405.i.i ], [ %intermediate_freq_V_2, %._crit_edge406.i.i ]

]]></Node>
<StgValue><ssdm name="p_090_0_i_i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409.i.i:6  %intermediate_freq_V = load i32* %frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="intermediate_freq_V"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409.i.i:9  %in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge409.i.i:11  %in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_frequency_V_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.i:12  br i1 %icmp_ln887_1, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_4 = icmp eq i32 %t_V_5, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_4, label %._crit_edge410.i.i, label %._crit_edge411.i.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln41 = icmp ult i32 %intermediate_freq_V, %in_frequency_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln879_3 = icmp ne i32 %t_V_5, %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln41 = and i1 %icmp_ln41, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln41, label %._crit_edge411.i.i, label %._crit_edge410.i.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge410.i.i:0  %zext_ln43 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge410.i.i:1  %right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="right_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge410.i.i:2  store i32 %in_value_V_load_1, i32* %right_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge410.i.i:3  %add_ln209 = add i32 %in_frequency_V_load, %p_090_0_i_i

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge411.i.i:0  %zext_ln48 = zext i31 %op2_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge411.i.i:1  %right_V_addr_1 = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="right_V_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge411.i.i:2  store i32 -1, i32* %right_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge411.i.i:3  %add_ln209_1 = add i32 %intermediate_freq_V, %p_090_0_i_i

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge411.i.i:6  %parent_V_addr_2 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="parent_V_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="31" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge411.i.i:7  store i31 %op2_assign, i31* %parent_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge410.i.i:4  %frequency_V_addr_2 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="frequency_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge410.i.i:5  store i32 %add_ln209, i32* %frequency_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge410.i.i:6  %in_count_V_1 = add i32 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="in_count_V_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge410.i.i:7  br label %create_tree_label5_end

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge411.i.i:4  %frequency_V_addr_3 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="frequency_V_addr_3"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge411.i.i:5  store i32 %add_ln209_1, i32* %frequency_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge411.i.i:8  %tree_count_V_1 = add i32 %t_V_5, 1

]]></Node>
<StgValue><ssdm name="tree_count_V_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge411.i.i:9  br label %create_tree_label5_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
create_tree_label5_end:0  %p_0168_2_i_i = phi i32 [ %t_V_5, %._crit_edge410.i.i ], [ %tree_count_V_1, %._crit_edge411.i.i ]

]]></Node>
<StgValue><ssdm name="p_0168_2_i_i"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
create_tree_label5_end:1  %p_094_2_i_i = phi i32 [ %in_count_V_1, %._crit_edge410.i.i ], [ %t_V_4, %._crit_edge411.i.i ]

]]></Node>
<StgValue><ssdm name="p_094_2_i_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
create_tree_label5_end:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str368, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
create_tree_label5_end:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
.exit:0  %zext_ln544_4 = zext i32 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:1  %parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="parent_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="31" op_1_bw="8">
<![CDATA[
.exit:2  store i31 0, i31* %parent_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
.exit:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="in_value_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="in_frequency_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="val_assign_loc" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="val_assign_loc"/></StgValue>
</port>
<port id="125" name="parent_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="parent_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="left_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="left_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="right_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="right_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="val_assign_loc_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="val_assign_loc_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="130" from="StgValue_129" to="frequency_V" fromId="129" toId="7">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="empty" fromId="131" toId="8">
</dataflow>
<dataflow id="133" from="val_assign_loc" to="empty" fromId="124" toId="8">
</dataflow>
<dataflow id="135" from="ap_fifo_str" to="empty" fromId="134" toId="8">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty" fromId="136" toId="8">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty" fromId="136" toId="8">
</dataflow>
<dataflow id="140" from="p_str" to="empty" fromId="139" toId="8">
</dataflow>
<dataflow id="141" from="StgValue_136" to="empty" fromId="136" toId="8">
</dataflow>
<dataflow id="142" from="StgValue_136" to="empty" fromId="136" toId="8">
</dataflow>
<dataflow id="143" from="p_str" to="empty" fromId="139" toId="8">
</dataflow>
<dataflow id="144" from="p_str" to="empty" fromId="139" toId="8">
</dataflow>
<dataflow id="145" from="p_str" to="empty" fromId="139" toId="8">
</dataflow>
<dataflow id="147" from="StgValue_146" to="empty" fromId="146" toId="8">
</dataflow>
<dataflow id="148" from="StgValue_146" to="empty" fromId="146" toId="8">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="8">
</dataflow>
<dataflow id="151" from="StgValue_149" to="empty" fromId="149" toId="8">
</dataflow>
<dataflow id="152" from="p_str" to="empty" fromId="139" toId="8">
</dataflow>
<dataflow id="154" from="ScalarProp_str" to="empty" fromId="153" toId="8">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_fifo.i32P" to="val_assign_loc_read" fromId="155" toId="9">
</dataflow>
<dataflow id="157" from="val_assign_loc" to="val_assign_loc_read" fromId="124" toId="9">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecInterface" to="empty_27" fromId="131" toId="10">
</dataflow>
<dataflow id="159" from="val_assign_loc_out" to="empty_27" fromId="128" toId="10">
</dataflow>
<dataflow id="160" from="ap_fifo_str" to="empty_27" fromId="134" toId="10">
</dataflow>
<dataflow id="161" from="StgValue_136" to="empty_27" fromId="136" toId="10">
</dataflow>
<dataflow id="162" from="StgValue_136" to="empty_27" fromId="136" toId="10">
</dataflow>
<dataflow id="163" from="p_str" to="empty_27" fromId="139" toId="10">
</dataflow>
<dataflow id="164" from="StgValue_136" to="empty_27" fromId="136" toId="10">
</dataflow>
<dataflow id="165" from="StgValue_136" to="empty_27" fromId="136" toId="10">
</dataflow>
<dataflow id="166" from="p_str" to="empty_27" fromId="139" toId="10">
</dataflow>
<dataflow id="167" from="p_str" to="empty_27" fromId="139" toId="10">
</dataflow>
<dataflow id="168" from="p_str" to="empty_27" fromId="139" toId="10">
</dataflow>
<dataflow id="169" from="StgValue_146" to="empty_27" fromId="146" toId="10">
</dataflow>
<dataflow id="170" from="StgValue_146" to="empty_27" fromId="146" toId="10">
</dataflow>
<dataflow id="171" from="StgValue_149" to="empty_27" fromId="149" toId="10">
</dataflow>
<dataflow id="172" from="StgValue_149" to="empty_27" fromId="149" toId="10">
</dataflow>
<dataflow id="173" from="p_str" to="empty_27" fromId="139" toId="10">
</dataflow>
<dataflow id="174" from="ScalarProp_str" to="empty_27" fromId="153" toId="10">
</dataflow>
<dataflow id="176" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln50" fromId="175" toId="11">
</dataflow>
<dataflow id="177" from="val_assign_loc_out" to="write_ln50" fromId="128" toId="11">
</dataflow>
<dataflow id="178" from="val_assign_loc_read" to="write_ln50" fromId="9" toId="11">
</dataflow>
<dataflow id="179" from="val_assign_loc_read" to="add_ln15" fromId="9" toId="12">
</dataflow>
<dataflow id="181" from="StgValue_180" to="add_ln15" fromId="180" toId="12">
</dataflow>
<dataflow id="182" from="StgValue_136" to="t_V_3" fromId="136" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln15" to="t_V_3" fromId="13" toId="14">
</dataflow>
<dataflow id="184" from="p_0168_2_i_i" to="t_V_3" fromId="96" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln15" to="t_V_3" fromId="99" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="186" from="StgValue_136" to="t_V" fromId="136" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln15" to="t_V" fromId="13" toId="15">
</dataflow>
<dataflow id="188" from="p_094_2_i_i" to="t_V" fromId="97" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="br_ln15" to="t_V" fromId="99" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="191" from="StgValue_190" to="op2_assign" fromId="190" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln15" to="op2_assign" fromId="13" toId="16">
</dataflow>
<dataflow id="193" from="i" to="op2_assign" fromId="20" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln15" to="op2_assign" fromId="99" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="195" from="op2_assign" to="zext_ln15" fromId="16" toId="17">
</dataflow>
<dataflow id="196" from="zext_ln15" to="icmp_ln15" fromId="17" toId="18">
</dataflow>
<dataflow id="197" from="add_ln15" to="icmp_ln15" fromId="12" toId="18">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="198" toId="19">
</dataflow>
<dataflow id="201" from="StgValue_200" to="speclooptripcount_ln0" fromId="200" toId="19">
</dataflow>
<dataflow id="203" from="StgValue_202" to="speclooptripcount_ln0" fromId="202" toId="19">
</dataflow>
<dataflow id="204" from="StgValue_200" to="speclooptripcount_ln0" fromId="200" toId="19">
</dataflow>
<dataflow id="205" from="op2_assign" to="i" fromId="16" toId="20">
</dataflow>
<dataflow id="207" from="StgValue_206" to="i" fromId="206" toId="20">
</dataflow>
<dataflow id="208" from="icmp_ln15" to="br_ln15" fromId="18" toId="21">
</dataflow>
<dataflow id="209" from="t_V_3" to="zext_ln544" fromId="14" toId="22">
</dataflow>
<dataflow id="210" from="frequency_V" to="frequency_V_addr" fromId="7" toId="23">
</dataflow>
<dataflow id="211" from="StgValue_200" to="frequency_V_addr" fromId="200" toId="23">
</dataflow>
<dataflow id="212" from="zext_ln544" to="frequency_V_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="213" from="frequency_V_addr" to="intermediate_freq_V_2" fromId="23" toId="24">
</dataflow>
<dataflow id="214" from="t_V" to="zext_ln544_3" fromId="15" toId="25">
</dataflow>
<dataflow id="215" from="in_value_V" to="in_value_V_addr" fromId="122" toId="26">
</dataflow>
<dataflow id="216" from="StgValue_200" to="in_value_V_addr" fromId="200" toId="26">
</dataflow>
<dataflow id="217" from="zext_ln544_3" to="in_value_V_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="218" from="in_value_V_addr" to="in_value_V_load" fromId="26" toId="27">
</dataflow>
<dataflow id="219" from="in_frequency_V" to="in_frequency_V_addr" fromId="123" toId="28">
</dataflow>
<dataflow id="220" from="StgValue_200" to="in_frequency_V_addr" fromId="200" toId="28">
</dataflow>
<dataflow id="221" from="zext_ln544_3" to="in_frequency_V_addr" fromId="25" toId="28">
</dataflow>
<dataflow id="222" from="in_frequency_V_addr" to="node_freq_V_1" fromId="28" toId="29">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="223" toId="30">
</dataflow>
<dataflow id="226" from="p_str368" to="specloopname_ln15" fromId="225" toId="30">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecRegionBegin" to="tmp_i_i" fromId="227" toId="31">
</dataflow>
<dataflow id="229" from="p_str368" to="tmp_i_i" fromId="225" toId="31">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="230" toId="32">
</dataflow>
<dataflow id="233" from="StgValue_232" to="specpipeline_ln16" fromId="232" toId="32">
</dataflow>
<dataflow id="235" from="StgValue_234" to="specpipeline_ln16" fromId="234" toId="32">
</dataflow>
<dataflow id="236" from="StgValue_234" to="specpipeline_ln16" fromId="234" toId="32">
</dataflow>
<dataflow id="237" from="StgValue_136" to="specpipeline_ln16" fromId="136" toId="32">
</dataflow>
<dataflow id="239" from="p_str469" to="specpipeline_ln16" fromId="238" toId="32">
</dataflow>
<dataflow id="240" from="t_V" to="icmp_ln887" fromId="15" toId="33">
</dataflow>
<dataflow id="241" from="val_assign_loc_read" to="icmp_ln887" fromId="9" toId="33">
</dataflow>
<dataflow id="242" from="frequency_V_addr" to="intermediate_freq_V_2" fromId="23" toId="34">
</dataflow>
<dataflow id="243" from="in_value_V_addr" to="in_value_V_load" fromId="26" toId="35">
</dataflow>
<dataflow id="244" from="in_frequency_V_addr" to="node_freq_V_1" fromId="28" toId="36">
</dataflow>
<dataflow id="245" from="icmp_ln887" to="br_ln25" fromId="33" toId="37">
</dataflow>
<dataflow id="246" from="t_V_3" to="icmp_ln879_2" fromId="14" toId="38">
</dataflow>
<dataflow id="247" from="zext_ln15" to="icmp_ln879_2" fromId="17" toId="38">
</dataflow>
<dataflow id="248" from="icmp_ln879_2" to="br_ln25" fromId="38" toId="39">
</dataflow>
<dataflow id="249" from="intermediate_freq_V_2" to="icmp_ln25" fromId="34" toId="40">
</dataflow>
<dataflow id="250" from="node_freq_V_1" to="icmp_ln25" fromId="36" toId="40">
</dataflow>
<dataflow id="251" from="t_V_3" to="icmp_ln879" fromId="14" toId="41">
</dataflow>
<dataflow id="252" from="zext_ln15" to="icmp_ln879" fromId="17" toId="41">
</dataflow>
<dataflow id="253" from="icmp_ln25" to="and_ln25" fromId="40" toId="42">
</dataflow>
<dataflow id="254" from="icmp_ln879" to="and_ln25" fromId="41" toId="42">
</dataflow>
<dataflow id="255" from="and_ln25" to="br_ln25" fromId="42" toId="43">
</dataflow>
<dataflow id="256" from="op2_assign" to="zext_ln27" fromId="16" toId="44">
</dataflow>
<dataflow id="257" from="left_V" to="left_V_addr" fromId="126" toId="45">
</dataflow>
<dataflow id="258" from="StgValue_200" to="left_V_addr" fromId="200" toId="45">
</dataflow>
<dataflow id="259" from="zext_ln27" to="left_V_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="260" from="in_value_V_load" to="store_ln27" fromId="35" toId="46">
</dataflow>
<dataflow id="261" from="left_V_addr" to="store_ln27" fromId="45" toId="46">
</dataflow>
<dataflow id="262" from="t_V" to="in_count_V" fromId="15" toId="47">
</dataflow>
<dataflow id="263" from="StgValue_234" to="in_count_V" fromId="234" toId="47">
</dataflow>
<dataflow id="264" from="op2_assign" to="zext_ln32" fromId="16" toId="49">
</dataflow>
<dataflow id="265" from="left_V" to="left_V_addr_1" fromId="126" toId="50">
</dataflow>
<dataflow id="266" from="StgValue_200" to="left_V_addr_1" fromId="200" toId="50">
</dataflow>
<dataflow id="267" from="zext_ln32" to="left_V_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="268" from="StgValue_180" to="store_ln32" fromId="180" toId="51">
</dataflow>
<dataflow id="269" from="left_V_addr_1" to="store_ln32" fromId="50" toId="51">
</dataflow>
<dataflow id="270" from="parent_V" to="parent_V_addr_1" fromId="125" toId="52">
</dataflow>
<dataflow id="271" from="StgValue_200" to="parent_V_addr_1" fromId="200" toId="52">
</dataflow>
<dataflow id="272" from="zext_ln544" to="parent_V_addr_1" fromId="22" toId="52">
</dataflow>
<dataflow id="273" from="op2_assign" to="store_ln34" fromId="16" toId="53">
</dataflow>
<dataflow id="274" from="parent_V_addr_1" to="store_ln34" fromId="52" toId="53">
</dataflow>
<dataflow id="275" from="t_V_3" to="tree_count_V" fromId="14" toId="54">
</dataflow>
<dataflow id="276" from="StgValue_234" to="tree_count_V" fromId="234" toId="54">
</dataflow>
<dataflow id="277" from="t_V_3" to="t_V_5" fromId="14" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="br_ln30" to="t_V_5" fromId="48" toId="56">
</dataflow>
<dataflow id="279" from="tree_count_V" to="t_V_5" fromId="54" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="br_ln0" to="t_V_5" fromId="55" toId="56">
</dataflow>
<dataflow id="281" from="in_count_V" to="t_V_4" fromId="47" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="br_ln30" to="t_V_4" fromId="48" toId="57">
</dataflow>
<dataflow id="283" from="t_V" to="t_V_4" fromId="15" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="284" from="br_ln0" to="t_V_4" fromId="55" toId="57">
</dataflow>
<dataflow id="285" from="t_V_4" to="icmp_ln887_1" fromId="57" toId="58">
</dataflow>
<dataflow id="286" from="val_assign_loc_read" to="icmp_ln887_1" fromId="9" toId="58">
</dataflow>
<dataflow id="287" from="t_V_5" to="zext_ln544_5" fromId="56" toId="59">
</dataflow>
<dataflow id="288" from="frequency_V" to="frequency_V_addr_1" fromId="7" toId="60">
</dataflow>
<dataflow id="289" from="StgValue_200" to="frequency_V_addr_1" fromId="200" toId="60">
</dataflow>
<dataflow id="290" from="zext_ln544_5" to="frequency_V_addr_1" fromId="59" toId="60">
</dataflow>
<dataflow id="291" from="frequency_V_addr_1" to="intermediate_freq_V" fromId="60" toId="61">
</dataflow>
<dataflow id="292" from="t_V_4" to="zext_ln544_6" fromId="57" toId="62">
</dataflow>
<dataflow id="293" from="in_value_V" to="in_value_V_addr_1" fromId="122" toId="63">
</dataflow>
<dataflow id="294" from="StgValue_200" to="in_value_V_addr_1" fromId="200" toId="63">
</dataflow>
<dataflow id="295" from="zext_ln544_6" to="in_value_V_addr_1" fromId="62" toId="63">
</dataflow>
<dataflow id="296" from="in_value_V_addr_1" to="in_value_V_load_1" fromId="63" toId="64">
</dataflow>
<dataflow id="297" from="in_frequency_V" to="in_frequency_V_addr_1" fromId="123" toId="65">
</dataflow>
<dataflow id="298" from="StgValue_200" to="in_frequency_V_addr_1" fromId="200" toId="65">
</dataflow>
<dataflow id="299" from="zext_ln544_6" to="in_frequency_V_addr_1" fromId="62" toId="65">
</dataflow>
<dataflow id="300" from="in_frequency_V_addr_1" to="in_frequency_V_load" fromId="65" toId="66">
</dataflow>
<dataflow id="301" from="node_freq_V_1" to="p_090_0_i_i" fromId="36" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln30" to="p_090_0_i_i" fromId="48" toId="67">
</dataflow>
<dataflow id="303" from="intermediate_freq_V_2" to="p_090_0_i_i" fromId="34" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
<literal name="and_ln25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln887" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="304" from="br_ln0" to="p_090_0_i_i" fromId="55" toId="67">
</dataflow>
<dataflow id="305" from="frequency_V_addr_1" to="intermediate_freq_V" fromId="60" toId="68">
</dataflow>
<dataflow id="306" from="in_value_V_addr_1" to="in_value_V_load_1" fromId="63" toId="69">
</dataflow>
<dataflow id="307" from="in_frequency_V_addr_1" to="in_frequency_V_load" fromId="65" toId="70">
</dataflow>
<dataflow id="308" from="icmp_ln887_1" to="br_ln41" fromId="58" toId="71">
</dataflow>
<dataflow id="309" from="t_V_5" to="icmp_ln879_4" fromId="56" toId="72">
</dataflow>
<dataflow id="310" from="zext_ln15" to="icmp_ln879_4" fromId="17" toId="72">
</dataflow>
<dataflow id="311" from="icmp_ln879_4" to="br_ln41" fromId="72" toId="73">
</dataflow>
<dataflow id="312" from="intermediate_freq_V" to="icmp_ln41" fromId="68" toId="74">
</dataflow>
<dataflow id="313" from="in_frequency_V_load" to="icmp_ln41" fromId="70" toId="74">
</dataflow>
<dataflow id="314" from="t_V_5" to="icmp_ln879_3" fromId="56" toId="75">
</dataflow>
<dataflow id="315" from="zext_ln15" to="icmp_ln879_3" fromId="17" toId="75">
</dataflow>
<dataflow id="316" from="icmp_ln41" to="and_ln41" fromId="74" toId="76">
</dataflow>
<dataflow id="317" from="icmp_ln879_3" to="and_ln41" fromId="75" toId="76">
</dataflow>
<dataflow id="318" from="and_ln41" to="br_ln41" fromId="76" toId="77">
</dataflow>
<dataflow id="319" from="op2_assign" to="zext_ln43" fromId="16" toId="78">
</dataflow>
<dataflow id="320" from="right_V" to="right_V_addr" fromId="127" toId="79">
</dataflow>
<dataflow id="321" from="StgValue_200" to="right_V_addr" fromId="200" toId="79">
</dataflow>
<dataflow id="322" from="zext_ln43" to="right_V_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="323" from="in_value_V_load_1" to="store_ln43" fromId="69" toId="80">
</dataflow>
<dataflow id="324" from="right_V_addr" to="store_ln43" fromId="79" toId="80">
</dataflow>
<dataflow id="325" from="in_frequency_V_load" to="add_ln209" fromId="70" toId="81">
</dataflow>
<dataflow id="326" from="p_090_0_i_i" to="add_ln209" fromId="67" toId="81">
</dataflow>
<dataflow id="327" from="op2_assign" to="zext_ln48" fromId="16" toId="82">
</dataflow>
<dataflow id="328" from="right_V" to="right_V_addr_1" fromId="127" toId="83">
</dataflow>
<dataflow id="329" from="StgValue_200" to="right_V_addr_1" fromId="200" toId="83">
</dataflow>
<dataflow id="330" from="zext_ln48" to="right_V_addr_1" fromId="82" toId="83">
</dataflow>
<dataflow id="331" from="StgValue_180" to="store_ln48" fromId="180" toId="84">
</dataflow>
<dataflow id="332" from="right_V_addr_1" to="store_ln48" fromId="83" toId="84">
</dataflow>
<dataflow id="333" from="intermediate_freq_V" to="add_ln209_1" fromId="68" toId="85">
</dataflow>
<dataflow id="334" from="p_090_0_i_i" to="add_ln209_1" fromId="67" toId="85">
</dataflow>
<dataflow id="335" from="parent_V" to="parent_V_addr_2" fromId="125" toId="86">
</dataflow>
<dataflow id="336" from="StgValue_200" to="parent_V_addr_2" fromId="200" toId="86">
</dataflow>
<dataflow id="337" from="zext_ln544_5" to="parent_V_addr_2" fromId="59" toId="86">
</dataflow>
<dataflow id="338" from="op2_assign" to="store_ln50" fromId="16" toId="87">
</dataflow>
<dataflow id="339" from="parent_V_addr_2" to="store_ln50" fromId="86" toId="87">
</dataflow>
<dataflow id="340" from="frequency_V" to="frequency_V_addr_2" fromId="7" toId="88">
</dataflow>
<dataflow id="341" from="StgValue_200" to="frequency_V_addr_2" fromId="200" toId="88">
</dataflow>
<dataflow id="342" from="zext_ln43" to="frequency_V_addr_2" fromId="78" toId="88">
</dataflow>
<dataflow id="343" from="add_ln209" to="store_ln44" fromId="81" toId="89">
</dataflow>
<dataflow id="344" from="frequency_V_addr_2" to="store_ln44" fromId="88" toId="89">
</dataflow>
<dataflow id="345" from="t_V_4" to="in_count_V_1" fromId="57" toId="90">
</dataflow>
<dataflow id="346" from="StgValue_234" to="in_count_V_1" fromId="234" toId="90">
</dataflow>
<dataflow id="347" from="frequency_V" to="frequency_V_addr_3" fromId="7" toId="92">
</dataflow>
<dataflow id="348" from="StgValue_200" to="frequency_V_addr_3" fromId="200" toId="92">
</dataflow>
<dataflow id="349" from="zext_ln48" to="frequency_V_addr_3" fromId="82" toId="92">
</dataflow>
<dataflow id="350" from="add_ln209_1" to="store_ln49" fromId="85" toId="93">
</dataflow>
<dataflow id="351" from="frequency_V_addr_3" to="store_ln49" fromId="92" toId="93">
</dataflow>
<dataflow id="352" from="t_V_5" to="tree_count_V_1" fromId="56" toId="94">
</dataflow>
<dataflow id="353" from="StgValue_234" to="tree_count_V_1" fromId="234" toId="94">
</dataflow>
<dataflow id="354" from="t_V_5" to="p_0168_2_i_i" fromId="56" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="355" from="br_ln46" to="p_0168_2_i_i" fromId="91" toId="96">
</dataflow>
<dataflow id="356" from="tree_count_V_1" to="p_0168_2_i_i" fromId="94" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="357" from="br_ln0" to="p_0168_2_i_i" fromId="95" toId="96">
</dataflow>
<dataflow id="358" from="in_count_V_1" to="p_094_2_i_i" fromId="90" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="0"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="359" from="br_ln46" to="p_094_2_i_i" fromId="91" toId="97">
</dataflow>
<dataflow id="360" from="t_V_4" to="p_094_2_i_i" fromId="57" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="1"/>
<literal name="and_ln41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln887_1" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="361" from="br_ln0" to="p_094_2_i_i" fromId="95" toId="97">
</dataflow>
<dataflow id="363" from="_ssdm_op_SpecRegionEnd" to="empty_28" fromId="362" toId="98">
</dataflow>
<dataflow id="364" from="p_str368" to="empty_28" fromId="225" toId="98">
</dataflow>
<dataflow id="365" from="tmp_i_i" to="empty_28" fromId="31" toId="98">
</dataflow>
<dataflow id="366" from="t_V_3" to="zext_ln544_4" fromId="14" toId="100">
</dataflow>
<dataflow id="367" from="parent_V" to="parent_V_addr" fromId="125" toId="101">
</dataflow>
<dataflow id="368" from="StgValue_200" to="parent_V_addr" fromId="200" toId="101">
</dataflow>
<dataflow id="369" from="zext_ln544_4" to="parent_V_addr" fromId="100" toId="101">
</dataflow>
<dataflow id="370" from="StgValue_190" to="store_ln57" fromId="190" toId="102">
</dataflow>
<dataflow id="371" from="parent_V_addr" to="store_ln57" fromId="101" toId="102">
</dataflow>
<dataflow id="372" from="icmp_ln15" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="373" from="icmp_ln887" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="374" from="icmp_ln879_2" to="StgValue_3" fromId="38" toId="3">
</dataflow>
<dataflow id="375" from="and_ln25" to="StgValue_3" fromId="42" toId="3">
</dataflow>
<dataflow id="376" from="icmp_ln887_1" to="StgValue_4" fromId="58" toId="4">
</dataflow>
<dataflow id="377" from="icmp_ln879_4" to="StgValue_4" fromId="72" toId="4">
</dataflow>
<dataflow id="378" from="and_ln41" to="StgValue_4" fromId="76" toId="4">
</dataflow>
<dataflow id="379" from="icmp_ln15" to="StgValue_5" fromId="18" toId="5">
</dataflow>
<dataflow id="380" from="icmp_ln887_1" to="StgValue_5" fromId="58" toId="5">
</dataflow>
<dataflow id="381" from="icmp_ln879_4" to="StgValue_5" fromId="72" toId="5">
</dataflow>
<dataflow id="382" from="and_ln41" to="StgValue_5" fromId="76" toId="5">
</dataflow>
<dataflow id="383" from="icmp_ln887" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="384" from="icmp_ln879_2" to="StgValue_4" fromId="38" toId="4">
</dataflow>
<dataflow id="385" from="and_ln25" to="StgValue_4" fromId="42" toId="4">
</dataflow>
<dataflow id="386" from="icmp_ln887" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="387" from="icmp_ln879_2" to="StgValue_5" fromId="38" toId="5">
</dataflow>
<dataflow id="388" from="and_ln25" to="StgValue_5" fromId="42" toId="5">
</dataflow>
</dataflows>


</stg>
