

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
================================================================
* Date:           Mon Jul 14 02:16:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.805 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     6408|     6408|  64.080 us|  64.080 us|  6401|  6401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_ap_5_loop_for_fc_5_loop_for_fa_5  |     6406|     6406|         8|          1|          1|  6400|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_1 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:148->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 11 'alloca' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten79 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Weights_load_130_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Weights_load_130"   --->   Operation 17 'read' 'Weights_load_130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i291_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i16_i86_i291"   --->   Operation 18 'read' 'conv_i_i16_i86_i291_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast105_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_cast105"   --->   Operation 19 'read' 'p_cast105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i291_cast = sext i16 %conv_i_i16_i86_i291_read"   --->   Operation 20 'sext' 'conv_i_i16_i86_i291_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten99"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln147 = store i7 0, i7 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 23 'store' 'store_ln147' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten79"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln150 = store i5 0, i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 25 'store' 'store_ln150' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln152 = store i3 0, i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 26 'store' 'store_ln152' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln148 = store i16 0, i16 %s_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:148->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 27 'store' 'store_ln148' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i311"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten79_load = load i8 %indvar_flatten79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 29 'load' 'indvar_flatten79_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i13 %indvar_flatten99" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 30 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.82ns)   --->   "%icmp_ln147 = icmp_eq  i13 %indvar_flatten99_load, i13 6400" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 31 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.82ns)   --->   "%add_ln147 = add i13 %indvar_flatten99_load, i13 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 32 'add' 'add_ln147' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.end25.i320, void %for.inc45.i333.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 33 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 35 'load' 'k_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%icmp_ln150 = icmp_eq  i8 %indvar_flatten79_load, i8 80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 36 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%select_ln147 = select i1 %icmp_ln150, i5 0, i5 %k_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 37 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%xor_ln147 = xor i1 %icmp_ln150, i1 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 38 'xor' 'xor_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%icmp_ln152 = icmp_eq  i3 %j_load, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 39 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln147 = and i1 %icmp_ln152, i1 %xor_ln147" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 40 'and' 'and_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln150 = add i5 %select_ln147, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 41 'add' 'add_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty = or i1 %and_ln147, i1 %icmp_ln150" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 42 'or' 'empty' <Predicate = (!icmp_ln147)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty, i3 0, i3 %j_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 43 'select' 'j_mid2' <Predicate = (!icmp_ln147)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.41ns)   --->   "%select_ln150 = select i1 %and_ln147, i5 %add_ln150, i5 %select_ln147" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 44 'select' 'select_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i5 %select_ln150" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 45 'zext' 'zext_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (0.99ns) (grouped into DSP with root node add_ln153_1)   --->   "%mul_ln152 = mul i11 %zext_ln152, i11 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 46 'mul' 'mul_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln152 = add i3 %j_mid2, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 47 'add' 'add_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%icmp_ln152_1 = icmp_eq  i3 %add_ln152, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 48 'icmp' 'icmp_ln152_1' <Predicate = (!icmp_ln147)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%icmp_ln150_1 = icmp_eq  i5 %select_ln150, i5 15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 49 'icmp' 'icmp_ln150_1' <Predicate = (!icmp_ln147)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152_1, void %new.latch.for.body12.i311.split, void %last.iter.for.body12.i311.split" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 50 'br' 'br_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln150_1, void %new.latch.for.inc23.i314, void %last.iter.for.inc23.i314" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 51 'br' 'br_ln152' <Predicate = (!icmp_ln147 & icmp_ln152_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln152 = br void %new.latch.for.body12.i311.split" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 52 'br' 'br_ln152' <Predicate = (!icmp_ln147 & icmp_ln152_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln150_1 = add i8 %indvar_flatten79_load, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 53 'add' 'add_ln150_1' <Predicate = (!icmp_ln147)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln150_1 = select i1 %icmp_ln150, i8 1, i8 %add_ln150_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 54 'select' 'select_ln150_1' <Predicate = (!icmp_ln147)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln147 = store i13 %add_ln147, i13 %indvar_flatten99" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 55 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln150 = store i8 %select_ln150_1, i8 %indvar_flatten79" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 56 'store' 'store_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln150 = store i5 %select_ln150, i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 57 'store' 'store_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln152 = store i3 %add_ln152, i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 58 'store' 'store_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 59 [2/3] (0.99ns) (grouped into DSP with root node add_ln153_1)   --->   "%mul_ln152 = mul i11 %zext_ln152, i11 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 59 'mul' 'mul_ln152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 60 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.77ns)   --->   "%add_ln147_1 = add i7 %y_load, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 61 'add' 'add_ln147_1' <Predicate = (icmp_ln150)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.36ns)   --->   "%select_ln147_1 = select i1 %icmp_ln150, i7 %add_ln147_1, i7 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 62 'select' 'select_ln147_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node add_ln153_1)   --->   "%mul_ln152 = mul i11 %zext_ln152, i11 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 63 'mul' 'mul_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i3 %j_mid2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 64 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln153 = add i7 %select_ln147_1, i7 %zext_ln152_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 65 'add' 'add_ln153' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %add_ln153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 66 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_1 = add i11 %zext_ln153, i11 %mul_ln152" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 67 'add' 'add_ln153_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln147 = store i7 %select_ln147_1, i7 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 68 'store' 'store_ln147' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i5 %select_ln150" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 69 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln150, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = zext i7 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 71 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.77ns)   --->   "%empty_201 = add i8 %p_shl, i8 %zext_ln150" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 72 'add' 'empty_201' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_cast113 = zext i8 %empty_201" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 73 'zext' 'p_cast113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i3 %j_mid2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 74 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_1 = add i11 %zext_ln153, i11 %mul_ln152" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 75 'add' 'add_ln153_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i11 %add_ln153_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 76 'zext' 'zext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln153_2 = add i11 %p_cast105_read, i11 %p_cast113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 77 'add' 'add_ln153_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i11 %add_ln153_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 78 'zext' 'zext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln153_5 = add i11 %zext_ln152_1, i11 1260" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 79 'add' 'add_ln153_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i11 %add_ln153_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 80 'zext' 'zext_ln153_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.79ns)   --->   "%add_ln153_3 = add i12 %zext_ln153_3, i12 %zext_ln153_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 81 'add' 'add_ln153_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln153_4 = zext i12 %add_ln153_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 82 'zext' 'zext_ln153_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln153_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 83 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 84 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%OutPadConv5_addr = getelementptr i16 %OutPadConv5, i64 0, i64 %zext_ln153_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 85 'getelementptr' 'OutPadConv5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.23ns)   --->   "%OutPadConv5_load = load i11 %OutPadConv5_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 86 'load' 'OutPadConv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1344> <RAM>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 87 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 87 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 88 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv5_load = load i11 %OutPadConv5_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 89 'load' 'OutPadConv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1344> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln153_1 = sext i16 %OutPadConv5_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 90 'sext' 'sext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln153_4)   --->   "%mul_ln153 = mul i24 %sext_ln153_1, i24 %sext_ln153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 91 'mul' 'mul_ln153' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 92 [2/3] (0.99ns) (grouped into DSP with root node add_ln153_4)   --->   "%mul_ln153 = mul i24 %sext_ln153_1, i24 %sext_ln153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 92 'mul' 'mul_ln153' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%s_1_load = load i16 %s_1"   --->   Operation 93 'load' 's_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln153_4)   --->   "%mul_ln153 = mul i24 %sext_ln153_1, i24 %sext_ln153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 94 'mul' 'mul_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node empty_202)   --->   "%select_ln147_2 = select i1 %icmp_ln150, i16 0, i16 %s_1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 95 'select' 'select_ln147_2' <Predicate = (!and_ln147)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%empty_202 = select i1 %and_ln147, i16 %s_1_load, i16 %select_ln147_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 96 'select' 'empty_202' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %empty_202, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 97 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_4 = add i24 %shl_ln5, i24 %mul_ln153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 98 'add' 'add_ln153_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 3.09>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6400, i64 6400, i64 6400"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i7 %select_ln147_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 101 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:148->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 102 'specpipeline' 'specpipeline_ln148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln153_4 = add i24 %shl_ln5, i24 %mul_ln153" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 103 'add' 'add_ln153_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln153_4, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 104 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i16 %s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 105 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.85ns)   --->   "%add_ln155 = add i17 %sext_ln155, i17 %conv_i_i16_i86_i291_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 106 'add' 'add_ln155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln155, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 107 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.79ns)   --->   "%add_ln155_1 = add i11 %zext_ln147, i11 %p_cast105_read" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 108 'add' 'add_ln155_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i11 %add_ln155_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 109 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i16 %OutConv5, i64 0, i64 %zext_ln155" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 110 'getelementptr' 'OutConv5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.85ns)   --->   "%add_ln155_2 = add i16 %Weights_load_130_read, i16 %s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 111 'add' 'add_ln155_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.35ns)   --->   "%select_ln155 = select i1 %tmp_9, i16 0, i16 %add_ln155_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 112 'select' 'select_ln155' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln155 = store i16 %select_ln155, i11 %OutConv5_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 113 'store' 'store_ln155' <Predicate = (icmp_ln152_1 & icmp_ln150_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln152 = br void %new.latch.for.inc23.i314" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 114 'br' 'br_ln152' <Predicate = (icmp_ln152_1 & icmp_ln150_1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln148 = store i16 %s, i16 %s_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:148->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 115 'store' 'store_ln148' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.body12.i311" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 116 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.805ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten79' [20]  (0.427 ns)
	'load' operation 8 bit ('indvar_flatten79_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on local variable 'indvar_flatten79' [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln150', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [38]  (0.765 ns)
	'select' operation 5 bit ('select_ln147', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [39]  (0.414 ns)
	'add' operation 5 bit ('add_ln150', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [45]  (0.789 ns)
	'select' operation 5 bit ('select_ln150', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [48]  (0.414 ns)
	'mul' operation 11 bit of DSP[62] ('mul_ln152', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [56]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[62] ('mul_ln152', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [56]  (0.996 ns)

 <State 3>: 2.551ns
The critical path consists of the following:
	'load' operation 7 bit ('y_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44 [35]  (0.000 ns)
	'add' operation 7 bit ('add_ln147_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [43]  (0.773 ns)
	'select' operation 7 bit ('select_ln147_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [44]  (0.360 ns)
	'add' operation 7 bit ('add_ln153', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [60]  (0.773 ns)
	'add' operation 11 bit of DSP[62] ('add_ln153_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [62]  (0.645 ns)

 <State 4>: 3.606ns
The critical path consists of the following:
	'add' operation 8 bit ('empty_201', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [54]  (0.773 ns)
	'add' operation 11 bit ('add_ln153_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [64]  (0.798 ns)
	'add' operation 12 bit ('add_ln153_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [68]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [70]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on array 'Weights' [71]  (1.237 ns)

 <State 5>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on array 'Weights' [71]  (1.237 ns)
	'mul' operation 24 bit of DSP[80] ('mul_ln153', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [76]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[80] ('mul_ln153', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [76]  (0.996 ns)

 <State 7>: 1.002ns
The critical path consists of the following:
	'load' operation 16 bit ('s_1_load') on local variable 's', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:148->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44 [32]  (0.000 ns)
	'select' operation 16 bit ('empty_202', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [78]  (0.357 ns)
	'add' operation 24 bit of DSP[80] ('add_ln153_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [80]  (0.645 ns)

 <State 8>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[80] ('add_ln153_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [80]  (0.645 ns)
	'add' operation 17 bit ('add_ln155', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [86]  (0.853 ns)
	'select' operation 16 bit ('select_ln155', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [92]  (0.357 ns)
	'store' operation 0 bit ('store_ln155', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) of variable 'select_ln155', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44 on array 'OutConv5' [97]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
