INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/axis_fifo.v" into library work
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/axis_fifo_tb.v" into library work
INFO: [VRFC 10-311] analyzing module axis_fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator.v" into library work
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator_fifo_wrapper.v" into library work
INFO: [VRFC 10-311] analyzing module generator_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator_fifo_wrapper_tb.v" into library work
INFO: [VRFC 10-311] analyzing module generator_fifo_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator_tb.v" into library work
INFO: [VRFC 10-311] analyzing module generator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory.v" into library work
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v" into library work
INFO: [VRFC 10-311] analyzing module memory_tb
ERROR: [VRFC 10-3805] use of undefined macro '12b00' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:65]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:65]
ERROR: [VRFC 10-3805] use of undefined macro '12b01' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:70]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:70]
ERROR: [VRFC 10-3805] use of undefined macro '32b0022' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:71]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:71]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:80]
ERROR: [VRFC 10-2096] empty statement in sequential block [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register m02_axis_tlast is not permitted, left-hand side should be reg/integer/time/genvar [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:74]
ERROR: [VRFC 10-8530] module 'memory_tb' is ignored due to previous errors [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_tb.v:3]
