static int F_1 ( void )\r\n{\r\nunsigned char V_1 ;\r\nunsigned long V_2 ;\r\nif ( V_3 != 0 ) {\r\nV_1 = F_2 ( V_3 ) ;\r\n} else {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0x8e , 0xe4 ) ;\r\nV_1 = F_2 ( 0xe5 ) ;\r\nF_5 ( V_2 ) ;\r\n}\r\nreturn ( int ) V_1 ;\r\n}\r\nstatic int F_6 ( T_1 * V_4 )\r\n{\r\nunsigned long V_5 , V_6 , V_2 ;\r\nunsigned char V_7 ;\r\nV_5 = V_4 -> V_5 & 0xff00 ;\r\nV_6 = V_4 -> V_6 & 0xffff ;\r\nif ( V_8 == 0xfccb ) {\r\nif ( V_5 == 0xfe00 ) {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0xbe , 0xe4 ) ;\r\nV_7 = F_2 ( 0xe5 ) ;\r\nF_5 ( V_2 ) ;\r\nV_4 -> V_5 = 0x00 ;\r\nV_4 -> V_6 = ( unsigned int ) ( V_7 & 0x01 ) ;\r\n}\r\nif ( ( V_5 == 0xff00 ) && ( V_6 == 0x0000 ) ) {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0xbe , 0xe4 ) ;\r\nV_7 = F_2 ( 0xe5 ) ;\r\nF_4 ( 0xbe , 0xe4 ) ;\r\nF_4 ( V_7 | 0x01 , 0xe5 ) ;\r\nF_5 ( V_2 ) ;\r\nV_4 -> V_5 = 0x00 ;\r\nV_4 -> V_6 = 0x00 ;\r\n}\r\nif ( ( V_5 == 0xff00 ) && ( V_6 == 0x0001 ) ) {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0xbe , 0xe4 ) ;\r\nV_7 = F_2 ( 0xe5 ) ;\r\nF_4 ( 0xbe , 0xe4 ) ;\r\nF_4 ( V_7 & 0xfe , 0xe5 ) ;\r\nF_5 ( V_2 ) ;\r\nV_4 -> V_5 = 0x00 ;\r\nV_4 -> V_6 = 0x01 ;\r\n}\r\n}\r\nif ( V_8 == 0xfccc ) {\r\nif ( V_5 == 0xfe00 ) {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0xe0 , 0xe4 ) ;\r\nV_7 = F_2 ( 0xe5 ) ;\r\nF_5 ( V_2 ) ;\r\nV_4 -> V_5 = 0x00 ;\r\nV_4 -> V_6 = V_7 & 0x01 ;\r\n}\r\nif ( ( V_5 == 0xff00 ) && ( V_6 == 0x0000 ) ) {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0xe0 , 0xe4 ) ;\r\nV_7 = F_2 ( 0xe5 ) ;\r\nF_7 ( 0xe0 | ( ( V_7 & 0xfe ) << 8 ) , 0xe4 ) ;\r\nF_5 ( V_2 ) ;\r\nV_4 -> V_5 = 0x00 ;\r\nV_4 -> V_6 = 0x00 ;\r\n}\r\nif ( ( V_5 == 0xff00 ) && ( V_6 == 0x0001 ) ) {\r\nF_3 ( V_2 ) ;\r\nF_4 ( 0xe0 , 0xe4 ) ;\r\nV_7 = F_2 ( 0xe5 ) ;\r\nF_7 ( 0xe0 | ( ( V_7 | 0x01 ) << 8 ) , 0xe4 ) ;\r\nF_5 ( V_2 ) ;\r\nV_4 -> V_5 = 0x00 ;\r\nV_4 -> V_6 = 0x01 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint F_8 ( T_1 * V_4 )\r\n{\r\nint V_5 ;\r\nasm ("# load the values into the registers\n\t" \\r\n"pushl %%eax\n\t" \\r\n"movl 0(%%eax),%%edx\n\t" \\r\n"push %%edx\n\t" \\r\n"movl 4(%%eax),%%ebx\n\t" \\r\n"movl 8(%%eax),%%ecx\n\t" \\r\n"movl 12(%%eax),%%edx\n\t" \\r\n"movl 16(%%eax),%%esi\n\t" \\r\n"movl 20(%%eax),%%edi\n\t" \\r\n"popl %%eax\n\t" \\r\n"# call the System Management mode\n\t" \\r\n"inb $0xb2,%%al\n\t"\r\n"# fill out the memory with the values in the registers\n\t" \\r\n"xchgl %%eax,(%%esp)\n\t"\r\n"movl %%ebx,4(%%eax)\n\t" \\r\n"movl %%ecx,8(%%eax)\n\t" \\r\n"movl %%edx,12(%%eax)\n\t" \\r\n"movl %%esi,16(%%eax)\n\t" \\r\n"movl %%edi,20(%%eax)\n\t" \\r\n"popl %%edx\n\t" \\r\n"movl %%edx,0(%%eax)\n\t" \\r\n"# setup the return value to the carry flag\n\t" \\r\n"lahf\n\t" \\r\n"shrl $8,%%eax\n\t" \\r\n"andl $1,%%eax\n" \\r\n: "=a" (eax)\r\n: "a" (regs)\r\n: "%ebx", "%ecx", "%edx", "%esi", "%edi", "memory");\r\nreturn V_5 ;\r\n}\r\nstatic long F_9 ( struct V_9 * V_10 , unsigned int V_11 , unsigned long V_12 )\r\n{\r\nT_1 V_4 ;\r\nT_1 T_2 * V_13 = ( T_1 T_2 * ) V_12 ;\r\nunsigned short V_14 , V_15 ;\r\nint V_16 ;\r\nif ( ! V_13 )\r\nreturn - V_17 ;\r\nif ( F_10 ( & V_4 , V_13 , sizeof( T_1 ) ) )\r\nreturn - V_18 ;\r\nswitch ( V_11 ) {\r\ncase V_19 :\r\nV_14 = V_4 . V_5 & 0xff00 ;\r\nV_15 = V_4 . V_20 & 0xffff ;\r\nif ( ( ( V_14 == 0xff00 ) || ( V_14 == 0xfe00 ) ) && ( V_15 > 0x0069 ) )\r\nreturn - V_17 ;\r\nF_11 ( & V_21 ) ;\r\nif ( V_22 == 1 ) {\r\nif ( ( ( V_14 == 0xf300 ) || ( V_14 == 0xf400 ) ) && ( V_15 == 0x0004 ) ) {\r\nV_16 = F_6 ( & V_4 ) ;\r\nF_12 ( & V_21 ) ;\r\nbreak;\r\n}\r\n}\r\nV_16 = F_8 ( & V_4 ) ;\r\nF_12 ( & V_21 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_17 ;\r\n}\r\nif ( F_13 ( V_13 , & V_4 , sizeof( T_1 ) ) )\r\nreturn - V_18 ;\r\nreturn ( V_16 == 0 ) ? 0 : - V_17 ;\r\n}\r\nstatic int F_14 ( struct V_23 * V_24 , void * V_25 )\r\n{\r\nint V_26 ;\r\nV_26 = F_1 () ;\r\nF_15 ( V_24 , L_1 ,\r\nV_8 ,\r\n( V_27 & 0xff00 ) >> 8 ,\r\nV_27 & 0xff ,\r\n( V_28 & 0xff00 ) >> 8 ,\r\nV_28 & 0xff ,\r\nV_29 ,\r\nV_26 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_30 * V_30 , struct V_9 * V_9 )\r\n{\r\nreturn F_17 ( V_9 , F_14 , NULL ) ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nswitch ( V_8 ) {\r\ncase 0xfc02 : case 0xfc04 : case 0xfc09 : case 0xfc0a : case 0xfc10 :\r\ncase 0xfc11 : case 0xfc13 : case 0xfc15 : case 0xfc1a : case 0xfc1b :\r\ncase 0xfc5a :\r\nV_3 = 0x62 ;\r\nbreak;\r\ncase 0xfc08 : case 0xfc17 : case 0xfc1d : case 0xfcd1 : case 0xfce0 :\r\ncase 0xfce2 :\r\nV_3 = 0x68 ;\r\nbreak;\r\ndefault:\r\nV_3 = 0x00 ;\r\nbreak;\r\n}\r\nreturn;\r\n}\r\nstatic int F_19 ( void T_3 * V_31 )\r\n{\r\nint V_32 ;\r\nT_1 V_4 ;\r\nunsigned short V_15 , V_33 ;\r\nunsigned long V_34 ;\r\nV_32 = ( 0x100 * ( int ) F_20 ( V_31 + 0xfffe ) ) + ( ( int ) F_20 ( V_31 + 0xfffa ) ) ;\r\nif ( V_32 == 0xfc2f ) {\r\nV_4 . V_5 = 0xc000 ;\r\nV_4 . V_20 = 0x0000 ;\r\nV_4 . V_6 = 0x0000 ;\r\nF_8 ( & V_4 ) ;\r\nV_15 = ( unsigned short ) ( V_4 . V_20 & 0xffff ) ;\r\n#if V_35\r\nF_21 ( L_2 , V_4 . V_20 ) ;\r\n#endif\r\nV_15 = 0xe6f5 ;\r\nV_34 = V_15 ;\r\nV_33 = F_22 ( V_31 + V_34 ) ;\r\nV_34 = 9 + V_15 + V_33 ;\r\nV_33 = F_22 ( V_31 + V_34 ) ;\r\nV_34 = 0xa + V_33 ;\r\nV_33 = F_22 ( V_31 + V_34 ) ;\r\nV_32 = ( ( V_33 & 0xff ) << 8 ) + ( ( V_33 & 0xff00 ) >> 8 ) ;\r\n}\r\nreturn V_32 ;\r\n}\r\nstatic int F_23 ( void )\r\n{\r\nint V_36 , V_37 , V_38 , V_39 , V_40 , V_41 , V_42 ;\r\nunsigned char V_43 [ 7 ] = { 0x54 , 0x4f , 0x53 , 0x48 , 0x49 , 0x42 , 0x41 } ;\r\nT_1 V_4 ;\r\nvoid T_3 * V_31 = F_24 ( 0xf0000 , 0x10000 ) ;\r\nif ( ! V_31 )\r\nreturn - V_44 ;\r\nfor ( V_36 = 0 ; V_36 < 7 ; V_36 ++ ) {\r\nif ( F_20 ( V_31 + 0xe010 + V_36 ) != V_43 [ V_36 ] ) {\r\nF_21 ( L_3 ) ;\r\nF_25 ( V_31 ) ;\r\nreturn - V_45 ;\r\n}\r\n}\r\nV_4 . V_5 = 0xf0f0 ;\r\nV_4 . V_20 = 0x0000 ;\r\nV_4 . V_6 = 0x0000 ;\r\nV_42 = F_8 ( & V_4 ) ;\r\nif ( ( V_42 == 1 ) || ( ( V_4 . V_5 & 0xff00 ) == 0x8600 ) ) {\r\nF_21 ( L_3 ) ;\r\nF_25 ( V_31 ) ;\r\nreturn - V_45 ;\r\n}\r\nV_27 = V_4 . V_46 & 0xffff ;\r\nV_8 = F_19 ( V_31 ) ;\r\nV_37 = F_20 ( V_31 + 0xe009 ) - '0' ;\r\nV_38 = ( ( F_20 ( V_31 + 0xe00b ) - '0' ) * 10 ) + ( F_20 ( V_31 + 0xe00c ) - '0' ) ;\r\nV_28 = ( V_37 * 0x100 ) + V_38 ;\r\nV_39 = ( ( F_20 ( V_31 + 0xfff5 ) - '0' ) * 10 ) + ( F_20 ( V_31 + 0xfff6 ) - '0' ) ;\r\nV_41 = ( ( F_20 ( V_31 + 0xfff8 ) - '0' ) * 10 ) + ( F_20 ( V_31 + 0xfff9 ) - '0' ) ;\r\nV_40 = ( ( F_20 ( V_31 + 0xfffb ) - '0' ) * 10 ) + ( F_20 ( V_31 + 0xfffc ) - '0' ) ;\r\nV_29 = ( ( ( V_40 - 90 ) & 0x1f ) << 10 ) | ( ( V_41 & 0xf ) << 6 )\r\n| ( ( V_39 & 0x1f ) << 1 ) ;\r\nif ( ( V_8 == 0xfccb ) || ( V_8 == 0xfccc ) )\r\nV_22 = 1 ;\r\nF_25 ( V_31 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_26 ( void )\r\n{\r\nint V_47 ;\r\nif ( F_23 () )\r\nreturn - V_45 ;\r\nF_21 ( V_48 L_4 V_49 L_5 ) ;\r\nif ( V_3 == 0x00 )\r\nF_18 () ;\r\nV_47 = F_27 ( & V_50 ) ;\r\nif ( V_47 < 0 )\r\nreturn V_47 ;\r\n#ifdef F_28\r\n{\r\nstruct V_51 * V_52 ;\r\nV_52 = F_29 ( L_6 , 0 , NULL , & V_53 ) ;\r\nif ( ! V_52 ) {\r\nF_30 ( & V_50 ) ;\r\nreturn - V_44 ;\r\n}\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_31 ( void )\r\n{\r\nF_32 ( L_6 , NULL ) ;\r\nF_30 ( & V_50 ) ;\r\n}
