<stg><name>divide_Pipeline_SHIFT</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %retval_0_i_i431274_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %retval_0_i_i431274

]]></Node>
<StgValue><ssdm name="retval_0_i_i431274_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %zext_ln220_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln220_2

]]></Node>
<StgValue><ssdm name="zext_ln220_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp_i22_i457_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i22_i457

]]></Node>
<StgValue><ssdm name="cmp_i22_i457_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %sh_prom2_i_i464_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom2_i_i464_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom2_i_i464_cast_cast_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %sh_prom_i_i460_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom_i_i460_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i460_cast_cast_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:7 %sh_prom2_i_i464_cast_cast_cast = sext i8 %sh_prom2_i_i464_cast_cast_read

]]></Node>
<StgValue><ssdm name="sh_prom2_i_i464_cast_cast_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %sh_prom2_i_i464_cast_cast_cast_cast = zext i32 %sh_prom2_i_i464_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom2_i_i464_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:9 %sh_prom_i_i460_cast_cast_cast = sext i8 %sh_prom_i_i460_cast_cast_read

]]></Node>
<StgValue><ssdm name="sh_prom_i_i460_cast_cast_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %sh_prom_i_i460_cast_cast_cast_cast = zext i32 %sh_prom_i_i460_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i460_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i6 0, i6 %j_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 0, i64 %k_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %j = load i6 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln220 = br i1 %tmp, void %.split20, void %..loopexit104_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
.split20:0 %j_6_cast15 = zext i6 %j

]]></Node>
<StgValue><ssdm name="j_6_cast15"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="6">
<![CDATA[
.split20:1 %empty_42 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:2 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split20:3 %icmp_ln222 = icmp_ult  i6 %j, i6 %retval_0_i_i431274_read

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split20:4 %br_ln222 = br i1 %icmp_ln222, void %.split20..loopexit104_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:1 %v_addr = getelementptr i64 %v, i64 0, i64 %j_6_cast15

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:2 %v_load = load i5 %v_addr

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:11 %or_ln220 = or i5 %empty_42, i5 1

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:12 %zext_ln218 = zext i5 %or_ln220

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:13 %zext_ln222 = zext i5 %or_ln220

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:14 %icmp_ln222_1 = icmp_ult  i6 %zext_ln222, i6 %zext_ln220_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln222_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:15 %br_ln222 = br i1 %icmp_ln222_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:0 %v_addr_65 = getelementptr i64 %v, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="v_addr_65"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:1 %v_load_65 = load i5 %v_addr_65

]]></Node>
<StgValue><ssdm name="v_load_65"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:10 %add_ln220 = add i6 %j, i6 2

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:11 %store_ln220 = store i6 %add_ln220, i6 %j_4

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:2 %v_load = load i5 %v_addr

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:1 %v_load_65 = load i5 %v_addr_65

]]></Node>
<StgValue><ssdm name="v_load_65"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:3 %zext_ln223 = zext i64 %v_load

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="cmp_i22_i457_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:4 %shl_ln1691 = shl i128 %zext_ln223, i128 %sh_prom_i_i460_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln1691"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="cmp_i22_i457_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:5 %lshr_ln1691 = lshr i128 %zext_ln223, i128 %sh_prom2_i_i464_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln1691"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:6 %r = select i1 %cmp_i22_i457_read, i128 %shl_ln1691, i128 %lshr_ln1691

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:7 %trunc_ln903 = trunc i128 %r

]]></Node>
<StgValue><ssdm name="trunc_ln903"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:10 %trunc_ln6 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %r, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:0 %k_V_load = load i64 %k_V

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:8 %or_ln223 = or i64 %trunc_ln903, i64 %k_V_load

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458:9 %store_ln60 = store i64 %or_ln223, i5 %v_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:2 %zext_ln223_1 = zext i64 %v_load_65

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
<literal name="cmp_i22_i457_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:3 %shl_ln1691_1 = shl i128 %zext_ln223_1, i128 %sh_prom_i_i460_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln1691_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
<literal name="cmp_i22_i457_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:4 %lshr_ln1691_1 = lshr i128 %zext_ln223_1, i128 %sh_prom2_i_i464_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln1691_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:5 %r_3 = select i1 %cmp_i22_i457_read, i128 %shl_ln1691_1, i128 %lshr_ln1691_1

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="128">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:6 %trunc_ln903_2 = trunc i128 %r_3

]]></Node>
<StgValue><ssdm name="trunc_ln903_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:9 %trunc_ln220_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %r_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln222" val="1"/>
<literal name="icmp_ln222_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:12 %store_ln220 = store i64 %trunc_ln220_1, i64 %k_V

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:7 %or_ln223_1 = or i64 %trunc_ln903_2, i64 %trunc_ln6

]]></Node>
<StgValue><ssdm name="or_ln223_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:8 %store_ln60 = store i64 %or_ln223_1, i5 %v_addr_65

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458.1:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub:0 %write_ln223 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_load

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub:1 %write_ln220 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %trunc_ln6_out, i64 %trunc_ln6

]]></Node>
<StgValue><ssdm name="write_ln220"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split20..loopexit104_crit_edge.exitStub:0 %k_V_load_3 = load i64 %k_V

]]></Node>
<StgValue><ssdm name="k_V_load_3"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20..loopexit104_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split20..loopexit104_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
..loopexit104_crit_edge.exitStub:0 %k_V_load11 = load i64 %k_V

]]></Node>
<StgValue><ssdm name="k_V_load11"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
..loopexit104_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %k_V_out, i64 %k_V_load11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
..loopexit104_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i2 0, void %..loopexit104_crit_edge.exitStub, i2 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i458..loopexit104_crit_edge.exitStub, i2 2, void %.split20..loopexit104_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="2">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i2 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
