#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  1 15:07:46 2017
# Process ID: 19201
# Current directory: /home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.runs/design_1_processing_system7_0_0_synth_1
# Command line: vivado -log design_1_processing_system7_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl
# Log file: /home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.runs/design_1_processing_system7_0_0_synth_1/design_1_processing_system7_0_0.vds
# Journal file: /home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.runs/design_1_processing_system7_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1204.656 ; gain = 76.996 ; free physical = 167 ; free virtual = 9184
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/home/thomas/Programs/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/thomas/Documents/school/master/semester_4/master/code/axi_testing/pwm_gen/pwm_gen.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.156 ; gain = 116.496 ; free physical = 187 ; free virtual = 9164
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.156 ; gain = 116.496 ; free physical = 167 ; free virtual = 9146
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1508.789 ; gain = 0.000 ; free physical = 254 ; free virtual = 8547
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1508.789 ; gain = 381.129 ; free physical = 297 ; free virtual = 8601
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1508.789 ; gain = 381.129 ; free physical = 297 ; free virtual = 8601
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1508.789 ; gain = 381.129 ; free physical = 287 ; free virtual = 8591
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1508.789 ; gain = 381.129 ; free physical = 265 ; free virtual = 8568
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1516.797 ; gain = 389.137 ; free physical = 244 ; free virtual = 8548
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1715.797 ; gain = 588.137 ; free physical = 281 ; free virtual = 8207
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1735.805 ; gain = 608.145 ; free physical = 310 ; free virtual = 8236
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1266 ; free virtual = 9193
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1319 ; free virtual = 9246
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1319 ; free virtual = 9246
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1317 ; free virtual = 9244
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1316 ; free virtual = 9243
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1316 ; free virtual = 9243
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1315 ; free virtual = 9242

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1743.812 ; gain = 616.152 ; free physical = 1315 ; free virtual = 9242
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1744.812 ; gain = 629.738 ; free physical = 1430 ; free virtual = 9357
