srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/adder_FP8_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adder_FP8_TB' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'adder_fp8_tb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/adder_FP_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adder_FP_TB' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'adder_fp_tb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/def_package.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'def_package'

-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dot_unit_core' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'dot_unit_core' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_coreFP8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dot_unit_coreFP8' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'dot_unit_corefp8' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_coreFP8_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dot_unit_coreFP8_TB' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'dot_unit_corefp8_tb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dot_unit_core_TB' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'dot_unit_core_tb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/fp_leading_zeros_and_shift.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fp_leading_zeros_and_shift' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fp_leading_zeros_and_shift' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/fp_leading_zeros_and_shiftFP8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fp_leading_zeros_and_shiftFP8' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fp_leading_zeros_and_shiftfp8' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/multFP_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'multiplier_FP8_TB' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'multiplier_fp8_tb' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/multiplier_FP.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'multiplier_FP' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'multiplier_fp' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/multiplier_FP8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'multiplier_FP8' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'multiplier_fp8' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/multiplier_FP8tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'multiplier_FP8_TB' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'multiplier_fp8_tb' (VHDL-9006)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/multiplier_FP8tb.vhd(10): WARNING: overwriting existing secondary unit 'ar' (VHDL-1178)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/prueba.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'prueba' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'prueba' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/pruebaFP8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'pruebaFP8' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'pruebafp8' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/right_shifter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'right_shifter' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'right_shifter' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/right_shifterFP8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'right_shifterFP8' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'right_shifterfp8' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_resta.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adder_FP' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'adder_fp' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_restaFP8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adder_FP8' (VHDL-1012)
INFO: analyzing architecture 'ar' of entity 'adder_fp8' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:adder_fp8_tb arch:
VHDLTop: library:xil_defaultlib entity:adder_fp8_tb arch:
VHDLTop: library:xil_defaultlib entity:adder_fp_tb arch:
VHDLTop: library:xil_defaultlib entity:adder_fp_tb arch:
VHDLTop: library:xil_defaultlib entity:dot_unit_corefp8_tb arch:
VHDLTop: library:xil_defaultlib entity:dot_unit_corefp8_tb arch:
VHDLTop: library:xil_defaultlib entity:dot_unit_core_tb arch:
VHDLTop: library:xil_defaultlib entity:dot_unit_core_tb arch:
VHDLTop: library:xil_defaultlib entity:multiplier_fp8_tb arch:
VHDLTop: library:xil_defaultlib entity:multiplier_fp8_tb arch:
VHDLTop: library:xil_defaultlib entity:multiplier_fp8_tb arch:
VHDLTop: library:xil_defaultlib entity:multiplier_fp8_tb arch:
END of tops
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/adder_FP8_tb.vhd(7): INFO: processing 'adder_FP8_TB_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_restaFP8.vhd(27): INFO: processing 'adder_FP8_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/pruebaFP8.vhd(6): INFO: processing 'pruebaFP8_default(Behavioral)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/right_shifterFP8.vhd(14): INFO: processing 'right_shifterFP8_default(Behavioral)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/fp_leading_zeros_and_shiftFP8.vhd(14): INFO: processing 'fp_leading_zeros_and_shiftFP8_default(Behavioral)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/adder_FP_tb.vhd(7): INFO: processing 'adder_FP_TB_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_resta.vhd(27): INFO: processing 'adder_FP_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/prueba.vhd(6): INFO: processing 'prueba_default(Behavioral)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/right_shifter.vhd(14): INFO: processing '\right_shifter(p=27,e=8,plog=4)\(Behavioral)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/fp_leading_zeros_and_shift.vhd(14): INFO: processing '\fp_leading_zeros_and_shift(p=27,e=8,plog=4)\(Behavioral)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_coreFP8_tb.vhd(47): INFO: processing 'dot_unit_coreFP8_TB_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_coreFP8.vhd(38): INFO: processing 'dot_unit_coreFP8_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/multiplier_FP8.vhd(26): INFO: processing 'multiplier_FP8_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core_tb.vhd(47): INFO: processing 'dot_unit_core_TB_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(38): INFO: processing '\dot_unit_core(long=8)\(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(107): ERROR: expression has 8 elements; formal 'entrada_x' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(108): ERROR: expression has 8 elements; formal 'entrada_y' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(109): ERROR: expression has 8 elements; formal 'salida' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/multiplier_FP.vhd(23): INFO: processing 'multiplier_FP_default(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(114): ERROR: expression has 8 elements; formal 'entrada_x' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(115): ERROR: expression has 8 elements; formal 'entrada_y' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(116): ERROR: expression has 8 elements; formal 'salida' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(122): ERROR: expression has 8 elements; formal 'entrada_x' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(123): ERROR: expression has 8 elements; formal 'entrada_y' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(124): ERROR: expression has 8 elements; formal 'salida' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(130): ERROR: expression has 8 elements; formal 'entrada_x' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(131): ERROR: expression has 8 elements; formal 'entrada_y' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/dot_unit_core.vhd(132): ERROR: expression has 8 elements; formal 'salida' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_resta.vhd(27): INFO: processing '\adder_FP(long=8)\(ar)' (VHDL-1067)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_resta.vhd(52): ERROR: expression has 8 elements; formal 'fp_a' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/project_2/suma_resta.vhd(53): ERROR: expression has 8 elements; formal 'fp_b' expects 32 (VHDL-1549)
C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_FP/multFP_tb.vhd(7): INFO: processing 'multiplier_FP8_TB_default(ar)' (VHDL-1067)
srcscan exits with return value 0
