#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 16 18:37:40 2021
# Process ID: 20088
# Current directory: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3412 E:\elektronika-notatki\Rok_IV\SDUP\SDUP-FPGA\Adder\Adder.xpr
# Log file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/vivado.log
# Journal file: E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.xpr
update_compile_order -fileset sources_1
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/4BitsAdder.v w ]
add_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/4BitsAdder.v
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/ModularCarryAdder.v w ]
add_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/ModularCarryAdder.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/4BitsAdder.v] -no_script -reset -force -quiet
remove_files  E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/4BitsAdder.v
close [ open E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/Carry4BitsAdder.v w ]
add_files E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/Carry4BitsAdder.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  E:/elektronika-notatki/Rok_IV/SDUP/SDUP-FPGA/Adder/Adder.srcs/sources_1/new/Carry4BitsAdder.v]
launch_simulation
launch_simulation
source AdderTb.tcl
run 10000 us
close_sim
launch_simulation
source AdderTb.tcl
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 1000 us
relaunch_sim
run 1000 us
run 1000 us
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source AdderTb.tcl
close_sim
launch_simulation
launch_simulation
source AdderTb.tcl
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ModularCarryAdder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
