// new_component.v

// This file was auto-generated as a prototype implementation of a module
// created in component editor.  It ties off all outputs to ground and
// ignores all inputs.  It needs to be edited to make it do something
// useful.
// 
// This file will not be automatically regenerated.  You should check it in
// to your version control system if you want to keep it.


module mapTransfer (
		output wire [15:0] map_line0, //          map.new_signal
		output wire [15:0] map_line1, //             .map_line1
		output wire [15:0] map_line2, //             .map_line2
		output wire [15:0] map_line3, //             .map_line3
		output wire [15:0] map_line4, //             .map_line4
		output wire [15:0] map_line5, //             .map_line5
		output wire [15:0] map_line6, //             .ap_line6
		output wire [15:0] map_line7, //             .map_line7
		input  wire        write,     // avalon_slave.write
		input  wire [15:0] writedata, //             .writedata
		input  wire [2:0]  address,   //             .address
		input  wire        clock,     //        clock.clk
		input  wire        reset      //        reset.reset
	);

	// TODO: Auto-generated HDL template

	assign map_line5 = 16'b0000000000000000;

	assign map_line3 = 16'b0000000000000000;

	assign map_line4 = 16'b0000000000000000;

	assign map_line1 = 16'b0000000000000000;

	assign map_line2 = 16'b0000000000000000;

	assign map_line0 = 16'b0000000000000000;

	assign map_line6 = 16'b0000000000000000;

	assign map_line7 = 16'b0000000000000000;

endmodule
