m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera/17.1
vAdd_Sub
Z0 !s110 1518696760
!i10b 1
!s100 nbjBoAm;PkPU7PcNUFKMO2
I]4:3O6laThLTmg^gnz2MH1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/modelsim_project
w1518612024
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Add_Sub/Add_Sub.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Add_Sub/Add_Sub.v
Z3 L0 39
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1518696760.000000
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Add_Sub/Add_Sub.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Add_Sub/Add_Sub.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@add_@sub
vconverter_32to64
Z8 !s110 1518696759
!i10b 1
!s100 _1?RaL?Jblb2][ROMkM`_0
ISEJIgBoD^LkC<A`hAaXl=0
R1
R2
Z9 w1518613147
Z10 8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
Z11 FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v
L0 598
R4
r1
!s85 0
31
Z12 !s108 1518696759.000000
Z13 !s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v|
Z14 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/divergence_node.v|
!i113 1
R6
R7
vconverter_64to32
R8
!i10b 1
!s100 VSD`ggeIoJ>SAUW[Fh1cf3
IFgGAGYTG?ZT2jDR_cZe;=3
R1
R2
R9
R10
R11
L0 612
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
vDiv
Z15 !s110 1518696762
!i10b 1
!s100 ObmdM0g8VGM^YoLhZ<B@Q1
I;=fNOH]PQg_^igl_4mY7J0
R1
R2
w1518427464
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Div/Div.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Div/Div.v
R3
R4
r1
!s85 0
31
Z16 !s108 1518696762.000000
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Div/Div.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Div/Div.v|
!i113 1
R6
R7
n@div
vdivergence_node
R8
!i10b 1
!s100 Z7WliICgzacdi_NnOGg3J0
IDbHkNIJDJL5>og=;<g_ck0
R1
R2
R9
R10
R11
L0 13
R4
r1
!s85 0
31
R12
R13
R14
!i113 1
R6
R7
vdivergence_node_testbench
R8
!i10b 1
!s100 bKDneTCbf<N;4MzC<i6VY1
IO2k2fPJDEajC<[kL>LokR0
R1
R2
w1517485716
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v
L0 5
R4
r1
!s85 0
31
R12
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/divergence_node_testbench.v|
!i113 1
R6
R7
vfconvert2
R0
!i10b 1
!s100 GNe;3RkH?fVN=JkfkTn301
I]k>Vf>3iBJEhZPdVMmG0o0
R1
R2
Z17 w1516545644
Z18 8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Fconvert2/fconvert2.v
Z19 FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Fconvert2/fconvert2.v
L0 828
R4
r1
!s85 0
31
R5
Z20 !s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Fconvert2/fconvert2.v|
Z21 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Fconvert2/fconvert2.v|
!i113 1
R6
R7
vfconvert2_altbarrel_shift_tvf
R0
!i10b 1
!s100 B:a@7jT?QL@Ge>6RFooNX2
IlI=oW7EjdaPnZj=NF5:L30
R1
R2
R17
R18
R19
L0 50
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altfp_convert_96n
R0
!i10b 1
!s100 3_a6aN3m7EFe<5@I9VJUd0
I8WnU:WgQJo^n_4Y^nPj281
R1
R2
R17
R18
R19
L0 417
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_3e8
R0
!i10b 1
!s100 82kTPGSDRR_BKLVzn0cdn2
I2?a08][hV>VOO2a5LGl>@2
R1
R2
R17
R18
R19
L0 155
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_3v7
R0
!i10b 1
!s100 nS0YBEzXhESfPO31UO4[81
I6Y[Zk6fP;MaT__GW3EJ]M3
R1
R2
R17
R18
R19
L0 252
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_6e8
R0
!i10b 1
!s100 NX:a<b_eNY3Y:DmmYAMnG0
IPG8dJ5?P5`Gm69G]Yb>R;0
R1
R2
R17
R18
R19
L0 174
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_6v7
R0
!i10b 1
!s100 g]8U29S3aQkT:907LF1a=3
IzC08b?3zDk@JUGdAD]5QJ1
R1
R2
R17
R18
R19
L0 268
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_be8
R0
!i10b 1
!s100 ^>O50lH9b6Om74^fdOOoE2
Ib:Fj6bbU4aTmSDzYECN>G3
R1
R2
R17
R18
R19
L0 207
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_bv7
R0
!i10b 1
!s100 >OVB3X2hf68BYF`2YjW0A0
I>^OAmMo>P9dNOCWcb;S2n1
R1
R2
R17
R18
R19
L0 296
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_qb6
R0
!i10b 1
!s100 [3C^cG^A`do?<f;nc4lDD2
I3oo>Pla2c^OZ;X46zi=fS2
R1
R2
R17
R18
R19
L0 389
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_r08
R0
!i10b 1
!s100 BQ?ZDeLf^][>QzIf`3GIZ1
I6QdgjIR3_>_3lfD;[^?k:1
R1
R2
R17
R18
R19
L0 324
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfconvert2_altpriority_encoder_rf8
R0
!i10b 1
!s100 [^J:VoDN9<jfZk_NAj]3L3
Im]3FHnUCnJ8<bZU?:5<=W3
R1
R2
R17
R18
R19
L0 356
R4
r1
!s85 0
31
R5
R20
R21
!i113 1
R6
R7
vfifo_in
R0
!i10b 1
!s100 HLEMb_HV=@@9cX?n_K>b>0
I26QBSgV^:T2K5GA7fdB:z0
R1
R2
w1517215748
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_in/fifo_in.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_in/fifo_in.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_in/fifo_in.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_in/fifo_in.v|
!i113 1
R6
R7
vfifo_node
Z22 !s110 1518696761
!i10b 1
!s100 ^F<3;;PiMHZ;3A34`;F:41
IQ<I]k^9Vj64aW5U83i^Uj2
R1
R2
w1517751082
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_node.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_node.v
R3
R4
r1
!s85 0
31
Z23 !s108 1518696761.000000
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_node.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_node.v|
!i113 1
R6
R7
vfifo_out
R22
!i10b 1
!s100 C59]BD1j[EL5gf4FeD1z<0
IG[3J:US6a_VOam_Yd?4TY1
R1
R2
w1517400940
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_out.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_out.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_out.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/fifo_out/fifo_out.v|
!i113 1
R6
R7
vfractal
R8
!i10b 1
!s100 0DgZfC?DLaJNZBFSjTe:33
IXHRd4Czhfn^k=VOImMGf;1
R1
R2
w1518621824
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal.v|
!i113 1
R6
R7
vfractal_accelerator
R22
!i10b 1
!s100 XTT0XkaLJ1hT;=>bNbO]V2
IaZLf76kPnzcE^DKRM4<f92
R1
R2
w1518439456
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_accelerator.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_accelerator.v
L0 1
R4
r1
!s85 0
31
R23
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_accelerator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_accelerator.v|
!i113 1
R6
R7
vFractal_control
R22
!i10b 1
!s100 h2T;TB4SKhE4Rj:U0=]c`2
ICm7<DI_21kC7Mb?=Xcom<2
R1
R2
w1518694145
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_control.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_control.v
L0 1
R4
r1
!s85 0
31
R23
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_control.v|
!i113 1
R6
R7
n@fractal_control
vfractal_control_testbench
R15
!i10b 1
!s100 1J8]4MAJgcSl?d8kHh9aA0
IXbdd25J>Ff04SPMfjk?EI0
R1
R2
w1518693739
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/fractal_control_testbench.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/fractal_control_testbench.v
L0 3
R4
r1
!s85 0
31
R16
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/fractal_control_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/fractal_control_testbench.v|
!i113 1
R6
R7
vfractal_Pattern
R8
!i10b 1
!s100 RdLBnfTM`V=5@Wfh6zmk>1
IC67?T9WTQ5LQ9>>m2i9fn0
R1
R2
w1518685816
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_Pattern.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_Pattern.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_Pattern.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/fractal_Pattern.v|
!i113 1
R6
R7
nfractal_@pattern
vMult
R0
!i10b 1
!s100 TnNR=8_U2?[fA0GN9bM6R0
IJnh7;]k;3VLnXbS2CDa?h0
R1
R2
w1516031549
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Mult/Mult.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Mult/Mult.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Mult/Mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/Mult/Mult.v|
!i113 1
R6
R7
n@mult
vpara_mux
R22
!i10b 1
!s100 4Yz7X=QgBY8C9SI[j2S8S0
I2_ZY^N@lR0cnEmKoNh6l@2
R1
R2
w1518686227
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v
L0 1
R4
r1
!s85 0
31
R23
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/para_mux.v|
!i113 1
R6
R7
vpipes
R22
!i10b 1
!s100 5WUaJeU:4^mV;aUIgHRQm2
I:?n8;nh<^]g8eJ?UakMcM1
R1
R2
w1518696700
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v
L0 1
R4
r1
!s85 0
31
R23
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/pipes.v|
!i113 1
R6
R7
vpipes_testbench
R22
!i10b 1
!s100 RB0??9<6UKCNoiW:fGLga2
IZG]kW_DWYSb`:CA;1EUK[0
R1
R2
w1518602529
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/pipes_testbench.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/pipes_testbench.v
L0 3
R4
r1
!s85 0
31
R23
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/pipes_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/testbenches/pipes_testbench.v|
!i113 1
R6
R7
vpll_VGA
R0
!i10b 1
!s100 nSh0R<lfnmTZTM=nYDz`B1
IX`2K@D=LNY0m7R5P9:f5F1
R1
R2
w1517217196
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/pll/pll_VGA.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/pll/pll_VGA.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/pll/pll_VGA.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/IPs/pll/pll_VGA.v|
!i113 1
R6
R7
npll_@v@g@a
vSEG7_LUT
R0
!i10b 1
!s100 I4RXn[I=^kz:T<Cm<^7Y]1
I2aYe9;YW=Dc74?GEJh<Po1
R1
R2
Z24 w1474795510
Z25 8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/seven_segments/Seven_segments_display.v
Z26 FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/seven_segments/Seven_segments_display.v
L0 23
R4
r1
!s85 0
31
R12
Z27 !s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/seven_segments/Seven_segments_display.v|
Z28 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/seven_segments/Seven_segments_display.v|
!i113 1
R6
R7
n@s@e@g7_@l@u@t
vSeven_segments_display
R0
!i10b 1
!s100 ?M?EeiJEU]FQz<ZW6KOC^0
IA=nEYOHZ2hzagL27V7RIT2
R1
R2
R24
R25
R26
L0 2
R4
r1
!s85 0
31
R12
R27
R28
!i113 1
R6
R7
n@seven_segments_display
vVGA_Ctrl
R8
!i10b 1
!s100 DT2eYEVJ7;FEjfEG`o_Hl1
IT[0E5hRiRiiB63OMYkzc13
R1
R2
w1474482556
8C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/VGA/VGA_Ctrl.v
FC:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/VGA/VGA_Ctrl.v
L0 1
R4
r1
!s85 0
31
R12
!s107 C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/VGA/VGA_Ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Max/Programming/Verilog/Cornell_labs/lab4/quartus17/src/VGA/VGA_Ctrl.v|
!i113 1
R6
R7
n@v@g@a_@ctrl
