ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x8 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce3818,len:0x1750
load:0x403c9700,len:0x4
load:0x403c9704,len:0xc00
load:0x403cc700,len:0x2e04
entry 0x403c9908
[0;32mI (27) boot: ESP-IDF v5.1.2 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Jul 30 2025 11:42:57[0m
[0;32mI (27) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (34) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (38) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (43) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (48) boot: Enabling RNG early entropy source...[0m
[0;32mI (53) boot: Partition Table:[0m
[0;32mI (57) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (64) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (79) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (87) boot: End of partition table[0m
[0;32mI (91) esp_image: segment 0: paddr=00010020 vaddr=3c020020 size=0adc8h ( 44488) map[0m
[0;32mI (107) esp_image: segment 1: paddr=0001adf0 vaddr=3fc92300 size=0287ch ( 10364) load[0m
[0;32mI (110) esp_image: segment 2: paddr=0001d674 vaddr=40374000 size=029a4h ( 10660) load[0m
[0;32mI (119) esp_image: segment 3: paddr=00020020 vaddr=42000020 size=1a5ech (108012) map[0m
[0;32mI (144) esp_image: segment 4: paddr=0003a614 vaddr=403769a4 size=0b904h ( 47364) load[0m
[0;32mI (161) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (161) boot: Disabling RNG early entropy source...[0m
[0;32mI (172) cpu_start: Multicore app[0m
[0;32mI (172) cpu_start: Pro cpu up.[0m
[0;32mI (173) cpu_start: Starting app cpu, entry point is 0x40375358[0m
[0;32mI (0) cpu_start: App cpu up.[0m
[0;32mI (191) cpu_start: Pro cpu start user code[0m
[0;32mI (191) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (191) cpu_start: Application information:[0m
[0;32mI (194) cpu_start: Project name:     uart_echo[0m
[0;32mI (199) cpu_start: App version:      ca3ea4b-dirty[0m
[0;32mI (204) cpu_start: Compile time:     Aug  4 2025 12:48:33[0m
[0;32mI (210) cpu_start: ELF file SHA256:  0f6fdfcd5e24419b...[0m
[0;32mI (216) cpu_start: ESP-IDF:          v5.1.2[0m
[0;32mI (221) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (226) cpu_start: Max chip rev:     v0.99 [0m
[0;32mI (231) cpu_start: Chip rev:         v0.2[0m
[0;32mI (236) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (243) heap_init: At 3FC953E0 len 00054330 (336 KiB): DRAM[0m
[0;32mI (249) heap_init: At 3FCE9710 len 00005724 (21 KiB): STACK/DRAM[0m
[0;32mI (256) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (262) heap_init: At 600FE010 len 00001FD8 (7 KiB): RTCRAM[0m
[0;32mI (269) spi_flash: detected chip: boya[0m
[0;32mI (272) spi_flash: flash io: dio[0m
[0;33mW (276) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (290) sleep: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (297) sleep: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (304) app_start: Starting scheduler on CPU0[0m
[0;32mI (309) app_start: St!.ï¿½[0;32mI (319) UART_ECHO: UART initialized. Type something:[0m
r[0;32mI (2129) UART_ECHO: Received: r[0m
e[0;32mI (2229) UART_ECHO: Received: e[0m
s[0;32mI (2369) UART_ECHO: Received: s[0m
t[0;32mI (3539) UART_ECHO: Received: t[0m
a[0;32mI (3759) UART_ECHO: Received: a[0m
r[0;32mI (3869) UART_ECHO: Received: r[0m
t[0;32mI (4099) UART_ECHO: Received: t[0m
[0;32mI (4989) UART_ECHO: Received: [0m
r[0;32mI (7869) UART_ECHO: Received: r[0m
e[0;32mI (8819) UART_ECHO: Received: e[0m
s[0;32mI (9329) UART_ECHO: Received: s[0m
t[0;32mI (9829) UART_ECHO: Received: t[0m
a[0;32mI (10079) UART_ECHO: Received: a[0m
r[0;32mI (10269) UART_ECHO: Received: r[0m
t[0;32mI (10539) UART_ECHO: Received: t[0m
 [0;32mI (12399) UART_ECHO: Received:  [0m
[0;32mI (14549) UART_ECHO: Received: [0m
r[0;32mI (16449) UART_ECHO: Received: r[0m
e[0;32mI (16559) UART_ECHO: Received: e[0m
s[0;32mI (16679) UART_ECHO: Received: s[0m
re[0;32mI (17789) UART_ECHO: Received: re[0m
as[0;32mI (17969) UART_ECHO: Received: as[0m
t[0;32mI (18099) UART_ECHO: Received: t[0m
s[0;32mI (18209) UART_ECHO: Received: s[0m
ar[0;32mI (18369) UART_ECHO: Received: ar[0m
t[0;32mI (18549) UART_ECHO: Received: t[0m
[0;32mI (19619) UART_ECHO: Received: [0m
[0;32mI (19789) UART_ECHO: Received: [0m
[0;32mI (19969) UART_ECHO: Received: [0m
[0;32mI (20119) UART_ECHO: Received: [0m
[0;32mI (20259) UART_ECHO: Received: [0m
re[0;32mI (21539) UART_ECHO: Received: re[0m
as[0;32mI (21749) UART_ECHO: Received: as[0m
res[0;32mI (25829) UART_ECHO: Received: res[0m
a[0;32mI (25949) UART_ECHO: Received: a[0m
tr[0;32mI (26189) UART_ECHO: Received: tr[0m
t[0;32mI (26479) UART_ECHO: Received: t[0m
res[0;32mI (27349) UART_ECHO: Received: res[0m
a[0;32mI (27559) UART_ECHO: Received: a[0m
t[0;32mI (27729) UART_ECHO: Received: t[0m
r[0;32mI (27939) UART_ECHO: Received: r[0m
st[0;32mI (28159) UART_ECHO: Received: st[0m
res[0;32mI (28959) UART_ECHO: Received: res[0m
ta[0;32mI (29199) UART_ECHO: Received: ta[0m
s[0;32mI (29459) UART_ECHO: Received: s[0m
t[0;32mI (29619) UART_ECHO: Received: t[0m
r[0;32mI (30339) UART_ECHO: Received: r[0m
e[0;32mI (30579) UART_ECHO: Received: e[0m
s[0;32mI (30769) UART_ECHO: Received: s[0m
a[0;32mI (30979) UART_ECHO: Received: a[0m
ts[0;32mI (31359) UART_ECHO: Received: ts[0m
a[0;32mI (31509) UART_ECHO: Received: a[0m
r[0;32mI (31649) UART_ECHO: Received: r[0m
s[0;32mI (31779) UART_ECHO: Received: s[0m
t[0;32mI (31909) UART_ECHO: Received: t[0m
r[0;32mI (34099) UART_ECHO: Received: r[0m
e[0;32mI (34689) UART_ECHO: Received: e[0m
s[0;32mI (35119) UART_ECHO: Received: s[0m
t[0;32mI (35569) UART_ECHO: Received: t[0m
a[0;32mI (35859) UART_ECHO: Received: a[0m
r[0;32mI (36099) UART_ECHO: Received: r[0m
t[0;32mI (36349) UART_ECHO: Received: t[0m
[0;32mI (37319) UART_ECHO: Received: [0m
[0;32mI (39269) UART_ECHO: Received: [0m
[0;32mI (39539) UART_ECHO: Received: [0m
[0;32mI (39789) UART_ECHO: Received: [0m
[0;32mI (41379) UART_ECHO: Received: [0m
[0;32mI (41599) UART_ECHO: Received: [0m
[0;32mI (42859) UART_ECHO: Received: [0m
[0;32mI (43009) UART_ECHO: Received: [0m
[0;32mI (43279) UART_ECHO: Received: [0m
[0;32mI (44119) UART_ECHO: Received: [0m
[0;32mI (46099) UART_ECHO: Received: [0m
}[0;32mI (47399) UART_ECHO: Received: }[0m
cl[0;32mI (48289) UART_ECHO: Received: cl[0m
ear[0;32mI (48499) UART_ECHO: Received: ear[0m
