{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:21:06 2012 " "Info: Processing started: Wed Oct 24 11:21:06 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QP_Lab5 -c QP_Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QP_Lab5 -c QP_Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 24 24 " "Info: Found 24 design units, including 24 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Info: Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Info: Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_register_bank_a_module " "Info: Found entity 3: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_b_module " "Info: Found entity 4: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_oci_debug " "Info: Found entity 5: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 272 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 397 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_ocimem " "Info: Found entity 7: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 487 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_avalon_reg " "Info: Found entity 8: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 630 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_break " "Info: Found entity 9: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 721 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_xbrk " "Info: Found entity 10: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1012 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_dbrk " "Info: Found entity 11: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_itrace " "Info: Found entity 12: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1402 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_td_mode " "Info: Found entity 13: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1686 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_dtrace " "Info: Found entity 14: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1750 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_compute_tm_count " "Info: Found entity 15: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1841 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifowp_inc " "Info: Found entity 16: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1909 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_fifocount_inc " "Info: Found entity 17: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1948 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_fifo " "Info: Found entity 18: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1991 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_pib " "Info: Found entity 19: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2493 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_traceram_lpm_dram_bdp_component_module " "Info: Found entity 20: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2558 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_im " "Info: Found entity 21: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2644 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_performance_monitors " "Info: Found entity 22: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2778 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci " "Info: Found entity 23: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2791 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0 " "Info: Found entity 24: cpu_0" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info: Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Info: Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.v" "" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info: Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info: Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_memory2_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2_0 " "Info: Found entity 1: onchip_memory2_0" {  } { { "onchip_memory2_0.v" "" { Text "H:/QuartusII/Lab6/onchip_memory2_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pio_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIO_IN " "Info: Found entity 1: PIO_IN" {  } { { "PIO_IN.v" "" { Text "H:/QuartusII/Lab6/PIO_IN.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pio_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIO_OUT " "Info: Found entity 1: PIO_OUT" {  } { { "PIO_OUT.v" "" { Text "H:/QuartusII/Lab6/PIO_OUT.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_0 " "Info: Found entity 1: timer_0" {  } { { "timer_0.v" "" { Text "H:/QuartusII/Lab6/timer_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qp_lab5.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file qp_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 QP_Lab5 " "Info: Found entity 1: QP_Lab5" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 HEXdisplay " "Info: Found entity 2: HEXdisplay" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1657) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1657): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1657 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1659) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1659): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1659 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1809) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1809): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 1809 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2707) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2707): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2707 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "QP_Lab5 " "Info: Elaborating entity \"QP_Lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "l5_nios.v 9 9 " "Warning: Using design file l5_nios.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIO_IN_s1_arbitrator " "Info: Found entity 1: PIO_IN_s1_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 PIO_OUT_s1_arbitrator " "Info: Found entity 2: PIO_OUT_s1_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 302 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_jtag_debug_module_arbitrator " "Info: Found entity 3: cpu_0_jtag_debug_module_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 570 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_data_master_arbitrator " "Info: Found entity 4: cpu_0_data_master_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 1006 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_instruction_master_arbitrator " "Info: Found entity 5: cpu_0_instruction_master_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 1177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 onchip_memory2_0_s1_arbitrator " "Info: Found entity 6: onchip_memory2_0_s1_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 1368 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 timer_0_s1_arbitrator " "Info: Found entity 7: timer_0_s1_arbitrator" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 1830 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 L5_Nios_reset_clk_0_domain_synch_module " "Info: Found entity 8: L5_Nios_reset_clk_0_domain_synch_module" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 L5_Nios " "Info: Found entity 9: L5_Nios" {  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2151 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L5_Nios L5_Nios:NIOS " "Info: Elaborating entity \"L5_Nios\" for hierarchy \"L5_Nios:NIOS\"" {  } { { "QP_Lab5.v" "NIOS" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIO_IN_s1_arbitrator L5_Nios:NIOS\|PIO_IN_s1_arbitrator:the_PIO_IN_s1 " "Info: Elaborating entity \"PIO_IN_s1_arbitrator\" for hierarchy \"L5_Nios:NIOS\|PIO_IN_s1_arbitrator:the_PIO_IN_s1\"" {  } { { "l5_nios.v" "the_PIO_IN_s1" { Text "H:/QuartusII/Lab6/l5_nios.v" 2291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIO_IN L5_Nios:NIOS\|PIO_IN:the_PIO_IN " "Info: Elaborating entity \"PIO_IN\" for hierarchy \"L5_Nios:NIOS\|PIO_IN:the_PIO_IN\"" {  } { { "l5_nios.v" "the_PIO_IN" { Text "H:/QuartusII/Lab6/l5_nios.v" 2304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIO_OUT_s1_arbitrator L5_Nios:NIOS\|PIO_OUT_s1_arbitrator:the_PIO_OUT_s1 " "Info: Elaborating entity \"PIO_OUT_s1_arbitrator\" for hierarchy \"L5_Nios:NIOS\|PIO_OUT_s1_arbitrator:the_PIO_OUT_s1\"" {  } { { "l5_nios.v" "the_PIO_OUT_s1" { Text "H:/QuartusII/Lab6/l5_nios.v" 2327 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIO_OUT L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT " "Info: Elaborating entity \"PIO_OUT\" for hierarchy \"L5_Nios:NIOS\|PIO_OUT:the_PIO_OUT\"" {  } { { "l5_nios.v" "the_PIO_OUT" { Text "H:/QuartusII/Lab6/l5_nios.v" 2339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info: Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "l5_nios.v" "the_cpu_0_jtag_debug_module" { Text "H:/QuartusII/Lab6/l5_nios.v" 2376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator L5_Nios:NIOS\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info: Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"L5_Nios:NIOS\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "l5_nios.v" "the_cpu_0_data_master" { Text "H:/QuartusII/Lab6/l5_nios.v" 2422 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator L5_Nios:NIOS\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info: Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"L5_Nios:NIOS\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "l5_nios.v" "the_cpu_0_instruction_master" { Text "H:/QuartusII/Lab6/l5_nios.v" 2447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 L5_Nios:NIOS\|cpu_0:the_cpu_0 " "Info: Elaborating entity \"cpu_0\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\"" {  } { { "l5_nios.v" "the_cpu_0" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info: Elaborating entity \"cpu_0_test_bench\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "H:/QuartusII/Lab6/cpu_0.v" 4789 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Info: Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.v" "cpu_0_ic_data" { Text "H:/QuartusII/Lab6/cpu_0.v" 5647 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/cpu_0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Info: Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Info: Elaborating entity \"altsyncram_qed1\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Info: Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.v" "cpu_0_ic_tag" { Text "H:/QuartusII/Lab6/cpu_0.v" 5713 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/cpu_0.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_0_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Info: Parameter \"width_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Info: Parameter \"width_b\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f5g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f5g1 " "Info: Found entity 1: altsyncram_f5g1" {  } { { "db/altsyncram_f5g1.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_f5g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f5g1 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_f5g1:auto_generated " "Info: Elaborating entity \"altsyncram_f5g1\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_f5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info: Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "H:/QuartusII/Lab6/cpu_0.v" 6254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/cpu_0.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 183 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 183 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_irf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irf1 " "Info: Found entity 1: altsyncram_irf1" {  } { { "db/altsyncram_irf1.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_irf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irf1 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated " "Info: Elaborating entity \"altsyncram_irf1\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_irf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info: Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "H:/QuartusII/Lab6/cpu_0.v" 6276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/cpu_0.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 246 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 246 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrf1 " "Info: Found entity 1: altsyncram_jrf1" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_jrf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrf1 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated " "Info: Elaborating entity \"altsyncram_jrf1\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Info: Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.v" "the_cpu_0_mult_cell" { Text "H:/QuartusII/Lab6/cpu_0.v" 6810 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_0_mult_cell.v" "" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_mult_cell.v" "" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Info: Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "H:/QuartusII/Lab6/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Info: Elaborating entity \"mult_add_4cr2\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Info: Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "H:/QuartusII/Lab6/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Info: Elaborating entity \"ded_mult_2o81\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "H:/QuartusII/Lab6/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "H:/QuartusII/Lab6/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "H:/QuartusII/Lab6/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_0_mult_cell.v" "" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_mult_cell.v" "" { Text "H:/QuartusII/Lab6/cpu_0_mult_cell.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Info: Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "H:/QuartusII/Lab6/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Info: Elaborating entity \"mult_add_6cr2\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info: Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info: Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "H:/QuartusII/Lab6/cpu_0.v" 3000 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info: Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "H:/QuartusII/Lab6/cpu_0.v" 3020 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "H:/QuartusII/Lab6/cpu_0.v" 600 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/cpu_0.v" 451 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 451 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 451 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Info: Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Info: Elaborating entity \"altsyncram_c572\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info: Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "H:/QuartusII/Lab6/cpu_0.v" 3040 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info: Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "H:/QuartusII/Lab6/cpu_0.v" 3071 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "H:/QuartusII/Lab6/cpu_0.v" 3093 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "H:/QuartusII/Lab6/cpu_0.v" 3120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info: Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "H:/QuartusII/Lab6/cpu_0.v" 3160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "H:/QuartusII/Lab6/cpu_0.v" 3175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "H:/QuartusII/Lab6/cpu_0.v" 1798 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info: Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "H:/QuartusII/Lab6/cpu_0.v" 3194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "H:/QuartusII/Lab6/cpu_0.v" 2118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "H:/QuartusII/Lab6/cpu_0.v" 2128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "H:/QuartusII/Lab6/cpu_0.v" 2138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info: Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "H:/QuartusII/Lab6/cpu_0.v" 2147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info: Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "H:/QuartusII/Lab6/cpu_0.v" 3204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info: Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "H:/QuartusII/Lab6/cpu_0.v" 3268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Instantiated megafunction \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "H:/QuartusII/Lab6/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0_s1_arbitrator L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1 " "Info: Elaborating entity \"onchip_memory2_0_s1_arbitrator\" for hierarchy \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\"" {  } { { "l5_nios.v" "the_onchip_memory2_0_s1" { Text "H:/QuartusII/Lab6/l5_nios.v" 2509 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0 L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0 " "Info: Elaborating entity \"onchip_memory2_0\" for hierarchy \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\"" {  } { { "l5_nios.v" "the_onchip_memory2_0" { Text "H:/QuartusII/Lab6/l5_nios.v" 2521 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "the_altsyncram" { Text "H:/QuartusII/Lab6/onchip_memory2_0.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "" { Text "H:/QuartusII/Lab6/onchip_memory2_0.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2_0.hex " "Info: Parameter \"init_file\" = \"onchip_memory2_0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Info: Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_memory2_0.v" "" { Text "H:/QuartusII/Lab6/onchip_memory2_0.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4c1 " "Info: Found entity 1: altsyncram_c4c1" {  } { { "db/altsyncram_c4c1.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_c4c1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4c1 L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c4c1:auto_generated " "Info: Elaborating entity \"altsyncram_c4c1\" for hierarchy \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "H:/QuartusII/Lab6/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c4c1:auto_generated\|decode_1oa:decode3 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c4c1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_c4c1.tdf" "decode3" { Text "H:/QuartusII/Lab6/db/altsyncram_c4c1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Info: Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "H:/QuartusII/Lab6/db/mux_ujb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c4c1:auto_generated\|mux_ujb:mux2 " "Info: Elaborating entity \"mux_ujb\" for hierarchy \"L5_Nios:NIOS\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c4c1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_c4c1.tdf" "mux2" { Text "H:/QuartusII/Lab6/db/altsyncram_c4c1.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0_s1_arbitrator L5_Nios:NIOS\|timer_0_s1_arbitrator:the_timer_0_s1 " "Info: Elaborating entity \"timer_0_s1_arbitrator\" for hierarchy \"L5_Nios:NIOS\|timer_0_s1_arbitrator:the_timer_0_s1\"" {  } { { "l5_nios.v" "the_timer_0_s1" { Text "H:/QuartusII/Lab6/l5_nios.v" 2546 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0 L5_Nios:NIOS\|timer_0:the_timer_0 " "Info: Elaborating entity \"timer_0\" for hierarchy \"L5_Nios:NIOS\|timer_0:the_timer_0\"" {  } { { "l5_nios.v" "the_timer_0" { Text "H:/QuartusII/Lab6/l5_nios.v" 2558 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L5_Nios_reset_clk_0_domain_synch_module L5_Nios:NIOS\|L5_Nios_reset_clk_0_domain_synch_module:L5_Nios_reset_clk_0_domain_synch " "Info: Elaborating entity \"L5_Nios_reset_clk_0_domain_synch_module\" for hierarchy \"L5_Nios:NIOS\|L5_Nios_reset_clk_0_domain_synch_module:L5_Nios_reset_clk_0_domain_synch\"" {  } { { "l5_nios.v" "L5_Nios_reset_clk_0_domain_synch" { Text "H:/QuartusII/Lab6/l5_nios.v" 2567 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXdisplay HEXdisplay:d0 " "Info: Elaborating entity \"HEXdisplay\" for hierarchy \"HEXdisplay:d0\"" {  } { { "QP_Lab5.v" "d0" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[31\] " "Warning (12110): Net \"NUM\[31\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[31\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[30\] " "Warning (12110): Net \"NUM\[30\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[30\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[29\] " "Warning (12110): Net \"NUM\[29\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[29\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[28\] " "Warning (12110): Net \"NUM\[28\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[28\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[27\] " "Warning (12110): Net \"NUM\[27\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[27\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[26\] " "Warning (12110): Net \"NUM\[26\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[26\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[25\] " "Warning (12110): Net \"NUM\[25\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[25\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[24\] " "Warning (12110): Net \"NUM\[24\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[24\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[23\] " "Warning (12110): Net \"NUM\[23\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[23\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[22\] " "Warning (12110): Net \"NUM\[22\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[22\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[21\] " "Warning (12110): Net \"NUM\[21\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[21\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[20\] " "Warning (12110): Net \"NUM\[20\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[20\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[19\] " "Warning (12110): Net \"NUM\[19\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[19\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[18\] " "Warning (12110): Net \"NUM\[18\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[18\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[17\] " "Warning (12110): Net \"NUM\[17\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[17\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[16\] " "Warning (12110): Net \"NUM\[16\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[16\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[15\] " "Warning (12110): Net \"NUM\[15\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[15\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[14\] " "Warning (12110): Net \"NUM\[14\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[14\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[13\] " "Warning (12110): Net \"NUM\[13\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[13\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[12\] " "Warning (12110): Net \"NUM\[12\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[12\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[11\] " "Warning (12110): Net \"NUM\[11\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[11\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[10\] " "Warning (12110): Net \"NUM\[10\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[10\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[9\] " "Warning (12110): Net \"NUM\[9\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[9\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[8\] " "Warning (12110): Net \"NUM\[8\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[8\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[7\] " "Warning (12110): Net \"NUM\[7\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[7\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[6\] " "Warning (12110): Net \"NUM\[6\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[6\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[5\] " "Warning (12110): Net \"NUM\[5\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[5\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[4\] " "Warning (12110): Net \"NUM\[4\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[4\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[3\] " "Warning (12110): Net \"NUM\[3\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[3\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[2\] " "Warning (12110): Net \"NUM\[2\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[2\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[1\] " "Warning (12110): Net \"NUM\[1\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[1\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NUM\[0\] " "Warning (12110): Net \"NUM\[0\]\" is missing source, defaulting to GND" {  } { { "QP_Lab5.v" "NUM\[0\]" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "H:/QuartusII/Lab6/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2609 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 2767 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3225 0 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 7099 0 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2476 0 0 } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4688 -1 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 1058 -1 0 } } { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 877 -1 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4387 -1 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4425 -1 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 707 -1 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4720 -1 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6160 -1 0 } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4679 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 68 " "Info: 68 registers lost all their fanouts during netlist optimizations. The first 68 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_arb_share_counter " "Info: Register \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1 " "Info: Register \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1 " "Info: Register \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_saved_chosen_master_vector\[1\] " "Info: Register \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_reg_firsttransfer " "Info: Register \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter " "Info: Register \"L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module " "Info: Register \"L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module " "Info: Register \"L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer " "Info: Register \"L5_Nios:NIOS\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_saved_chosen_master_vector\[0\] " "Info: Register \"L5_Nios:NIOS\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|onchip_memory2_0_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2656 " "Info: Implemented 2656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2381 " "Info: Implemented 2381 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "205 " "Info: Implemented 205 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:21:31 2012 " "Info: Processing ended: Wed Oct 24 11:21:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:21:34 2012 " "Info: Processing started: Wed Oct 24 11:21:34 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "QP_Lab5 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"QP_Lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/winapps/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/winapps/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/winapps/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 3190 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 3297 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "L5_Nios:NIOS\|L5_Nios_reset_clk_0_domain_synch_module:L5_Nios_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node L5_Nios:NIOS\|L5_Nios_reset_clk_0_domain_synch_module:L5_Nios_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Info: Destination node L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 321 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 4687 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0 " "Info: Destination node L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 304 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 5609 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2117 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "L5_Nios:NIOS\|L5_Nios_reset_clk_0_domain_synch_module:L5_Nios_reset_clk_0_domain_synch\|data_out" } } } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|L5_Nios_reset_clk_0_domain_synch_module:L5_Nios_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9830 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 3308 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9765 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9766 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9831 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 9618 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "L5_Nios:NIOS\|reset_n_sources~0  " "Info: Automatically promoted node L5_Nios:NIOS\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "l5_nios.v" "" { Text "H:/QuartusII/Lab6/l5_nios.v" 2258 -1 0 } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/QuartusII/Lab6/" 0 { } { { 0 { 0 ""} 0 4488 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info: Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Extra Info: Created 16 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.536 ns register register " "Info: Estimated most critical path is register to register delay of 10.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_shift_rot 1 REG LAB_X41_Y21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X41_Y21; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~0 2 COMB LAB_X41_Y21 48 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X41_Y21; Fanout = 48; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_shift_rot L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 1.665 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~22 3 COMB LAB_X41_Y22 1 " "Info: 3: + IC(0.767 ns) + CELL(0.275 ns) = 1.665 ns; Loc. = LAB_X41_Y22; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~22'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~22 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.226 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~23 4 COMB LAB_X41_Y22 10 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 2.226 ns; Loc. = LAB_X41_Y22; Fanout = 10; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[6\]~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~22 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.787 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_mul_src2\[6\]~6 5 COMB LAB_X41_Y22 7 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.787 ns; Loc. = LAB_X41_Y22; Fanout = 7; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_mul_src2\[6\]~6'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~23 L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[6]~6 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6736 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.393 ns) 4.343 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~13 6 COMB LAB_X43_Y21 2 " "Info: 6: + IC(1.163 ns) + CELL(0.393 ns) = 4.343 ns; Loc. = LAB_X43_Y21; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~13'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[6]~6 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.414 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~15 7 COMB LAB_X43_Y21 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.414 ns; Loc. = LAB_X43_Y21; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 4.575 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~17 8 COMB LAB_X43_Y20 2 " "Info: 8: + IC(0.090 ns) + CELL(0.071 ns) = 4.575 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~17'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.646 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~19 9 COMB LAB_X43_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.646 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~19'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.717 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~21 10 COMB LAB_X43_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.717 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~21'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.788 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~23 11 COMB LAB_X43_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.788 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.859 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~25 12 COMB LAB_X43_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.859 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~25'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.930 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~27 13 COMB LAB_X43_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.930 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~27'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.001 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~29 14 COMB LAB_X43_Y20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.001 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.072 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~31 15 COMB LAB_X43_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.072 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.143 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~33 16 COMB LAB_X43_Y20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.143 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~33'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.214 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~35 17 COMB LAB_X43_Y20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.214 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.285 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~37 18 COMB LAB_X43_Y20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.285 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~37'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.356 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~39 19 COMB LAB_X43_Y20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.356 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~39'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.427 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~41 20 COMB LAB_X43_Y20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.427 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~41'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.498 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~43 21 COMB LAB_X43_Y20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.498 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~43'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.569 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~45 22 COMB LAB_X43_Y20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.569 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~45'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.640 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~47 23 COMB LAB_X43_Y20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.640 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.801 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~49 24 COMB LAB_X43_Y19 2 " "Info: 24: + IC(0.090 ns) + CELL(0.071 ns) = 5.801 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.872 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~51 25 COMB LAB_X43_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.872 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.943 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~53 26 COMB LAB_X43_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.943 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.014 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~55 27 COMB LAB_X43_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.014 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.085 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~57 28 COMB LAB_X43_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.085 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.156 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~59 29 COMB LAB_X43_Y19 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.156 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.227 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~61 30 COMB LAB_X43_Y19 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.227 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.298 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~63 31 COMB LAB_X43_Y19 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.298 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.708 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~64 32 COMB LAB_X43_Y19 1 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 6.708 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add7~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6401 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.437 ns) 7.732 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 33 COMB LAB_X40_Y19 1 " "Info: 33: + IC(0.587 ns) + CELL(0.437 ns) = 7.732 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3592 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.297 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0 34 COMB LAB_X40_Y19 5 " "Info: 34: + IC(0.415 ns) + CELL(0.150 ns) = 8.297 ns; Loc. = LAB_X40_Y19; Fanout = 5; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~2 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.862 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~2 35 COMB LAB_X40_Y19 1 " "Info: 35: + IC(0.290 ns) + CELL(0.275 ns) = 8.862 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 9.887 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~3 36 COMB LAB_X37_Y19 1 " "Info: 36: + IC(0.750 ns) + CELL(0.275 ns) = 9.887 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 10.452 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~4 37 COMB LAB_X37_Y19 1 " "Info: 37: + IC(0.290 ns) + CELL(0.275 ns) = 10.452 ns; Loc. = LAB_X37_Y19; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~4'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.536 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie 38 REG LAB_X37_Y19 3 " "Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 10.536 ns; Loc. = LAB_X37_Y19; Fanout = 3; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_bstatus_reg_pie'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.041 ns ( 47.85 % ) " "Info: Total cell delay = 5.041 ns ( 47.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.495 ns ( 52.15 % ) " "Info: Total interconnect delay = 5.495 ns ( 52.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.536 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_shift_rot L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~22 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[6]~23 L5_Nios:NIOS|cpu_0:the_cpu_0|M_mul_src2[6]~6 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~13 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~17 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~19 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~21 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~23 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~25 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~27 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~29 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~31 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~33 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~35 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~37 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~39 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~41 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~43 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~45 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~47 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~49 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~51 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~53 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~55 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~57 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~59 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~61 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~63 L5_Nios:NIOS|cpu_0:the_cpu_0|Add7~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_arith_result[32]~2 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 L5_Nios:NIOS|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 33% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/QuartusII/Lab6/QP_Lab5.fit.smsg " "Info: Generated suppressed messages file H:/QuartusII/Lab6/QP_Lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 368 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 368 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:21:57 2012 " "Info: Processing ended: Wed Oct 24 11:21:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:22:00 2012 " "Info: Processing started: Wed Oct 24 11:22:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:22:06 2012 " "Info: Processing ended: Wed Oct 24 11:22:06 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:22:08 2012 " "Info: Processing started: Wed Oct 24 11:22:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off QP_Lab5 -c QP_Lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } } { "c:/winapps/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo 193.72 MHz 5.162 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 193.72 MHz between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 5.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.367 ns + Longest register register " "Info: + Longest register to register delay is 2.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X33_Y27_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y27_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.438 ns) 0.969 ns sld_hub:auto_hub\|tdo~0 2 COMB LCCOMB_X34_Y27_N26 1 " "Info: 2: + IC(0.531 ns) + CELL(0.438 ns) = 0.969 ns; Loc. = LCCOMB_X34_Y27_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.388 ns) 1.610 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X34_Y27_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.388 ns) = 1.610 ns; Loc. = LCCOMB_X34_Y27_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 2.283 ns sld_hub:auto_hub\|tdo~5 4 COMB LCCOMB_X34_Y27_N16 1 " "Info: 4: + IC(0.254 ns) + CELL(0.419 ns) = 2.283 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.367 ns sld_hub:auto_hub\|tdo 5 REG LCFF_X34_Y27_N17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.367 ns; Loc. = LCFF_X34_Y27_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.329 ns ( 56.15 % ) " "Info: Total cell delay = 1.329 ns ( 56.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 43.85 % ) " "Info: Total interconnect delay = 1.038 ns ( 43.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.531ns 0.253ns 0.254ns 0.000ns } { 0.000ns 0.438ns 0.388ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.387 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.537 ns) 4.387 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X34_Y27_N17 2 " "Info: 3: + IC(0.976 ns) + CELL(0.537 ns) = 4.387 ns; Loc. = LCFF_X34_Y27_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.24 % ) " "Info: Total cell delay = 0.537 ns ( 12.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.850 ns ( 87.76 % ) " "Info: Total interconnect delay = 3.850 ns ( 87.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.976ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.387 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.537 ns) 4.387 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X33_Y27_N1 3 " "Info: 3: + IC(0.976 ns) + CELL(0.537 ns) = 4.387 ns; Loc. = LCFF_X33_Y27_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.24 % ) " "Info: Total cell delay = 0.537 ns ( 12.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.850 ns ( 87.76 % ) " "Info: Total interconnect delay = 3.850 ns ( 87.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 0.976ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.976ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 0.976ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo~0 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo~0 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.531ns 0.253ns 0.254ns 0.000ns } { 0.000ns 0.438ns 0.388ns 0.419ns 0.084ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 0.976ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.387 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 0.976ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw register L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 89.46 MHz 11.178 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 89.46 MHz between source register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw\" and destination register \"L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ienable_reg_irq0\" (period= 11.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.958 ns + Longest register register " "Info: + Longest register to register delay is 10.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 1 REG LCFF_X41_Y21_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.420 ns) 0.734 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~0 2 COMB LCCOMB_X41_Y21_N2 48 " "Info: 2: + IC(0.314 ns) + CELL(0.420 ns) = 0.734 ns; Loc. = LCCOMB_X41_Y21_N2; Fanout = 48; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[3\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.437 ns) 1.677 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~34 3 COMB LCCOMB_X41_Y21_N14 1 " "Info: 3: + IC(0.506 ns) + CELL(0.437 ns) = 1.677 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~34'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~34 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.150 ns) 2.229 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~35 4 COMB LCCOMB_X41_Y21_N12 10 " "Info: 4: + IC(0.402 ns) + CELL(0.150 ns) = 2.229 ns; Loc. = LCCOMB_X41_Y21_N12; Fanout = 10; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[0\]~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~34 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.641 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_src1\[0\]~15 5 COMB LCCOMB_X41_Y21_N4 7 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.641 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 7; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_src1\[0\]~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~35 L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[0]~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3863 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.437 ns) 4.651 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~0 6 COMB LCCOMB_X41_Y21_N16 3 " "Info: 6: + IC(1.573 ns) + CELL(0.437 ns) = 4.651 ns; Loc. = LCCOMB_X41_Y21_N16; Fanout = 3; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|Add8~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[0]~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.414 ns) 5.531 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~1 7 COMB LCCOMB_X40_Y21_N16 1 " "Info: 7: + IC(0.466 ns) + CELL(0.414 ns) = 5.531 ns; Loc. = LCCOMB_X40_Y21_N16; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~1'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~0 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.602 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~3 8 COMB LCCOMB_X40_Y21_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.602 ns; Loc. = LCCOMB_X40_Y21_N18; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.673 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~5 9 COMB LCCOMB_X40_Y21_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.673 ns; Loc. = LCCOMB_X40_Y21_N20; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~5'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.744 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~7 10 COMB LCCOMB_X40_Y21_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.744 ns; Loc. = LCCOMB_X40_Y21_N22; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~7'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.815 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~9 11 COMB LCCOMB_X40_Y21_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.815 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~9'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.886 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~11 12 COMB LCCOMB_X40_Y21_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.886 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~11'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.957 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~13 13 COMB LCCOMB_X40_Y21_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.957 ns; Loc. = LCCOMB_X40_Y21_N28; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~13'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.103 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~15 14 COMB LCCOMB_X40_Y21_N30 1 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 6.103 ns; Loc. = LCCOMB_X40_Y21_N30; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~15'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.174 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~17 15 COMB LCCOMB_X40_Y20_N0 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.174 ns; Loc. = LCCOMB_X40_Y20_N0; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~17'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.245 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~19 16 COMB LCCOMB_X40_Y20_N2 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.245 ns; Loc. = LCCOMB_X40_Y20_N2; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~19'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.316 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~21 17 COMB LCCOMB_X40_Y20_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.316 ns; Loc. = LCCOMB_X40_Y20_N4; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~21'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.387 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~23 18 COMB LCCOMB_X40_Y20_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.387 ns; Loc. = LCCOMB_X40_Y20_N6; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~23'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.458 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~25 19 COMB LCCOMB_X40_Y20_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.458 ns; Loc. = LCCOMB_X40_Y20_N8; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~25'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.529 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~27 20 COMB LCCOMB_X40_Y20_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 6.529 ns; Loc. = LCCOMB_X40_Y20_N10; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~27'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.600 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~29 21 COMB LCCOMB_X40_Y20_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 6.600 ns; Loc. = LCCOMB_X40_Y20_N12; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~29'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.759 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~31 22 COMB LCCOMB_X40_Y20_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 6.759 ns; Loc. = LCCOMB_X40_Y20_N14; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~31'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.830 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~33 23 COMB LCCOMB_X40_Y20_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 6.830 ns; Loc. = LCCOMB_X40_Y20_N16; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~33'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.901 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~35 24 COMB LCCOMB_X40_Y20_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.901 ns; Loc. = LCCOMB_X40_Y20_N18; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~35'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.972 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~37 25 COMB LCCOMB_X40_Y20_N20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.972 ns; Loc. = LCCOMB_X40_Y20_N20; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~37'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.043 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~39 26 COMB LCCOMB_X40_Y20_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 7.043 ns; Loc. = LCCOMB_X40_Y20_N22; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~39'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.114 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~41 27 COMB LCCOMB_X40_Y20_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 7.114 ns; Loc. = LCCOMB_X40_Y20_N24; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~41'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.185 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~43 28 COMB LCCOMB_X40_Y20_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 7.185 ns; Loc. = LCCOMB_X40_Y20_N26; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~43'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.256 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~45 29 COMB LCCOMB_X40_Y20_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 7.256 ns; Loc. = LCCOMB_X40_Y20_N28; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~45'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.402 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~47 30 COMB LCCOMB_X40_Y20_N30 1 " "Info: 30: + IC(0.000 ns) + CELL(0.146 ns) = 7.402 ns; Loc. = LCCOMB_X40_Y20_N30; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~47'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.473 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~49 31 COMB LCCOMB_X40_Y19_N0 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 7.473 ns; Loc. = LCCOMB_X40_Y19_N0; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~49'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.544 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~51 32 COMB LCCOMB_X40_Y19_N2 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 7.544 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~51'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.615 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~53 33 COMB LCCOMB_X40_Y19_N4 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 7.615 ns; Loc. = LCCOMB_X40_Y19_N4; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~53'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.686 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~55 34 COMB LCCOMB_X40_Y19_N6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 7.686 ns; Loc. = LCCOMB_X40_Y19_N6; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~55'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.757 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~57 35 COMB LCCOMB_X40_Y19_N8 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 7.757 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~57'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.828 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~59 36 COMB LCCOMB_X40_Y19_N10 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 7.828 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~59'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.899 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~61 37 COMB LCCOMB_X40_Y19_N12 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.899 ns; Loc. = LCCOMB_X40_Y19_N12; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~61'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.058 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~63 38 COMB LCCOMB_X40_Y19_N14 1 " "Info: 38: + IC(0.000 ns) + CELL(0.159 ns) = 8.058 ns; Loc. = LCCOMB_X40_Y19_N14; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~63'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.468 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~64 39 COMB LCCOMB_X40_Y19_N16 1 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 8.468 ns; Loc. = LCCOMB_X40_Y19_N16; Fanout = 1; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\|Add0~64'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 } "NODE_NAME" } } { "cpu_0_test_bench.v" "" { Text "H:/QuartusII/Lab6/cpu_0_test_bench.v" 416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 9.001 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0 40 COMB LCCOMB_X40_Y19_N20 5 " "Info: 40: + IC(0.258 ns) + CELL(0.275 ns) = 9.001 ns; Loc. = LCCOMB_X40_Y19_N20; Fanout = 5; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 3598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.150 ns) 10.137 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~8 41 COMB LCCOMB_X37_Y21_N2 2 " "Info: 41: + IC(0.986 ns) + CELL(0.150 ns) = 10.137 ns; Loc. = LCCOMB_X37_Y21_N2; Fanout = 2; COMB Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|E_wrctl_data_ienable_reg_irq0~8'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.366 ns) 10.958 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 42 REG LCFF_X37_Y21_N9 2 " "Info: 42: + IC(0.455 ns) + CELL(0.366 ns) = 10.958 ns; Loc. = LCFF_X37_Y21_N9; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6513 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.736 ns ( 52.35 % ) " "Info: Total cell delay = 5.736 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.222 ns ( 47.65 % ) " "Info: Total interconnect delay = 5.222 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.958 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~34 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~35 L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[0]~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~0 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.958 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~34 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[0]~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.314ns 0.506ns 0.402ns 0.262ns 1.573ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.986ns 0.455ns } { 0.000ns 0.420ns 0.437ns 0.150ns 0.150ns 0.437ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.672 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2836 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2836; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ienable_reg_irq0 3 REG LCFF_X37_Y21_N9 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X37_Y21_N9; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ienable_reg_irq0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6513 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.678 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2836 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2836; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "QP_Lab5.v" "" { Text "H:/QuartusII/Lab6/QP_Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw 3 REG LCFF_X41_Y21_N5 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'L5_Nios:NIOS\|cpu_0:the_cpu_0\|M_ctrl_mul_lsw'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 4169 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "H:/QuartusII/Lab6/cpu_0.v" 6513 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.958 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~34 L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~35 L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[0]~15 L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~0 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "10.958 ns" { L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[3]~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~34 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_src1[0]~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|Add8~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~1 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~3 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~5 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~7 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~9 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~11 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~13 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~15 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~17 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~19 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~21 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~23 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~25 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~27 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~29 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~31 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~33 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~35 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~37 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~39 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~41 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~43 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~45 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~47 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~49 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~51 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~53 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~55 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~57 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~59 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~61 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~63 {} L5_Nios:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~64 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_br_result~0 {} L5_Nios:NIOS|cpu_0:the_cpu_0|E_wrctl_data_ienable_reg_irq0~8 {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.314ns 0.506ns 0.402ns 0.262ns 1.573ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.258ns 0.986ns 0.455ns } { 0.000ns 0.420ns 0.437ns 0.150ns 0.150ns 0.437ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ienable_reg_irq0 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} L5_Nios:NIOS|cpu_0:the_cpu_0|M_ctrl_mul_lsw {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|irf_reg\[1\]\[1\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.739 ns register " "Info: tsu for register \"sld_hub:auto_hub\|irf_reg\[1\]\[1\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.739 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.165 ns + Longest pin register " "Info: + Longest pin to register delay is 6.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.333 ns) + CELL(0.419 ns) 3.752 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X32_Y27_N0 3 " "Info: 2: + IC(3.333 ns) + CELL(0.419 ns) = 3.752 ns; Loc. = LCCOMB_X32_Y27_N0; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.393 ns) 4.874 ns sld_hub:auto_hub\|irf_reg\[1\]\[0\]~3 3 COMB LCCOMB_X34_Y27_N8 4 " "Info: 3: + IC(0.729 ns) + CELL(0.393 ns) = 4.874 ns; Loc. = LCCOMB_X34_Y27_N8; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[0\]~3'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.660 ns) 6.165 ns sld_hub:auto_hub\|irf_reg\[1\]\[1\] 4 REG LCFF_X36_Y27_N11 41 " "Info: 4: + IC(0.631 ns) + CELL(0.660 ns) = 6.165 ns; Loc. = LCFF_X36_Y27_N11; Fanout = 41; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[1\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { sld_hub:auto_hub|irf_reg[1][0]~3 sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 23.88 % ) " "Info: Total cell delay = 1.472 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.693 ns ( 76.12 % ) " "Info: Total interconnect delay = 4.693 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.165 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~3 sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.165 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~3 {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 3.333ns 0.729ns 0.631ns } { 0.000ns 0.419ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.390 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 4.390 ns sld_hub:auto_hub\|irf_reg\[1\]\[1\] 3 REG LCFF_X36_Y27_N11 41 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 4.390 ns; Loc. = LCFF_X36_Y27_N11; Fanout = 41; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[1\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.23 % ) " "Info: Total cell delay = 0.537 ns ( 12.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 87.77 % ) " "Info: Total interconnect delay = 3.853 ns ( 87.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 2.874ns 0.979ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.165 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~3 sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "6.165 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~3 {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 3.333ns 0.729ns 0.631ns } { 0.000ns 0.419ns 0.393ns 0.660ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.390 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.390 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 2.874ns 0.979ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|irsr_reg\[4\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.551 ns register " "Info: th for register \"sld_hub:auto_hub\|irsr_reg\[4\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.416 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 4.416 ns sld_hub:auto_hub\|irsr_reg\[4\] 3 REG LCFF_X31_Y27_N17 16 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 4.416 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.879 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.879 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.131 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.897 ns) + CELL(0.150 ns) 3.047 ns sld_hub:auto_hub\|irsr_reg\[4\]~0 2 COMB LCCOMB_X31_Y27_N16 1 " "Info: 2: + IC(2.897 ns) + CELL(0.150 ns) = 3.047 ns; Loc. = LCCOMB_X31_Y27_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|irsr_reg\[4\]~0'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|irsr_reg[4]~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.131 ns sld_hub:auto_hub\|irsr_reg\[4\] 3 REG LCFF_X31_Y27_N17 16 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.131 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 16; REG Node = 'sld_hub:auto_hub\|irsr_reg\[4\]'" {  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|irsr_reg[4]~0 sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/winapps/altera/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 7.47 % ) " "Info: Total cell delay = 0.234 ns ( 7.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.897 ns ( 92.53 % ) " "Info: Total interconnect delay = 2.897 ns ( 92.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|irsr_reg[4]~0 sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|irsr_reg[4]~0 {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.897ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.874ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|irsr_reg[4]~0 sld_hub:auto_hub|irsr_reg[4] } "NODE_NAME" } } { "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|irsr_reg[4]~0 {} sld_hub:auto_hub|irsr_reg[4] {} } { 0.000ns 2.897ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:22:12 2012 " "Info: Processing ended: Wed Oct 24 11:22:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 508 s " "Info: Quartus II Full Compilation was successful. 0 errors, 508 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
