INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NYU/course/22Fall/AHD/HW/code/exam1/exam1.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NYU/course/22Fall/AHD/HW/code/exam1/exam1.srcs/sim_1/new/test_LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_LFSR
