{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604576504255 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpgagen EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"fpgagen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604576504457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604576504508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604576504508 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 27 25 0 0 " "Implementing clock multiplication of 27, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11910 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604576504592 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11912 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604576504592 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 54 25 -117 -3009 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of -117 degrees (-3009 ps) for pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11913 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1604576504592 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11910 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604576504592 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604576506069 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604576506085 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604576506761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604576506761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604576506761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604576506761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604576506761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604576506761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 43940 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604576506802 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604576506802 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604576506802 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604576506802 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604576506802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604576506809 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604576507037 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604576511796 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 27 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 27 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604576511932 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604576511932 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -phase -117.00 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -phase -117.00 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1604576511932 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1604576511932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1604576511933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_kbd " "Node: clk_kbd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604576512009 "|NP1_Toplevel|clk_kbd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FF_HS " "Node: Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FF_HS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604576512009 "|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:joystick_serial1\|delay_count\[4\] " "Node: joydecoder:joystick_serial1\|delay_count\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604576512009 "|NP1_Toplevel|joydecoder:joystick_serial1|delay_count[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_top:audio_i2s\|tcount\[4\] " "Node: audio_top:audio_i2s\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604576512009 "|NP1_Toplevel|audio_top:audio_i2s|tcount[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Node: Kbd_Joystick_ua:k_joystick\|btn_scroll was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604576512010 "|NP1_Toplevel|Kbd_Joystick_ua:k_joystick|btn_scroll"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604576512301 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604576512308 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  27.777      SPI_SCK " "  27.777      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.518 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  18.518 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   9.259 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259 U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   9.259 U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1604576512308 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604576512308 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50_i~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50_i~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_top:audio_i2s\|tcount\[4\] " "Destination node audio_top:audio_i2s\|tcount\[4\]" {  } { { "audio_i2s.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 127 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_top:audio_i2s|tcount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 505 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514050 ""}  } { { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 43931 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514051 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11910 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514051 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11910 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514051 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11910 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_kbd  " "Automatically promoted node clk_kbd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Destination node Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/kbd_joystick_ua.vhd" 98 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Kbd_Joystick_ua:k_joystick|btn_scroll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 395 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514051 ""}  } { { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 278 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_kbd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 12000 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FF_HS  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FF_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|comb~9 " "Destination node mist_video:mist_video\|comb~9" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|comb~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 16104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FF_HS~1 " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FF_HS~1" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2789 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_HS~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 16861 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|i_div~0 " "Destination node mist_video:mist_video\|i_div~0" {  } { { "mist-modules/mist_video.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/mist-modules/mist_video.v" 87 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|i_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 17069 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|i_div~1 " "Destination node mist_video:mist_video\|i_div~1" {  } { { "mist-modules/mist_video.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/mist-modules/mist_video.v" 87 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|i_div~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 17070 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|always2~0 " "Destination node mist_video:mist_video\|osd:osd\|always2~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 18764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|always1~0 " "Destination node mist_video:mist_video\|osd:osd\|always1~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|always1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 22592 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|always2~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|always2~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|scandoubler:scandoubler|always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 22677 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|always3~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|always3~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|scandoubler:scandoubler|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 22699 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|hs_rise\[9\]~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|hs_rise\[9\]~0" {  } { { "mist-modules/scandoubler.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/mist-modules/scandoubler.v" 134 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|scandoubler:scandoubler|hs_rise[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 22747 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|hs_max\[0\]~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|hs_max\[0\]~0" {  } { { "mist-modules/scandoubler.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/mist-modules/scandoubler.v" 134 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|scandoubler:scandoubler|hs_max[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 22748 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514052 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1604576514052 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514052 ""}  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2789 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 7283 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "joydecoder:joystick_serial1\|delay_count\[4\]  " "Automatically promoted node joydecoder:joystick_serial1\|delay_count\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "joydecoder:joystick_serial1\|delay_count\[4\]~10 " "Destination node joydecoder:joystick_serial1\|delay_count\[4\]~10" {  } { { "joydecoder_np1.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/joydecoder_np1.v" 60 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joydecoder:joystick_serial1|delay_count[4]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 15984 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "joy_clock_o~output " "Destination node joy_clock_o~output" {  } { { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joy_clock_o~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 43875 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514053 ""}  } { { "joydecoder_np1.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/joydecoder_np1.v" 60 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joydecoder:joystick_serial1|delay_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11934 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_top:audio_i2s\|tcount\[4\]  " "Automatically promoted node audio_top:audio_i2s\|tcount\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_top:audio_i2s\|tcount\[4\]~15 " "Destination node audio_top:audio_i2s\|tcount\[4\]~15" {  } { { "audio_i2s.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 127 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_top:audio_i2s|tcount[4]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 16024 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_top:audio_i2s\|tim_pr~0 " "Destination node audio_top:audio_i2s\|tim_pr~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_top:audio_i2s|tim_pr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 16872 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_bclk~output " "Destination node i2s_bclk~output" {  } { { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 65 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_bclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 43882 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514054 ""}  } { { "audio_i2s.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 127 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_top:audio_i2s|tcount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 505 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|comb~0  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_VRAM_ADDR\[15\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_VRAM_ADDR\[15\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 1418 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_VRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6072 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGB_VRAM_ADDR\[15\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGB_VRAM_ADDR\[15\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 1094 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_VRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 5946 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[3\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[3\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2063 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_X_OFS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6319 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[4\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[4\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2063 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_X_OFS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6318 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[0\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2063 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_X_OFS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6322 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[1\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[1\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2063 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_X_OFS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6321 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[2\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|OBJ_X_OFS\[2\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 2063 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_X_OFS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6320 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_COL\[1\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_COL\[1\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 1418 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6049 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_COL\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_COL\[0\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 1418 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6050 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_POS\[3\] " "Destination node Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|BGA_POS\[3\]" {  } { { "../../src/vdp.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/vdp.vhd" 1418 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_POS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 6040 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1604576514054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514054 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 16284 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|MRST_N  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|MRST_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|rAS " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|rAS" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 2330 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl|rAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8587 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|SRAM_EN_PAGEIN " "Destination node Virtual_Toplevel:virtualtoplevel\|SRAM_EN_PAGEIN" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/virtual_toplevel.vhd" 171 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|SRAM_EN_PAGEIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11822 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|addrOe " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|addrOe" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 2248 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl|addrOe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8585 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|wendReg " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|wendReg" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 2263 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl|wendReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8595 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|isRmcReg " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|isRmcReg" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 2263 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl|isRmcReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8590 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busArbiter:busArbiter\|rGranted " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busArbiter:busArbiter\|rGranted" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 2215 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busArbiter:busArbiter|rGranted } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8558 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|bcPend " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|busControl:busControl\|bcPend" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 2262 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl|bcPend } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8594 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|nanoAddr\[3\] " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|nanoAddr\[3\]" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 241 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|nanoAddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 10743 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|nanoAddr\[4\] " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|nanoAddr\[4\]" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 241 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|nanoAddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 10744 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|nanoAddr\[5\] " "Destination node Virtual_Toplevel:virtualtoplevel\|fx68k:fx68k_inst\|nanoAddr\[5\]" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/fx68k/fx68k.sv" 241 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|nanoAddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 10745 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514056 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1604576514056 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514056 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/virtual_toplevel.vhd" 248 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|MRST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11724 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Virtual_Toplevel:virtualtoplevel\|T80_RESET_N  " "Automatically promoted node Virtual_Toplevel:virtualtoplevel\|T80_RESET_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80pa:t80\|RD_n " "Destination node Virtual_Toplevel:virtualtoplevel\|T80pa:t80\|RD_n" {  } { { "../../src/T80/T80pa.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/T80/T80pa.vhd" 76 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80pa:t80|RD_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8552 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80pa:t80\|WR_n " "Destination node Virtual_Toplevel:virtualtoplevel\|T80pa:t80\|WR_n" {  } { { "../../src/T80/T80pa.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/T80/T80pa.vhd" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80pa:t80|WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8553 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|T80pa:t80\|MREQ_n " "Destination node Virtual_Toplevel:virtualtoplevel\|T80pa:t80\|MREQ_n" {  } { { "../../src/T80/T80pa.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/T80/T80pa.vhd" 74 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80pa:t80|MREQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 8551 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|busy " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|busy" {  } { { "../../jt12/hdl/jt12_mmr.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_mmr.v" 35 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 4770 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|effect " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|effect" {  } { { "../../jt12/hdl/jt12_mmr.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_mmr.v" 172 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|effect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 4759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|csm " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|csm" {  } { { "../../jt12/hdl/jt12_mmr.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_mmr.v" 172 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|csm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 4760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[4\]\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[4\]\[0\]" {  } { { "../../jt12/hdl/jt12_sh_rst.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_sh_rst.v" 46 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch|bits[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 3735 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[3\]\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[3\]\[0\]" {  } { { "../../jt12/hdl/jt12_sh_rst.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_sh_rst.v" 46 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch|bits[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 3733 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[9\]\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[9\]\[0\]" {  } { { "../../jt12/hdl/jt12_sh_rst.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_sh_rst.v" 46 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch|bits[9][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 3745 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[10\]\[0\] " "Destination node Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_top:u_jt12\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh_rst:u_regch\|bits\[10\]\[0\]" {  } { { "../../jt12/hdl/jt12_sh_rst.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/jt12/hdl/jt12_sh_rst.v" 46 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch|bits[10][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 3747 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1604576514057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1604576514057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1604576514057 ""}  } { { "../../src/virtual_toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/src/virtual_toplevel.vhd" 276 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Virtual_Toplevel:virtualtoplevel|T80_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 11758 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604576514057 ""}
{ "Warning" "WCSYN_CANNOT_RUN_FSYN_WHEN_FAST_FIT_IS_ON" "" "Can't perform fitting netlist optimizations during fast fit compilation" {  } {  } 0 128008 "Can't perform fitting netlist optimizations during fast fit compilation" 0 0 "Fitter" 0 -1 1604576514275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604576517786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604576517834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604576517836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604576517887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604576520762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604576520813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604576520813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604576520864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604576525321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1604576525376 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1604576525376 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1604576525376 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1604576525376 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604576525376 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] SDRAM_CLK~output " "PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/pll.vhd" 154 0 0 } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 330 0 0 } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1604576525771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604576527371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604576531961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604576550210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604576550241 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604576568289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604576568290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604576573606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X44_Y21 X54_Y31 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } { { "loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} 44 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604576606508 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604576606508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604576614602 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "27.39 " "Total time spent on timing analysis during the Fitter is 27.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604576615334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604576615440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604576619116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604576619205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604576623793 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604576629600 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "29 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso_i 3.3-V LVTTL E21 " "Pin sd_miso_i uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sd_miso_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_miso_i" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_miso_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ear_i 3.3-V LVTTL AA13 " "Pin ear_i uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ear_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ear_i" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 61 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ear_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_tx_i 3.3-V LVTTL J21 " "Pin stm_tx_i uses I/O standard 3.3-V LVTTL at J21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { stm_tx_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "stm_tx_i" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 80 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stm_tx_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_clk_io 3.3-V LVTTL C21 " "Pin ps2_mouse_clk_io uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 43 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_data_io 3.3-V LVTTL B21 " "Pin ps2_mouse_data_io uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 44 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL AA10 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL AB9 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL AA9 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL AB8 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL AA8 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL AB7 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL AA7 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL AB5 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL Y7 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL W8 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL Y8 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL V9 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL V10 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL Y10 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL W10 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL V11 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_io 3.3-V LVTTL N19 " "Pin ps2_clk_io uses I/O standard 3.3-V LVTTL at N19" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_io 3.3-V LVTTL N20 " "Pin ps2_data_io uses I/O standard 3.3-V LVTTL at N20" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL N21 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 83 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL M21 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 84 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL K22 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 85 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL N22 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at N22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 86 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50_i 3.3-V LVTTL T2 " "Pin clock_50_i uses I/O standard 3.3-V LVTTL at T2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_50_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 12 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy_data_i 3.3-V LVTTL B19 " "Pin joy_data_i uses I/O standard 3.3-V LVTTL at B19" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { joy_data_i } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy_data_i" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 55 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joy_data_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1604576632504 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1604576632504 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 43 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 44 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk_io a permanently disabled " "Pin ps2_clk_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 41 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data_io a permanently disabled " "Pin ps2_data_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 42 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_SCK a permanently disabled " "Pin SPI_SCK has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 83 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_DI a permanently disabled " "Pin SPI_DI has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 85 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SPI_SS2 a permanently disabled " "Pin SPI_SS2 has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "NP1_Toplevel.vhd" "" { Text "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 86 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/Board/neptUNO/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1604576632508 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604576632508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/syn/np1/fpgagen.fit.smsg " "Generated suppressed messages file D:/cores/PORTANDO6/Multicore-master-Consoles-fpgaGEN/Consoles/fpgaGEN/syn/np1/fpgagen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604576634401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604576639478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 12:43:59 2020 " "Processing ended: Thu Nov 05 12:43:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604576639478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604576639478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604576639478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604576639478 ""}
