Script started on Mon 18 Nov 2019 11:13:44 AM CET
rm: cannot remove â€˜supp2â€™: No such file or directory
bash: supp: No such file or directory
[?1034h]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m dc_shell -f synt.scr[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[Kmy_script
bash: my_script: command not found
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m my_script[K[K[K[K[K[K[K[K[Kalias
alias Prog='cd ~/Scrivania/Progetti_work'
alias ams='echo -e '\''Following program are installed with manpage\nthat could be read adding man_ prefix to commands:  \n		auto_vsim \n		ntc \n		pow_process \n		sepf \n '\'' '
alias anni='cd ~/Scrivania/materie/Anni'
alias anno='cd ~/Scrivania/IV_Anno'
alias auto_vsim='/home/isa22/script/modelsim_script/auto_vsim.sh'
alias c+='if [[ `wc -l ~/.aliases_pwd_swap | cut -d " " -f 1` -ne 0 ]];\
then cd `tail -n 1 ~/.aliases_pwd_swap`;\
head -n -1 ~/.aliases_pwd_swap > ~/.alias_swap;\
cat ~/.alias_swap > ~/.aliases_pwd_swap;\
else echo "empty stack of directory"; fi'
alias c-='echo $PWD >> ~/.aliases_pwd_swap; cd ../'
alias c--='cd ../../'
alias c3-='cd ../../../'
alias c4-='cd ../../../../'
alias c5-='cd ../../../../../'
alias grepc='grep --color'
alias hk='cd ~/Scrivania/materie/HHK'
alias hsdft='cd ~/Scrivania/healt_Shirt/Battito_Cardiaco/C/DFT'
alias initsynopsys='source /software/scripts/init_synopsys_64.18'
alias isa='cd ~/Desktop/ISA/Lab2'
alias ise='cd ~/Scrivania/IV_Anno/Integrazione_di_sistemi_embedded/Laboratori'
alias l='ls -CF'
alias la='ls -al'
alias ll='ls -l'
alias ls='ls --color=auto'
alias man_auto_vsim='man /home/isa22/script/man/auto_vsim'
alias man_ntc='man /home/isa22/script/man/ntc'
alias man_pow_process='man /home/isa22/script/man/pow_process'
alias man_sepf='man /home/isa22/script/man/sepf'
alias nanoic='nano -i -c'
alias new_alias='vim ~/.bash_aliases'
alias ntc='/home/isa22/script/lib/ntc.sh'
alias polito='firefox --new-tab https://idp.polito.it/idp/x509mixed-login'
alias pow_process='/home/isa22/script/lib/sepf.sh'
alias pyprog='cd ~/Scrivania/Progetti_work/Anni/I_Magistrale/ISE/python'
alias scri='cd ~/Scrivania'
alias scriptbash='cd /media/tesla/Storage/Linux/Scrivania/materie/Bash/script_bash'
alias sepf='/home/isa22/script/lib/sepf.sh'
alias setlinux='echo $PWD >> ~/.aliases_pwd_swap; \
cd /home/tesla/Scrivania/Progetti_work/setlinux;\
./setlinux.sh ;\
cd `tail -n 1 ~/.aliases_pwd_swap`;\
head -n -1 ~/.aliases_pwd_swap > ~/.alias_swap;\
cat ~/.alias_swap > ~/.aliases_pwd_swap;'
alias setmentor='source /software/scripts/init_msim6.2g'
alias usrbin='cd /usr/bin'
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m sepg [K[Kf
Errore, pochi parametri:
	0, 0, 0
Usage:
	sepf -f file_name -d dest_file -p Y,YMB -n 10,1996 [OPTION]
	man_sepf for man
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m sef[Kfp[K[Kpf -f clk_gen.[K -d se[K[Kclk_gen.v -p PEROD[K[K[KRIOD -n 2.4
File clk_gen non esistente nella directory /home/isa22/Desktop/ISA/Lab1/4_Design_and_Sim/tb.
-f file not found clk_gen
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
clk_gen.scr  clk_gen.vhd  IIR_tb_in.vhd  IIR_tb_out.vhd  IIR_tb.v  typescript
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m lssepf -f clk_gen -d clk_gen.v -p PERIOD -n 2.4[C[C[C[C[1@.[1@s[1@c[1@r
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim clk_gen.v
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"clk_gen.v" [dos] 45L, 718C[>c[1;1H[33m  1 library[m ieee[35m;[m
[33m  2 use[m ieee[35m.[mstd_logic_1164[35m.[mall[35m;[m
[33m  3 use[m ieee[35m.[mstd_logic_arith[35m.[mall[35m;[m
[33m  4 use[m ieee[35m.[mstd_logic_unsigned[35m.[mall[35m;[m
[33m  5 
  6 [mentity clk_gen is
[33m  7 [m  port [35m([m
[33m  8 [m    [33mEND_SIM[m [35m:[m in  std_logic[35m;[m
[33m  9 [m    [33mCLK[m     [35m:[m out std_logic[35m;[m
[33m 10 [m    RST_n   [35m:[m out std_logic[35m);[m
[33m 11 end[m clk_gen[35m;[m
[33m 12 
 13 [marchitecture beh of clk_gen is
[33m 14 
 15 [m  constant Ts [35m:[m [33mtime[m [35m:=[m [33m2.4[m ns[35m;[m
[33m 16 
 17 [m  signal CLK_i [35m:[m std_logic[35m;[m
[33m 18 
 19 begin[m  [35m--[m beh
[33m 20 
 21 [m  process
[33m 22 [m  [33mbegin[m  [35m--[m process
[33m 23 [m    [33mif[m [35m([mCLK_i [35m=[m 'U'[35m)[m then[24;63H1,1[11CTop[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;63H2[2;5H[?12l[?25h[?25l[24;63H3[3;5H[?12l[?25h[?25l[24;63H4[4;5H[?12l[?25h[?25l[24;63H5,0-1[5;5H[?12l[?25h[?25l[24;63H6,1  [6;5H[?12l[?25h[?25l[24;63H7[7;5H[?12l[?25h[?25l[24;63H8[8;5H[?12l[?25h[?25l[24;63H9[9;5H[?12l[?25h[?25l[24;63H10,1[10;5H[?12l[?25h[?25l[24;64H1[11;5H[?12l[?25h[?25l[24;64H2,0-1[12;5H[?12l[?25h[?25l[24;64H3,1  [13;5H[?12l[?25h[?25l[24;64H4,0-1[14;5H[?12l[?25h[?25l[24;64H5,1  [15;5H[?12l[?25h[?25l[24;64H6[16;5H[?12l[?25h[?25l[24;64H7[17;5H[?12l[?25h[?25l[24;64H8[18;5H[?12l[?25h[?25l[24;64H9[19;5H[?12l[?25h[?25l[24;63H20,0-1[20;5H[?12l[?25h[?25l[24;64H1,1  [21;5H[?12l[?25h[?25l[24;64H2[22;5H[?12l[?25h[?25l[24;64H3[23;5H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[33m 24 [m      CLK_i [35m<=[m '[33m0[m'[35m;[m[24;1H[K[24;63H24,1[11C4%[23;5H[?12l[?25h[?25l[24;64H3[22;5H[?12l[?25h[?25l[24;63H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim clk_gen.vsepf -f clk_gen.scr -d clk_gen.v -p PERIOD -n 2.4[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Cvim clk_gen.v[K[Krm clk_gen.v
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m rm clk_gen.v[1@vi[C[C[C[C[C[C[C[C[C[C[Csepf -f clk_gen.scr -d clk_gen.v -p PERIOD -n 2.4[1@h[1@d
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
clk_gen.scr  IIR_tb_in.vhd   IIR_tb.v  typescript
clk_gen.vhd  IIR_tb_out.vhd  supp.txt
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
clk_gen.scr  IIR_tb_in.vhd   IIR_tb.v  typescript
clk_gen.vhd  IIR_tb_out.vhd  supp.txt
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m 
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m 
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m 
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m 
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m 
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/tb[1;32misa22@localhost[1;32m:[1;34m$[1;34m c-
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
[0m[01;34minnovus[0m  [01;34mnetlist[0m  [01;34msaif[0m  [01;34msim[0m  [01;34msim_in[0m  [01;34msim_out[0m  [01;34msrc[0m  [01;34msynt[0m  [01;34mtb[0m  [01;34mvcd[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m cd sim
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
compile.do                  [0m[01;32mcompile.sh[0m   transcript    [01;34mwork[0m
compile_saif_by_Innovus.do  [01;32mrmwork.sh[0m    vcdtosaif.sh
compile_saif.do             [01;32msim_saif.sh[0m  vsim.wlf
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim compile
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"compile" [New File][>c[1;1H[33m  1 [m
[34m~                                                                               [3;1H~                                                                               [4;1H~                                                                               [5;1H~                                                                               [6;1H~                                                                               [7;1H~                                                                               [8;1H~                                                                               [9;1H~                                                                               [10;1H~                                                                               [11;1H~                                                                               [12;1H~                                                                               [13;1H~                                                                               [14;1H~                                                                               [15;1H~                                                                               [16;1H~                                                                               [17;1H~                                                                               [18;1H~                                                                               [19;1H~                                                                               [20;1H~                                                                               [21;1H~                                                                               [22;1H~                                                                               [23;1H~                                                                               [m[24;63H0,0-1[9CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;1H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim compile.
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"compile." [New File][>c[1;1H[33m  1 [m
[34m~                                                                               [3;1H~                                                                               [4;1H~                                                                               [5;1H~                                                                               [6;1H~                                                                               [7;1H~                                                                               [8;1H~                                                                               [9;1H~                                                                               [10;1H~                                                                               [11;1H~                                                                               [12;1H~                                                                               [13;1H~                                                                               [14;1H~                                                                               [15;1H~                                                                               [16;1H~                                                                               [17;1H~                                                                               [18;1H~                                                                               [19;1H~                                                                               [20;1H~                                                                               [21;1H~                                                                               [22;1H~                                                                               [23;1H~                                                                               [m[24;63H0,0-1[9CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;1H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim compile.sh
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"compile.sh" 6L, 167C[>c[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 [m[36m# per lanciare la simulazione modelsim piÃ¹ in fretta[m
[33m  3 [m[36m# $1 Ã¨ lo script.do di comandi modelsim[m
[33m  4 source[m /software/scripts/init_msim6.2g
[33m  5 [m./rmwork
[33m  6 [mvsim [35m-do[m [35m$1[m
[34m~                                                                               [8;1H~                                                                               [9;1H~                                                                               [10;1H~                                                                               [11;1H~                                                                               [12;1H~                                                                               [13;1H~                                                                               [14;1H~                                                                               [15;1H~                                                                               [16;1H~                                                                               [17;1H~                                                                               [18;1H~                                                                               [19;1H~                                                                               [20;1H~                                                                               [21;1H~                                                                               [22;1H~                                                                               [23;1H~                                                                               [m[24;63H1,1[11CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;1H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m c-
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
[0m[01;34minnovus[0m  [01;34mnetlist[0m  [01;34msaif[0m  [01;34msim[0m  [01;34msim_in[0m  [01;34msim_out[0m  [01;34msrc[0m  [01;34msynt[0m  [01;34mtb[0m  [01;34mvcd[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim[1;32misa22@localhost[1;32m:[1;34m$[1;34m cd synt/
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
command.log      [0m[01;32mrmwork[0m    [01;34msynt_db[0m           [01;32mtotal_synt.sh[0m
[01;34mconstraints[0m      [01;32msaif.sh[0m   [01;32msynt_list_clk.sh[0m  variables_gen.scr
default.svf      save.scr  [01;34msynt_out[0m          variables.scr
filenames.log    [01;34mscripts[0m   [01;32msynt_save.sh[0m      [01;32mvcdtosaif.sh[0m
final_power.scr  supp.txt  synt.scr          [01;34mwork[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m aaaa[K[K[K[Kvim saif.sh 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"saif.sh" 31L, 634C[>c[1;1H[33m  4 [m./total_synt.sh
[33m  5 echo "- This file are generated by synopsys:
  6         synt/synt_out/compilexx.txt
  7         synt/synt_out/report_timingxx.txt
  8         synt/synt_out/report_area.txt
  9         netlist/top_entity.sdf
 10         netlist/top_entity.sdc
 11         netlist/top_enetity.v
 12 
 13 "
 14 [m[36m# esecution of netlist[m
[33m 15 cd[m ../sim
[33m 16 [m./sim_saif.sh
[33m 17 echo "- This file are generated by modelsim
 18         vcd/top_entity.vcd
 19         saif/top_entity.saif
 20         
 21 "
 22 
 23 [m[36m# potenza finale[m
[33m 24 cd[m ../synt
[33m 25 source[m /software/scripts/init_synopsys_64.18
[33m 26 [mdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[24;63H26,1[10C37%[23;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[1;23r[23;1H
[1;24r[23;1H[33m 27 echo "- This file are generated by synopsys[m[24;1H[K[24;63H27,1[10C50%[23;5H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[33m 28         synt_out/report_power_final.txt[m[24;63H[K[24;63H28,1-4[8C62%[23;8H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[33m 29 [m[24;63H[K[24;63H29,0-1[8C75%[23;5H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[33m 30 "[m[24;63H[K[24;63H30,1[10C87%[23;5H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[33m 31 [m[24;63H[K[24;63H31,0-1[8CBot[23;5H[?12l[?25h[?25l[24;64H0,1  [22;5H[?12l[?25h[?25l[24;63H29,0-1[21;5H[?12l[?25h[?25l[24;64H8,1-4[20;8H[?12l[?25h[?25l[24;64H7,1  [19;5H[?12l[?25h[?25l[24;64H6[18;5H[?12l[?25h[?25l[24;64H5[17;5H[?12l[?25h[?25l[24;64H4[16;5H[?12l[?25h[?25l[24;64H3[15;5H[?12l[?25h[?25l[24;64H2,0-1[14;5H[?12l[?25h[?25l[24;64H1,1  [13;5H[?12l[?25h[?25l[24;64H0,1-4[12;8H[?12l[?25h[?25l[24;63H19[11;8H[?12l[?25h[?25l[24;64H8[10;8H[?12l[?25h[?25l[24;64H7,1  [9;5H[?12l[?25h[?25l[24;64H6[8;5H[?12l[?25h[?25l[24;64H5[7;5H[?12l[?25h[?25l[24;64H4[6;5H[?12l[?25h[?25l[24;64H3[5;5H[?12l[?25h[?25l[24;64H4[6;5H[?12l[?25h[?25l[24;66H2[6;6H[?12l[?25h[?25l[24;66H3[6;7H[?12l[?25h[?25l[24;66H4[6;8H[?12l[?25h[?25l[24;66H5[6;9H[?12l[?25h[?25l[24;66H6[6;10H[?12l[?25h[?25l[24;66H7[6;11H[?12l[?25h[?25l[24;66H8[6;12H[?12l[?25h[?25l[24;66H9[6;13H[?12l[?25h[?25l[24;66H10[6;14H[?12l[?25h[?25l[24;67H1[6;15H[?12l[?25h[?25l[24;67H2[6;16H[?12l[?25h[?25l[24;67H3[6;17H[?12l[?25h[?25l[24;67H4[6;18H[?12l[?25h[?25l[24;67H5[6;19H[?12l[?25h[?25l[24;67H6[6;20H[?12l[?25h[?25l[24;67H7[6;21H[?12l[?25h[?25l[24;67H8[6;22H[?12l[?25h[?25l[24;67H9[6;23H[?12l[?25h[?25l[24;66H20[6;24H[?12l[?25h[?25l[24;67H1[6;25H[?12l[?25h[?25l[24;67H2[6;26H[?12l[?25h[?25l[24;1H[33m-- INSERT --[m[24;63H[K[24;63H15,1[10C88%[7;5H[K[8;5H[33mcd[m ../sim[8;14H[K[9;5H./sim_saif.sh[9;18H[K[10;5H[33mecho "- This file are generated by modelsim[11;13Hvcd/top_entity.vcd[m[11;31H[K[12;13H[33msaif/top_entity.saif
 21         
 22 "[m[15;5H[K[16;5H[36m# potenza finale[m[17;5H[33mcd[m ../synt[17;15H[K[18;5H[33msource[m /software/scripts/init_synopsys_64.18[18;49H[K[19;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[20;5H[33mecho "- This file are generated by synopsys
 29         synt_out/report_power_final.txt[m[22;5H[K[23;5H[33m"[7;5H[?12l[?25h[?25lcd[m ../sim[8;5H./sim_saif.sh[9;5H[33mecho "- This file are generated by modelsim
 18         vcd/top_entity.vcd[m[10;31H[K[11;13H[33msaif/top_entity.saif[m[12;13H[K[13;5H[33m"[m[13;6H[K[14;5H[K[15;5H[36m# potenza finale[m[16;5H[33mcd[m ../synt[16;15H[K[17;5H[33msource[m /software/scripts/init_synopsys_64.18[18;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[19;5H[33mecho "- This file are generated by synopsys[m[19;48H[K[20;5H[33m        synt_out/report_power_final.txt[m[20;44H[K[21;5H[K[22;5H[33m"[m[23;5H[K[24;64H4,23[9CBot[6;27H[?12l[?25h[?25l[24;64H3,2 [5;6H[?12l[?25h[?25l[6;5H[K[7;5H[36m# esecution of netlist[m[8;5H[33mcd[m ../sim[8;14H[K[9;5H./sim_saif.sh[9;18H[K[10;5H[33mecho "- This file are generated by modelsim[11;13Hvcd/top_entity.vcd[m[11;31H[K[12;13H[33msaif/top_entity.saif
 21         
 22 "[m[15;5H[K[16;5H[36m# potenza finale[m[17;5H[33mcd[m ../synt[17;15H[K[18;5H[33msource[m /software/scripts/init_synopsys_64.18[18;49H[K[19;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[20;5H[33mecho "- This file are generated by synopsys
 29         synt_out/report_power_final.txt[m[22;5H[K[23;5H[33m"[m[24;64H4,1[10C88%[6;5H[?12l[?25h[?25l[24;64H3[5;5H[?12l[?25h[?25l[24;64H4[6;5H[?12l[?25h[?25l[7;5H[K[8;5H[36m# esecution of netlist[m[9;5H[33mcd[m ../sim[9;14H[K[10;5H./sim_saif.sh[10;18H[K[11;5H[33mecho "- This file are generated by modelsim[12;13Hvcd/top_entity.vcd[m[12;31H[K[13;13H[33msaif/top_entity.saif
 22         
 23 "[m[16;5H[K[17;5H[36m# potenza finale[m[18;5H[33mcd[m ../synt[18;15H[K[19;5H[33msource[m /software/scripts/init_synopsys_64.18[19;49H[K[20;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[21;5H[33mecho "- This file are generated by synopsys
 30         synt_out/report_power_final.txt[m[23;5H[K[24;64H5[13C0[7;5H[?12l[?25h[?25l[24;64H4[6;5H[?12l[?25h[?25l[36m#[m[24;66H2[6;6H[?12l[?25h[?25l[36m [m[24;66H3[6;7H[?12l[?25h[?25l[36mc[m[24;66H4[6;8H[?12l[?25h[?25l[36mh[m[24;66H5[6;9H[?12l[?25h[?25l[36mn[m[24;66H6[6;10H[?12l[?25h[?25l[6;9H[K[24;66H5[6;9H[?12l[?25h[?25l[36ma[m[24;66H6[6;10H[?12l[?25h[?25l[36mn[m[24;66H7[6;11H[?12l[?25h[?25l[36mg[m[24;66H8[6;12H[?12l[?25h[?25l[36me[m[24;66H9[6;13H[?12l[?25h[?25l[36m [m[24;66H10[6;14H[?12l[?25h[?25l[36mo[m[24;67H1[6;15H[?12l[?25h[?25l[36mf[m[24;67H2[6;16H[?12l[?25h[?25l[36m [m[24;67H3[6;17H[?12l[?25h[?25l[36mp[m[24;67H4[6;18H[?12l[?25h[?25l[36me[m[24;67H5[6;19H[?12l[?25h[?25l[36mr[m[24;67H6[6;20H[?12l[?25h[?25l[36mi[m[24;67H7[6;21H[?12l[?25h[?25l[36md[m[24;67H8[6;22H[?12l[?25h[?25l[6;21H[K[24;67H7[6;21H[?12l[?25h[?25l[36mo[m[24;67H8[6;22H[?12l[?25h[?25l[36md[m[24;67H9[6;23H[?12l[?25h[?25l[36m [m[24;66H20[6;24H[?12l[?25h[?25l[36mi[m[24;67H1[6;25H[?12l[?25h[?25l[36mn[m[24;67H2[6;26H[?12l[?25h[?25l[36m [m[24;67H3[6;27H[?12l[?25h[?25l[36mt[m[24;67H4[6;28H[?12l[?25h[?25l[36me[m[24;67H5[6;29H[?12l[?25h[?25l[36mn[m[24;67H6[6;30H[?12l[?25h[?25l[6;29H[K[24;67H5[6;29H[?12l[?25h[?25l[36ms[m[24;67H6[6;30H[?12l[?25h[?25l[36mt[m[24;67H7[6;31H[?12l[?25h[?25l[36mb[m[24;67H8[6;32H[?12l[?25h[?25l[36me[m[24;67H9[6;33H[?12l[?25h[?25l[36mn[m[24;66H30[6;34H[?12l[?25h[?25l[36mc[m[24;67H1[6;35H[?12l[?25h[?25l[36mh[m[24;67H2[6;36H[?12l[?25h[?25l[8;5H[K[9;5H[36m# esecution of netlist[m[10;5H[33mcd[m ../sim[10;14H[K[11;5H./sim_saif.sh[11;18H[K[12;5H[33mecho "- This file are generated by modelsim[13;13Hvcd/top_entity.vcd[m[13;31H[K[14;13H[33msaif/top_entity.saif
 23         
 24 "[m[17;5H[K[18;5H[36m# potenza finale[m[19;5H[33mcd[m ../synt[19;15H[K[20;5H[33msource[m /software/scripts/init_synopsys_64.18[20;49H[K[21;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[22;5H[33mecho "- This file are generated by synopsys
 31         synt_out/report_power_final.txt[m[24;64H5,1 [9C72[7;5H[?12l[?25h[?25lc[24;66H2[7;6H[?12l[?25h[?25l[33mcd[m[24;66H3[7;7H[?12l[?25h[?25l[24;66H4[7;8H[?12l[?25h[?25l.[24;66H5[7;9H[?12l[?25h[?25l.[24;66H6[7;10H[?12l[?25h[?25l/[24;66H7[7;11H[?12l[?25h[?25ls[24;66H8[7;12H[?12l[?25h[?25lr[24;66H9[7;13H[?12l[?25h[?25lc[24;66H10[7;14H[?12l[?25h[?25l[9;5H[K[10;5H[36m# esecution of netlist[m[11;5H[33mcd[m ../sim[11;14H[K[12;5H./sim_saif.sh[12;18H[K[13;5H[33mecho "- This file are generated by modelsim[14;13Hvcd/top_entity.vcd[m[14;31H[K[15;13H[33msaif/top_entity.saif
 24         
 25 "[m[18;5H[K[19;5H[36m# potenza finale[m[20;5H[33mcd[m ../synt[20;15H[K[21;5H[33msource[m /software/scripts/init_synopsys_64.18[21;49H[K[22;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[23;5H[33mecho "- This file are generated by synopsys[m[24;64H6,1 [9C66[8;5H[?12l[?25h[?25lsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.vhd [35m-p[m PERIOD [35m-n[m 2.4[24;66H52[8;56H[?12l[?25h[?25l[24;64H3,2 [5;6H[?12l[?25h[?25l[24;64H0,25-31[2;35H[?12l[?25h[?25l[1;23r[1;1H[2L[1;24r[1;1H[33m  7         synt/synt_out/report_timingxx.txt
  8         synt/synt_out/report_area.txt[m[24;63H[K[24;63H7,36-42[7C50%[1;46H[?12l[?25h[?25l[1;23r[1;1H[3L[1;24r[1;1H[33m  4 [m./total_synt.sh
[33m  5 echo "- This file are generated by synopsys:
  6         synt/synt_out/compilexx.txt[m[24;63H[K[24;63H4,16[10C25%[1;20H[?12l[?25h[?25l[1;23r[1;1H[3L[1;24r[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 
  3 [m[36m# esecuzione della sintesi[m[24;63H[K[24;63H1,12[10CTop[1;16H[?12l[?25h[?25l[24;63H4,16[4;20H[?12l[?25h[?25l[24;63H7,36-42[7;46H[?12l[?25h[?25l[24;63H10,25-31[10;35H[?12l[?25h[?25l[24;64H3,2    [13;6H[?12l[?25h[?25l[24;64H6,52[16;56H[?12l[?25h[?25l[24;64H9,10[19;14H[?12l[?25h[?25l[24;63H22,21-27[22;31H[?12l[?25h[?25l[1;23r[1;1H[2M[1;24r[22;1H[33m 24         
 25 "[m[24;63H[K[24;63H25,2[10C16%[23;6H[?12l[?25h[?25l[1;23r[1;1H[3M[1;24r[21;1H[33m 26 
 27 [m[36m# potenza finale[m
[33m 28 cd[m ../synt[24;63H[K[24;63H28,11[9C41%[23;15H[?12l[?25h[?25l[1;23r[1;1H[3M[1;24r[21;1H[33m 29 source[m /software/scripts/init_synopsys_64.18
[33m 30 [mdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt
[33m 31 echo "- This file are generated by synopsys[m[24;63H[K[24;63H31,44[9C66%[23;48H[?12l[?25h[?25l[1;23r[1;1H[3M[1;24r[21;1H[33m 32         synt_out/report_power_final.txt
 33 
 34 "[m[24;63H[K[24;63H34,2[10C91%[23;6H[?12l[?25h[?25l[1;23r[23;1H
[1;24r[23;1H[33m 35 [m[24;63H[K[24;63H35,1[10CBot[23;5H[?12l[?25h[?25l[32m^Z[m[24;66H2-3[23;7H[?12l[?25h[?25l[32m^Z[m[24;66H3-5[23;9H[?12l[?25h[?25l[32m^Z[m[24;66H4-7[23;11H[?12l[?25h[24;1H[K[23;10H[?25l[24;63H35,3-5[8CBot[23;9H[?12l[?25h[?25l
1 change; before #5  3 seconds ago[24;63H[K[23;5H[K[24;63H35,0-1[8CBot[23;5H[?12l[?25h[?25l
2 fewer lines; before #4  77 seconds ago[24;63H[K[2;5H[K[3;5H[K[4;5H[36m# esecution of netlist[m[4;28H[K[5;5H[33mcd[m ../sim[6;5H./sim_saif.sh[6;18H[K[7;5H[33mecho "- This file are generated by modelsim
 20         vcd/top_entity.vcd
 21         saif/top_entity.saif[m[9;33H[K[10;13H[K[11;5H[33m"[m[11;6H[K[12;5H[K[13;5H[36m# potenza finale[m[14;5H[33mcd[m ../synt[15;5H[33msource[m /software/scripts/init_synopsys_64.18[16;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[17;5H[33mecho "- This file are generated by synopsys[m[17;48H[K[18;5H[33m        synt_out/report_power_final.txt[m[18;44H[K[19;5H[K[20;5H[33m"[m[20;6H[K[22;1H[34m~                                                                               [23;1H~                                                                               [m[24;63H14,0-1[8CBot[2;5H[?12l[?25h[?25l[24;1H1 line less; before #3  78 seconds ago[24;39H[K[3;5H[36m# esecution of netlist[m[4;5H[33mcd[m ../sim[4;14H[K[5;5H./sim_saif.sh[6;5H[33mecho "- This file are generated by modelsim
 19         vcd/top_entity.vcd[m[7;31H[K[8;13H[33msaif/top_entity.saif[m[9;13H[K[10;5H[33m"[m[10;6H[K[11;5H[K[12;5H[36m# potenza finale[m[13;5H[33mcd[m ../synt[13;15H[K[14;5H[33msource[m /software/scripts/init_synopsys_64.18[15;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[16;5H[33mecho "- This file are generated by synopsys[m[16;48H[K[17;5H[33m        synt_out/report_power_final.txt[m[17;44H[K[18;5H[K[19;5H[33m"[m[20;5H[K[21;1H[34m~                                                                               [m[24;63H14,0-1[8CBot[2;5H[?12l[?25h[?25l[24;22H2  80[24;63H[K[2;5H[36m# esecution of netlist[m[3;5H[33mcd[m ../sim[3;14H[K[4;5H./sim_saif.sh[5;5H[33mecho "- This file are generated by modelsim
 18         vcd/top_entity.vcd[m[6;31H[K[7;13H[33msaif/top_entity.saif[m[8;13H[K[9;5H[33m"[m[9;6H[K[10;5H[K[11;5H[36m# potenza finale[m[12;5H[33mcd[m ../synt[12;15H[K[13;5H[33msource[m /software/scripts/init_synopsys_64.18[14;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[15;5H[33mecho "- This file are generated by synopsys[m[15;48H[K[16;5H[33m        synt_out/report_power_final.txt[m[16;44H[K[17;5H[K[18;5H[33m"[m[19;5H[K[20;1H[34m~                                                                               [m[24;63H13,1[10CBot[1;5H[?12l[?25h[?25l[24;1H3 changes; before #1  82 seconds ago[24;37H[K[24;63H14,22[9CBot[2;26H[?12l[?25h[?25l[24;1H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim synt_save.sh 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"synt_save.sh" 11L, 537C[>c[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 echo "---------------  synt.sh starts ------------------"
  3 echo "-Elimination of work directory and we creation of a new one"
  4 [m./rmwork
[33m  5 echo "-Inizialization of synopsys" 
  6 source[m /software/scripts/init_synopsys_64.18
[33m  7 echo "-Execution of synthesys through synt.scr, output is redirected in syntt[8;1H    _out/dc_shell_output.txt"
  8 [mdc_shell-t [35m-f[m synt.scr [33m>[m ./synt_out/dc_shell_output.txt
[33m  9 echo "-Execution of script for creation of sdf and sdc file"
 10 [mdc_shell-t [35m-f[m save.scr [33m>>[m ./synt_out/dc_shell_output.txt
[33m 11 echo -e "--------------- end[m[35m\n\n[m[33m"[m
[34m~                                                                               [14;1H~                                                                               [15;1H~                                                                               [16;1H~                                                                               [17;1H~                                                                               [18;1H~                                                                               [19;1H~                                                                               [20;1H~                                                                               [21;1H~                                                                               [22;1H~                                                                               [23;1H~                                                                               [m[24;63H1,1[11CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;1H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim total_synt.sh 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;24r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[24;1H"total_synt.sh" 17L, 589C[>c[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 
  3 [m[36mdir[m=[35m$([m[33mpwd[m[35m)[m
[33m  4 [m[36m# tclk minimo [m
[33m  5 [m[36mtmin[m=2.85
[33m  6 [m[36m# tclk minimo * 4 [m
[33m  7 [m[36mtmax[m=11.40
[33m  8 
  9 [m[36m# sintesi dell'architettura col clock massimo per torvare l'area [m
[33m 10 [m/home/isa22/script/lib/sepf.sh [35m-f[m [35m$dir[m/variables_gen.scr [35m-d[m [35m$dir[m/variables.ss[11;1H[33m    [mcr [35m-p[m PERIOD,EXTENSION [35m-n[m [35m$tmin[m,_period
[33m 11 echo "Creation of variables.scr with tclk min"
 12 [m./synt_save.sh
[33m 13 
 14 [m[36m# sintesi dell'architettura col clock massimo*4 per trovarei area la potenza[m[16;1H[33m 15 [m/home/isa22/script/lib/sepf.sh [35m-f[m [35m$dir[m/variables_gen.scr [35m-d[m [35m$dir[m/variables.ss[17;1H[33m    [mcr [35m-p[m PERIOD,EXTENSION [35m-n[m [35m$tmax[m,_period_x4
[33m 16 echo "Creation of variables.scr with tclk min*4"
 17 [m./synt_save.sh
[34m~                                                                               [21;1H~                                                                               [22;1H~                                                                               [23;1H~                                                                               [m[24;63H1,1[11CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[24;63H2,0-1[2;5H[?12l[?25h[?25l[24;63H3,1  [3;5H[?12l[?25h[?25l[24;63H4[4;5H[?12l[?25h[?25l[24;63H5[5;5H[?12l[?25h[?25l[24;63H6[6;5H[?12l[?25h[?25l[24;63H7[7;5H[?12l[?25h[?25l[24;63H8,0-1[8;5H[?12l[?25h[?25l[24;63H9,1  [9;5H[?12l[?25h[?25l[24;63H10,1[10;5H[?12l[?25h[?25l[24;64H1[12;5H[?12l[?25h[?25l[24;64H2[13;5H[?12l[?25h[?25l[24;1H[K[24;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[24;1H[K[24;1H[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
command.log  default.svf    final_power.scr  [0m[01;32msaif.sh[0m   [01;34mscripts[0m   [01;34msynt_db[0m           [01;34msynt_out[0m      synt.scr       variables_gen.scr  [01;32mvcdtosaif.sh[0m
[01;34mconstraints[0m  filenames.log  [01;32mrmwork[0m           save.scr  supp.txt  [01;32msynt_list_clk.sh[0m  [01;32msynt_save.sh[0m  [01;32mtotal_synt.sh[0m  variables.scr      [01;34mwork[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
command.log    final_power.scr  [0m[01;34mscripts[0m           [01;34msynt_out[0m       variables_gen.scr
[01;34mconstraints[0m    [01;32mrmwork[0m           supp.txt          [01;32msynt_save.sh[0m   variables.scr
default.svf    [01;32msaif.sh[0m          [01;34msynt_db[0m           synt.scr       [01;32mvcdtosaif.sh[0m
filenames.log  save.scr         [01;32msynt_list_clk.sh[0m  [01;32mtotal_synt.sh[0m  [01;34mwork[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m git statttt[K[K[Kus
# On branch testing_release
# Changes not staged for commit:
#   (use "git add <file>..." to update what will be committed)
#   (use "git checkout -- <file>..." to discard changes in working directory)
#
#	modified:   ../tb/clk_gen.vhd
#
# Untracked files:
#   (use "git add <file>..." to include in what will be committed)
#
#	../tb/clk_gen.scr
#	../tb/supp.txt
#	../tb/typescript
no changes added to commit (use "git add" and/or "git commit -a")
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim saif.sh 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;37r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[37;1H"saif.sh" 31L, 634C[>c[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 
  3 [m[36m# esecuzione della sintesi[m
[33m  4 [m./total_synt.sh
[33m  5 echo "- This file are generated by synopsys:
  6         synt/synt_out/compilexx.txt
  7         synt/synt_out/report_timingxx.txt
  8         synt/synt_out/report_area.txt
  9         netlist/top_entity.sdf
 10         netlist/top_entity.sdc
 11         netlist/top_enetity.v
 12 
 13 "
 14 [m[36m# esecution of netlist[m
[33m 15 cd[m ../sim
[33m 16 [m./sim_saif.sh
[33m 17 echo "- This file are generated by modelsim
 18         vcd/top_entity.vcd
 19         saif/top_entity.saif
 20         
 21 "
 22 
 23 [m[36m# potenza finale[m
[33m 24 cd[m ../synt
[33m 25 source[m /software/scripts/init_synopsys_64.18
[33m 26 [mdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt
[33m 27 echo "- This file are generated by synopsys
 28         synt_out/report_power_final.txt
 29 
 30 "
 31 [m
[34m~                                                                                  [33;1H~                                                                                  [34;1H~                                                                                  [35;1H~                                                                                  [36;1H~                                                                                  [m[37;66H14,1[10CAll[14;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[37;67H3[13;5H[?12l[?25h[?25l[37;67H2,0-1[12;5H[?12l[?25h[?25l[37;67H1,1-4[11;8H[?12l[?25h[?25l[37;67H0[10;8H[?12l[?25h[?25l[37;66H9,1-4 [9;8H[?12l[?25h[?25l[37;66H8[8;8H[?12l[?25h[?25l[37;66H7[7;8H[?12l[?25h[?25l[37;66H6[6;8H[?12l[?25h[?25l[37;66H5,1  [5;5H[?12l[?25h[?25l[37;66H4[4;5H[?12l[?25h[?25l[37;66H3[3;5H[?12l[?25h[?25l[37;66H2,0-1[2;5H[?12l[?25h[?25l[37;66H3,1  [3;5H[?12l[?25h[?25l[37;66H2,0-1[2;5H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;13H[K[37;66H2,1[11CAll[2;5H[?12l[?25h[?25l[3;5H[K[4;5H[36m# esecuzione della sintesi[m[5;5H./total_synt.sh[5;20H[K[6;5H[33mecho "- This file are generated by synopsys:[7;27Hcompilexx.txt[m[7;40H[K[8;34H[33mtimingxx.txt[9;13Hsynt/synt_out/report_area.txt[10;34Hf[11;27Htity.sdc
 12         netlist/top_enetity.v[m[13;5H[K[14;5H[33m"[m[14;6H[K[15;5H[36m# esecution of netlist[m[16;5H[33mcd[m ../sim[16;14H[K[17;5H./sim_saif.sh[17;18H[K[18;5H[33mecho "- This file are generated by modelsim[19;13Hvcd/top_entity.vcd[m[19;31H[K[20;13H[33msaif/top_entity.saif
 21         
 22 "[m[23;5H[K[24;5H[36m# potenza finale[m[25;5H[33mcd[m ../synt[25;15H[K[26;5H[33msource[m /software/scripts/init_synopsys_64.18[26;49H[K[27;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[28;5H[33mecho "- This file are generated by synopsys
 29         synt_out/report_power_final.txt[m[30;5H[K[31;5H[33m"
 32 [m[32;5H[K[37;66H3[3;5H[?12l[?25h[?25lT[37;68H2[3;6H[?12l[?25h[?25lm[37;68H3[3;7H[?12l[?25h[?25li[37;68H4[3;8H[?12l[?25h[?25ln[37;68H5[3;9H[?12l[?25h[?25l[36mTmin[m=[37;68H6[3;10H[?12l[?25h[?25l[33m2[m[37;68H7[3;11H[?12l[?25h[?25l2.[37;68H8[3;12H[?12l[?25h[?25l8[37;68H9[3;13H[?12l[?25h[?25l5[37;68H10[3;14H[?12l[?25h[?25l[4;5H[K[5;5H[36m# esecuzione della sintesi[m[6;5H./total_synt.sh[6;20H[K[7;5H[33mecho "- This file are generated by synopsys:[8;27Hcompilexx.txt[m[8;40H[K[9;34H[33mtimingxx.txt[10;13Hsynt/synt_out/report_area.txt[11;34Hf[12;27Htity.sdc
 13         netlist/top_enetity.v[m[14;5H[K[15;5H[33m"[m[15;6H[K[16;5H[36m# esecution of netlist[m[17;5H[33mcd[m ../sim[17;14H[K[18;5H./sim_saif.sh[18;18H[K[19;5H[33mecho "- This file are generated by modelsim[20;13Hvcd/top_entity.vcd[m[20;31H[K[21;13H[33msaif/top_entity.saif
 22         
 23 "[m[24;5H[K[25;5H[36m# potenza finale[m[26;5H[33mcd[m ../synt[26;15H[K[27;5H[33msource[m /software/scripts/init_synopsys_64.18[27;49H[K[28;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[29;5H[33mecho "- This file are generated by synopsys
 30         synt_out/report_power_final.txt[m[31;5H[K[32;5H[33m"
 33 [m[33;5H[K[37;66H4,1 [4;5H[?12l[?25h[?25lt[37;68H2[4;6H[?12l[?25h[?25lm[37;68H3[4;7H[?12l[?25h[?25la[37;68H4[4;8H[?12l[?25h[?25lx[37;68H5[4;9H[?12l[?25h[?25l[37;66H3[3;9H[?12l[?25h[?25l[37;68H4[3;8H[?12l[?25h[?25l[37;68H3[3;7H[?12l[?25h[?25l[37;68H2[3;6H[?12l[?25h[?25l[36mmin[m=2.85[3;13H[K[37;68H1[3;5H[?12l[?25h[?25l[2;5H[36mmin[m=2.85[3;5Htmax[3;9H[K[4;5H[36m# esecuzione della sintesi[m[5;5H./total_synt.sh[5;20H[K[6;5H[33mecho "- This file are generated by synopsys:
  7         synt/synt_out/compilexx.txt[m[7;40H[K[8;27H[33mreport_timingxx.txt[9;34Harea.txt[m[9;42H[K[10;13H[33mnetlist/top_entity.sdf[m[10;35H[K[11;34H[33mc[12;27Hetity.v[m[12;34H[K[13;5H[K[14;5H[33m"[m[15;5H[36m# esecution of netlist[m[16;5H[33mcd[m ../sim[16;14H[K[17;5H./sim_saif.sh[18;5H[33mecho "- This file are generated by modelsim
 19         vcd/top_entity.vcd[m[19;31H[K[20;13H[33msaif/top_entity.saif[m[21;13H[K[22;5H[33m"[m[22;6H[K[23;5H[K[24;5H[36m# potenza finale[m[25;5H[33mcd[m ../synt[25;15H[K[26;5H[33msource[m /software/scripts/init_synopsys_64.18[27;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[28;5H[33mecho "- This file are generated by synopsys[m[28;48H[K[29;5H[33m        synt_out/report_power_final.txt[m[29;44H[K[30;5H[K[31;5H[33m"[m[32;5H[K[33;1H[34m~                                                                                  [m[37;66H2[2;5H[?12l[?25h[?25l[36mtmin[m=2.85[37;68H2[2;6H[?12l[?25h[?25l[37;66H3[3;6H[?12l[?25h[?25l[37;68H1[3;5H[?12l[?25h[?25l[37;66H2[2;5H[?12l[?25h[?25l[2;5H[K[3;5H[36mtmin[m=2.85[4;5Htmax[4;9H[K[5;5H[36m# esecuzione della sintesi[m[6;5H./total_synt.sh[6;20H[K[7;5H[33mecho "- This file are generated by synopsys:[8;27Hcompilexx.txt[m[8;40H[K[9;34H[33mtimingxx.txt[10;13Hsynt/synt_out/report_area.txt[11;34Hf[12;27Htity.sdc
 13         netlist/top_enetity.v[m[14;5H[K[15;5H[33m"[m[15;6H[K[16;5H[36m# esecution of netlist[m[17;5H[33mcd[m ../sim[17;14H[K[18;5H./sim_saif.sh[18;18H[K[19;5H[33mecho "- This file are generated by modelsim[20;13Hvcd/top_entity.vcd[m[20;31H[K[21;13H[33msaif/top_entity.saif
 22         
 23 "[m[24;5H[K[25;5H[36m# potenza finale[m[26;5H[33mcd[m ../synt[26;15H[K[27;5H[33msource[m /software/scripts/init_synopsys_64.18[27;49H[K[28;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[29;5H[33mecho "- This file are generated by synopsys
 30         synt_out/report_power_final.txt[m[31;5H[K[32;5H[33m"
 33 [m[33;5H[K[37;66H3[3;5H[?12l[?25h[?25l[37;66H4[4;5H[?12l[?25h[?25l[37;68H2[4;6H[?12l[?25h[?25l[37;68H3[4;7H[?12l[?25h[?25l[37;68H4[4;8H[?12l[?25h[?25l[37;68H5[4;9H[?12l[?25h[?25l[36mtmax[m=[37;68H6[4;10H[?12l[?25h[?25l[33m2[m[37;68H7[4;11H[?12l[?25h[?25l[4;10H[K[37;68H6[4;10H[?12l[?25h[?25l[33m1[m[37;68H7[4;11H[?12l[?25h[?25l[33m1[m[37;68H8[4;12H[?12l[?25h[?25l11.[37;68H9[4;13H[?12l[?25h[?25l4[37;68H10[4;14H[?12l[?25h[?25l0[37;69H1[4;15H[?12l[?25h[?25l[37;66H5[5;15H[?12l[?25h[?25l[37;66H6[6;15H[?12l[?25h[?25l[37;66H7[7;15H[?12l[?25h[?25l[37;66H8,5-11[8;15H[?12l[?25h[?25l[37;66H9[9;15H[?12l[?25h[?25l[37;66H10,5-11[10;15H[?12l[?25h[?25l[37;67H1[11;15H[?12l[?25h[?25l[37;67H2[12;15H[?12l[?25h[?25l[37;67H3[13;15H[?12l[?25h[?25l[37;67H2[12;15H[?12l[?25h[?25l[37;67H1[11;15H[?12l[?25h[?25l[37;67H0[10;15H[?12l[?25h[?25l[37;66H9,5-11 [9;15H[?12l[?25h[?25l[37;66H8[8;15H[?12l[?25h[?25l[37;66H7,11  [7;15H[?12l[?25h[?25l[37;66H6[6;15H[?12l[?25h[?25l[37;69H2[6;16H[?12l[?25h[?25l[37;69H3[6;17H[?12l[?25h[?25l[37;69H4[6;18H[?12l[?25h[?25l[37;69H5[6;19H[?12l[?25h[?25l[37;69H6[6;20H[?12l[?25h[?25li[37;69H7[6;21H[?12l[?25h[?25l[6;20H[K[37;69H6[6;20H[?12l[?25h[?25l[37;69H7[6;21H[?12l[?25h[?25lT[37;69H8[6;22H[?12l[?25h[?25lm[37;69H9[6;23H[?12l[?25h[?25li[37;68H20[6;24H[?12l[?25h[?25ln[37;69H1[6;25H[?12l[?25h[?25l[6;24H[K[37;69H0[6;24H[?12l[?25h[?25l[6;23H[K[37;68H19[6;23H[?12l[?25h[?25l[6;22H[K[37;69H8[6;22H[?12l[?25h[?25l[6;21H[K[37;69H7[6;21H[?12l[?25h[?25l$[37;69H8[6;22H[?12l[?25h[?25l[35m$t[m[37;69H9[6;23H[?12l[?25h[?25l[35mm[m[37;68H20[6;24H[?12l[?25h[?25l[35mi[m[37;69H1[6;25H[?12l[?25h[?25l[35mn[m[37;69H2[6;26H[?12l[?25h[?25l[37;69H3[6;27H[?12l[?25h[?25l[33m"[m[7;11H- This file are generated by synopsys:[8;5H        synt/synt_out/compilexx.txt[9;5H        synt/synt_out/report_timingxx.txt[10;5H        synt/synt_out/report_area.txt[11;5H        netlist/top_entity.sdf[12;5H        netlist/top_entity.sdc[13;5H        netlist/top_enetity.v[16;5H[33m# esecution of netlist[17;7H ../sim
 18 ./sim_saif.sh[m[19;11H- This file are generated by modelsim[20;5H        vcd/top_entity.vcd[21;5H        saif/top_entity.saif[22;5H        [25;5H[33m# potenza finale[26;7H ../synt[27;11H /software/scripts/init_synopsys_64.18
 28 dc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[29;11H- This file are generated by synopsys[30;5H        synt_out/report_power_final.txt[37;69H4[6;28H[?12l[?25h[?25l[33m"[7;11H- This file are generated by synopsys:
  8         synt/synt_out/compilexx.txt
  9         synt/synt_out/report_timingxx.txt
 10         synt/synt_out/report_area.txt
 11         netlist/top_entity.sdf
 12         netlist/top_entity.sdc
 13         netlist/top_enetity.v[m[16;5H[36m# esecution of netlist[m[17;7H ../sim[18;5H./sim_saif.sh[19;11H[33m- This file are generated by modelsim
 20         vcd/top_entity.vcd
 21         saif/top_entity.saif
 22         [m[25;5H[36m# potenza finale[m[26;7H ../synt[27;11H /software/scripts/init_synopsys_64.18[28;5Hdc_shell [35m-f[m final_power.scr [2C ./synt_out/dc_shell_output.txt[29;11H[33m- This file are generated by synopsys
 30         synt_out/report_power_final.txt[m[37;69H5[6;29H[?12l[?25h[?25l[33m5[m[37;69H6[6;30H[?12l[?25h[?25l[6;29H[K[37;69H5[6;29H[?12l[?25h[?25l[37;69H4[6;28H[?12l[?25h[?25l[33mT"[m[37;69H5[6;29H[?12l[?25h[?25l[33mm"[m[37;69H6[6;30H[?12l[?25h[?25l[33m"[m[6;30H[K[37;69H5[6;29H[?12l[?25h[?25l[33m"[m[6;29H[K[37;69H4[6;28H[?12l[?25h[?25l[33mT"[m[37;69H5[6;29H[?12l[?25h[?25l[33mm"[m[37;69H6[6;30H[?12l[?25h[?25l[33mi"[m[37;69H7[6;31H[?12l[?25h[?25l[33mn"[m[37;69H8[6;32H[?12l[?25h[?25l[37;69H7[6;31H[?12l[?25h[?25l[37;69H6[6;30H[?12l[?25h[?25l[37;69H5[6;29H[?12l[?25h[?25l[37;69H4[6;28H[?12l[?25h[?25l[37;69H3[6;27H[?12l[?25h[?25l_[33m"Tmin"[m[37;69H4[6;28H[?12l[?25h[?25l[37;69H5[6;29H[?12l[?25h[?25l[37;69H6[6;30H[?12l[?25h[?25l[37;69H5[6;29H[?12l[?25h[?25l[37;69H4[6;28H[?12l[?25h[?25l[33m"Tmin"[m[6;33H[K[37;69H3[6;27H[?12l[?25h[?25l[37;69H4[6;28H[?12l[?25h[?25l[37;69H5[6;29H[?12l[?25h[?25l[33mmin"[m[6;32H[K[37;69H4[6;28H[?12l[?25h[?25l[33m-min"[m[37;69H5[6;29H[?12l[?25h[?25l[33mmin"[m[6;32H[K[37;69H4[6;28H[?12l[?25h[?25l[33m_min"[m[37;69H5[6;29H[?12l[?25h[?25l[37;69H6[6;30H[?12l[?25h[?25l[37;69H7[6;31H[?12l[?25h[?25l[37;69H8[6;32H[?12l[?25h[?25l[33m"[m[6;32H[K[37;69H7[6;31H[?12l[?25h[?25l[33m"[m[6;31H[K[37;69H6[6;30H[?12l[?25h[?25l[33m"[m[6;30H[K[37;69H5[6;29H[?12l[?25h[?25l[33m2"[m[37;69H6[6;30H[?12l[?25h[?25l[33md"[m[37;69H7[6;31H[?12l[?25h[?25l[33m8"[m[37;69H8[6;32H[?12l[?25h[?25l[33m5"[m[37;69H9[6;33H[?12l[?25h[?25l[37;66H5,27[5;31H[?12l[?25h[?25l[37;66H4,11[4;15H[?12l[?25h[?25l[5;5H[K[6;5H[36m# esecuzione della sintesi[m[6;31H[K[7;5H./total_synt.sh [35m$tmin[m [33m"_2d85"[m[7;34H[K[8;5H[33mecho "- This file are generated by synopsys:[9;27Hcompilexx.txt[m[9;40H[K[10;34H[33mtimingxx.txt[11;13Hsynt/synt_out/report_area.txt[12;34Hf[13;27Htity.sdc
 14         netlist/top_enetity.v[m[15;5H[K[16;5H[33m"[m[16;6H[K[17;5H[36m# esecution of netlist[m[18;5H[33mcd[m ../sim[18;14H[K[19;5H./sim_saif.sh[19;18H[K[20;5H[33mecho "- This file are generated by modelsim[21;13Hvcd/top_entity.vcd[m[21;31H[K[22;13H[33msaif/top_entity.saif
 23         
 24 "[m[25;5H[K[26;5H[36m# potenza finale[m[27;5H[33mcd[m ../synt[27;15H[K[28;5H[33msource[m /software/scripts/init_synopsys_64.18[28;49H[K[29;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[30;5H[33mecho "- This file are generated by synopsys
 31         synt_out/report_power_final.txt[m[32;5H[K[33;5H[33m"
 34 [m[34;5H[K[37;66H5,1 [5;5H[?12l[?25h[?25lt[37;68H2[5;6H[?12l[?25h[?25lm[37;68H3[5;7H[?12l[?25h[?25li[37;68H4[5;8H[?12l[?25h[?25ln[37;68H5[5;9H[?12l[?25h[?25l_[37;68H6[5;10H[?12l[?25h[?25le[37;68H7[5;11H[?12l[?25h[?25lx[37;68H8[5;12H[?12l[?25h[?25lt[37;68H9[5;13H[?12l[?25h[?25l[5;5H[36mtmin_ext[m=[37;68H10[5;14H[?12l[?25h[?25l$[37;69H1[5;15H[?12l[?25h[?25l[35m$([6;5H# esecuzione della sintesi[7;5H./total_synt.sh $tmin [17;5H# esecution of netlist[18;7H ../sim[19;5H./sim_saif.sh[26;5H# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[37;66H[K[37;66H5,12[10CAll[5;16H[?12l[?25h[?25l[35m)[m[6;5H[36m# esecuzione della sintesi[m[7;5H./total_synt.sh [5C [17;5H[36m# esecution of netlist[m[18;7H ../sim[19;5H./sim_saif.sh[26;5H[36m# potenza finale[m[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [2C final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[5;15H[35m[46m()[m[37;66H[K[37;66H5,13[10CAll[5;17H[?12l[?25h[?25l[37;69H2[5;16H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[35m[46me([m[35m)e[m[1C[35m[46m)[m[37;69H2[5;16H[?12l[?25h[?25l[35m[46mc([m[35m)c[m[1C[35m[46m)[m[37;69H3[5;17H[?12l[?25h[?25l[35m[46mh([m[35m)h[m[1C[35m[46m)[m[37;69H4[5;18H[?12l[?25h[?25l[35m[46mo([m[35m)o[m[1C[35m[46m)[m[37;69H5[5;19H[?12l[?25h[?25l[46m [m[35m[46m([m[35m)[m [1C[35m[46m)[m[37;69H6[5;20H[?12l[?25h[?25l[35m[46m$([m[35m)$[m[1C[35m[46m)[m[37;69H7[5;21H[?12l[?25h[?25l[35m[46mt([m[35m)t[m[1C[35m[46m)[m[37;69H8[5;22H[?12l[?25h[?25l[35m[46mm([m[35m)m[m[1C[35m[46m)[m[37;69H9[5;23H[?12l[?25h[?25l[35m[46mi([m[35m)i[m[1C[35m[46m)[m[37;68H20[5;24H[?12l[?25h[?25l[35m[46mn([m[35m)n[m[1C[35m[46m)[m[37;69H1[5;25H[?12l[?25h[?25l[46m [m[35m[46m([m[35m)[m [1C[35m[46m)[m[37;69H2[5;26H[?12l[?25h[?25l[35m([m[35m[46m)[m[46m [m[35m[46m([m[5;27H[K[37;69H1[5;25H[?12l[?25h[?25l[35m([m[35m[46m)[m[46m [m[35m[46m([m[5;26H[K[37;69H0[5;24H[?12l[?25h[?25l[35m[46mn([m[35m)n[m[1C[35m[46m)[m[37;69H1[5;25H[?12l[?25h[?25l[35m()[m[37;69H0[5;24H[?12l[?25h[?25l[37;68H19[5;23H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H6[5;20H[?12l[?25h[?25l[37;69H5[5;19H[?12l[?25h[?25l[37;69H4[5;18H[?12l[?25h[?25l[37;69H3[5;17H[?12l[?25h[?25l[37;69H2[5;16H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[37;69H0[5;14H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[37;69H2[5;16H[?12l[?25h[?25l[35m(cho $tmin()[6;5H# esecuzione della sintesi[7;5H./total_synt.sh $tmin [17;5H# esecution of netlist[18;7H ../sim[19;5H./sim_saif.sh[26;5H# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell -f final_power.scr [2C ./synt_out/dc_shell_output.txt[m[37;66H[K[37;66H5,13[10CAll[5;17H[?12l[?25h[?25l[35mcho[m [35m$tmin()[m[5;27H[K[6;5H[36m# esecuzione della sintesi[m[7;5H./total_synt.sh [5C [17;5H[36m# esecution of netlist[m[18;7H ../sim[19;5H./sim_saif.sh[26;5H[36m# potenza finale[m[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [2C final_power.scr [2C ./synt_out/dc_shell_output.txt[37;69H2[5;16H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[35m([m[33mecho [m[35m$tmin()[6;5H# esecuzione della sintesi[7;5H./total_synt.sh $tmin [17;5H# esecution of netlist[18;7H ../sim[19;5H./sim_saif.sh[26;5H# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[37;66H[K[37;66H5,12[10CAll[5;16H[?12l[?25h[?25l[37;69H3[5;17H[?12l[?25h[?25l[37;69H4[5;18H[?12l[?25h[?25l[37;69H5[5;19H[?12l[?25h[?25l[37;69H6[5;20H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H9[5;23H[?12l[?25h[?25l[37;68H20[5;24H[?12l[?25h[?25l[37;69H1[5;25H[?12l[?25h[?25l[1C[35m[46m()[m[37;69H2[5;26H[?12l[?25h[?25l[37;69H3[5;27H[?12l[?25h[?25l[37;66H[K[37;66H5,24[10CAll[5;28H[?12l[?25h[?25l[5;27H[K[6;5H# esecuzione della sintesi[7;5H./total_synt.sh [5C [17;5H# esecution of netlist[18;7H ../sim[19;5H./sim_saif.sh[26;5H# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [2C final_power.scr >> ./synt_out/dc_shell_output.txt[5;26H[35m([m[37;66H[K[37;66H5,23[10CAll[5;27H[?12l[?25h[?25l[5;26H[K[6;5H[35m# esecuzione della sintesi[7;5H./total_synt.sh $tmin [17;5H# esecution of netlist[18;7H ../sim[19;5H./sim_saif.sh[26;5H# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[37;69H2[5;26H[?12l[?25h[?25l[35m)[m[6;5H[36m# esecuzione della sintesi[m[7;5H./total_synt.sh [5C [17;5H[36m# esecution of netlist[m[18;7H ../sim[19;5H./sim_saif.sh[26;5H[36m# potenza finale[m[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [2C final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[5;15H[35m[46m([10C)[m[37;66H[K[37;66H5,23[10CAll[5;27H[?12l[?25h[?25l[37;69H2[5;26H[?12l[?25h[?25l[33m[46m [m[35m)[m[33m [m[35m[46m)[m[37;69H3[5;27H[?12l[?25h[?25l[35m[46m|[m[35m)|[m[35m[46m)[m[37;69H4[5;28H[?12l[?25h[?25l[35m[46m [m[35m) [m[35m[46m)[m[37;69H5[5;29H[?12l[?25h[?25l[35m[46mt[m[35m)t[m[35m[46m)[m[37;69H6[5;30H[?12l[?25h[?25l[35m[46mr[m[35m)r[m[35m[46m)[m[37;69H7[5;31H[?12l[?25h[?25l[35m[46m [m[35m) [m[35m[46m)[m[37;69H8[5;32H[?12l[?25h[?25l[33m[46m"[m[33m)
  6 # esecuzione della sintesi
  7 ./total_synt.sh [5C [m[1C[35m_2d85[8;11H- This file are generated by synopsys:[9;5H        synt/synt_out/compilexx.txt[10;5H        synt/synt_out/report_timingxx.txt[11;5H        synt/synt_out/report_area.txt[12;5H        netlist/top_entity.sdf[13;5H        netlist/top_entity.sdc[14;5H        netlist/top_enetity.v[m[17;5H[33m# esecution of netlist[18;7H ../sim
 19 ./sim_saif.sh[m[20;11H[35m- This file are generated by modelsim[21;5H        vcd/top_entity.vcd[22;5H        saif/top_entity.saif[23;5H        [m[26;5H[33m# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18
 29 dc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[30;11H[35m- This file are generated by synopsys[31;5H        synt_out/report_power_final.txt[m[5;32H[33m"[m[33m[46m)[m[37;69H9[5;33H[?12l[?25h[?25l[33m[46m.[m[33m).[m[33m[46m)[m[37;68H30[5;34H[?12l[?25h[?25l[33m[46m"[m[35m)[m[6;5H[36m# esecuzione della sintesi[m[7;5H./total_synt.sh [5C [1C[33m_2d85[8;11H- This file are generated by synopsys:
  9         synt/synt_out/compilexx.txt
 10         synt/synt_out/report_timingxx.txt
 11         synt/synt_out/report_area.txt
 12         netlist/top_entity.sdf
 13         netlist/top_entity.sdc
 14         netlist/top_enetity.v[m[17;5H[36m# esecution of netlist[m[18;7H ../sim[19;5H./sim_saif.sh[20;11H[33m- This file are generated by modelsim
 21         vcd/top_entity.vcd
 22         saif/top_entity.saif
 23         [m[26;5H[36m# potenza finale[m[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [35m-f[m final_power.scr [2C ./synt_out/dc_shell_output.txt[30;11H[33m- This file are generated by synopsys
 31         synt_out/report_power_final.txt[5;34H"[m[35m[46m)[m[37;69H1[5;35H[?12l[?25h[?25l[35m[46m [m[35m) [m[35m[46m)[m[37;69H2[5;36H[?12l[?25h[?25l[33m[46m"[m[33m)
  6 # esecuzione della sintesi
  7 ./total_synt.sh [5C [m[1C[35m_2d85[8;11H- This file are generated by synopsys:[9;5H        synt/synt_out/compilexx.txt[10;5H        synt/synt_out/report_timingxx.txt[11;5H        synt/synt_out/report_area.txt[12;5H        netlist/top_entity.sdf[13;5H        netlist/top_entity.sdc[14;5H        netlist/top_enetity.v[m[17;5H[33m# esecution of netlist[18;7H ../sim
 19 ./sim_saif.sh[m[20;11H[35m- This file are generated by modelsim[21;5H        vcd/top_entity.vcd[22;5H        saif/top_entity.saif[23;5H        [m[26;5H[33m# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18
 29 dc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[30;11H[35m- This file are generated by synopsys[31;5H        synt_out/report_power_final.txt[m[5;36H[33m"[m[33m[46m)[m[37;69H3[5;37H[?12l[?25h[?25l[33m[46md[m[33m)d[m[33m[46m)[m[37;69H4[5;38H[?12l[?25h[?25l[33m[46m"[m[35m)[m[6;5H[36m# esecuzione della sintesi[m[7;5H./total_synt.sh [5C [1C[33m_2d85[8;11H- This file are generated by synopsys:
  9         synt/synt_out/compilexx.txt
 10         synt/synt_out/report_timingxx.txt
 11         synt/synt_out/report_area.txt
 12         netlist/top_entity.sdf
 13         netlist/top_entity.sdc
 14         netlist/top_enetity.v[m[17;5H[36m# esecution of netlist[m[18;7H ../sim[19;5H./sim_saif.sh[20;11H[33m- This file are generated by modelsim
 21         vcd/top_entity.vcd
 22         saif/top_entity.saif
 23         [m[26;5H[36m# potenza finale[m[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [35m-f[m final_power.scr [2C ./synt_out/dc_shell_output.txt[30;11H[33m- This file are generated by synopsys
 31         synt_out/report_power_final.txt[5;38H"[m[35m[46m)[m[37;69H5[5;39H[?12l[?25h[?25l[5;15H[35m([23C)[m[37;69H4[5;38H[?12l[?25h[?25l[37;69H3[5;37H[?12l[?25h[?25l[37;69H2[5;36H[?12l[?25h[?25l[37;69H1[5;35H[?12l[?25h[?25l[37;69H0[5;34H[?12l[?25h[?25l[37;68H29[5;33H[?12l[?25h[?25l[37;69H8[5;32H[?12l[?25h[?25l[37;69H7[5;31H[?12l[?25h[?25l[37;69H6[5;30H[?12l[?25h[?25l[37;69H5[5;29H[?12l[?25h[?25l[37;69H4[5;28H[?12l[?25h[?25l[37;69H3[5;27H[?12l[?25h[?25l[37;69H2[5;26H[?12l[?25h[?25l[37;69H1[5;25H[?12l[?25h[?25l[37;69H0[5;24H[?12l[?25h[?25l[37;68H19[5;23H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H6[5;20H[?12l[?25h[?25l[37;69H5[5;19H[?12l[?25h[?25l[37;69H4[5;18H[?12l[?25h[?25l[37;69H3[5;17H[?12l[?25h[?25l[35m[46m([23C)[m[37;66H[K[37;66H5,12[10CAll[5;16H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[35m([23C)[m[37;69H0[5;14H[?12l[?25h[?25l[37;68H9 [5;13H[?12l[?25h[?25l[37;68H10[5;14H[?12l[?25h[?25l[33m"[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[6;5H[33m# esecuzione della sintesi
  7 ./total_synt.sh [5C [m[1C_2d85[8;11H- This file are generated by synopsys:[9;5H        synt/synt_out/compilexx.txt[10;5H        synt/synt_out/report_timingxx.txt[11;5H        synt/synt_out/report_area.txt[12;5H        netlist/top_entity.sdf[13;5H        netlist/top_entity.sdc[14;5H        netlist/top_enetity.v[17;5H[33m# esecution of netlist[18;7H ../sim
 19 ./sim_saif.sh[m[20;11H- This file are generated by modelsim[21;5H        vcd/top_entity.vcd[22;5H        saif/top_entity.saif[23;5H        [26;5H[33m# potenza finale[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18
 29 dc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[30;11H- This file are generated by synopsys[31;5H        synt_out/report_power_final.txt[37;69H1[5;15H[?12l[?25h[?25l[33m_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[37;69H2[5;16H[?12l[?25h[?25l[1C[35m[46m([23C)[m[37;69H3[5;17H[?12l[?25h[?25l[37;66H[K[37;66H5,14[10CAll[5;18H[?12l[?25h[?25l[35m([23C)[m[37;69H5[5;19H[?12l[?25h[?25l[37;69H6[5;20H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H9[5;23H[?12l[?25h[?25l[37;68H20[5;24H[?12l[?25h[?25l[37;69H1[5;25H[?12l[?25h[?25l[37;69H2[5;26H[?12l[?25h[?25l[37;69H3[5;27H[?12l[?25h[?25l[37;69H4[5;28H[?12l[?25h[?25l[37;69H5[5;29H[?12l[?25h[?25l[37;69H6[5;30H[?12l[?25h[?25l[37;69H7[5;31H[?12l[?25h[?25l[37;69H8[5;32H[?12l[?25h[?25l[37;69H9[5;33H[?12l[?25h[?25l[37;68H30[5;34H[?12l[?25h[?25l[37;69H1[5;35H[?12l[?25h[?25l[37;69H2[5;36H[?12l[?25h[?25l[37;69H3[5;37H[?12l[?25h[?25l[37;69H4[5;38H[?12l[?25h[?25l[37;69H5[5;39H[?12l[?25h[?25l[37;69H6[5;40H[?12l[?25h[?25l[5;17H[35m[46m([23C)[m[37;66H[K[37;66H5,38[10CAll[5;42H[?12l[?25h[?25l[33m"[m[6;5H[36m# esecuzione della sintesi[m[7;5H./total_synt.sh [5C [1C[33m_2d85[8;11H- This file are generated by synopsys:
  9         synt/synt_out/compilexx.txt
 10         synt/synt_out/report_timingxx.txt
 11         synt/synt_out/report_area.txt
 12         netlist/top_entity.sdf
 13         netlist/top_entity.sdc
 14         netlist/top_enetity.v[m[17;5H[36m# esecution of netlist[m[18;7H ../sim[19;5H./sim_saif.sh[20;11H[33m- This file are generated by modelsim
 21         vcd/top_entity.vcd
 22         saif/top_entity.saif
 23         [m[26;5H[36m# potenza finale[m[27;7H ../synt[28;11H /software/scripts/init_synopsys_64.18[29;5Hdc_shell [35m-f[m final_power.scr [2C ./synt_out/dc_shell_output.txt[30;11H[33m- This file are generated by synopsys
 31         synt_out/report_power_final.txt[m[5;17H[35m([23C)[m[37;69H9[5;43H[?12l[?25h[37;1H[K[5;42H[?25l[37;66H5,38[10CAll[5;42H[?12l[?25h[?25l[6;5H[36mtmin_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[7;5H[36m# esecuzione della sintesi[m[7;31H[K[8;5H./total_synt.sh [35m$tmin[m [33m"_2d85"[m[8;34H[K[9;5H[33mecho "- This file are generated by synopsys:[10;27Hcompilexx.txt[m[10;40H[K[11;34H[33mtimingxx.txt[12;13Hsynt/synt_out/report_area.txt[13;34Hf[14;27Htity.sdc
 15         netlist/top_enetity.v[m[16;5H[K[17;5H[33m"[m[17;6H[K[18;5H[36m# esecution of netlist[m[19;5H[33mcd[m ../sim[19;14H[K[20;5H./sim_saif.sh[20;18H[K[21;5H[33mecho "- This file are generated by modelsim[22;13Hvcd/top_entity.vcd[m[22;31H[K[23;13H[33msaif/top_entity.saif
 24         
 25 "[m[26;5H[K[27;5H[36m# potenza finale[m[28;5H[33mcd[m ../synt[28;15H[K[29;5H[33msource[m /software/scripts/init_synopsys_64.18[29;49H[K[30;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[31;5H[33mecho "- This file are generated by synopsys
 32         synt_out/report_power_final.txt[m[33;5H[K[34;5H[33m"
 35 [m[35;5H[K[37;66H6,1 [6;5H[?12l[?25h[?25l[37;68H2[6;6H[?12l[?25h[?25l[37;68H3[6;7H[?12l[?25h[?25l[37;68H4[6;8H[?12l[?25h[?25l[37;68H5[6;9H[?12l[?25h[?25l[37;68H6[6;10H[?12l[?25h[?25l[37;68H7[6;11H[?12l[?25h[?25l[37;68H6[6;10H[?12l[?25h[?25l[37;68H5[6;9H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;66H[K[37;66H6,5[11CAll[6;9H[?12l[?25h[?25l[36m_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[6;42H[K[37;68H4[6;8H[?12l[?25h[?25l[36m_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[6;41H[K[37;68H3[6;7H[?12l[?25h[?25l[36ma_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[37;68H4[6;8H[?12l[?25h[?25l[36mx_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[37;68H5[6;9H[?12l[?25h[?25l[37;68H6[6;10H[?12l[?25h[?25l[37;68H7[6;11H[?12l[?25h[?25l[37;68H8[6;12H[?12l[?25h[?25l[37;68H9[6;13H[?12l[?25h[?25l[37;68H10[6;14H[?12l[?25h[?25l[37;69H1[6;15H[?12l[?25h[?25l[37;69H2[6;16H[?12l[?25h[?25l[1C[35m[46m([23C)[m[37;69H3[6;17H[?12l[?25h[?25l[37;66H[K[37;66H6,14[10CAll[6;18H[?12l[?25h[?25l[35m([23C)[m[37;69H5[6;19H[?12l[?25h[?25l[37;69H6[6;20H[?12l[?25h[?25l[37;69H7[6;21H[?12l[?25h[?25l[37;69H8[6;22H[?12l[?25h[?25l[37;69H9[6;23H[?12l[?25h[?25l[37;68H20[6;24H[?12l[?25h[?25l[37;69H1[6;25H[?12l[?25h[?25l[37;69H2[6;26H[?12l[?25h[?25l[37;69H3[6;27H[?12l[?25h[?25l[37;69H4[6;28H[?12l[?25h[?25l[37;69H5[6;29H[?12l[?25h[?25l[37;69H6[6;30H[?12l[?25h[?25l[37;69H7[6;31H[?12l[?25h[?25l[37;69H6[6;30H[?12l[?25h[?25l[37;69H5[6;29H[?12l[?25h[?25l[37;69H4[6;28H[?12l[?25h[?25l[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[6;42H[K[37;69H3[6;27H[?12l[?25h[?25l[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[6;41H[K[37;69H2[6;26H[?12l[?25h[?25l[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[6;40H[K[37;69H1[6;25H[?12l[?25h[?25l[35mm[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[37;69H2[6;26H[?12l[?25h[?25l[35ma[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[37;69H3[6;27H[?12l[?25h[?25l[35mx[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[37;69H4[6;28H[?12l[?25h[?25l[37;66H7[7;28H[?12l[?25h[?25l[37;66H8[8;28H[?12l[?25h[?25l[37;69H5[8;29H[?12l[?25h[?25l[37;69H6[8;30H[?12l[?25h[?25l[37;69H7[8;31H[?12l[?25h[?25l[37;69H8[8;32H[?12l[?25h[?25l[37;69H9[8;33H[?12l[?25h[?25l[37;68H30[8;34H[?12l[?25h[?25l[8;33H[K[9;11H- This file are generated by synopsys:[10;5H        synt/synt_out/compilexx.txt[11;5H        synt/synt_out/report_timingxx.txt[12;5H        synt/synt_out/report_area.txt[13;5H        netlist/top_entity.sdf[14;5H        netlist/top_entity.sdc[15;5H        netlist/top_enetity.v[18;5H[33m# esecution of netlist[19;7H ../sim
 20 ./sim_saif.sh[m[21;11H- This file are generated by modelsim[22;5H        vcd/top_entity.vcd[23;5H        saif/top_entity.saif[24;5H        [27;5H[33m# potenza finale[28;7H ../synt[29;11H /software/scripts/init_synopsys_64.18
 30 dc_shell -f final_power.scr >> ./synt_out/dc_shell_output.txt[m[31;11H- This file are generated by synopsys[32;5H        synt_out/report_power_final.txt[37;68H29[8;33H[?12l[?25h[?25l[8;32H[K[37;69H8[8;32H[?12l[?25h[?25l[8;31H[K[37;69H7[8;31H[?12l[?25h[?25l[8;30H[K[37;69H6[8;30H[?12l[?25h[?25l[8;29H[K[37;69H5[8;29H[?12l[?25h[?25l[8;28H[K[37;69H4[8;28H[?12l[?25h[?25l[8;27H[K[9;11H[33m- This file are generated by synopsys:
 10         synt/synt_out/compilexx.txt
 11         synt/synt_out/report_timingxx.txt
 12         synt/synt_out/report_area.txt
 13         netlist/top_entity.sdf
 14         netlist/top_entity.sdc
 15         netlist/top_enetity.v[m[18;5H[36m# esecution of netlist[m[19;7H ../sim[20;5H./sim_saif.sh[21;11H[33m- This file are generated by modelsim
 22         vcd/top_entity.vcd
 23         saif/top_entity.saif
 24         [m[27;5H[36m# potenza finale[m[28;7H ../synt[29;11H /software/scripts/init_synopsys_64.18[30;5Hdc_shell [35m-f[m final_power.scr [2C ./synt_out/dc_shell_output.txt[31;11H[33m- This file are generated by synopsys
 32         synt_out/report_power_final.txt[m[37;69H3[8;27H[?12l[?25h[?25lt[37;69H4[8;28H[?12l[?25h[?25lM[37;69H5[8;29H[?12l[?25h[?25l[8;28H[K[37;69H4[8;28H[?12l[?25h[?25lm[37;69H5[8;29H[?12l[?25h[?25li[37;69H6[8;30H[?12l[?25h[?25l[8;29H[K[37;69H5[8;29H[?12l[?25h[?25l[8;28H[K[37;69H4[8;28H[?12l[?25h[?25l[8;27H[K[37;69H3[8;27H[?12l[?25h[?25l$[37;69H4[8;28H[?12l[?25h[?25l[35m$t[m[37;69H5[8;29H[?12l[?25h[?25l[35mm[m[37;69H6[8;30H[?12l[?25h[?25l[35mi[m[37;69H7[8;31H[?12l[?25h[?25l[35mn[m[37;69H8[8;32H[?12l[?25h[?25l[35m_[m[37;69H9[8;33H[?12l[?25h[?25l[35me[m[37;68H30[8;34H[?12l[?25h[?25l[35mx[m[37;69H1[8;35H[?12l[?25h[?25l[35mt[m[37;69H2[8;36H[?12l[?25h[?25l[37;66H9[9;36H[?12l[?25h[?25l[37;66H10,26-32[10;36H[?12l[?25h[?25l[37;67H1[11;36H[?12l[?25h[?25l[37;67H2[12;36H[?12l[?25h[?25l[37;67H3,25-31[13;35H[?12l[?25h[?25l[37;67H4[14;35H[?12l[?25h[?25l[37;67H5,24-30[15;34H[?12l[?25h[?25l[37;67H6,1    [16;5H[?12l[?25h[?25l[37;67H7,2[17;6H[?12l[?25h[?25l[37;67H8,23[18;27H[?12l[?25h[?25l[37;67H9,10[19;14H[?12l[?25h[?25l[37;67H8,23[18;27H[?12l[?25h[?25l[37;67H7,2 [17;6H[?12l[?25h[?25l[37;67H6,1[16;5H[?12l[?25h[?25l[37;67H5,24-30[15;34H[?12l[?25h[?25l[37;67H4,25-31[14;35H[?12l[?25h[?25l[37;67H3[13;35H[?12l[?25h[?25l[37;67H2,26-32[12;36H[?12l[?25h[?25l[37;67H1[11;36H[?12l[?25h[?25l[37;67H0[10;36H[?12l[?25h[?25l[37;66H9,32    [9;36H[?12l[?25h[?25l[37;66H8[8;36H[?12l[?25h[?25l[37;66H9[9;36H[?12l[?25h[?25l[37;66H10,26-32[10;36H[?12l[?25h[?25l[37;67H1[11;36H[?12l[?25h[?25l[37;67H2[12;36H[?12l[?25h[?25l[37;67H4,25-31[14;35H[?12l[?25h[?25l[37;67H6,1    [16;5H[?12l[?25h[?25l[37;67H7,2[17;6H[?12l[?25h[?25l[37;67H8,23[18;27H[?12l[?25h[?25l[37;67H7,2 [17;6H[?12l[?25h[?25l[37;67H6,1[16;5H[?12l[?25h[?25l[17;5H[K[18;5H[33m"[m[18;6H[K[19;5H[36m# esecution of netlist[m[20;5H[33mcd[m ../sim[20;14H[K[21;5H./sim_saif.sh[21;18H[K[22;5H[33mecho "- This file are generated by modelsim[23;13Hvcd/top_entity.vcd[m[23;31H[K[24;13H[33msaif/top_entity.saif
 25         
 26 "[m[27;5H[K[28;5H[36m# potenza finale[m[29;5H[33mcd[m ../synt[29;15H[K[30;5H[33msource[m /software/scripts/init_synopsys_64.18[30;49H[K[31;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[32;5H[33mecho "- This file are generated by synopsys
 33         synt_out/report_power_final.txt[m[34;5H[K[35;5H[33m"
 36 [m[36;5H[K[37;67H7[17;5H[?12l[?25h[?25l[33m"[m[18;5H[36m# esecution of netlist[m[19;5H[33mcd[m ../sim[19;14H[K[20;5H./sim_saif.sh[21;5H[33mecho "- This file are generated by modelsim
 22         vcd/top_entity.vcd[m[22;31H[K[23;13H[33msaif/top_entity.saif[m[24;13H[K[25;5H[33m"[m[25;6H[K[26;5H[K[27;5H[36m# potenza finale[m[28;5H[33mcd[m ../synt[28;15H[K[29;5H[33msource[m /software/scripts/init_synopsys_64.18[30;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[31;5H[33mecho "- This file are generated by synopsys[m[31;48H[K[32;5H[33m        synt_out/report_power_final.txt[m[32;44H[K[33;5H[K[34;5H[33m"[m[35;5H[K[36;1H[34m~                                                                                  [m[37;67H6[16;5H[?12l[?25h[?25l[37;67H7[17;5H[?12l[?25h[37;1H[K[17;5H[?25l[37;66H17,1[10CAll[17;5H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;66H[K[37;66H18,1[10CTop[18;5H[K[19;5H[36m# esecution of netlist[m[20;5H[33mcd[m ../sim[20;14H[K[21;5H./sim_saif.sh[21;18H[K[22;5H[33mecho "- This file are generated by modelsim[23;13Hvcd/top_entity.vcd[m[23;31H[K[24;13H[33msaif/top_entity.saif
 25         
 26 "[m[27;5H[K[28;5H[36m# potenza finale[m[29;5H[33mcd[m ../synt[29;15H[K[30;5H[33msource[m /software/scripts/init_synopsys_64.18[30;49H[K[31;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[32;5H[33mecho "- This file are generated by synopsys
 33         synt_out/report_power_final.txt[m[34;5H[K[35;5H[33m"
 36 [m[36;5H[K[18;5H[?12l[?25h[37;1H[K[18;5H[?25l[37;66H18,0-1[8CAll[18;5H[?12l[?25h[?25l[37;66H[K[37;1H:[?12l[?25hw[?25l[?12l[?25hq[?25l[?12l[?25h[?25l"saif.sh" 36L, 750C written
[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim saif.sh 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;37r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[37;1H"saif.sh" 36L, 750C[>c[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 
  3 [m[36mtmin[m=2.85
[33m  4 [m[36mtmax[m=11.40
[33m  5 [m[36mtmin_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"
  6 [m[36mtmax_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmax[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"
  7 [m[36m# esecuzione della sintesi[m
[33m  8 [m./total_synt.sh [35m$tmin[m [35m$tmin_ext[m
[33m  9 echo "- This file are generated by synopsys:
 10         synt/synt_out/compilexx.txt
 11         synt/synt_out/report_timingxx.txt
 12         synt/synt_out/report_area.txt
 13         netlist/top_entity.sdf
 14         netlist/top_entity.sdc
 15         netlist/top_enetity.v
 16 
 17 "
 18 
 19 [m[36m# esecution of netlist[m
[33m 20 cd[m ../sim
[33m 21 [m./sim_saif.sh
[33m 22 echo "- This file are generated by modelsim
 23         vcd/top_entity.vcd
 24         saif/top_entity.saif
 25         
 26 "
 27 
 28 [m[36m# potenza finale[m
[33m 29 cd[m ../synt
[33m 30 source[m /software/scripts/init_synopsys_64.18
[33m 31 [mdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt
[33m 32 echo "- This file are generated by synopsys
 33         synt_out/report_power_final.txt
 34 
 35 "
 36 [m[37;66H18,0-1[8CAll[18;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[37;1H[33m-- INSERT --[m[37;13H[K[37;66H18,1[10CAll[18;5Hepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[37;69H49[18;53H[?12l[?25h[?25l[37;67H7,2 [17;6H[?12l[?25h[?25l[37;67H8,49[18;53H[?12l[?25h[?25l[37;70H8[18;52H[?12l[?25h[?25l[37;70H7[18;51H[?12l[?25h[?25l[37;70H6[18;50H[?12l[?25h[?25l[37;70H5[18;49H[?12l[?25h[?25l[37;70H4[18;48H[?12l[?25h[?25l[37;70H3[18;47H[?12l[?25h[?25l[37;70H2[18;46H[?12l[?25h[?25l[37;70H1[18;45H[?12l[?25h[?25l[37;70H0[18;44H[?12l[?25h[?25l[37;69H39[18;43H[?12l[?25h[?25l[37;70H8[18;42H[?12l[?25h[?25l[37;70H7[18;41H[?12l[?25h[?25l[37;70H6[18;40H[?12l[?25h[?25l[37;70H5[18;39H[?12l[?25h[?25l[37;70H4[18;38H[?12l[?25h[?25l[37;70H3[18;37H[?12l[?25h[?25l[37;70H2[18;36H[?12l[?25h[?25l[37;70H1[18;35H[?12l[?25h[?25l[37;70H0[18;34H[?12l[?25h[?25l[37;69H29[18;33H[?12l[?25h[?25l[37;70H8[18;32H[?12l[?25h[?25l[37;70H7[18;31H[?12l[?25h[?25l[37;70H6[18;30H[?12l[?25h[?25l[37;70H5[18;29H[?12l[?25h[?25l[37;70H4[18;28H[?12l[?25h[?25l[37;70H3[18;27H[?12l[?25h[?25l[37;70H2[18;26H[?12l[?25h[?25l[37;70H1[18;25H[?12l[?25h[?25l[37;70H0[18;24H[?12l[?25h[?25l[37;69H19[18;23H[?12l[?25h[?25l[37;70H8[18;22H[?12l[?25h[?25l[37;70H7[18;21H[?12l[?25h[?25l[37;70H6[18;20H[?12l[?25h[?25l[37;70H5[18;19H[?12l[?25h[?25l[37;70H4[18;18H[?12l[?25h[?25l[37;70H3[18;17H[?12l[?25h[?25l[37;70H2[18;16H[?12l[?25h[?25l[37;70H1[18;15H[?12l[?25h[?25l[37;70H0[18;14H[?12l[?25h[?25l[37;69H9 [18;13H[?12l[?25h[?25l[37;69H8[18;12H[?12l[?25h[?25l[37;69H7[18;11H[?12l[?25h[?25l[37;69H6[18;10H[?12l[?25h[?25l[37;69H5[18;9H[?12l[?25h[?25l[37;69H4[18;8H[?12l[?25h[?25l[37;69H3[18;7H[?12l[?25h[?25l[37;69H2[18;6H[?12l[?25h[?25l[37;69H1[18;5H[?12l[?25h[?25lsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[37;69H2[18;6H[?12l[?25h[?25l[37;67H7[17;6H[?12l[?25h[?25l[37;67H6,1[16;5H[?12l[?25h[?25l[37;67H5[15;5H[?12l[?25h[?25l[37;67H4[14;5H[?12l[?25h[?25l[37;67H3[13;5H[?12l[?25h[?25l[37;67H2[12;5H[?12l[?25h[?25l[37;67H1[11;5H[?12l[?25h[?25l[37;67H0[10;5H[?12l[?25h[?25l[37;66H9,2 [9;6H[?12l[?25h[?25l[37;66H8[8;6H[?12l[?25h[?25l[37;66H7[7;6H[?12l[?25h[?25l[37;66H6[6;6H[?12l[?25h[?25l[37;66H5[5;6H[?12l[?25h[?25l[37;66H4[4;6H[?12l[?25h[?25l[37;66H3[3;6H[?12l[?25h[?25l[37;66H2,1[2;5H[?12l[?25h[?25l[37;66H1,2[1;6H[?12l[?25h[?25l[37;66H2,1[2;5H[?12l[?25h[?25li[37;68H2[2;6H[?12l[?25h[?25l[3;5H[K[4;7H[36min[m=2.85[4;14H[K[5;7H[36max[m=11.40[5;15H[K[6;7H[36min[m[17C[35min[m[7;5H[36mtmax_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmax[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[8;5H[36m# esecuzione della sintesi[m[8;31H[K[9;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[9;36H[K[10;5H[33mecho "- This file are generated by synopsys:[11;27Hcompilexx.txt[m[11;40H[K[12;34H[33mtimingxx.txt[13;13Hsynt/synt_out/report_area.txt[14;34Hf[15;27Htity.sdc
 16         netlist/top_enetity.v[m[17;5H[K[18;5H[33m"[m[18;6H[K[19;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[20;5H[36m# esecution of netlist[m[21;5H[33mcd[m ../sim[21;14H[K[22;5H./sim_saif.sh[22;18H[K[23;5H[33mecho "- This file are generated by modelsim[24;13Hvcd/top_entity.vcd[m[24;31H[K[25;13H[33msaif/top_entity.saif
 26         
 27 "[m[28;5H[K[29;5H[36m# potenza finale[m[30;5H[33mcd[m ../synt[30;15H[K[31;5H[33msource[m /software/scripts/init_synopsys_64.18[31;49H[K[32;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[33;5H[33mecho "- This file are generated by synopsys
 34         synt_out/report_power_final.txt[m[35;5H[K[36;5H[33m"[m[37;66H3,1[11CTop[3;5H[?12l[?25h[?25l[36mtmin[m=2.85[4;7H[36max[m=11.40[5;7H[36min_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[6;7H[36max[m[17C[35max[m[7;5H[36m# esecuzione della sintesi[m[7;31H[K[8;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[9;5H[33mecho "- This file are generated by synopsys:
 10         synt/synt_out/compilexx.txt[m[10;40H[K[11;27H[33mreport_timingxx.txt[12;34Harea.txt[m[12;42H[K[13;13H[33mnetlist/top_entity.sdf[m[13;35H[K[14;34H[33mc[15;27Hetity.v[m[15;34H[K[16;5H[K[17;5H[33m"[m[18;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[19;5H[36m# esecution of netlist[m[19;28H[K[20;5H[33mcd[m ../sim[20;14H[K[21;5H./sim_saif.sh[22;5H[33mecho "- This file are generated by modelsim
 23         vcd/top_entity.vcd[m[23;31H[K[24;13H[33msaif/top_entity.saif[m[25;13H[K[26;5H[33m"[m[26;6H[K[27;5H[K[28;5H[36m# potenza finale[m[29;5H[33mcd[m ../synt[29;15H[K[30;5H[33msource[m /software/scripts/init_synopsys_64.18[31;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[32;5H[33mecho "- This file are generated by synopsys[m[32;48H[K[33;5H[33m        synt_out/report_power_final.txt[m[33;44H[K[34;5H[K[35;5H[33m"[m[36;5H[K[37;66H2,2[11CAll[2;6H[?12l[?25h[?25l[2;5H[K[37;68H1[2;5H[?12l[?25h[?25l[3;5H[K[4;7H[36min[m=2.85[4;14H[K[5;7H[36max[m=11.40[5;15H[K[6;7H[36min[m[17C[35min[m[7;5H[36mtmax_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmax[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[8;5H[36m# esecuzione della sintesi[m[8;31H[K[9;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[9;36H[K[10;5H[33mecho "- This file are generated by synopsys:[11;27Hcompilexx.txt[m[11;40H[K[12;34H[33mtimingxx.txt[13;13Hsynt/synt_out/report_area.txt[14;34Hf[15;27Htity.sdc
 16         netlist/top_enetity.v[m[17;5H[K[18;5H[33m"[m[18;6H[K[19;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[20;5H[36m# esecution of netlist[m[21;5H[33mcd[m ../sim[21;14H[K[22;5H./sim_saif.sh[22;18H[K[23;5H[33mecho "- This file are generated by modelsim[24;13Hvcd/top_entity.vcd[m[24;31H[K[25;13H[33msaif/top_entity.saif
 26         
 27 "[m[28;5H[K[29;5H[36m# potenza finale[m[30;5H[33mcd[m ../synt[30;15H[K[31;5H[33msource[m /software/scripts/init_synopsys_64.18[31;49H[K[32;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[33;5H[33mecho "- This file are generated by synopsys
 34         synt_out/report_power_final.txt[m[35;5H[K[36;5H[33m"[m[37;66H3[13CTop[3;5H[?12l[?25h[?25l[37;66H2[2;5H[?12l[?25h[?25l[4;5H[K[5;7H[36min[m=2.85[5;14H[K[6;7H[36max[m=11.40[6;15H[K[7;7H[36min[m[17C[35min[m[8;5H[36mtmax_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmax[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[9;5H[36m# esecuzione della sintesi[m[9;31H[K[10;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[10;36H[K[11;5H[33mecho "- This file are generated by synopsys:[12;27Hcompilexx.txt[m[12;40H[K[13;34H[33mtimingxx.txt[14;13Hsynt/synt_out/report_area.txt[15;34Hf[16;27Htity.sdc
 17         netlist/top_enetity.v[m[18;5H[K[19;5H[33m"[m[19;6H[K[20;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[21;5H[36m# esecution of netlist[m[22;5H[33mcd[m ../sim[22;14H[K[23;5H./sim_saif.sh[23;18H[K[24;5H[33mecho "- This file are generated by modelsim[25;13Hvcd/top_entity.vcd[m[25;31H[K[26;13H[33msaif/top_entity.saif
 27         
 28 "[m[29;5H[K[30;5H[36m# potenza finale[m[31;5H[33mcd[m ../synt[31;15H[K[32;5H[33msource[m /software/scripts/init_synopsys_64.18[32;49H[K[33;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[34;5H[33mecho "- This file are generated by synopsys
 35         synt_out/report_power_final.txt[m[36;5H[K[37;66H3[3;5H[?12l[?25h[?25ls[37;68H2[3;6H[?12l[?25h[?25lo[37;68H3[3;7H[?12l[?25h[?25lu[37;68H4[3;8H[?12l[?25h[?25lr[37;68H5[3;9H[?12l[?25h[?25lc[37;68H6[3;10H[?12l[?25h[?25l[33msource[m[37;68H7[3;11H[?12l[?25h[?25l[37;68H8[3;12H[?12l[?25h[?25l$[37;68H9[3;13H[?12l[?25h[?25l[35m$B[m[37;68H10[3;14H[?12l[?25h[?25l[35mA[m[37;69H1[3;15H[?12l[?25h[?25l[35mS[m[37;69H2[3;16H[?12l[?25h[?25l[35mH[m[37;69H3[3;17H[?12l[?25h[?25l[35mL[m[37;69H4[3;18H[?12l[?25h[?25l[35mI[m[37;69H5[3;19H[?12l[?25h[?25l[35mB[m[37;69H6[3;20H[?12l[?25h[?25l[37;66H4,1 [4;5H[?12l[?25h[?25l[37;66H5,10[5;14H[?12l[?25h[?25l[37;66H6,11[6;15H[?12l[?25h[?25l[37;66H7,16[7;20H[?12l[?25h[?25l[37;66H8[8;20H[?12l[?25h[?25l[37;66H9[9;20H[?12l[?25h[?25l[37;66H10,16[10;20H[?12l[?25h[?25l[37;67H1[11;20H[?12l[?25h[?25l[37;67H2,10-16[12;20H[?12l[?25h[?25l[37;67H3[13;20H[?12l[?25h[?25l[37;67H4[14;20H[?12l[?25h[?25l[37;67H5[15;20H[?12l[?25h[?25l[37;67H6[16;20H[?12l[?25h[?25l[37;67H7[17;20H[?12l[?25h[?25l[37;67H8,1    [18;5H[?12l[?25h[?25l[37;67H9,2[19;6H[?12l[?25h[?25l[37;66H20,16[20;20H[?12l[?25h[?25l[37;67H1[21;20H[?12l[?25h[?25l[37;67H0[20;20H[?12l[?25h[?25l[37;66H19,2 [19;6H[?12l[?25h[37;1H[K[19;5H[?25l[37;66H19,1[10CTop[19;5H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;66H[K[37;66H20,1[10CTop[20;5H[K[21;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.v [35m-p[m PERIOD [35m-n[m 2.4[22;5H[36m# esecution of netlist[m[23;5H[33mcd[m ../sim[23;14H[K[24;5H./sim_saif.sh[24;18H[K[25;5H[33mecho "- This file are generated by modelsim[26;13Hvcd/top_entity.vcd[m[26;31H[K[27;13H[33msaif/top_entity.saif
 28         
 29 "[m[30;5H[K[31;5H[36m# potenza finale[m[32;5H[33mcd[m ../synt[32;15H[K[33;5H[33msource[m /software/scripts/init_synopsys_64.18[33;49H[K[34;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[35;5H[33mecho "- This file are generated by synopsys
 36         synt_out/report_power_final.txt[20;5H[?12l[?25h[?25l[mu[37;69H2[20;6H[?12l[?25h[?25l[20;5H[K[37;69H1[20;5H[?12l[?25h[?25li[37;69H2[20;6H[?12l[?25h[?25l[20;5H[K[37;69H1[20;5H[?12l[?25h[?25l[36m#[m[37;69H2[20;6H[?12l[?25h[?25l[36m [m[37;69H3[20;7H[?12l[?25h[?25l[36mm[m[37;69H4[20;8H[?12l[?25h[?25l[36mo[m[37;69H5[20;9H[?12l[?25h[?25l[36md[m[37;69H6[20;10H[?12l[?25h[?25l[36mi[m[37;69H7[20;11H[?12l[?25h[?25l[36mf[m[37;69H8[20;12H[?12l[?25h[?25l[36mi[m[37;69H9[20;13H[?12l[?25h[?25l[36mc[m[37;69H10[20;14H[?12l[?25h[?25l[36mo[m[37;70H1[20;15H[?12l[?25h[?25l[36m [m[37;70H2[20;16H[?12l[?25h[?25l[36mi[m[37;70H3[20;17H[?12l[?25h[?25l[36ml[m[37;70H4[20;18H[?12l[?25h[?25l[36m [m[37;70H5[20;19H[?12l[?25h[?25l[36mc[m[37;70H6[20;20H[?12l[?25h[?25l[36ml[m[37;70H7[20;21H[?12l[?25h[?25l[36mo[m[37;70H8[20;22H[?12l[?25h[?25l[36mc[m[37;70H9[20;23H[?12l[?25h[?25l[36mk[m[37;69H20[20;24H[?12l[?25h[?25l[36m [m[37;70H1[20;25H[?12l[?25h[?25l[36md[m[37;70H2[20;26H[?12l[?25h[?25l[36me[m[37;70H3[20;27H[?12l[?25h[?25l[36ml[m[37;70H4[20;28H[?12l[?25h[?25l[36ml[m[37;70H5[20;29H[?12l[?25h[?25l[36ma[m[37;70H6[20;30H[?12l[?25h[?25l[36m [m[37;70H7[20;31H[?12l[?25h[?25l[36ms[m[37;70H8[20;32H[?12l[?25h[?25l[36mi[m[37;70H9[20;33H[?12l[?25h[?25l[36mm[m[37;69H30[20;34H[?12l[?25h[?25l[36mu[m[37;70H1[20;35H[?12l[?25h[?25l[36ml[m[37;70H2[20;36H[?12l[?25h[?25l[36mz[m[37;70H3[20;37H[?12l[?25h[?25l[20;36H[K[37;70H2[20;36H[?12l[?25h[?25l[36ma[m[37;70H3[20;37H[?12l[?25h[?25l[36mi[m[37;70H4[20;38H[?12l[?25h[?25l[20;37H[K[37;70H3[20;37H[?12l[?25h[?25l[36mz[m[37;70H4[20;38H[?12l[?25h[?25l[36mi[m[37;70H5[20;39H[?12l[?25h[?25l[36mo[m[37;70H6[20;40H[?12l[?25h[?25l[36mn[m[37;70H7[20;41H[?12l[?25h[?25l[36me[m[37;70H8[20;42H[?12l[?25h[?25l[36m [m[37;70H9[20;43H[?12l[?25h[?25l[36md[m[37;69H40[20;44H[?12l[?25h[?25l[20;43H[K[37;69H39[20;43H[?12l[?25h[?25l[36mn[m[37;69H40[20;44H[?12l[?25h[?25l[36me[m[37;70H1[20;45H[?12l[?25h[?25l[36ml[m[37;70H2[20;46H[?12l[?25h[?25l[36m [m[37;70H3[20;47H[?12l[?25h[?25l[36mt[m[37;70H4[20;48H[?12l[?25h[?25l[36me[m[37;70H5[20;49H[?12l[?25h[?25l[36ms[m[37;70H6[20;50H[?12l[?25h[?25l[36mt[m[37;70H7[20;51H[?12l[?25h[?25l[36mb[m[37;70H8[20;52H[?12l[?25h[?25l[36me[m[37;70H9[20;53H[?12l[?25h[?25l[36mn[m[37;69H50[20;54H[?12l[?25h[?25l[36mc[m[37;70H1[20;55H[?12l[?25h[?25l[36mh[m[37;70H2[20;56H[?12l[?25h[?25l[37;67H1,50[21;54H[?12l[?25h[?25l[37;69H49[21;53H[?12l[?25h[?25l[37;70H8[21;52H[?12l[?25h[?25l[37;70H7[21;51H[?12l[?25h[?25l[37;70H6[21;50H[?12l[?25h[?25l[37;70H5[21;49H[?12l[?25h[?25l[37;70H4[21;48H[?12l[?25h[?25l[37;70H3[21;47H[?12l[?25h[?25l[37;70H2[21;46H[?12l[?25h[?25l[37;70H1[21;45H[?12l[?25h[?25l[37;70H0[21;44H[?12l[?25h[?25l[37;69H39[21;43H[?12l[?25h[?25l[37;70H8[21;42H[?12l[?25h[?25l[37;70H7[21;41H[?12l[?25h[?25l[37;70H6[21;40H[?12l[?25h[?25l[37;70H5[21;39H[?12l[?25h[?25l[37;70H4[21;38H[?12l[?25h[?25l[37;70H3[21;37H[?12l[?25h[?25l[37;70H2[21;36H[?12l[?25h[?25l[37;70H1[21;35H[?12l[?25h[?25l[37;70H2[21;36H[?12l[?25h[?25l[37;70H3[21;37H[?12l[?25h[?25lh [35m-p[m PERIOD [35m-n[m 2.4[37;70H4[21;38H[?12l[?25h[?25lf [35m-p[m PERIOD [35m-n[m 2.4[37;70H5[21;39H[?12l[?25h[?25l [35m-p[m PERIOD [35m-n[m 2.4[21;55H[K[37;70H4[21;38H[?12l[?25h[?25ld [35m-p[m PERIOD [35m-n[m 2.4[37;70H5[21;39H[?12l[?25h[?25l[37;70H6[21;40H[?12l[?25h[?25l[37;70H7[21;41H[?12l[?25h[?25l[37;70H8[21;42H[?12l[?25h[?25l[37;70H9[21;43H[?12l[?25h[?25l[37;69H40[21;44H[?12l[?25h[?25l[37;70H1[21;45H[?12l[?25h[?25l[37;70H2[21;46H[?12l[?25h[?25l[37;70H3[21;47H[?12l[?25h[?25l[37;70H4[21;48H[?12l[?25h[?25l[37;70H5[21;49H[?12l[?25h[?25l[37;70H6[21;50H[?12l[?25h[?25l[37;70H7[21;51H[?12l[?25h[?25l[37;70H8[21;52H[?12l[?25h[?25l[37;70H9[21;53H[?12l[?25h[?25l[37;69H50[21;54H[?12l[?25h[?25l[37;70H1[21;55H[?12l[?25h[?25l[37;70H2[21;56H[?12l[?25h[?25l[21;55H[K[37;70H1[21;55H[?12l[?25h[?25l[33m2[m[21;54H[K[37;70H0[21;54H[?12l[?25h[?25l[21;53H[K[37;69H49[21;53H[?12l[?25h[?25l$[37;69H50[21;54H[?12l[?25h[?25l[35m$t[m[37;70H1[21;55H[?12l[?25h[?25l[37;67H0[20;55H[?12l[?25h[?25l[37;66H19,2 [19;6H[?12l[?25h[?25l[37;67H8,1[18;5H[?12l[?25h[?25l[37;67H7,24-30[17;34H[?12l[?25h[?25l[37;67H6,25-31[16;35H[?12l[?25h[?25l[37;67H5[15;35H[?12l[?25h[?25l[37;67H4,32-38[14;42H[?12l[?25h[?25l[37;67H3,36-42[13;46H[?12l[?25h[?25l[37;67H2,30-36[12;40H[?12l[?25h[?25l[37;67H1,45   [11;49H[?12l[?25h[?25l[37;67H0,32[10;36H[?12l[?25h[?25l[37;66H9,27 [9;31H[?12l[?25h[?25l[37;66H10,32[10;36H[?12l[?25h[?25l[37;66H9,27 [9;31H[?12l[?25h[?25l[37;66H8,39[8;43H[?12l[?25h[?25l[37;66H7[7;43H[?12l[?25h[?25l[37;66H8[8;43H[?12l[?25h[37;1H[K[8;42H[?25l[37;66H8,38[10CTop[8;42H[?12l[?25h[?25l[8;5H[36m# esecuzione della sintesi[m[8;31H[K[9;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[10;5H[33mecho "- This file are generated by synopsys:
 11         synt/synt_out/compilexx.txt[m[11;40H[K[12;27H[33mreport_timingxx.txt[13;34Harea.txt[m[13;42H[K[14;13H[33mnetlist/top_entity.sdf[m[14;35H[K[15;34H[33mc[16;27Hetity.v[m[16;34H[K[17;5H[K[18;5H[33m"[m[19;5H[36m# modifico il clock della simulazione nel testbench[m[20;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.vhd [35m-p[m PERIOD [35m-n[m [35m$t[m[20;55H[K[21;5H[36m# esecution of netlist[m[21;28H[K[22;5H[33mcd[m ../sim[22;14H[K[23;5H./sim_saif.sh[24;5H[33mecho "- This file are generated by modelsim
 25         vcd/top_entity.vcd[m[25;31H[K[26;13H[33msaif/top_entity.saif[m[27;13H[K[28;5H[33m"[m[28;6H[K[29;5H[K[30;5H[36m# potenza finale[m[31;5H[33mcd[m ../synt[31;15H[K[32;5H[33msource[m /software/scripts/init_synopsys_64.18[33;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[34;5H[33mecho "- This file are generated by synopsys[m[34;48H[K[35;5H[33m        synt_out/report_power_final.txt[m[35;44H[K[36;5H[K[37;68H1 [8;5H[?12l[?25h[?25l[37;66H7[7;5H[?12l[?25h[?25l[37;68H2[7;6H[?12l[?25h[?25l[37;68H3[7;7H[?12l[?25h[?25l[37;68H4[7;8H[?12l[?25h[?25l[37;68H5[7;9H[?12l[?25h[?25l[37;68H6[7;10H[?12l[?25h[?25l[37;68H5[7;9H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;66H[K[37;66H7,5[11CTop[7;9H[?12l[?25h[?25l[36m_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[7;42H[K[37;68H4[7;8H[?12l[?25h[?25l[36m_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[7;41H[K[37;68H3[7;7H[?12l[?25h[?25l[36m_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[7;40H[K[37;68H2[7;6H[?12l[?25h[?25l[37;66H6[6;6H[?12l[?25h[?25l[37;68H3[6;7H[?12l[?25h[?25l[37;68H4[6;8H[?12l[?25h[?25l[37;68H5[6;9H[?12l[?25h[?25l[37;68H6[6;10H[?12l[?25h[?25l[37;68H5[6;9H[?12l[?25h[?25l[37;66H5[5;9H[?12l[?25h[?25l[37;66H6[6;9H[?12l[?25h[?25l[37;68H6[6;10H[?12l[?25h[?25l[37;68H7[6;11H[?12l[?25h[?25l[37;68H8[6;12H[?12l[?25h[?25l[37;68H9[6;13H[?12l[?25h[?25l[37;68H10[6;14H[?12l[?25h[?25l[37;69H1[6;15H[?12l[?25h[?25l[7;5H[K[8;5H[36mt_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[9;5H[36m# esecuzione della sintesi[m[9;31H[K[10;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[10;36H[K[11;5H[33mecho "- This file are generated by synopsys:[12;27Hcompilexx.txt[m[12;40H[K[13;34H[33mtimingxx.txt[14;13Hsynt/synt_out/report_area.txt[15;34Hf[16;27Htity.sdc
 17         netlist/top_enetity.v[m[18;5H[K[19;5H[33m"[m[19;6H[K[20;5H[36m# modifico il clock della simulazione nel testbench[m[21;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.vhd [35m-p[m PERIOD [35m-n[m [35m$t[m[22;5H[36m# esecution of netlist[m[23;5H[33mcd[m ../sim[23;14H[K[24;5H./sim_saif.sh[24;18H[K[25;5H[33mecho "- This file are generated by modelsim[26;13Hvcd/top_entity.vcd[m[26;31H[K[27;13H[33msaif/top_entity.saif
 28         
 29 "[m[30;5H[K[31;5H[36m# potenza finale[m[32;5H[33mcd[m ../synt[32;15H[K[33;5H[33msource[m /software/scripts/init_synopsys_64.18[33;49H[K[34;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[35;5H[33mecho "- This file are generated by synopsys
 36         synt_out/report_power_final.txt[m[37;66H7,1 [7;5H[?12l[?25h[?25lt[37;68H2[7;6H[?12l[?25h[?25l[36mt[m=[37;68H3[7;7H[?12l[?25h[?25lt[37;68H4[7;8H[?12l[?25h[?25lm[37;68H5[7;9H[?12l[?25h[?25li[37;68H6[7;10H[?12l[?25h[?25ln[37;68H7[7;11H[?12l[?25h[?25l[37;68H6[7;10H[?12l[?25h[?25l[37;68H5[7;9H[?12l[?25h[?25l[37;68H4[7;8H[?12l[?25h[?25l[37;68H3[7;7H[?12l[?25h[?25l[37;68H2[7;6H[?12l[?25h[?25l[37;68H1[7;5H[?12l[?25h[?25l[7;5H[K[8;6H=tmin[8;11H[K[9;5H[36mt_ext[m=[33m"_[m[35m$([m[33mecho [m[35m$tmin[m[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[10;5H[36m# esecuzione della sintesi[m[10;31H[K[11;5H./total_synt.sh [35m$tmin[m [35m$tmin_ext[m[11;36H[K[12;5H[33mecho "- This file are generated by synopsys:[13;27Hcompilexx.txt[m[13;40H[K[14;34H[33mtimingxx.txt[15;13Hsynt/synt_out/report_area.txt[16;34Hf[17;27Htity.sdc
 18         netlist/top_enetity.v[m[19;5H[K[20;5H[33m"[m[20;6H[K[21;5H[36m# modifico il clock della simulazione nel testbench[m[22;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.vhd [35m-p[m PERIOD [35m-n[m [35m$t[m[23;5H[36m# esecution of netlist[m[24;5H[33mcd[m ../sim[24;14H[K[25;5H./sim_saif.sh[25;18H[K[26;5H[33mecho "- This file are generated by modelsim[27;13Hvcd/top_entity.vcd[m[27;31H[K[28;13H[33msaif/top_entity.saif
 29         
 30 "[m[31;5H[K[32;5H[36m# potenza finale[m[33;5H[33mcd[m ../synt[33;15H[K[34;5H[33msource[m /software/scripts/init_synopsys_64.18[34;49H[K[35;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[36;5H[33mecho "- This file are generated by synopsys[m[37;66H8[8;5H[?12l[?25h[?25l[37;68H2[8;6H[?12l[?25h[?25l[37;68H3[8;7H[?12l[?25h[?25l[37;68H4[8;8H[?12l[?25h[?25l[37;68H3[8;7H[?12l[?25h[?25l[35m$tmin[m[37;68H4[8;8H[?12l[?25h[?25l[37;66H9[9;8H[?12l[?25h[?25l[37;68H5[9;9H[?12l[?25h[?25l[37;68H6[9;10H[?12l[?25h[?25l[37;68H7[9;11H[?12l[?25h[?25l[37;68H8[9;12H[?12l[?25h[?25l[37;68H9[9;13H[?12l[?25h[?25l[1C[35m[46m([23C)[m[37;68H10[9;14H[?12l[?25h[?25l[37;66H[K[37;66H9,11[10CTop[9;15H[?12l[?25h[?25l[35m([23C)[m[37;69H2[9;16H[?12l[?25h[?25l[37;69H3[9;17H[?12l[?25h[?25l[37;69H4[9;18H[?12l[?25h[?25l[37;69H5[9;19H[?12l[?25h[?25l[37;69H6[9;20H[?12l[?25h[?25l[37;69H7[9;21H[?12l[?25h[?25l[37;69H8[9;22H[?12l[?25h[?25l[37;69H9[9;23H[?12l[?25h[?25l[37;68H20[9;24H[?12l[?25h[?25l[37;69H1[9;25H[?12l[?25h[?25l[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[9;39H[K[37;69H0[9;24H[?12l[?25h[?25l[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[9;38H[K[37;68H19[9;23H[?12l[?25h[?25l[33m [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m[33m"[m[9;37H[K[37;69H8[9;22H[?12l[?25h[?25l[37;66H10,18[10;22H[?12l[?25h[?25l[37;67H1[11;22H[?12l[?25h[?25l[37;70H9[11;23H[?12l[?25h[?25l[37;69H20[11;24H[?12l[?25h[?25l[37;70H1[11;25H[?12l[?25h[?25l[37;70H2[11;26H[?12l[?25h[?25l[37;70H1[11;25H[?12l[?25h[?25l[37;70H2[11;26H[?12l[?25h[?25l [35m$tmin_ext[m[11;35H[K[37;70H1[11;25H[?12l[?25h[?25l [35m$tmin_ext[m[11;34H[K[37;70H0[11;24H[?12l[?25h[?25l [35m$tmin_ext[m[11;33H[K[37;69H19[11;23H[?12l[?25h[?25l[37;69H20[11;24H[?12l[?25h[?25l[37;70H1[11;25H[?12l[?25h[?25l[37;70H2[11;26H[?12l[?25h[?25l[37;70H3[11;27H[?12l[?25h[?25l[37;70H4[11;28H[?12l[?25h[?25l[37;70H5[11;29H[?12l[?25h[?25l[35m_ext[m[11;32H[K[37;70H4[11;28H[?12l[?25h[?25l[35m_ext[m[11;31H[K[37;70H3[11;27H[?12l[?25h[?25l[35m_ext[m[11;30H[K[37;70H2[11;26H[?12l[?25h[?25l[37;67H2[12;26H[?12l[?25h[?25l[37;67H3,16-22[13;26H[?12l[?25h[?25l[37;67H4[14;26H[?12l[?25h[?25l[37;67H5[15;26H[?12l[?25h[?25l[37;67H6[16;26H[?12l[?25h[?25l[37;67H7[17;26H[?12l[?25h[?25l[37;67H8[18;26H[?12l[?25h[?25l[37;67H9,1    [19;5H[?12l[?25h[?25l[37;66H20,2[20;6H[?12l[?25h[?25l[37;67H1,22[21;26H[?12l[?25h[?25l[37;67H2[22;26H[?12l[?25h[?25l[37;67H3[23;26H[?12l[?25h[?25l[37;67H4,10[24;14H[?12l[?25h[?25l[37;67H5,14[25;18H[?12l[?25h[?25l[37;67H6,22[26;26H[?12l[?25h[?25l[37;67H7,16-22[27;26H[?12l[?25h[?25l[37;67H8[28;26H[?12l[?25h[?25l[37;67H9,3-9  [29;13H[?12l[?25h[?25l[37;66H30,2  [30;6H[?12l[?25h[?25l[37;67H1,1[31;5H[?12l[?25h[?25l[37;67H2,17[32;21H[?12l[?25h[?25l[37;67H3,11[33;15H[?12l[?25h[?25l[37;67H4,22[34;26H[?12l[?25h[?25l[37;67H5[35;26H[?12l[?25h[?25l[37;67H6[36;26H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 37         synt_out/report_power_final.txt[m[37;66H[K[37;66H37,16-22      25%[36;26H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 38 [m[37;66H[K[37;66H38,1[10C50%[36;5H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 39 "[m[37;66H[K[37;66H39,2[10C75%[36;6H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 40 [m[37;66H[K[37;66H40,1[10CBot[36;5H[?12l[?25h[?25l[37;66H39,2[35;6H[?12l[?25h[?25l[37;67H8,1[34;5H[?12l[?25h[?25l[37;67H7,16-22[33;26H[?12l[?25h[?25l[37;67H6,22   [32;26H[?12l[?25h[?25l[37;67H5[31;26H[?12l[?25h[?25l[37;67H4[30;26H[?12l[?25h[?25l[37;67H3,11[29;15H[?12l[?25h[?25l[37;67H2,17[28;21H[?12l[?25h[?25l[37;67H1,1 [27;5H[?12l[?25h[?25l[37;67H0,2[26;6H[?12l[?25h[?25l[37;66H29,3-9[25;13H[?12l[?25h[?25l[37;67H8,16-22[24;26H[?12l[?25h[?25l[37;67H7[23;26H[?12l[?25h[?25l[37;67H6,22   [22;26H[?12l[?25h[?25l[37;67H5,14[21;18H[?12l[?25h[?25l[37;67H4,10[20;14H[?12l[?25h[?25l[37;67H3,22[19;26H[?12l[?25h[?25l[37;67H2[18;26H[?12l[?25h[?25l[37;67H1[17;26H[?12l[?25h[37;1H[K[17;25H[?25l[37;66H21,21[9CBot[17;25H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;66H[K[37;66H22,1[10C80%[18;5H[K[19;5Hsepf [35m-f[m clk_gen.scr [35m-d[m clk_gen.vhd [35m-p[m PERIOD [35m-n[m [35m$t[m[20;5H[36m# esecution of netlist[m[21;5H[33mcd[m ../sim[21;14H[K[22;5H./sim_saif.sh[22;18H[K[23;5H[33mecho "- This file are generated by modelsim[24;13Hvcd/top_entity.vcd[m[24;31H[K[25;13H[33msaif/top_entity.saif
 30         
 31 "[m[28;5H[K[29;5H[36m# potenza finale[m[30;5H[33mcd[m ../synt[30;15H[K[31;5H[33msource[m /software/scripts/init_synopsys_64.18[31;49H[K[32;5Hdc_shell [35m-f[m final_power.scr [33m>>[m ./synt_out/dc_shell_output.txt[33;5H[33mecho "- This file are generated by synopsys
 38         synt_out/report_power_final.txt[m[35;5H[K[36;5H[33m"[18;5H[?12l[?25h[?25l[mc[37;69H2[18;6H[?12l[?25h[?25l[33mcd[m[37;69H3[18;7H[?12l[?25h[?25l[37;69H4[18;8H[?12l[?25h[?25l.[37;69H5[18;9H[?12l[?25h[?25l.[37;69H6[18;10H[?12l[?25h[?25l/[37;69H7[18;11H[?12l[?25h[?25lt[37;69H8[18;12H[?12l[?25h[?25lb[37;69H9[18;13H[?12l[?25h[?25l[37;67H1[17;13H[?12l[?25h[?25l[37;67H0,2[16;6H[?12l[?25h[?25l[37;66H19,1[15;5H[?12l[?25h[?25l[37;67H8,3-9[14;13H[?12l[?25h[?25l[37;67H7[13;13H[?12l[?25h[?25l[37;67H6[12;13H[?12l[?25h[?25l[37;67H5[11;13H[?12l[?25h[?25l[37;67H4[10;13H[?12l[?25h[?25l[37;67H3[9;13H[?12l[?25h[?25l[37;67H2,9  [8;13H[?12l[?25h[?25l[37;67H1[7;13H[?12l[?25h[?25l[37;67H0[6;13H[?12l[?25h[?25l[37;66H9,9 [5;13H[?12l[?25h[?25l[37;66H8,8[4;12H[?12l[?25h[?25l[37;66H7,1[3;5H[?12l[?25h[?25l[37;66H6,9[2;13H[?12l[?25h[?25l[37;66H5[1;13H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  4 [m[37;66H[K[37;66H4,1[11C60%[1;5H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  3 source[m [35m$BASHLIB[m[37;66H[K[37;66H3,9[11C40%[1;13H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  2 [m[37;66H[K[37;66H2,1[11C20%[1;5H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m[37;66H[K[37;66H1,9[11CTop[1;13H[?12l[?25h[?25l[37;66H5[5;13H[?12l[?25h[?25l[37;66H9[9;13H[?12l[?25h[?25l[37;66H13,3-9[13;13H[?12l[?25h[?25l[37;67H7[17;13H[?12l[?25h[?25l[37;66H21,9  [21;13H[?12l[?25h[?25l[37;67H9,3-9[29;13H[?12l[?25h[?25l[37;66H33,9  [33;13H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 37 echo "- This file are generated by synopsys[m[37;66H[K[37;66H37,9[10C20%[36;13H[?12l[?25h[?25l[1;36r[1;1H[4M[1;37r[33;1H[33m 38         synt_out/report_power_final.txt
 39 
 40 "
 41 [m[37;66H[K[37;66H41,1[10CBot[36;5H[?12l[?25h[?25l[37;66H37,9[32;13H[?12l[?25h[?25l[37;67H3[28;13H[?12l[?25h[?25l[37;66H29,3-9[24;13H[?12l[?25h[?25l[37;67H5,9  [20;13H[?12l[?25h[?25l[37;67H6[21;13H[?12l[?25h[?25l[37;67H7[22;13H[?12l[?25h[?25l[37;67H8,3-9[23;13H[?12l[?25h[?25l[37;67H9[24;13H[?12l[?25h[?25l[37;66H30[25;13H[?12l[?25h[?25l[37;67H1,2  [26;6H[?12l[?25h[?25l[37;67H2,1[27;5H[?12l[?25h[?25l[37;67H1,2[26;6H[?12l[?25h[?25l[37;67H0,3-9[25;13H[?12l[?25h[?25l[37;66H29[24;13H[?12l[?25h[?25l[37;67H8[23;13H[?12l[?25h[?25l[37;67H7,9  [22;13H[?12l[?25h[?25l[37;67H6[21;13H[?12l[?25h[?25l[37;67H5[20;13H[?12l[?25h[?25l[37;67H4[19;13H[?12l[?25h[?25l[37;67H3[18;13H[?12l[?25h[?25l[37;67H2[17;13H[?12l[?25h[?25l[37;67H1[16;13H[?12l[?25h[?25l[37;67H0,2[15;6H[?12l[?25h[?25l[37;66H19,1[14;5H[?12l[?25h[?25l[37;67H7,3-9[12;13H[?12l[?25h[?25l[37;67H6[11;13H[?12l[?25h[?25l[37;67H5[10;13H[?12l[?25h[?25l[37;67H4[9;13H[?12l[?25h[?25l[37;67H3[8;13H[?12l[?25h[?25l[37;67H2,9  [7;13H[?12l[?25h[?25l[37;67H1[6;13H[?12l[?25h[?25l[37;67H0[5;13H[?12l[?25h[?25l[37;66H9,9 [4;13H[?12l[?25h[?25l[37;66H8,8[3;12H[?12l[?25h[?25l[37;66H7,1[2;5H[?12l[?25h[?25l[37;66H6,9[1;13H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  5 [m[36mtmin[m=2.85[37;66H[K[37;66H5,9[11C80%[1;13H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  4 [m[37;66H[K[37;66H4,1[11C60%[1;5H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  3 source[m [35m$BASHLIB[m[37;66H[K[37;66H3,9[11C40%[1;13H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  2 [m[37;66H[K[37;66H2,1[11C20%[1;5H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m[37;66H[K[37;66H1,9[11CTop[1;13H[?12l[?25h[?25l[37;66H2,1[2;5H[?12l[?25h[?25l[37;66H3,9[3;13H[?12l[?25h[?25l[37;66H4,1[4;5H[?12l[?25h[?25l[37;66H5,9[5;13H[?12l[?25h[?25l[37;66H6[6;13H[?12l[?25h[?25l[37;66H7,1[7;5H[?12l[?25h[?25l[37;66H8,8[8;12H[?12l[?25h[?25l[37;66H9,9[9;13H[?12l[?25h[?25l[37;66H8,8[8;12H[?12l[?25h[?25l[35mi[m[37;68H9[8;13H[?12l[?25h[?25l[8;12H[K[37;68H8[8;12H[?12l[?25h[?25l[8;11H[K[37;68H7[8;11H[?12l[?25h[?25l[8;10H[K[37;68H6[8;10H[?12l[?25h[?25l[8;9H[K[37;68H5[8;9H[?12l[?25h[?25l$[8;8H[K[37;68H4[8;8H[?12l[?25h[?25l[35m$1[m[37;68H5[8;9H[?12l[?25h[?25l[37;66H9[9;9H[?12l[?25h[?25l[37;66H10,5[10;9H[?12l[?25h[?25l[37;67H1[11;9H[?12l[?25h[?25l[37;67H2[12;9H[?12l[?25h[?25l[37;67H3,2-5[13;9H[?12l[?25h[?25l[37;67H4[14;9H[?12l[?25h[?25l[37;67H5[15;9H[?12l[?25h[?25l[37;67H6[16;9H[?12l[?25h[?25l[37;67H7[17;9H[?12l[?25h[?25l[37;67H8[18;9H[?12l[?25h[?25l[37;67H9,1  [19;5H[?12l[?25h[?25l[37;66H20,2[20;6H[?12l[?25h[?25l[37;67H1,5[21;9H[?12l[?25h[?25l[37;67H2[22;9H[?12l[?25h[?25l[37;67H3[23;9H[?12l[?25h[?25l[37;67H4[24;9H[?12l[?25h[?25l[37;67H5[25;9H[?12l[?25h[?25l[37;67H6[26;9H[?12l[?25h[?25l[37;67H7[27;9H[?12l[?25h[?25l[37;67H8,2-5[28;9H[?12l[?25h[?25l[37;67H9[29;9H[?12l[?25h[?25l[37;66H30[30;9H[?12l[?25h[?25l[37;67H1,2  [31;6H[?12l[?25h[?25l[37;67H2,1[32;5H[?12l[?25h[?25l[37;67H3,5[33;9H[?12l[?25h[?25l[37;67H4[34;9H[?12l[?25h[?25l[37;67H5[35;9H[?12l[?25h[?25l[37;67H6[36;9H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 37 echo "- This file are generated by synopsys[m[37;66H[K[37;66H37,5[10C20%[36;9H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 38         synt_out/report_power_final.txt[m[37;66H[K[37;66H38,2-5[8C40%[36;9H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 39 [m[37;66H[K[37;66H39,1[10C60%[36;5H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 40 "[m[37;66H[K[37;66H40,2[10C80%[36;6H[?12l[?25h[?25l[1;36r[36;1H
[1;37r[36;1H[33m 41 [m[37;66H[K[37;66H41,1[10CBot[36;5H[?12l[?25h[?25l[37;67H0,2[35;6H[?12l[?25h[?25l[37;66H39,1[34;5H[?12l[?25h[?25l[37;67H8,2-5[33;9H[?12l[?25h[?25l[37;67H7,5  [32;9H[?12l[?25h[?25l[37;67H6[31;9H[?12l[?25h[?25l[37;67H5[30;9H[?12l[?25h[?25l[37;67H4[29;9H[?12l[?25h[?25l[37;67H3[28;9H[?12l[?25h[?25l[37;67H2,1[27;5H[?12l[?25h[?25l[37;67H1,2[26;6H[?12l[?25h[?25l[37;67H0,2-5[25;9H[?12l[?25h[?25l[37;66H29[24;9H[?12l[?25h[?25l[37;67H8[23;9H[?12l[?25h[?25l[37;67H7,5  [22;9H[?12l[?25h[?25l[37;67H6[21;9H[?12l[?25h[?25l[37;67H5[20;9H[?12l[?25h[?25l[37;67H4[19;9H[?12l[?25h[?25l[37;67H3[18;9H[?12l[?25h[?25l[37;67H2[17;9H[?12l[?25h[?25l[37;67H1[16;9H[?12l[?25h[?25l[37;67H0,2[15;6H[?12l[?25h[?25l[37;66H19,1[14;5H[?12l[?25h[?25l[37;67H8,2-5[13;9H[?12l[?25h[?25l[37;67H7[12;9H[?12l[?25h[?25l[37;67H6[11;9H[?12l[?25h[?25l[37;67H5[10;9H[?12l[?25h[?25l[37;67H4[9;9H[?12l[?25h[?25l[37;67H3[8;9H[?12l[?25h[?25l[37;67H2,5  [7;9H[?12l[?25h[?25l[37;67H1[6;9H[?12l[?25h[?25l[37;67H0[5;9H[?12l[?25h[?25l[37;66H9,5 [4;9H[?12l[?25h[?25l[37;66H8[3;9H[?12l[?25h[?25l[37;66H7,1[2;5H[?12l[?25h[?25l[37;66H6,5[1;9H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  5 [m[36mtmin[m=2.85[37;66H[K[37;66H5,5[11C80%[1;9H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  4 [m[37;66H[K[37;66H4,1[11C60%[1;5H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  3 source[m [35m$BASHLIB[m[37;66H[K[37;66H3,5[11C40%[1;9H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  2 [m[37;66H[K[37;66H2,1[11C20%[1;5H[?12l[?25h[?25l[1;36r[1;1H[L[1;37r[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m[37;66H[K[37;66H1,5[11CTop[1;9H[?12l[?25h[37;1H[K[1;8H[?25l[37;66H1,4[11CTop[1;8H[?12l[?25h[?25l[37;66H[K[37;1H:[?12l[?25hw[?25l[?12l[?25hq[?25l[?12l[?25h[?25l"saif.sh" 41L, 833C written
[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m ./saif.sh 2.85
Creation of variables.scr with tclk min
---------------  synt.sh starts ------------------
-Elimination of work directory and we creation of a new one
-Inizialization of synopsys
-Execution of synthesys through synt.scr, output is redirected in synt_out/dc_shell_output.txt
-Execution of script for creation of sdf and sdc file
--------------- end


- This file are generated by synopsys:
		synt/synt_out/compilexx.txt
		synt/synt_out/report_timingxx.txt
		synt/synt_out/report_area.txt
		netlist/top_entity.sdf
		netlist/top_entity.sdc
		netlist/top_enetity.v


-f clk_gen.scr -d clk_gen.vhd -p PERIOD -n 2.85 --
PERIOD
--------------- sim_saif  starts ------------------------------------
-Elimination and re-creation of work dir
-Setting of 6.2g version of modelsim
-Execution of modelsim, output log in saif/log directory
# Fatal error in Process line__26 at ../tb/IIR_tb_out.vhd line 62
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1164): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1166): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1168): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1170): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1172): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1174): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1176): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1178): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1180): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1182): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1184): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1186): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1276): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1280): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1284): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1286): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1290): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1292): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1294): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1367): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1369): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1371): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1373): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1377): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1379): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1381): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1383): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1385): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1387): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1389): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1391): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1441): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1443): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1445): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1447): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1449): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1451): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1453): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1455): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1457): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1459): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1461): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1463): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1471): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1478): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(3161): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1164): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1166): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1168): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1170): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1172): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1174): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1176): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1178): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1180): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1182): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1184): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1186): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1276): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1280): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1284): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1286): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1290): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1292): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1294): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1367): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1369): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1371): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1373): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1377): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1379): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1381): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1383): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1385): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1387): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1389): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1391): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1441): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1443): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1445): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1447): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1449): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1451): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1453): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1455): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1457): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1459): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1461): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1463): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1471): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1478): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(3161): [TFMPC] - Too few port connections. Expected 5, found 4.
-Elimination of wlf file
rm: cannot remove â€˜wlf*â€™: No such file or directory
--------------- end


VCD to SAIF translator version O-2018.06-SP4 Synopsys, Inc.
direct mapping all VCD instances
processing header of VCD file: ../vcd/IIR_filter.vcd
processing value changes of VCD file: ../vcd/IIR_filter.vcd
generating backward SAIF file: ../saif/IIR_filter.saif
- This file are generated by modelsim
		vcd/top_entity.vcd
		saif/top_entity.saif
		


[1]+  Stopped                 ./saif.sh 2.85
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m ls
command.log    final_power.scr  [0m[01;34mscripts[0m           [01;34msynt_out[0m       variables_gen.scr
[01;34mconstraints[0m    [01;32mrmwork[0m           supp.txt          [01;32msynt_save.sh[0m   variables.scr
default.svf    [01;32msaif.sh[0m          [01;34msynt_db[0m           synt.scr       [01;32mvcdtosaif.sh[0m
filenames.log  save.scr         [01;32msynt_list_clk.sh[0m  [01;32mtotal_synt.sh[0m  [01;34mwork[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m cim fi[K[K[K[K[K[Kvim final_power.scr 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;37r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[37;1H"final_power.scr" 5L, 224C[>c[1;1H[33m  1 [msource variables.scr
[33m  2 [mread_verilog -netlist ../netlist/IIR_filter.v
[33m  3 [mread_saif -input ../saif/IIR_filter.saif -instance IIR_tb/UUT -unit ns -scale 1[4;1H[33m  4 [mcreate_clock -name MY_CLK CLK
[33m  5 [mreport_power > $out_dir/report_power_final.txt
[34m~                                                                                  [7;1H~                                                                                  [8;1H~                                                                                  [9;1H~                                                                                  [10;1H~                                                                                  [11;1H~                                                                                  [12;1H~                                                                                  [13;1H~                                                                                  [14;1H~                                                                                  [15;1H~                                                                                  [16;1H~                                                                                  [17;1H~                                                                                  [18;1H~                                                                                  [19;1H~                                                                                  [20;1H~                                                                                  [21;1H~                                                                                  [22;1H~                                                                                  [23;1H~                                                                                  [24;1H~                                                                                  [25;1H~                                                                                  [26;1H~                                                                                  [27;1H~                                                                                  [28;1H~                                                                                  [29;1H~                                                                                  [30;1H~                                                                                  [31;1H~                                                                                  [32;1H~                                                                                  [33;1H~                                                                                  [34;1H~                                                                                  [35;1H~                                                                                  [36;1H~                                                                                  [m[37;66H1,1[11CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[37;66H2[2;5H[?12l[?25h[?25l[37;66H3[3;5H[?12l[?25h[?25l[37;66H4[4;5H[?12l[?25h[?25l[37;66H5[5;5H[?12l[?25h[?25l[37;68H2[5;6H[?12l[?25h[?25l[37;68H3[5;7H[?12l[?25h[?25l[37;68H4[5;8H[?12l[?25h[?25l[37;68H5[5;9H[?12l[?25h[?25l[37;68H6[5;10H[?12l[?25h[?25l[37;68H7[5;11H[?12l[?25h[?25l[37;68H8[5;12H[?12l[?25h[?25l[37;68H9[5;13H[?12l[?25h[?25l[37;68H10[5;14H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[37;69H2[5;16H[?12l[?25h[?25l[37;69H3[5;17H[?12l[?25h[?25l[37;69H4[5;18H[?12l[?25h[?25l[37;69H5[5;19H[?12l[?25h[?25l[37;69H6[5;20H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H9[5;23H[?12l[?25h[?25l[37;68H20[5;24H[?12l[?25h[?25l[37;69H1[5;25H[?12l[?25h[?25l[37;69H2[5;26H[?12l[?25h[?25l[37;69H3[5;27H[?12l[?25h[?25l[37;69H4[5;28H[?12l[?25h[?25l[37;69H5[5;29H[?12l[?25h[?25l[37;69H6[5;30H[?12l[?25h[?25l[37;69H7[5;31H[?12l[?25h[?25l[37;69H8[5;32H[?12l[?25h[?25l[37;69H9[5;33H[?12l[?25h[?25l[37;68H30[5;34H[?12l[?25h[?25l[37;69H1[5;35H[?12l[?25h[?25l[37;69H2[5;36H[?12l[?25h[?25l[37;69H3[5;37H[?12l[?25h[?25l[37;69H4[5;38H[?12l[?25h[?25l[37;69H5[5;39H[?12l[?25h[?25l[37;69H6[5;40H[?12l[?25h[?25l[37;69H7[5;41H[?12l[?25h[?25l[37;69H8[5;42H[?12l[?25h[?25l[37;69H9[5;43H[?12l[?25h[?25l[37;68H40[5;44H[?12l[?25h[?25l[37;69H1[5;45H[?12l[?25h[?25l[37;69H2[5;46H[?12l[?25h[?25l[37;69H3[5;47H[?12l[?25h[?25l[37;69H4[5;48H[?12l[?25h[?25l[37;69H3[5;47H[?12l[?25h[?25l[37;68H1 [5;5H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;13H[K[37;66H5,1[11CAll[5;5H[?12l[?25h[?25l[37;68H2[5;6H[?12l[?25h[?25l[37;68H3[5;7H[?12l[?25h[?25l[37;68H4[5;8H[?12l[?25h[?25l[37;68H5[5;9H[?12l[?25h[?25l[37;68H6[5;10H[?12l[?25h[?25l[37;68H7[5;11H[?12l[?25h[?25l[37;68H8[5;12H[?12l[?25h[?25l[37;68H9[5;13H[?12l[?25h[?25l[37;68H10[5;14H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[37;69H2[5;16H[?12l[?25h[?25l[37;69H3[5;17H[?12l[?25h[?25l[37;69H4[5;18H[?12l[?25h[?25l[37;69H5[5;19H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H9[5;23H[?12l[?25h[?25l[37;68H20[5;24H[?12l[?25h[?25l[37;69H1[5;25H[?12l[?25h[?25l[37;69H2[5;26H[?12l[?25h[?25l[37;69H3[5;27H[?12l[?25h[?25l[37;69H4[5;28H[?12l[?25h[?25l[37;69H5[5;29H[?12l[?25h[?25l[37;69H6[5;30H[?12l[?25h[?25l[37;69H7[5;31H[?12l[?25h[?25l[37;69H9[5;33H[?12l[?25h[?25l[37;68H30[5;34H[?12l[?25h[?25l[37;69H1[5;35H[?12l[?25h[?25l[37;69H2[5;36H[?12l[?25h[?25l[37;69H3[5;37H[?12l[?25h[?25l[37;69H4[5;38H[?12l[?25h[?25l[37;69H5[5;39H[?12l[?25h[?25l[37;69H6[5;40H[?12l[?25h[?25l[37;69H7[5;41H[?12l[?25h[?25l[37;69H8[5;42H[?12l[?25h[?25l[37;69H9[5;43H[?12l[?25h[?25l[37;68H40[5;44H[?12l[?25h[?25l[37;69H1[5;45H[?12l[?25h[?25l[37;69H2[5;46H[?12l[?25h[?25l[37;69H3[5;47H[?12l[?25h[?25l[37;69H4[5;48H[?12l[?25h[?25l[37;69H5[5;49H[?12l[?25h[?25l[37;69H6[5;50H[?12l[?25h[?25l[37;69H7[5;51H[?12l[?25h[?25l[37;69H6[5;50H[?12l[?25h[?25l[37;69H5[5;49H[?12l[?25h[?25l[37;69H4[5;48H[?12l[?25h[?25l[37;69H3[5;47H[?12l[?25h[?25l[37;69H2[5;46H[?12l[?25h[?25l[37;69H3[5;47H[?12l[?25h[?25l_.txt[37;69H4[5;48H[?12l[?25h[37;1H[K[5;47H[?25l[37;66H5,43[10CAll[5;47H[?12l[?25h[?25l[37;66H[K[37;1H:[?12l[?25hw[?25l[?12l[?25hq[?25l[?12l[?25h[?25l"final_power.scr" 5L, 225C written
[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m i[Kvim variables.scr 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;37r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[37;1H"variables.scr" 11L, 339C[>c[1;1H[33m  1 [m[36m# file da sintetizzare[m
[33m  2 [mvariable filetosynt [33m"../src/IIR_package.vhd ../scr/IIR_filter.vhd ../src/IIR_fii[3;1H    lter_gen.vhd"
  3 [m[36m# top entity[m
[33m  4 [mvariable top_entity [33m"IIR_filter"
  5 [m[36m# output directory of syntesys file[m
[33m  6 [mvariable out_dir [33m"./synt_out"
  7 [m[36m# period of clock[m
[33m  8 [m[36m# max clk = 3.9ns[m
[33m  9 [m[36m# we set period equal to 4*Tclkmin[m
[33m 10 [mvariable period 2.85
[33m 11 [mvariable ext _2d85
[34m~                                                                                  [14;1H~                                                                                  [15;1H~                                                                                  [16;1H~                                                                                  [17;1H~                                                                                  [18;1H~                                                                                  [19;1H~                                                                                  [20;1H~                                                                                  [21;1H~                                                                                  [22;1H~                                                                                  [23;1H~                                                                                  [24;1H~                                                                                  [25;1H~                                                                                  [26;1H~                                                                                  [27;1H~                                                                                  [28;1H~                                                                                  [29;1H~                                                                                  [30;1H~                                                                                  [31;1H~                                                                                  [32;1H~                                                                                  [33;1H~                                                                                  [34;1H~                                                                                  [35;1H~                                                                                  [36;1H~                                                                                  [m[37;66H11,1[10CAll[12;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[37;1H[K[37;1H:[?12l[?25hw[?25l[?12l[?25hq[?25l[?12l[?25h[?25l"variables.scr" 11L, 339C written
[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim variables.scr [2@final_power[C[C[C[C[C
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;37r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[37;1H"final_power.scr" 5L, 225C[>c[1;1H[33m  1 [msource variables.scr
[33m  2 [mread_verilog -netlist ../netlist/IIR_filter.v
[33m  3 [mread_saif -input ../saif/IIR_filter.saif -instance IIR_tb/UUT -unit ns -scale 1[4;1H[33m  4 [mcreate_clock -name MY_CLK CLK
[33m  5 [mreport_power > $out_dir/report_power_final_.txt
[34m~                                                                                  [7;1H~                                                                                  [8;1H~                                                                                  [9;1H~                                                                                  [10;1H~                                                                                  [11;1H~                                                                                  [12;1H~                                                                                  [13;1H~                                                                                  [14;1H~                                                                                  [15;1H~                                                                                  [16;1H~                                                                                  [17;1H~                                                                                  [18;1H~                                                                                  [19;1H~                                                                                  [20;1H~                                                                                  [21;1H~                                                                                  [22;1H~                                                                                  [23;1H~                                                                                  [24;1H~                                                                                  [25;1H~                                                                                  [26;1H~                                                                                  [27;1H~                                                                                  [28;1H~                                                                                  [29;1H~                                                                                  [30;1H~                                                                                  [31;1H~                                                                                  [32;1H~                                                                                  [33;1H~                                                                                  [34;1H~                                                                                  [35;1H~                                                                                  [36;1H~                                                                                  [m[37;66H5,1[11CAll[5;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[37;68H2[5;6H[?12l[?25h[?25l[37;68H3[5;7H[?12l[?25h[?25l[37;68H4[5;8H[?12l[?25h[?25l[37;68H5[5;9H[?12l[?25h[?25l[37;68H6[5;10H[?12l[?25h[?25l[37;68H7[5;11H[?12l[?25h[?25l[37;68H8[5;12H[?12l[?25h[?25l[37;68H9[5;13H[?12l[?25h[?25l[37;68H10[5;14H[?12l[?25h[?25l[37;69H1[5;15H[?12l[?25h[?25l[37;69H2[5;16H[?12l[?25h[?25l[37;69H3[5;17H[?12l[?25h[?25l[37;69H4[5;18H[?12l[?25h[?25l[37;69H5[5;19H[?12l[?25h[?25l[37;69H6[5;20H[?12l[?25h[?25l[37;69H7[5;21H[?12l[?25h[?25l[37;69H8[5;22H[?12l[?25h[?25l[37;69H9[5;23H[?12l[?25h[?25l[37;68H20[5;24H[?12l[?25h[?25l[37;69H1[5;25H[?12l[?25h[?25l[37;69H2[5;26H[?12l[?25h[?25l[37;69H3[5;27H[?12l[?25h[?25l[37;69H4[5;28H[?12l[?25h[?25l[37;69H5[5;29H[?12l[?25h[?25l[37;69H6[5;30H[?12l[?25h[?25l[37;69H7[5;31H[?12l[?25h[?25l[37;69H8[5;32H[?12l[?25h[?25l[37;69H9[5;33H[?12l[?25h[?25l[37;68H30[5;34H[?12l[?25h[?25l[37;69H1[5;35H[?12l[?25h[?25l[37;69H2[5;36H[?12l[?25h[?25l[37;69H3[5;37H[?12l[?25h[?25l[37;69H4[5;38H[?12l[?25h[?25l[37;69H5[5;39H[?12l[?25h[?25l[37;69H6[5;40H[?12l[?25h[?25l[37;69H7[5;41H[?12l[?25h[?25l[37;69H8[5;42H[?12l[?25h[?25l[37;69H9[5;43H[?12l[?25h[?25l[37;68H40[5;44H[?12l[?25h[?25l[37;69H1[5;45H[?12l[?25h[?25l[37;69H2[5;46H[?12l[?25h[?25l[37;69H3[5;47H[?12l[?25h[?25l[37;69H4[5;48H[?12l[?25h[?25l[37;69H7[5;51H[?12l[?25h[?25l[5;51H[K[37;69H6[5;50H[?12l[?25h[?25l[37;69H5[5;49H[?12l[?25h[?25l[37;69H4[5;48H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;13H[K[37;66H5,44[10CAll[5;48H[?12l[?25h[?25le.tx[37;69H5[5;49H[?12l[?25h[?25lx.tx[37;69H6[5;50H[?12l[?25h[?25lt.tx[37;69H7[5;51H[?12l[?25h[?25l[37;69H8[5;52H[?12l[?25h[?25l[37;69H9[5;53H[?12l[?25h[?25l[37;68H50[5;54H[?12l[?25h[?25lt[37;69H1[5;55H[?12l[?25h[37;1H[K[5;54H[?25l[37;66H5,50[10CAll[5;54H[?12l[?25h[?25l[37;66H[K[37;1H:[?12l[?25hw[?25l[?12l[?25hq[?25l[?12l[?25h[?25lq[?12l[?25h[?25l[37;3H[K[37;3H[?12l[?25h[?25l[37;2H[K[37;2H[?12l[?25h [?25l[64C5,50[10CAll[5;54H[?12l[?25h[?25l[37;68H49[5;53H[?12l[?25h[?25l[37;69H8[5;52H[?12l[?25h[?25l[37;69H7[5;51H[?12l[?25h[?25l[37;69H6[5;50H[?12l[?25h[?25l[37;69H5[5;49H[?12l[?25h[?25l[37;69H4[5;48H[?12l[?25h[?25l[37;1H[33m-- INSERT --[m[37;66H[K[37;66H5,44[10CAll[5;48H[?12l[?25h[?25lext.txt[5;54H[K[37;69H3[5;47H[?12l[?25h[?25l$ext.txt[37;69H4[5;48H[?12l[?25h[37;1H[K[5;47H[?25l[37;66H5,43[10CAll[5;47H[?12l[?25h[?25l[37;66H[K[37;1H:[?12l[?25hw[?25l[?12l[?25hq[?25l[?12l[?25h[?25l"final_power.scr" 5L, 228C written
[?1l>[?12l[?25h[?1049l]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim final_power.scr [2Pvariables[C[C[C[C[C[2@final_power[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[C[Cls[K./saif.sh 2.85[2Pvim saif.sh ./saif.sh 2.85[K[K[K[K11.4
Creation of variables.scr with tclk min
---------------  synt.sh starts ------------------
-Elimination of work directory and we creation of a new one
-Inizialization of synopsys
-Execution of synthesys through synt.scr, output is redirected in synt_out/dc_shell_output.txt
-Execution of script for creation of sdf and sdc file
--------------- end


- This file are generated by synopsys:
		synt/synt_out/compilexx.txt
		synt/synt_out/report_timingxx.txt
		synt/synt_out/report_area.txt
		netlist/top_entity.sdf
		netlist/top_entity.sdc
		netlist/top_enetity.v


-f clk_gen.scr -d clk_gen.vhd -p PERIOD -n 11.4 --
PERIOD
--------------- sim_saif  starts ------------------------------------
-Elimination and re-creation of work dir
-Setting of 6.2g version of modelsim
-Execution of modelsim, output log in saif/log directory
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(779): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(781): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(783): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(785): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(787): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(789): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(791): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(793): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(795): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(797): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(799): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(801): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(863): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(865): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(867): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(869): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(871): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(873): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(875): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(877): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(879): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(881): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(883): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(885): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(887): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(948): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(950): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(952): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(954): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(956): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(958): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(960): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(962): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(964): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(966): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(968): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(970): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(972): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1030): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1032): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1034): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1036): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1038): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1040): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1042): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1044): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1046): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1048): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1050): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1052): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1060): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1067): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(3443): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(3484): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(4324): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(5164): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(779): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(781): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(783): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(785): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(787): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(789): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(791): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(793): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(795): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(797): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(799): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(801): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(863): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(865): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(867): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(869): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(871): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(873): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(875): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(877): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(879): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(881): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(883): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(885): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(887): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(948): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(950): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(952): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(954): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(956): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(958): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(960): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(962): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(964): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(966): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(968): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(970): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(972): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1030): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1032): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1034): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1036): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1038): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1040): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1042): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1044): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1046): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1048): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1050): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1052): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1060): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(1067): [TFMPC] - Too few port connections. Expected 4, found 3.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(3443): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(3484): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(4324): [TFMPC] - Too few port connections. Expected 5, found 4.
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(5164): [TFMPC] - Too few port connections. Expected 5, found 4.
-Elimination of wlf file
rm: cannot remove â€˜wlf*â€™: No such file or directory
--------------- end


VCD to SAIF translator version O-2018.06-SP4 Synopsys, Inc.
direct mapping all VCD instances
processing header of VCD file: ../vcd/IIR_filter.vcd
processing value changes of VCD file: ../vcd/IIR_filter.vcd
generating backward SAIF file: ../saif/IIR_filter.saif
- This file are generated by modelsim
		vcd/top_entity.vcd
		saif/top_entity.saif
		


[2]+  Stopped                 ./saif.sh 11.4
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m [K]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m ^[  ls
ls
command.log    final_power.scr  [0m[01;34mscripts[0m           [01;34msynt_out[0m       variables_gen.scr
[01;34mconstraints[0m    [01;32mrmwork[0m           supp.txt          [01;32msynt_save.sh[0m   variables.scr
default.svf    [01;32msaif.sh[0m          [01;34msynt_db[0m           synt.scr       [01;32mvcdtosaif.sh[0m
filenames.log  save.scr         [01;32msynt_list_clk.sh[0m  [01;32mtotal_synt.sh[0m  [01;34mwork[0m
]0;isa22@localhost: ~/Desktop/ISA/Lab1/4_Design_and_Sim/synt[1;32misa22@localhost[1;32m:[1;34m$[1;34m vim synt_list_clk.sh 
[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;37r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[37;1H"synt_list_clk.sh" 21L, 684C[>c[1;1H[33m  1 [m[36m#!/[m[37m[44mbin[m[36m/bash[m
[33m  2 
  3 [m[36mdir[m=[35m$([m[33mpwd[m[35m)[m
[33m  4 [m[36m# tclk minimo [m
[33m  5 [m[36mtmin[m=[33m4
  6 [m[36m# tclk minimo * 4 [m
[33m  7 [m[36mtmax[m=[33m16
  8 source[m /software/scripts/init_synopsys_64.18
[33m  9 rm[m synt_out/report_list_clk.txt
[33m 10 
 11 for[m i [33min[m [35m$(seq 2.70 0.05 [m[33m4[m[35m | tr [m[33m","[m[35m [m[33m"."[m[35m)[m; [33mdo
 12 [m    ./rmwork
[33m 13 [m    [36m# sintesi dell'architettura col clock massimo per torvare l'area [m
[33m 14 [m    [33mecho "############# SINTESI [m[35m$i[m[33m ns ##############################"
 15 [m    [36mext[m=[35m$([m[33mecho "_[m[35m$i[m[33m" [m[35m| tr [m[33m"."[m[35m [m[33m"d"[m[35m)[m
[33m 16 [m    /home/isa22/script/lib/sepf.sh [33m-f[m [35m$dir[m/variables_gen.scr [33m-d[m [35m$dir[m/variables..[17;1H[33m    [mscr [33m-p[m PERIOD,EXTENSION [33m-n[m [35m$i[m,[35m$ext[m
[33m 17 [m    cat variables.scr
[33m 18 [m    [33mecho "Creation of variables.scr with tclk min"
 19 [m    dc_shell [33m-f[m synt.scr [33m>>[m synt_out/report_list_clk.txt
[33m 20 [m    [33mecho -e "##########################################################[m[35m\n\n[m[33m"
 21 done[m
[34m~                                                                                  [24;1H~                                                                                  [25;1H~                                                                                  [26;1H~                                                                                  [27;1H~                                                                                  [28;1H~                                                                                  [29;1H~                                                                                  [30;1H~                                                                                  [31;1H~                                                                                  [32;1H~                                                                                  [33;1H~                                                                                  [34;1H~                                                                                  [35;1H~                                                                                  [36;1H~                                                                                  [m[37;66H1,1[11CAll[1;5H[?12l[?25hP+q436f\P+q6b75\P+q6b64\P+q6b72\P+q6b6c\P+q2332\P+q2334\P+q2569\P+q2a37\P+q6b31\[?25l[37;1H[K[37;1H:[?12l[?25hQ[?25l[?12l[?25h[?25l[1m[37m[41mE492: Not an editor command: Q[m[35C1,1[11CAll[1;5H[?12l[?25h[?25l[37;1H[K[37;1H:[?12l[?25hq