library ieee;
use ieee.std_logic_1164.all;

entity tb_master_clk is
end entity;

architecture tb_master_clk_arch of tb_master_clk is
begin
end architecture;