--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_tx<0>  |   -1.046(R)|      FAST  |    3.095(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<1>  |   -1.045(R)|      FAST  |    3.095(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<2>  |   -1.039(R)|      FAST  |    3.090(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<3>  |   -1.046(R)|      FAST  |    3.096(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<4>  |   -1.057(R)|      FAST  |    3.111(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<5>  |   -1.051(R)|      FAST  |    3.105(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<6>  |   -1.076(R)|      FAST  |    3.129(R)|      SLOW  |clk_BUFGP         |   0.000|
data_tx<7>  |   -1.066(R)|      FAST  |    3.120(R)|      SLOW  |clk_BUFGP         |   0.000|
rstn        |    0.239(R)|      FAST  |    2.667(R)|      SLOW  |clk_BUFGP         |   0.000|
rx          |   -1.064(R)|      FAST  |    3.099(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |    1.309(R)|      SLOW  |    3.136(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_rx<0>  |         7.838(R)|      SLOW  |         2.963(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<1>  |         7.839(R)|      SLOW  |         2.965(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<2>  |         7.841(R)|      SLOW  |         2.968(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<3>  |         7.837(R)|      SLOW  |         2.959(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<4>  |         7.833(R)|      SLOW  |         2.955(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<5>  |         7.812(R)|      SLOW  |         2.941(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<6>  |         7.817(R)|      SLOW  |         2.946(R)|      FAST  |clk_BUFGP         |   0.000|
data_rx<7>  |         7.830(R)|      SLOW  |         2.953(R)|      FAST  |clk_BUFGP         |   0.000|
rcv         |         7.842(R)|      SLOW  |         2.964(R)|      FAST  |clk_BUFGP         |   0.000|
ready       |         9.697(R)|      SLOW  |         3.662(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |         7.796(R)|      SLOW  |         2.940(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.963|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 25 20:13:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 754 MB



