@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top\top.vhd":17:7:17:9|Top entity is set to top.
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top\top.vhd":17:7:17:9|Synthesizing work.top.rtl.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\top_sb.vhd":22:7:22:12|Synthesizing work.top_sb.rtl.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb_MSS\top_sb_MSS.vhd":17:7:17:16|Synthesizing work.top_sb_mss.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb_MSS\top_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_010.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":52:7:52:17|Synthesizing coresdr_axi_lib.coresdr_axi.trans.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1221:18:1221:31|OTHERS clause is not synthesized.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1329:12:1329:20|Removing redundant assignment.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd":25:7:25:13|Synthesizing coresdr_axi_lib.coresdr.rtl.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":26:7:26:14|Synthesizing coresdr_axi_lib.fastinit.rtl.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":25:7:25:15|Synthesizing coresdr_axi_lib.fastsdram.rtl.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":25:7:25:14|Synthesizing coresdr_axi_lib.openbank.rtl.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":360:20:360:33|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":8:7:8:25|Synthesizing work.top_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":36:7:36:30|Synthesizing work.top_sb_coreaxi_0_coreaxi.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_slave_stage.vhd":38:7:38:21|Synthesizing work.axi_slave_stage.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":36:7:36:22|Synthesizing work.axi_master_stage.translated.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":2491:13:2491:21|Removing redundant assignment.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":46:7:46:27|Synthesizing work.axi_interconnect_ntom.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_matrix_s.vhd":39:7:39:18|Synthesizing work.axi_matrix_s.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_channel.vhd":35:7:35:20|Synthesizing work.axi_ra_channel.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":39:7:39:25|Synthesizing work.axi_rdmatrix_4mto1s.translated.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":581:12:581:26|Removing redundant assignment.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd":36:7:36:20|Synthesizing work.axi_ra_arbiter.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":40:7:40:20|Synthesizing work.axi_wd_channel.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_channel.vhd":35:7:35:20|Synthesizing work.axi_wa_channel.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":39:7:39:25|Synthesizing work.axi_wrmatrix_4mto1s.translated.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":513:12:513:26|Removing redundant assignment.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_arbiter.vhd":35:7:35:20|Synthesizing work.axi_wa_arbiter.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_matrix_m.vhd":37:7:37:18|Synthesizing work.axi_matrix_m.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":38:7:38:23|Synthesizing work.axi_wresp_channel.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rd_channel.vhd":38:7:38:20|Synthesizing work.axi_rd_channel.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":40:7:40:26|Synthesizing work.axi_rdmatrix_16sto1m.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd":31:7:31:42|Synthesizing work.top_sb_coreahbltoaxi_0_coreahbltoaxi.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd":33:7:33:32|Synthesizing work.coreahbltoaxi_reset_synchx.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":33:7:33:35|Synthesizing work.coreahbltoaxi_rdchannelfifohx.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":33:7:33:30|Synthesizing work.coreahbltoaxi_rdch_ramhx.translated.
@N: CL134 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":84:10:84:13|Found RAM mem1, depth=16, width=32
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":33:7:33:38|Synthesizing work.coreahbltoaxi_axiaccesscontrolhx.translated.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":562:9:564:18|OTHERS clause is not synthesized.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":642:30:642:38|Removing redundant assignment.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":756:12:756:26|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1258:27:1258:41|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1275:27:1275:41|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1295:24:1295:38|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1625:9:1625:23|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":34:7:34:29|Synthesizing work.synchronizer_axitoahbhx.translated.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":86:12:86:25|Removing redundant assignment.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":122:12:122:25|Removing redundant assignment.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd":33:7:33:29|Synthesizing work.synchronizer_ahbtoaxihx.translated.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd":32:7:32:35|Synthesizing work.coreahbltoaxi_wrchannelfifohx.translated.
@N: CD364 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd":294:12:294:17|Removing redundant assignment.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":34:7:34:30|Synthesizing work.coreahbltoaxi_wrch_ramhx.translated.
@N: CL134 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":87:10:87:13|Found RAM mem2, depth=16, width=32
@N: CL134 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":86:10:86:13|Found RAM mem1, depth=16, width=32
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":32:7:32:38|Synthesizing work.coreahbltoaxi_ahbaccesscontrolhx.translated.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":864:9:866:18|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":27:7:27:17|Synthesizing coreahblite_lib.coreahblite.coreahblite_arch.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@N: CD604 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
@N: CD630 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd":8:7:8:23|Synthesizing work.top_sb_ccc_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input SHRESP is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":54:8:54:16|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":63:8:63:16|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":72:8:72:16|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":76:8:76:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":77:8:77:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":78:8:78:15|Input HRESP_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":87:8:87:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":88:8:88:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":89:8:89:15|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":98:8:98:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":99:8:99:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":100:8:100:15|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":109:8:109:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":110:8:110:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":111:8:111:15|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":120:8:120:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":121:8:121:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":122:8:122:15|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":131:8:131:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":132:8:132:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":133:8:133:15|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":143:8:143:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":144:8:144:15|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":155:8:155:15|Input HRESP_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":175:8:175:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:15|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":197:8:197:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":198:8:198:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":199:8:199:16|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":208:8:208:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":209:8:209:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":210:8:210:16|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":219:8:219:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":220:8:220:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":221:8:221:16|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":230:8:230:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":231:8:231:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":232:8:232:16|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":241:8:241:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":242:8:242:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":243:8:243:16|Input HRESP_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":252:8:252:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":253:8:253:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":254:8:254:16|Input HRESP_S16 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":127:0:127:8|Input HBURST_M0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":128:0:128:7|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":138:0:138:8|Input HBURST_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":139:0:139:7|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":149:0:149:8|Input HBURST_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":150:0:150:7|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":160:0:160:8|Input HBURST_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":161:0:161:7|Input HPROT_M3 is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":459:6:459:7|Trying to extract state machine for register current_state.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":54:6:54:8|Input Re1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":55:6:55:8|Input Re2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":57:6:57:11|Input Rempty is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1680:6:1680:7|Trying to extract state machine for register axi_current_state.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":588:6:588:7|Trying to extract state machine for register axi_wstrb.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":50:6:50:9|Input HSEL is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":53:6:53:11|Input HREADY is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":54:6:54:11|Input HTRANS is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":63:6:63:19|Input rdch_fifo_full is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":64:6:64:20|Input wrch_fifo_empty is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":87:6:87:8|Input BID is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":99:6:99:8|Input RID is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":101:6:101:10|Input RRESP is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":54:6:54:11|Input Rempty is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":533:6:533:7|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":166:6:166:12|Input RID_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":168:6:168:15|Input RVALID_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":169:6:169:14|Input RRESP_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":170:6:170:14|Input RDATA_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":171:6:171:14|Input RLAST_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":175:6:175:12|Input RID_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":177:6:177:15|Input RVALID_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":178:6:178:14|Input RRESP_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":179:6:179:14|Input RDATA_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":180:6:180:14|Input RLAST_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":184:6:184:12|Input RID_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":186:6:186:15|Input RVALID_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":187:6:187:14|Input RRESP_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":188:6:188:14|Input RDATA_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":189:6:189:14|Input RLAST_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":193:6:193:12|Input RID_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":195:6:195:15|Input RVALID_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":196:6:196:14|Input RRESP_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":197:6:197:14|Input RDATA_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":198:6:198:14|Input RLAST_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":202:6:202:12|Input RID_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":204:6:204:15|Input RVALID_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":205:6:205:14|Input RRESP_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":206:6:206:14|Input RDATA_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":207:6:207:14|Input RLAST_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":211:6:211:12|Input RID_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":213:6:213:15|Input RVALID_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":214:6:214:14|Input RRESP_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":215:6:215:14|Input RDATA_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":216:6:216:14|Input RLAST_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":220:6:220:12|Input RID_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":222:6:222:15|Input RVALID_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":223:6:223:14|Input RRESP_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":224:6:224:14|Input RDATA_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":225:6:225:14|Input RLAST_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":229:6:229:12|Input RID_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":231:6:231:15|Input RVALID_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":232:6:232:14|Input RRESP_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":233:6:233:14|Input RDATA_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":234:6:234:14|Input RLAST_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":238:6:238:12|Input RID_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":240:6:240:15|Input RVALID_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":241:6:241:14|Input RRESP_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":242:6:242:14|Input RDATA_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":243:6:243:14|Input RLAST_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":247:6:247:12|Input RID_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":249:6:249:15|Input RVALID_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":250:6:250:14|Input RRESP_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":251:6:251:14|Input RDATA_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":252:6:252:14|Input RLAST_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":256:6:256:13|Input RID_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":258:6:258:16|Input RVALID_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":259:6:259:15|Input RRESP_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":260:6:260:15|Input RDATA_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":261:6:261:15|Input RLAST_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":265:6:265:13|Input RID_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":267:6:267:16|Input RVALID_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":268:6:268:15|Input RRESP_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":269:6:269:15|Input RDATA_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_16Sto1M.vhd":270:6:270:15|Input RLAST_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":165:6:165:12|Input BID_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":167:6:167:15|Input BVALID_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":168:6:168:14|Input BRESP_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":172:6:172:12|Input BID_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":174:6:174:15|Input BVALID_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":175:6:175:14|Input BRESP_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":179:6:179:12|Input BID_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":181:6:181:15|Input BVALID_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":182:6:182:14|Input BRESP_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":186:6:186:12|Input BID_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":188:6:188:15|Input BVALID_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":189:6:189:14|Input BRESP_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":193:6:193:12|Input BID_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":195:6:195:15|Input BVALID_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":196:6:196:14|Input BRESP_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":200:6:200:12|Input BID_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":202:6:202:15|Input BVALID_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":203:6:203:14|Input BRESP_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":207:6:207:12|Input BID_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":209:6:209:15|Input BVALID_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":210:6:210:14|Input BRESP_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":214:6:214:12|Input BID_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":216:6:216:15|Input BVALID_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":217:6:217:14|Input BRESP_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":221:6:221:12|Input BID_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":223:6:223:15|Input BVALID_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":224:6:224:14|Input BRESP_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":228:6:228:12|Input BID_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":230:6:230:15|Input BVALID_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":231:6:231:14|Input BRESP_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":235:6:235:13|Input BID_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":237:6:237:16|Input BVALID_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":238:6:238:15|Input BRESP_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":242:6:242:13|Input BID_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":244:6:244:16|Input BVALID_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wresp_channel.vhd":245:6:245:15|Input BRESP_SI11 is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wa_arbiter.vhd":176:6:176:7|Trying to extract state machine for register wr_curr_state.
@N: CL189 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":538:6:538:7|Register bit MST_WRGNT_NUM_xhdl16(1) is always 0.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":173:6:173:14|Input BVALID_SI is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":174:6:174:14|Input BREADY_IS is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":192:6:192:13|Input AWID_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":194:6:194:15|Input AWADDR_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":195:6:195:14|Input AWLEN_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":196:6:196:15|Input AWSIZE_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":197:6:197:16|Input AWBURST_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":199:6:199:16|Input AWCACHE_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":200:6:200:15|Input AWPROT_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":201:6:201:16|Input AWVALID_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":206:6:206:13|Input AWID_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":208:6:208:15|Input AWADDR_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":209:6:209:14|Input AWLEN_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":210:6:210:15|Input AWSIZE_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":211:6:211:16|Input AWBURST_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":213:6:213:16|Input AWCACHE_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":214:6:214:15|Input AWPROT_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":215:6:215:16|Input AWVALID_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":220:6:220:13|Input AWID_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":222:6:222:15|Input AWADDR_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":223:6:223:14|Input AWLEN_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":224:6:224:15|Input AWSIZE_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":225:6:225:16|Input AWBURST_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":227:6:227:16|Input AWCACHE_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":228:6:228:15|Input AWPROT_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wrmatrix_4Mto1S.vhd":229:6:229:16|Input AWVALID_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":169:6:169:12|Input WID_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":171:6:171:14|Input WDATA_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":172:6:172:14|Input WSTRB_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":174:6:174:14|Input WLAST_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":175:6:175:15|Input WVALID_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":180:6:180:12|Input WID_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":182:6:182:14|Input WDATA_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":183:6:183:14|Input WSTRB_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":185:6:185:14|Input WLAST_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":186:6:186:15|Input WVALID_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":191:6:191:12|Input WID_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":193:6:193:14|Input WDATA_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":194:6:194:14|Input WSTRB_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":196:6:196:14|Input WLAST_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_wd_channel.vhd":197:6:197:15|Input WVALID_MI3 is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_ra_arbiter.vhd":195:6:195:7|Trying to extract state machine for register rd_curr_state.
@N: CL189 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":621:6:621:7|Register bit MST_RDGNT_NUM_xhdl16(1) is always 0.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":194:6:194:13|Input ARID_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":196:6:196:15|Input ARADDR_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":197:6:197:14|Input ARLEN_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":198:6:198:15|Input ARSIZE_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":199:6:199:16|Input ARBURST_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":201:6:201:16|Input ARCACHE_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":202:6:202:15|Input ARPROT_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":203:6:203:16|Input ARVALID_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":208:6:208:13|Input ARID_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":210:6:210:15|Input ARADDR_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":211:6:211:14|Input ARLEN_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":212:6:212:15|Input ARSIZE_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":213:6:213:16|Input ARBURST_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":215:6:215:16|Input ARCACHE_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":216:6:216:15|Input ARPROT_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":217:6:217:16|Input ARVALID_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":222:6:222:13|Input ARID_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":224:6:224:15|Input ARADDR_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":225:6:225:14|Input ARLEN_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":226:6:226:15|Input ARSIZE_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":227:6:227:16|Input ARBURST_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":229:6:229:16|Input ARCACHE_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":230:6:230:15|Input ARPROT_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_rdmatrix_4Mto1S.vhd":231:6:231:16|Input ARVALID_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":265:6:265:15|Input BREADY_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":287:6:287:15|Input RREADY_MI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":318:6:318:15|Input BREADY_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":340:6:340:15|Input RREADY_MI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":371:6:371:15|Input BREADY_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":393:6:393:15|Input RREADY_MI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":407:6:407:16|Input AWREADY_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":417:6:417:15|Input WREADY_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":437:6:437:16|Input ARREADY_SI0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":460:6:460:16|Input AWREADY_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":470:6:470:15|Input WREADY_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":490:6:490:16|Input ARREADY_SI1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":513:6:513:16|Input AWREADY_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":523:6:523:15|Input WREADY_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":543:6:543:16|Input ARREADY_SI2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":566:6:566:16|Input AWREADY_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":576:6:576:15|Input WREADY_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":596:6:596:16|Input ARREADY_SI3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":619:6:619:16|Input AWREADY_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":629:6:629:15|Input WREADY_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":649:6:649:16|Input ARREADY_SI4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":672:6:672:16|Input AWREADY_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":682:6:682:15|Input WREADY_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":702:6:702:16|Input ARREADY_SI5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":725:6:725:16|Input AWREADY_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":735:6:735:15|Input WREADY_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":755:6:755:16|Input ARREADY_SI6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":778:6:778:16|Input AWREADY_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":788:6:788:15|Input WREADY_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":808:6:808:16|Input ARREADY_SI7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":831:6:831:16|Input AWREADY_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":841:6:841:15|Input WREADY_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":861:6:861:16|Input ARREADY_SI8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":884:6:884:16|Input AWREADY_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":894:6:894:15|Input WREADY_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":914:6:914:16|Input ARREADY_SI9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":937:6:937:17|Input AWREADY_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":947:6:947:16|Input WREADY_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":967:6:967:17|Input ARREADY_SI10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":990:6:990:17|Input AWREADY_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1000:6:1000:16|Input WREADY_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1020:6:1020:17|Input ARREADY_SI11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1043:6:1043:17|Input AWREADY_SI12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1053:6:1053:16|Input WREADY_SI12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1073:6:1073:17|Input ARREADY_SI12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1096:6:1096:17|Input AWREADY_SI13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1106:6:1106:16|Input WREADY_SI13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1126:6:1126:17|Input ARREADY_SI13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1149:6:1149:17|Input AWREADY_SI14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1159:6:1159:16|Input WREADY_SI14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1179:6:1179:17|Input ARREADY_SI14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1202:6:1202:17|Input AWREADY_SI15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1212:6:1212:16|Input WREADY_SI15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_interconnect_ntom.vhd":1232:6:1232:17|Input ARREADY_SI15 is unused.
@N: CL189 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_master_stage.vhd":2182:6:2182:7|Register bit WID_MI_xhdl21(2) is always 0.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":196:6:196:12|Input AWID_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":198:6:198:13|Input AWLEN_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":199:6:199:14|Input AWSIZE_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":200:6:200:15|Input AWBURST_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":202:6:202:15|Input AWCACHE_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":203:6:203:14|Input AWPROT_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":208:6:208:11|Input WID_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":209:6:209:13|Input WDATA_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":210:6:210:13|Input WSTRB_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":212:6:212:13|Input WLAST_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":213:6:213:14|Input WVALID_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":220:6:220:14|Input BREADY_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":223:6:223:12|Input ARID_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":225:6:225:13|Input ARLEN_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":226:6:226:14|Input ARSIZE_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":227:6:227:15|Input ARBURST_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":229:6:229:15|Input ARCACHE_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":230:6:230:14|Input ARPROT_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":240:6:240:14|Input RREADY_M1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":244:6:244:12|Input AWID_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":246:6:246:13|Input AWLEN_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":247:6:247:14|Input AWSIZE_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":248:6:248:15|Input AWBURST_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":250:6:250:15|Input AWCACHE_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":251:6:251:14|Input AWPROT_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":256:6:256:11|Input WID_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":257:6:257:13|Input WDATA_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":258:6:258:13|Input WSTRB_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":260:6:260:13|Input WLAST_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":261:6:261:14|Input WVALID_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":268:6:268:14|Input BREADY_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":271:6:271:12|Input ARID_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":273:6:273:13|Input ARLEN_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":274:6:274:14|Input ARSIZE_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":275:6:275:15|Input ARBURST_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":277:6:277:15|Input ARCACHE_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":278:6:278:14|Input ARPROT_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":288:6:288:14|Input RREADY_M2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":292:6:292:12|Input AWID_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":294:6:294:13|Input AWLEN_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":295:6:295:14|Input AWSIZE_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":296:6:296:15|Input AWBURST_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":298:6:298:15|Input AWCACHE_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":299:6:299:14|Input AWPROT_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":304:6:304:11|Input WID_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":305:6:305:13|Input WDATA_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":306:6:306:13|Input WSTRB_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":308:6:308:13|Input WLAST_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":309:6:309:14|Input WVALID_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":316:6:316:14|Input BREADY_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":319:6:319:12|Input ARID_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":321:6:321:13|Input ARLEN_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":322:6:322:14|Input ARSIZE_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":323:6:323:15|Input ARBURST_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":325:6:325:15|Input ARCACHE_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":326:6:326:14|Input ARPROT_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":336:6:336:14|Input RREADY_M3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":349:6:349:15|Input AWREADY_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":358:6:358:14|Input WREADY_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":361:6:361:11|Input BID_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":362:6:362:13|Input BRESP_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":363:6:363:14|Input BVALID_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":376:6:376:15|Input ARREADY_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":379:6:379:11|Input RID_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":380:6:380:13|Input RDATA_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":381:6:381:13|Input RRESP_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":382:6:382:13|Input RLAST_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":383:6:383:14|Input RVALID_S0 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":397:6:397:15|Input AWREADY_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":406:6:406:14|Input WREADY_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":409:6:409:11|Input BID_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":410:6:410:13|Input BRESP_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":411:6:411:14|Input BVALID_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":424:6:424:15|Input ARREADY_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":427:6:427:11|Input RID_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":428:6:428:13|Input RDATA_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":429:6:429:13|Input RRESP_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":430:6:430:13|Input RLAST_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":431:6:431:14|Input RVALID_S1 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":445:6:445:15|Input AWREADY_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":454:6:454:14|Input WREADY_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":457:6:457:11|Input BID_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":458:6:458:13|Input BRESP_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":459:6:459:14|Input BVALID_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":472:6:472:15|Input ARREADY_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":475:6:475:11|Input RID_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":476:6:476:13|Input RDATA_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":477:6:477:13|Input RRESP_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":478:6:478:13|Input RLAST_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":479:6:479:14|Input RVALID_S2 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":493:6:493:15|Input AWREADY_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":502:6:502:14|Input WREADY_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":505:6:505:11|Input BID_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":506:6:506:13|Input BRESP_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":507:6:507:14|Input BVALID_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":520:6:520:15|Input ARREADY_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":523:6:523:11|Input RID_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":524:6:524:13|Input RDATA_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":525:6:525:13|Input RRESP_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":526:6:526:13|Input RLAST_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":527:6:527:14|Input RVALID_S3 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":541:6:541:15|Input AWREADY_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":550:6:550:14|Input WREADY_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":553:6:553:11|Input BID_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":554:6:554:13|Input BRESP_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":555:6:555:14|Input BVALID_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":568:6:568:15|Input ARREADY_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":571:6:571:11|Input RID_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":572:6:572:13|Input RDATA_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":573:6:573:13|Input RRESP_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":574:6:574:13|Input RLAST_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":575:6:575:14|Input RVALID_S4 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":589:6:589:15|Input AWREADY_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":598:6:598:14|Input WREADY_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":601:6:601:11|Input BID_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":602:6:602:13|Input BRESP_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":603:6:603:14|Input BVALID_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":616:6:616:15|Input ARREADY_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":619:6:619:11|Input RID_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":620:6:620:13|Input RDATA_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":621:6:621:13|Input RRESP_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":622:6:622:13|Input RLAST_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":623:6:623:14|Input RVALID_S5 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":637:6:637:15|Input AWREADY_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":646:6:646:14|Input WREADY_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":649:6:649:11|Input BID_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":650:6:650:13|Input BRESP_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":651:6:651:14|Input BVALID_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":664:6:664:15|Input ARREADY_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":667:6:667:11|Input RID_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":668:6:668:13|Input RDATA_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":669:6:669:13|Input RRESP_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":670:6:670:13|Input RLAST_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":671:6:671:14|Input RVALID_S6 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":685:6:685:15|Input AWREADY_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":694:6:694:14|Input WREADY_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":697:6:697:11|Input BID_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":698:6:698:13|Input BRESP_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":699:6:699:14|Input BVALID_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":712:6:712:15|Input ARREADY_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":715:6:715:11|Input RID_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":716:6:716:13|Input RDATA_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":717:6:717:13|Input RRESP_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":718:6:718:13|Input RLAST_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":719:6:719:14|Input RVALID_S7 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":733:6:733:15|Input AWREADY_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":742:6:742:14|Input WREADY_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":745:6:745:11|Input BID_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":746:6:746:13|Input BRESP_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":747:6:747:14|Input BVALID_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":760:6:760:15|Input ARREADY_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":763:6:763:11|Input RID_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":764:6:764:13|Input RDATA_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":765:6:765:13|Input RRESP_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":766:6:766:13|Input RLAST_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":767:6:767:14|Input RVALID_S8 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":781:6:781:15|Input AWREADY_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":790:6:790:14|Input WREADY_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":793:6:793:11|Input BID_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":794:6:794:13|Input BRESP_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":795:6:795:14|Input BVALID_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":808:6:808:15|Input ARREADY_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":811:6:811:11|Input RID_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":812:6:812:13|Input RDATA_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":813:6:813:13|Input RRESP_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":814:6:814:13|Input RLAST_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":815:6:815:14|Input RVALID_S9 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":829:6:829:16|Input AWREADY_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":838:6:838:15|Input WREADY_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":841:6:841:12|Input BID_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":842:6:842:14|Input BRESP_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":843:6:843:15|Input BVALID_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":856:6:856:16|Input ARREADY_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":859:6:859:12|Input RID_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":860:6:860:14|Input RDATA_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":861:6:861:14|Input RRESP_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":862:6:862:14|Input RLAST_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":863:6:863:15|Input RVALID_S10 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":877:6:877:16|Input AWREADY_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":886:6:886:15|Input WREADY_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":889:6:889:12|Input BID_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":890:6:890:14|Input BRESP_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":891:6:891:15|Input BVALID_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":904:6:904:16|Input ARREADY_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":907:6:907:12|Input RID_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":908:6:908:14|Input RDATA_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":909:6:909:14|Input RRESP_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":910:6:910:14|Input RLAST_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":911:6:911:15|Input RVALID_S11 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":925:6:925:16|Input AWREADY_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":934:6:934:15|Input WREADY_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":937:6:937:12|Input BID_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":938:6:938:14|Input BRESP_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":939:6:939:15|Input BVALID_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":952:6:952:16|Input ARREADY_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":955:6:955:12|Input RID_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":956:6:956:14|Input RDATA_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":957:6:957:14|Input RRESP_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":958:6:958:14|Input RLAST_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":959:6:959:15|Input RVALID_S12 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":973:6:973:16|Input AWREADY_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":982:6:982:15|Input WREADY_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":985:6:985:12|Input BID_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":986:6:986:14|Input BRESP_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":987:6:987:15|Input BVALID_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1000:6:1000:16|Input ARREADY_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1003:6:1003:12|Input RID_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1004:6:1004:14|Input RDATA_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1005:6:1005:14|Input RRESP_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1006:6:1006:14|Input RLAST_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1007:6:1007:15|Input RVALID_S13 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1021:6:1021:16|Input AWREADY_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1030:6:1030:15|Input WREADY_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1033:6:1033:12|Input BID_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1034:6:1034:14|Input BRESP_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1035:6:1035:15|Input BVALID_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1048:6:1048:16|Input ARREADY_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1051:6:1051:12|Input RID_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1052:6:1052:14|Input RDATA_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1053:6:1053:14|Input RRESP_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1054:6:1054:14|Input RLAST_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1055:6:1055:15|Input RVALID_S14 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1069:6:1069:16|Input AWREADY_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1078:6:1078:15|Input WREADY_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1081:6:1081:12|Input BID_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1082:6:1082:14|Input BRESP_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1083:6:1083:15|Input BVALID_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1096:6:1096:16|Input ARREADY_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1099:6:1099:12|Input RID_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1100:6:1100:14|Input RDATA_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1101:6:1101:14|Input RRESP_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1102:6:1102:14|Input RLAST_S15 is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1103:6:1103:15|Input RVALID_S15 is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":56:10:56:16|Input cl_half is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":58:10:58:11|Input ds is unused.
@N: CL201 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1277:6:1277:7|Trying to extract state machine for register axi_state.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":113:6:113:11|Input AWLOCK is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":118:6:118:8|Input WID is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":121:6:121:10|Input WLAST is unused.
@N: CL159 :"C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":133:6:133:11|Input ARLOCK is unused.
@N|Running in 64-bit mode

