{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78645,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79743,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0135469,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0122978,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00269429,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0122978,
	"finish__design__instance__count__class:fill_cell": 46498,
	"finish__design__instance__area__class:fill_cell": 288732,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 369,
	"finish__design__instance__area__class:antenna_cell": 923.386,
	"finish__design__instance__count__class:clock_buffer": 415,
	"finish__design__instance__area__class:clock_buffer": 8956.09,
	"finish__design__instance__count__class:timing_repair_buffer": 1101,
	"finish__design__instance__area__class:timing_repair_buffer": 9036.17,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2456.11,
	"finish__design__instance__count__class:clock_inverter": 196,
	"finish__design__instance__area__class:clock_inverter": 2228.39,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78947,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13056,
	"finish__design__instance__area__class:multi_input_combinational_cell": 165673,
	"finish__design__instance__count": 72510,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.212503,
	"finish__timing__hold__ws": 0.395659,
	"finish__clock__skew__setup": 0.158218,
	"finish__clock__skew__hold": 0.158218,
	"finish__timing__drv__max_slew_limit": -1.31197,
	"finish__timing__drv__max_slew": 108,
	"finish__timing__drv__max_cap_limit": -1.33851,
	"finish__timing__drv__max_cap": 5,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.176093,
	"finish__power__switching__total": 0.210026,
	"finish__power__leakage__total": 9.92543e-08,
	"finish__power__total": 0.386119,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 26012,
	"finish__design__instance__area": 277611,
	"finish__design__instance__count__stdcell": 26012,
	"finish__design__instance__area__stdcell": 277611,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.490182,
	"finish__design__instance__utilization__stdcell": 0.490182,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}