// Seed: 2362317299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_5;
  ;
  assign module_1.id_2 = 0;
  wire id_6;
  ;
  assign id_5 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output logic id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  tri   id_6,
    input  wand  id_7,
    output wor   id_8
);
  assign id_8 = (id_5);
  assign id_1 = -1;
  always id_2 = id_6;
  assign id_2 = 1;
  logic id_10;
  assign id_2 = 1;
  logic id_11;
  parameter integer id_12 = -1;
  or primCall (id_2, id_4, id_14, id_0, id_15, id_12, id_7, id_6, id_10);
  bit id_13, id_14, id_15;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_11,
      id_11
  );
  assign id_10 = 1 <-> 1;
  always_ff id_15 <= id_5;
endmodule
