// Seed: 1773586058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1] = id_1 >>> id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd86
) (
    output wor id_0,
    output wire id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5
    , id_33,
    input wire id_6,
    input uwire _id_7,
    inout uwire id_8,
    input tri1 id_9,
    input wire id_10,
    output logic id_11,
    output tri0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    inout supply0 id_15,
    input tri1 id_16,
    output supply0 id_17,
    output supply0 id_18,
    output wire id_19,
    input wire id_20,
    input tri id_21,
    input wor id_22,
    input supply0 id_23,
    output wand id_24,
    input tri id_25,
    output supply1 id_26,
    input uwire id_27,
    input wor id_28,
    input wor id_29,
    input wand id_30,
    input supply1 id_31
);
  logic [7:0] id_34;
  wire id_35;
  always begin : LABEL_0
    id_11 = 1 ? 1'b0 : 1'b0;
  end
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33,
      id_34,
      id_33,
      id_33
  );
  logic [1 : id_7] id_36;
  always id_34[~1] = -1;
endmodule
