
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.139804                       # Number of seconds simulated
sim_ticks                                2139803952500                       # Number of ticks simulated
final_tick                               2139803952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 325916                       # Simulator instruction rate (inst/s)
host_op_rate                                   571210                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1394794528                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656044                       # Number of bytes of host memory used
host_seconds                                  1534.14                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319679968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319718464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39443808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39443808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9989999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9991202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232619                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              17990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          149396849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             149414839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         17990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18433375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18433375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18433375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             17990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         149396849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167848214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9991202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232619                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9991202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639126144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  310784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74946496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319718464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39443808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61553                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75241                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2139785877500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9991202                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232619                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5568571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.232654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.926376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.633745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1744964     31.34%     31.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3597697     64.61%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87244      1.57%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27757      0.50%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16062      0.29%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11740      0.21%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10282      0.18%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8246      0.15%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64579      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5568571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.941626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.518338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.625367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70739     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          114      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.527493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.505291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.872327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51600     72.83%     72.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1140      1.61%     74.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18107     25.56%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70854                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 233683531750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            420927519250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49931730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23400.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42150.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       298.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    149.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5052874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  535940                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     190646.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19778742480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10512650940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35525491260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3065826060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         158460338400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         124800195840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5180126880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    607096392870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     99257484000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      73006549305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1136708653095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            531.220931                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1852567823750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   6153571500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   67142230000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 262739316500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 258482225500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  213936448500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1331350160500                       # Time in different power states
system.mem_ctrls_1.actEnergy              19980854460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10620076005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35777019180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3046997520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         158495987520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         125573359230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5311470720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    606752859570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     98722842240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      73076241150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1137386417355                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            531.537672                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1850517394500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   6147034250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   67158288000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 262838733750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 257089054000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  215971704500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1330599138000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4279607905                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4279607905                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          20914815                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.844235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           272896009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20915839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.047337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         933811500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.844235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         314727687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        314727687                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    201939646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       201939646                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     70956363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       70956363                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     272896009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        272896009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    272896009                       # number of overall hits
system.cpu.dcache.overall_hits::total       272896009                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     19393643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19393643                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1522196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1522196                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     20915839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20915839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     20915839                       # number of overall misses
system.cpu.dcache.overall_misses::total      20915839                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1041776116000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1041776116000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  55038069500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55038069500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1096814185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1096814185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1096814185500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1096814185500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.087622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087622                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.071188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071188                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53717.401934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53717.401934                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36157.018873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36157.018873                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52439.406590                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52439.406590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52439.406590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52439.406590                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6906867                       # number of writebacks
system.cpu.dcache.writebacks::total           6906867                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     19393643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     19393643                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1522196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1522196                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     20915839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20915839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     20915839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20915839                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1022382473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1022382473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  53515873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  53515873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1075898346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1075898346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1075898346500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1075898346500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.087622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.087622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071188                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52717.401934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52717.401934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35157.018873                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35157.018873                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51439.406590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51439.406590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51439.406590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51439.406590                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           7727590                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.779452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           669590098                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           7727845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.646419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.779452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         685045788                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        685045788                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    669590098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       669590098                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     669590098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        669590098                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    669590098                       # number of overall hits
system.cpu.icache.overall_hits::total       669590098                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      7727845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7727845                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      7727845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7727845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      7727845                       # number of overall misses
system.cpu.icache.overall_misses::total       7727845                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 100553654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 100553654000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 100553654000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 100553654000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 100553654000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 100553654000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011409                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011409                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13011.862169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13011.862169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13011.862169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13011.862169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13011.862169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13011.862169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      7727590                       # number of writebacks
system.cpu.icache.writebacks::total           7727590                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      7727845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7727845                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      7727845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7727845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      7727845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7727845                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  92825809000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  92825809000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  92825809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  92825809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  92825809000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  92825809000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011409                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011409                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12011.862169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12011.862169                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12011.862169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12011.862169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12011.862169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12011.862169                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9958739                       # number of replacements
system.l2.tags.tagsinuse                 32647.942400                       # Cycle average of tags in use
system.l2.tags.total_refs                    47294582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9991507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.733478                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               21370865000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.485945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         28.483984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32616.972471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996336                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 239135863                       # Number of tag accesses
system.l2.tags.data_accesses                239135863                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      6906867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6906867                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      7727590                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7727590                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            1080951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1080951                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         7726642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7726642                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        9844889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9844889                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               7726642                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              10925840                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18652482                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              7726642                       # number of overall hits
system.l2.overall_hits::cpu.data             10925840                       # number of overall hits
system.l2.overall_hits::total                18652482                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441245                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1203                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9548754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9548754                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1203                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9989999                       # number of demand (read+write) misses
system.l2.demand_misses::total                9991202                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1203                       # number of overall misses
system.l2.overall_misses::cpu.data            9989999                       # number of overall misses
system.l2.overall_misses::total               9991202                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39882594000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39882594000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    104300500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104300500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 889919248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 889919248000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     104300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  929801842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     929906142500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    104300500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 929801842000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    929906142500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6906867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6906867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      7727590                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7727590                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1522196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1522196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      7727845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7727845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     19393643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      19393643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           7727845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          20915839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28643684                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          7727845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         20915839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28643684                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.289874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289874                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000156                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.492365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.492365                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000156                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.477628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348810                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000156                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.477628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348810                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90386.506363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90386.506363                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86700.332502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86700.332502                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93197.421150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93197.421150                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86700.332502                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93073.266774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93072.499435                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86700.332502                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93073.266774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93072.499435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232619                       # number of writebacks
system.l2.writebacks::total                   1232619                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       441245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441245                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1203                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9548754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9548754                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9989999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9991202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9989999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9991202                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35470144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35470144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     92270500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92270500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 794431708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 794431708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     92270500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 829901852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 829994122500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     92270500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 829901852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 829994122500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.289874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.289874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.492365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.492365                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.477628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.348810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.477628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348810                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80386.506363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80386.506363                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76700.332502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76700.332502                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83197.421150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83197.421150                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76700.332502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83073.266774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83072.499435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76700.332502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83073.266774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83072.499435                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19949381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9958179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9549957                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232619                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725560                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441245                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9549957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29940583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29940583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29940583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359162272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359162272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359162272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9991202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9991202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9991202                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22428161500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34431467750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     57286089                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     28642405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            560                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          560                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2139803952500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          27121488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8139486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7727590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22734068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1522196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1522196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7727845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     19393643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     23183280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     62746493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              85929773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    494573920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    890326592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1384900512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9958739                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39443808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38602423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38601863    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    560      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38602423                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        35960273000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7727845000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20915839000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
