-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv2d_fix_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pointwise_conv2d_fix_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_C4 : STD_LOGIC_VECTOR (10 downto 0) := "00011000100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv12_C4 : STD_LOGIC_VECTOR (11 downto 0) := "000011000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv29_1FFFF5E3 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111010111100011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_1_b_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal SeparableConv2D_1_b_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_1_b_s_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_mul1_cast_fu_177_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal phi_mul1_cast_reg_404 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal next_mul2_fu_181_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal next_mul2_reg_409 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_d_2_fu_193_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_d_2_reg_417 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond3_fu_187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal SeparableConv2D_1_b_5_fu_204_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal SeparableConv2D_1_b_5_reg_427 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_7_fu_208_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_7_reg_432 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_h_2_fu_218_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_h_2_reg_440 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_20_fu_248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_reg_445 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond2_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_cast_fu_254_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_22_cast_reg_450 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_w_2_fu_264_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_2_reg_458 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_23_cast3_fu_270_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_cast3_reg_463 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond1_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_addr_reg_468 : STD_LOGIC_VECTOR (13 downto 0);
    signal in_d_1_fu_307_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_d_1_reg_476 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal next_mul_fu_313_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal next_mul_reg_481 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_tmp_s_fu_364_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_tmp_s_reg_491 : STD_LOGIC_VECTOR (14 downto 0);
    signal input_load_reg_496 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_10_reg_501 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_s_fu_387_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal out_d_reg_98 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul1_reg_109 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_h_reg_120 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_w_reg_131 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal output_load_1_reg_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_d_reg_155 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_166 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_fu_337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_tmp_cast_fu_393_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal SeparableConv2D_1_b_5_fu_204_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_fu_208_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_fu_224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_fu_236_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_cast_fu_232_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl3_cast_fu_244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_cast_fu_274_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_278_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_cast_fu_283_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_fu_287_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_cast_fu_292_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_fu_319_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp1_cast_fu_324_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_328_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_cast_fu_333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_342_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_23_fu_346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_cast_fu_351_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_fu_397_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_11_fu_384_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_397_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component network_mul_mul_16s_13s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component pointwise_conv2d_fix_2_SeparableConv2D_1_b_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    SeparableConv2D_1_b_s_U : component pointwise_conv2d_fix_2_SeparableConv2D_1_b_s
    generic map (
        DataWidth => 13,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_1_b_s_address0,
        ce0 => SeparableConv2D_1_b_s_ce0,
        q0 => SeparableConv2D_1_b_s_q0);

    network_mul_mul_16s_13s_29_1_1_U36 : component network_mul_mul_16s_13s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => input_load_reg_496,
        din1 => tmp_26_fu_397_p1,
        dout => tmp_26_fu_397_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    in_d_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                in_d_reg_155 <= in_d_1_reg_476;
            elsif (((exitcond1_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                in_d_reg_155 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_d_reg_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_212_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_d_reg_98 <= out_d_2_reg_417;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_reg_98 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    out_h_reg_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_258_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                out_h_reg_120 <= out_h_2_reg_440;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                out_h_reg_120 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    out_w_reg_131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_212_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                out_w_reg_131 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                out_w_reg_131 <= out_w_2_reg_458;
            end if; 
        end if;
    end process;

    output_load_1_reg_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                output_load_1_reg_142 <= tmp_s_fu_387_p2;
            elsif (((exitcond1_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                output_load_1_reg_142 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    phi_mul1_reg_109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_212_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_mul1_reg_109 <= next_mul2_reg_409;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul1_reg_109 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                phi_mul_reg_166 <= next_mul_reg_481;
            elsif (((exitcond1_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_mul_reg_166 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                SeparableConv2D_1_b_5_reg_427 <= SeparableConv2D_1_b_5_fu_204_p1;
                tmp_7_reg_432 <= tmp_7_fu_208_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                in_d_1_reg_476 <= in_d_1_fu_307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                input_load_reg_496 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                next_mul2_reg_409 <= next_mul2_fu_181_p2;
                out_d_2_reg_417 <= out_d_2_fu_193_p2;
                    phi_mul1_cast_reg_404(10 downto 0) <= phi_mul1_cast_fu_177_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                next_mul_reg_481 <= next_mul_fu_313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_h_2_reg_440 <= out_h_2_fu_218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                out_w_2_reg_458 <= out_w_2_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_258_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                output_addr_reg_468 <= tmp_22_fu_296_p1(14 - 1 downto 0);
                    tmp_23_cast3_reg_463(3 downto 0) <= tmp_23_cast3_fu_270_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond_fu_301_p2 = ap_const_lv1_1))) then
                p_tmp_s_reg_491 <= p_tmp_s_fu_364_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_10_reg_501 <= tmp_26_fu_397_p2(28 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_212_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    tmp_20_reg_445(8 downto 1) <= tmp_20_fu_248_p2(8 downto 1);
                    tmp_22_cast_reg_450(12 downto 1) <= tmp_22_cast_fu_254_p1(12 downto 1);
            end if;
        end if;
    end process;
    phi_mul1_cast_reg_404(11) <= '0';
    tmp_20_reg_445(0) <= '0';
    tmp_22_cast_reg_450(0) <= '0';
    tmp_23_cast3_reg_463(11 downto 4) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_187_p2, ap_CS_fsm_state4, exitcond2_fu_212_p2, ap_CS_fsm_state5, exitcond1_fu_258_p2, ap_CS_fsm_state6, exitcond_fu_301_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_fu_187_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((exitcond2_fu_212_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((exitcond1_fu_258_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond_fu_301_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    SeparableConv2D_1_b_5_fu_204_p0 <= SeparableConv2D_1_b_s_q0;
        SeparableConv2D_1_b_5_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_1_b_5_fu_204_p0),16));

    SeparableConv2D_1_b_s_address0 <= tmp_19_fu_199_p1(3 - 1 downto 0);

    SeparableConv2D_1_b_s_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            SeparableConv2D_1_b_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_1_b_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_187_p2)
    begin
        if ((((exitcond3_fu_187_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond3_fu_187_p2)
    begin
        if (((exitcond3_fu_187_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_258_p2 <= "1" when (out_w_reg_131 = ap_const_lv4_E) else "0";
    exitcond2_fu_212_p2 <= "1" when (out_h_reg_120 = ap_const_lv4_E) else "0";
    exitcond3_fu_187_p2 <= "1" when (out_d_reg_98 = ap_const_lv4_8) else "0";
    exitcond_fu_301_p2 <= "1" when (in_d_reg_155 = ap_const_lv5_10) else "0";
    in_d_1_fu_307_p2 <= std_logic_vector(unsigned(in_d_reg_155) + unsigned(ap_const_lv5_1));
    input_r_address0 <= tmp_25_fu_337_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    next_mul2_fu_181_p2 <= std_logic_vector(unsigned(phi_mul1_reg_109) + unsigned(ap_const_lv11_C4));
    next_mul_fu_313_p2 <= std_logic_vector(unsigned(phi_mul_reg_166) + unsigned(ap_const_lv12_C4));
    out_d_2_fu_193_p2 <= std_logic_vector(unsigned(out_d_reg_98) + unsigned(ap_const_lv4_1));
    out_h_2_fu_218_p2 <= std_logic_vector(unsigned(out_h_reg_120) + unsigned(ap_const_lv4_1));
    out_w_2_fu_264_p2 <= std_logic_vector(unsigned(out_w_reg_131) + unsigned(ap_const_lv4_1));
    output_r_address0 <= output_addr_reg_468;

    output_r_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state10, output_load_1_reg_142, p_tmp_cast_fu_393_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_r_d0 <= p_tmp_cast_fu_393_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_r_d0 <= output_load_1_reg_142;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl3_cast_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_236_p3),9));
    p_shl3_fu_236_p3 <= (out_h_reg_120 & ap_const_lv1_0);
    p_shl_cast_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_224_p3),9));
    p_shl_fu_224_p3 <= (out_h_reg_120 & ap_const_lv4_0);
    p_tmp_cast_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_tmp_s_reg_491),16));
    p_tmp_s_fu_364_p3 <= 
        ap_const_lv15_0 when (tmp_15_fu_356_p3(0) = '1') else 
        tmp_27_cast_fu_351_p2;
    phi_mul1_cast_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul1_reg_109),12));
    tmp1_cast_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_319_p2),13));
    tmp1_fu_319_p2 <= std_logic_vector(unsigned(phi_mul_reg_166) + unsigned(tmp_23_cast3_reg_463));
        tmp_11_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_reg_501),16));

    tmp_14_fu_342_p1 <= output_load_1_reg_142(15 - 1 downto 0);
    tmp_15_fu_356_p3 <= tmp_23_fu_346_p2(15 downto 15);
    tmp_19_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_98),64));
    tmp_20_fu_248_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_232_p1) - unsigned(p_shl3_cast_fu_244_p1));
    tmp_21_fu_287_p2 <= std_logic_vector(signed(tmp_cast_fu_283_p1) + signed(phi_mul1_cast_reg_404));
        tmp_22_cast_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_fu_248_p2),13));

    tmp_22_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_cast_fu_292_p1),64));
    tmp_23_cast3_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_131),12));
    tmp_23_cast_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_131),9));
    tmp_23_fu_346_p2 <= std_logic_vector(signed(SeparableConv2D_1_b_5_reg_427) + signed(output_load_1_reg_142));
    tmp_24_fu_328_p2 <= std_logic_vector(unsigned(tmp1_cast_fu_324_p1) + unsigned(tmp_22_cast_reg_450));
        tmp_25_cast_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_fu_287_p2),32));

    tmp_25_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_cast_fu_333_p1),64));
    tmp_26_fu_397_p1 <= ap_const_lv29_1FFFF5E3(13 - 1 downto 0);
    tmp_27_cast_fu_351_p2 <= std_logic_vector(unsigned(tmp_14_fu_342_p1) + unsigned(tmp_7_reg_432));
        tmp_32_cast_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_328_p2),32));

    tmp_7_fu_208_p0 <= SeparableConv2D_1_b_s_q0;
        tmp_7_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_208_p0),15));

        tmp_cast_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_278_p2),12));

    tmp_fu_278_p2 <= std_logic_vector(signed(tmp_20_reg_445) + signed(tmp_23_cast_fu_274_p1));
    tmp_s_fu_387_p2 <= std_logic_vector(unsigned(output_load_1_reg_142) + unsigned(tmp_11_fu_384_p1));
end behav;
