<stg><name>sobel</name>


<trans_list>

<trans id="368" from="1" to="2">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="2" to="68">
<condition id="251">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="2" to="3">
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="3" to="4">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="4" to="5">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="5" to="6">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="6" to="7">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="7" to="8">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="8" to="9">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="9" to="10">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="10" to="11">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="11" to="12">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="12" to="13">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="13" to="14">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="14" to="15">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="15" to="16">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="16" to="17">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="17" to="18">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="18" to="19">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="19" to="20">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="20" to="21">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="21" to="22">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="22" to="23">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="23" to="24">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="24" to="25">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="25" to="26">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="26" to="27">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="27" to="28">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="28" to="29">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="29" to="30">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="30" to="31">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="31" to="32">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="32" to="33">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="33" to="34">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="34" to="35">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="35" to="36">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="36" to="37">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="37" to="38">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="38" to="39">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="39" to="40">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="40" to="41">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="41" to="42">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="42" to="43">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="43" to="44">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="44" to="45">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="45" to="46">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="46" to="47">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="47" to="48">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="48" to="49">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="49" to="50">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="50" to="51">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="51" to="52">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="52" to="53">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="53" to="54">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="54" to="55">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="55" to="56">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="56" to="57">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="57" to="58">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="58" to="59">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="59" to="60">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="60" to="61">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="61" to="62">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="62" to="63">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="63" to="64">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="64" to="65">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="65" to="66">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="66" to="67">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="67" to="2">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_BUNDLE), !map !467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_BUNDLE), !map !473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [13 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [14 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB20 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:1  %j = phi i10 [ 1, %0 ], [ %tmp_3_cast_mid2_v_v_s, %BurstBB20 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:2  %i = phi i10 [ 1, %0 ], [ %i_1, %BurstBB20 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -4092

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:2  %tmp_1 = icmp eq i10 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:3  %i_mid2 = select i1 %tmp_1, i10 1, i10 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %j_s = add i10 1, %j

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:5  %tmp_3_cast_mid2_v_v_s = select i1 %tmp_1, i10 %j_s, i10 %j

]]></Node>
<StgValue><ssdm name="tmp_3_cast_mid2_v_v_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:11  %tmp_1_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 1)

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:12  %tmp_6 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j, i10 1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.preheader.preheader:13  %tmp_7_mid2_v = select i1 %tmp_1, i20 %tmp_1_mid1, i20 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7_mid2_v"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="20">
<![CDATA[
.preheader.preheader:14  %tmp_7_mid2 = zext i20 %tmp_7_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_7_mid2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:132  %output4_sum1 = add i32 %tmp_7_mid2, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:133  %OUTPUT_BUNDLE_addr = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum1

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="24" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
BurstBB20:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:19  %tmp_8 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_3_cast_mid2_v_v_s, i10 %i_mid2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader:20  %tmp_9_cast = zext i20 %tmp_8 to i21

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:21  %sum2 = add i21 -1025, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="21">
<![CDATA[
.preheader.preheader:22  %sum2_cast = sext i21 %sum2 to i32

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:23  %input2_sum = add i32 %sum2_cast, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:24  %INPUT_BUNDLE_addr = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="23" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="24" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:28  %tmp1 = add i10 -1, %i_mid2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:29  %sum4 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_3_cast_mid2_v_v_s, i10 %tmp1)

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="20">
<![CDATA[
.preheader.preheader:30  %sum4_cast = zext i20 %sum4 to i32

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:31  %input2_sum5 = add i32 %sum4_cast, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:32  %INPUT_BUNDLE_addr_1 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum5

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="22" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="23" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:37  %sum6 = add i21 1023, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="21">
<![CDATA[
.preheader.preheader:38  %sum6_cast = zext i21 %sum6 to i32

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:39  %input2_sum6 = add i32 %sum6_cast, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum6"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %INPUT_BUNDLE_addr_2 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum6

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:44  %sum8 = add i21 -1023, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="21">
<![CDATA[
.preheader.preheader:45  %sum8_cast = sext i21 %sum8 to i32

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:46  %input2_sum7 = add i32 %sum8_cast, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum7"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:47  %INPUT_BUNDLE_addr_3 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum7

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:60  %sum5 = add i21 1025, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="21">
<![CDATA[
.preheader.preheader:61  %sum5_cast = zext i21 %sum5 to i32

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:62  %input2_sum9 = add i32 %sum5_cast, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum9"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:63  %INPUT_BUNDLE_addr_5 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum9

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="21" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="22" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="20" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="21" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:6  %tmp_3_cast_mid2_v_v = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_3_cast_mid2_v_v_s, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_3_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:7  %tmp_3_cast_mid2_v = or i20 %tmp_3_cast_mid2_v_v, 1

]]></Node>
<StgValue><ssdm name="tmp_3_cast_mid2_v"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader:8  %tmp_3_cast_mid2 = zext i20 %tmp_3_cast_mid2_v to i21

]]></Node>
<StgValue><ssdm name="tmp_3_cast_mid2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:9  %tmp_4_mid2 = add i20 1024, %tmp_3_cast_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp_4_mid2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:10  %tmp_5_mid2 = add i20 -1024, %tmp_3_cast_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="10">
<![CDATA[
.preheader.preheader:18  %tmp_8_cast5 = zext i10 %i_mid2 to i21

]]></Node>
<StgValue><ssdm name="tmp_8_cast5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:52  %sum3 = add i21 %tmp_3_cast_mid2, %tmp_8_cast5

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="21">
<![CDATA[
.preheader.preheader:53  %sum3_cast = zext i21 %sum3 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:54  %input2_sum8 = add i32 %sum3_cast, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum8"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:55  %INPUT_BUNDLE_addr_4 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum8

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:75  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_4_mid2, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:76  %tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_7, i10 %i_mid2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="20">
<![CDATA[
.preheader.preheader:77  %tmp_10 = zext i20 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:78  %input2_sum1 = add i32 %tmp_10, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:79  %INPUT_BUNDLE_addr_6 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum1

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_6"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:84  %tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_5_mid2, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:85  %tmp_13 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_12, i10 %i_mid2)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="20">
<![CDATA[
.preheader.preheader:86  %tmp_14 = zext i20 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:87  %input2_sum2 = add i32 %tmp_14, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.preheader:88  %INPUT_BUNDLE_addr_7 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum2

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_7"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="19" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
BurstBB:2  %i_1 = add i10 %i_mid2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="20" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="18" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="19" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="17" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="18" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="177" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="16" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="17" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="186" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:26  %INPUT_BUNDLE_addr_re = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_re"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="15" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="16" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="196" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:34  %INPUT_BUNDLE_addr_1_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_1_s"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:41  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="14" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="15" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="205" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:42  %INPUT_BUNDLE_addr_2_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_2_s"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:48  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="13" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="14" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:49  %INPUT_BUNDLE_addr_3_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_3_s"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:56  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="12" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="13" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:57  %INPUT_BUNDLE_addr_4_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_4_s"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:64  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="11" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="12" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="226" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:65  %INPUT_BUNDLE_addr_5_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_5_s"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:80  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="10" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="11" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="231" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:81  %INPUT_BUNDLE_addr_6_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_6_s"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="9" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="10" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:27  %tmp_7_cast = zext i8 %INPUT_BUNDLE_addr_re to i9

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:35  %tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_1_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:36  %tmp_12_cast = zext i9 %tmp_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:43  %tmp_13_cast = zext i8 %INPUT_BUNDLE_addr_2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:51  %tmp_15_cast = zext i8 %INPUT_BUNDLE_addr_3_s to i10

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:58  %tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_4_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:59  %tmp_17_cast = zext i9 %tmp_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:66  %tmp_18_cast = zext i8 %INPUT_BUNDLE_addr_5_s to i10

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:67  %tmp2 = add i9 %tmp_7_cast, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:68  %tmp2_cast = zext i9 %tmp2 to i10

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:69  %sum1 = add i10 %tmp2_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:72  %tmp3 = add i10 %tmp_17_cast, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:90  %INPUT_BUNDLE_addr_7_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_7_s"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:93  %sum5_neg = sub i9 %tmp_7_cast, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="sum5_neg"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:94  %sum5_neg_cast = sext i9 %sum5_neg to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_cast"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:95  %sum6_neg = add i10 %sum5_neg_cast, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum6_neg"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:96  %tmp_16 = sub i10 %sum6_neg, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="8" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="9" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader:50  %tmp_3 = zext i8 %INPUT_BUNDLE_addr_3_s to i11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:70  %sum1_cast = zext i10 %sum1 to i11

]]></Node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:71  %tmp_5 = sub i11 %tmp_3, %sum1_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:73  %tmp3_cast = zext i10 %tmp3 to i11

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:74  %convulution_horizont = add i11 %tmp3_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="convulution_horizont"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:82  %tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_6_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader:83  %tmp_24_cast = zext i9 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader:91  %tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_7_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader:92  %tmp_28_cast = zext i9 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:97  %tmp_29_cast = sext i10 %tmp_16 to i11

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:98  %tmp_17 = sub i11 %tmp_29_cast, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:99  %convulution_vertical = add i11 %tmp_17, %tmp_28_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="7" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="8" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="20" op_0_bw="11">
<![CDATA[
.preheader.preheader:102  %tmp_20 = sext i11 %convulution_vertical to i20

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:103  %tmp_21 = mul i20 %tmp_20, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="6" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="7" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="20" op_0_bw="11">
<![CDATA[
.preheader.preheader:100  %tmp_18 = sext i11 %convulution_horizont to i20

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:101  %tmp_19 = mul i20 %tmp_18, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:104  %p = add i20 %tmp_21, %tmp_19

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="5" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="6" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="20">
<![CDATA[
.preheader.preheader:105  %tmp_22 = zext i20 %p to i32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="4" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="5" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="281" st_id="23" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="3" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="4" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="284" st_id="24" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="2" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="3" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="287" st_id="25" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:134  %tmp_29 = urem i20 %indvar_flatten, 1022

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:135  %tmp_30 = icmp eq i20 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:136  br i1 %tmp_30, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="25" stage="2" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="292" st_id="26" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:3  %tmp_31 = urem i20 %indvar_flatten_next, 1022

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
BurstBB:4  %tmp_32 = icmp eq i20 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:5  br i1 %tmp_32, label %RespBB, label %BurstBB20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="296" st_id="27" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_23 = uitofp i32 %tmp_22 to double

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="297" st_id="28" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="298" st_id="29" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="299" st_id="30" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="300" st_id="31" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="301" st_id="32" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="302" st_id="33" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="303" st_id="34" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="304" st_id="35" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="305" st_id="36" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="306" st_id="37" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="307" st_id="38" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="308" st_id="39" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="309" st_id="40" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="310" st_id="41" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="311" st_id="42" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="312" st_id="43" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="313" st_id="44" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="314" st_id="45" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="315" st_id="46" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="316" st_id="47" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="317" st_id="48" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="318" st_id="49" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="319" st_id="50" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="320" st_id="51" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="321" st_id="52" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="322" st_id="53" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="323" st_id="54" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="324" st_id="55" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="325" st_id="56" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="326" st_id="57" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="327" st_id="58" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:107  %x_assign = call double @llvm.sqrt.f64(double %tmp_23)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="328" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
.preheader.preheader:108  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="329" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:109  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="330" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="52" op_0_bw="64">
<![CDATA[
.preheader.preheader:110  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="331" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:113  %tmp_i_i_i_i_cast4 = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast4"/></StgValue>
</operation>

<operation id="332" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:114  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast4

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="333" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader.preheader:115  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="334" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:116  %tmp_41_i_i_i = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_41_i_i_i"/></StgValue>
</operation>

<operation id="335" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:117  %tmp_41_i_i_i_cast = sext i11 %tmp_41_i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_41_i_i_i_cast"/></StgValue>
</operation>

<operation id="336" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader:118  %sh_assign_1 = select i1 %isNeg, i12 %tmp_41_i_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="337" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader.preheader:111  %tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="338" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="121" op_0_bw="54">
<![CDATA[
.preheader.preheader:112  %tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i121

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="339" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader:119  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="340" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="121" op_0_bw="32">
<![CDATA[
.preheader.preheader:120  %tmp_42_i_i_i = zext i32 %sh_assign_1_cast to i121

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i"/></StgValue>
</operation>

<operation id="341" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="54" op_0_bw="32">
<![CDATA[
.preheader.preheader:121  %tmp_42_i_i_i_cast = zext i32 %sh_assign_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i_cast"/></StgValue>
</operation>

<operation id="342" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader:122  %tmp_43_i_i_i = lshr i54 %tmp_i_i_i, %tmp_42_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_43_i_i_i"/></StgValue>
</operation>

<operation id="343" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="121" op_0_bw="121" op_1_bw="121">
<![CDATA[
.preheader.preheader:123  %tmp_44_i_i_i = shl i121 %tmp_i_i_i_cast, %tmp_42_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i_i"/></StgValue>
</operation>

<operation id="344" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader.preheader:124  %tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_43_i_i_i, i32 53)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="345" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="68" op_0_bw="1">
<![CDATA[
.preheader.preheader:125  %tmp_24_cast1 = zext i1 %tmp to i68

]]></Node>
<StgValue><ssdm name="tmp_24_cast1"/></StgValue>
</operation>

<operation id="346" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="68" op_0_bw="68" op_1_bw="121" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:126  %tmp_24 = call i68 @_ssdm_op_PartSelect.i68.i121.i32.i32(i121 %tmp_44_i_i_i, i32 53, i32 120)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="347" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="68" op_0_bw="1" op_1_bw="68" op_2_bw="68">
<![CDATA[
.preheader.preheader:127  %tmp_25 = select i1 %isNeg, i68 %tmp_24_cast1, i68 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="348" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:128  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i68.i32.i32(i68 %tmp_25, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="349" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:129  %icmp = icmp ne i2 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="350" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="68">
<![CDATA[
.preheader.preheader:130  %tmp_27 = trunc i68 %tmp_25 to i8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="351" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:131  %tmp_28 = select i1 %icmp, i8 -1, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="352" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
ReqBB:0  %OUTPUT_BUNDLE_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i32 1022)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="354" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:16  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="355" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
BurstBB:0  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i8 %tmp_28, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
BurstBB:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="357" st_id="63" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="358" st_id="64" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="359" st_id="65" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="360" st_id="66" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="361" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @L_Convulution_row_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1044484, i64 1044484, i64 1044484) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="363" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="67" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>

<operation id="366" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1  br label %BurstBB20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="367" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
