# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/bridge/nxp,imx95-pixel-interleaver.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NXP i.MX95 Pixel Interleaver Bridge

maintainers:
  - Liu Ying <victor.liu@nxp.com>

description: |
  Pixel Interleaver receives and processes 2 input display streams from the
  display controller. The processed streams are routed to 3 pixel link output
  ports. The module's main functions include YUV444 to YUV422 conversion and
  interleaving operation. Pixel Interleaver supports 2 modes of operations.
  It is also an interface between the display controller and those IPs that
  support pixel link input.

properties:
  compatible:
    const: nxp,imx95-pixel-interleaver

  "#address-cells":
    const: 1

  "#size-cells":
    const: 0

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 1

  power-domains:
    maxItems: 1

  nxp,blk-ctrl:
    $ref: /schemas/types.yaml#/definitions/phandle
    description: |
      A phandle which points to NXP displaymix blk-ctrl.

patternProperties:
  "^channel@[0-1]$":
    type: object
    description: Represents a channel of pixel interleaver.

    properties:
      "#address-cells":
        const: 1

      "#size-cells":
        const: 0

      reg:
        description: The channel index.
        enum: [ 0, 1 ]

      port@0:
        $ref: /schemas/graph.yaml#/properties/port
        description: Input port of the channel.

      port@1:
        $ref: /schemas/graph.yaml#/properties/port
        description: Output port of the channel.

    required:
      - "#address-cells"
      - "#size-cells"
      - reg

    additionalProperties: false

required:
  - compatible
  - "#address-cells"
  - "#size-cells"
  - reg
  - interrupts
  - clocks
  - power-domains
  - nxp,blk-ctrl
  - channel@0
  - channel@1

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/fsl,imx95-clock.h>
    #include <dt-bindings/power/fsl,imx95-power.h>
    bridge@4b0d0000 {
      compatible = "nxp,imx95-pixel-interleaver";
      #address-cells = <1>;
      #size-cells = <0>;
      reg = <0x4b0d0000 0x20000>;
      interrupt-parent = <&displaymix_irqsteer>;
      interrupts = <62>;
      clocks = <&scmi_clk IMX95_CLK_DISPAPB>;
      power-domains = <&scmi_devpd IMX95_PD_DISPLAY>;
      nxp,blk-ctrl = <&dispmix_csr>;

      channel@0 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0>;

        port@0 {
          reg = <0>;

          pixel_interleaver_disp0_to_dpu_disp0: endpoint {
            remote-endpoint = <&dpu_disp0_to_pixel_interleaver_disp0>;
          };
        };
      };

      channel@1 {
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <1>;

        port@0 {
          reg = <0>;

          pixel_interleaver_disp1_to_dpu_disp1: endpoint {
            remote-endpoint = <&dpu_disp1_to_pixel_interleaver_disp1>;
          };
        };
      };
    };
