======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_64_16_8/.CHARACTERIZATION/SIGNALS_VDDL_64_16_8_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_64_16_8/.CHARACTERIZATION/SIGNALS_VDDL_64_16_8_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_64_16_8.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC5_SA_EN_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.701, 0.436)

Annotating to instance FE_OFC4_PRE_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.61, 0.388)

Annotating to instance FE_OFC3_DVLP_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.611, 0.389)

Annotating to instance FE_OFC2_NOT_READ_VDDL_1 of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.601, 0.37)

Annotating to instance FE_OFC1_NOT_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.618, 0.392)

Annotating to instance FE_OFC0_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.616, 0.396)

Annotating to instance U7_g1__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.161, 1.839)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.22, 0.249, 1.8)

Annotating to instance U7_g4__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.184, 1.867)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.239, 0.249, 1.824)

Annotating to instance U7_g5__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.29, 2.005)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.326, 0.249, 1.933)

Annotating to instance U7_g6__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.214, 1.905)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.264, 0.249, 1.855)

Annotating to instance U7_g7__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.153, 1.827)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.213, 0.249, 1.79)

Annotating to instance U7_g8__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.172, 1.853)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.23, 0.249, 1.812)

Annotating to instance U7_g9__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.195, 1.881)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.248, 0.249, 1.835)

Annotating to instance U7_g10__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.164, 1.842)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.273, 3.223, 0.249, 1.803)

Annotating to instance g11 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.69, 0.377)

Annotating to instance g12 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.678, 0.365)

Annotating to instance U1_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.144, 0.235)
	ABSOLUTE (IOPATH E Q) = (0.218, 0.217)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.019) (-0.003))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.185) (-0.128))

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.327, 0.211)
	ABSOLUTE (IOPATH D Q) = (0.115, 0.189)
	ABSOLUTE (IOPATH E QN) = (0.309, 0.285)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.157) (-0.104))

Annotating to instance U4_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.147, 0.225)
	ABSOLUTE (IOPATH E Q) = (0.225, 0.225)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.014) (0.003))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.167) (-0.109))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.159, 0.219)
	ABSOLUTE (IOPATH E Q) = (0.237, 0.22)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0) (0.016))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.126) (-0.086))

Annotating to instance U5_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.146, 0.224)
	ABSOLUTE (IOPATH E Q) = (0.224, 0.223)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.015) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance g17 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.127, 0.013)

Annotating to instance g21 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.13, 0.013)

Annotating to instance U1_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.143, 0.212)
	ABSOLUTE (IOPATH E Q) = (0.215, 0.198)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.007) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.14) (-0.101))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.192, 0.257)
	ABSOLUTE (IOPATH E Q) = (0.261, 0.24)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.008))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.143) (-0.104))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.267, 0.179)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.249, 0.249)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.103))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.265, 0.178)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.247, 0.247)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.104))

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.273, 0.184)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.255, 0.253)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.104))

Annotating to instance g31 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.142, 0.107)

Annotating to instance g33 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.121, 0.086)

Annotating to instance g29 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.149, 0.114)

Annotating to instance g32 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.148, 0.112)

Annotating to instance g30 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.151, 0.115)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_16_8/functional/verilog.v,99|8): The interconnect source TB_TOP_64_16_8.TOP.CONTROLLER.controller1_N_ADDRESS_EN_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_64_16_8.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_16_8/functional/verilog.v,98|8): The interconnect source TB_TOP_64_16_8.TOP.CONTROLLER.g1173.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_64_16_8.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign DVLP = P_EN[8] ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_16_8/functional/verilog.v,97|8): The interconnect source TB_TOP_64_16_8.TOP.CONTROLLER.controller1_DVLP_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_64_16_8.TOP.CONTROLLER.DVLP.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_64_16_8/functional/verilog.v,65|8): The interconnect source TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_64_16_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC5_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U5_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC4_PRE_L.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U4_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC3_DVLP_L.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC1_NOT_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.FE_OFC0_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g33.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g31.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g32.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g29.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g30.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g17.I = (0.01)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g11.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g21.I = (0.008)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.g12.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g1__8780.OE = (0.008)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g1__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g4__4296.OE = (0.009)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g4__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g5__3772.OE = (0.017, 0.018)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g5__3772.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g6__1474.OE = (0.016)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g6__1474.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g7__4547.OE = (0.018)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g7__4547.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g8__9682.OE = (0.017)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g8__9682.I = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g9__2683.OE = (0.016, 0.017)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g9__2683.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g10__1309.OE = (0.018)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.U7_g10__1309.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[7] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_64_16_8.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
