//==================================================================================//
// Author: GWX Technology
// Attribution: Verilog-HDL
// Birthday: Sun Nov 12 15:24:08 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//

//   --------------------------------------------------------------     
//                       Template Revision : 6.2.8                      
//   --------------------------------------------------------------     
//                 * Synchronous, 1-Port Register File *              
//                    * Verilog Behavioral/RTL Model *                
//                THIS IS A SYNCHRONOUS 1-PORT MEMORY MODEL           
//                                                                    
//   Memory Name:RF_SPHD_1024x33                                      
//   Memory Size:1024 words x 33 bits                                 
//                                                                    
//                               PORT NAME                            
//                               ---------                            
//               Output Ports                                         
//                                   Q[32:0]                          
//                                   RSCOUT                           
//               Input Ports:                                         
//                                   ADR[9:0]                         
//                                   D[32:0]                          
//                                   WE                               
//                                   ME                               
//                                   CLK                              
//                                   RSCIN                            
//                                   RSCEN                            
//                                   RSCRST                           
//                                   RSCLK                            
//                                   FISO                             
//                                   TEST1                            
//                                   TEST_RNM                         
//                                   RME                              
//                                   RM[3:0]                          
//                                   LS                               
//                                   BC1                              
//                                   BC2                              
// -------------------------------------------------------------------- 
// -------------------------------------------------------------------- 
// This instance is generated with Periphery_Vt = LOW option.         
// -------------------------------------------------------------------- 


`resetall 
`timescale 1 ns / 1 ps 
`celldefine 
`ifdef verifault // for fault simulation purpose 
`suppress_faults 
`enable_portfaults 
`endif 

`define True    1'b1
`define False   1'b0

module RF_SPHD_1024x33 ( Q, RSCOUT, ADR, D, WE, ME, CLK, RSCIN, RSCEN, RSCRST, RSCLK, FISO, TEST1, TEST_RNM, RME, RM, LS, BC1, BC2);

// Input/Output Ports Declaration
output  [32:0] Q;
output RSCOUT;
input  [9:0] ADR;
input  [32:0] D;
input WE;
input ME;
input CLK;
input RSCIN;
input RSCEN;
input RSCRST;
input RSCLK;
input FISO;
input TEST1;
input TEST_RNM;
input RME;
input  [3:0] RM;
input LS;
input BC1;
input BC2;

// Local registers, wires, etc
parameter PreloadFilename = "init.file";
`ifdef MEM_CHECK_OFF
parameter MES_CNTRL = "OFF";
`else
parameter MES_CNTRL = "ON";
`endif
parameter MemFault_Inj = 0;

`ifndef MES_CNTRL_DEL_BEGIN
  `define MES_CNTRL_DEL_BEGIN 0
`endif

`ifndef MES_CNTRL_DEL_END
  `define MES_CNTRL_DEL_END 0
`endif
parameter MesCntrl_Begin = `MES_CNTRL_DEL_BEGIN;
parameter MesCntrl_End = `MES_CNTRL_DEL_END;


`ifdef VIRAGE_FAST_VERILOG
`else
// Notifiers Declaration
reg notif_adr;
wire [32:0] notif_d;
reg notif_d_32, notif_d_31, notif_d_30, notif_d_29, notif_d_28, notif_d_27, notif_d_26, notif_d_25, notif_d_24, notif_d_23, notif_d_22, notif_d_21, notif_d_20, notif_d_19, notif_d_18, notif_d_17, notif_d_16, notif_d_15, notif_d_14, notif_d_13, notif_d_12, notif_d_11, notif_d_10, notif_d_9, notif_d_8, notif_d_7, notif_d_6, notif_d_5, notif_d_4, notif_d_3, notif_d_2, notif_d_1, notif_d_0;
reg notif_we;
reg notif_me;
reg notif_clk;
reg notif_clkp;
reg notif_rscin;
reg notif_rscen;
reg notif_rscen_CLK_rise_fall_rec;
reg notif_rscrst;
reg notif_rscrst_setup;
reg notif_rscrst_RSCLK_rise_fall_rec;
reg notif_rscrst_CLK_rise_fall_rec;
reg notif_rsclk;
reg notif_rsclk_CLK_rise_rise_rec;
reg notif_fiso;
reg notif_test1;
reg notif_test_rnm;
reg notif_rme;
reg notif_rm;
reg notif_ls;
reg notif_bc1;
reg notif_bc2;
`endif
reg ADRFLAGA;
`ifdef VIRAGE_FAST_VERILOG
wire [32:0] Q_buf;
assign Q[0] = Q_buf[0];
assign Q[1] = Q_buf[1];
assign Q[2] = Q_buf[2];
assign Q[3] = Q_buf[3];
assign Q[4] = Q_buf[4];
assign Q[5] = Q_buf[5];
assign Q[6] = Q_buf[6];
assign Q[7] = Q_buf[7];
assign Q[8] = Q_buf[8];
assign Q[9] = Q_buf[9];
assign Q[10] = Q_buf[10];
assign Q[11] = Q_buf[11];
assign Q[12] = Q_buf[12];
assign Q[13] = Q_buf[13];
assign Q[14] = Q_buf[14];
assign Q[15] = Q_buf[15];
assign Q[16] = Q_buf[16];
assign Q[17] = Q_buf[17];
assign Q[18] = Q_buf[18];
assign Q[19] = Q_buf[19];
assign Q[20] = Q_buf[20];
assign Q[21] = Q_buf[21];
assign Q[22] = Q_buf[22];
assign Q[23] = Q_buf[23];
assign Q[24] = Q_buf[24];
assign Q[25] = Q_buf[25];
assign Q[26] = Q_buf[26];
assign Q[27] = Q_buf[27];
assign Q[28] = Q_buf[28];
assign Q[29] = Q_buf[29];
assign Q[30] = Q_buf[30];
assign Q[31] = Q_buf[31];
assign Q[32] = Q_buf[32];
wire RSCOUT_buf;
assign  RSCOUT = RSCOUT_buf;
wire [9:0] ADR_buf;
assign  ADR_buf[0] = (ADR[0] === 1'bZ) ? 1'bX : ( ADR[0]);
assign  ADR_buf[1] = (ADR[1] === 1'bZ) ? 1'bX : ( ADR[1]);
assign  ADR_buf[2] = (ADR[2] === 1'bZ) ? 1'bX : ( ADR[2]);
assign  ADR_buf[3] = (ADR[3] === 1'bZ) ? 1'bX : ( ADR[3]);
assign  ADR_buf[4] = (ADR[4] === 1'bZ) ? 1'bX : ( ADR[4]);
assign  ADR_buf[5] = (ADR[5] === 1'bZ) ? 1'bX : ( ADR[5]);
assign  ADR_buf[6] = (ADR[6] === 1'bZ) ? 1'bX : ( ADR[6]);
assign  ADR_buf[7] = (ADR[7] === 1'bZ) ? 1'bX : ( ADR[7]);
assign  ADR_buf[8] = (ADR[8] === 1'bZ) ? 1'bX : ( ADR[8]);
assign  ADR_buf[9] = (ADR[9] === 1'bZ) ? 1'bX : ( ADR[9]);
wire [32:0] D_buf;
assign  D_buf[0] = (D[0] === 1'bZ) ? 1'bX : ( D[0]);
assign  D_buf[1] = (D[1] === 1'bZ) ? 1'bX : ( D[1]);
assign  D_buf[2] = (D[2] === 1'bZ) ? 1'bX : ( D[2]);
assign  D_buf[3] = (D[3] === 1'bZ) ? 1'bX : ( D[3]);
assign  D_buf[4] = (D[4] === 1'bZ) ? 1'bX : ( D[4]);
assign  D_buf[5] = (D[5] === 1'bZ) ? 1'bX : ( D[5]);
assign  D_buf[6] = (D[6] === 1'bZ) ? 1'bX : ( D[6]);
assign  D_buf[7] = (D[7] === 1'bZ) ? 1'bX : ( D[7]);
assign  D_buf[8] = (D[8] === 1'bZ) ? 1'bX : ( D[8]);
assign  D_buf[9] = (D[9] === 1'bZ) ? 1'bX : ( D[9]);
assign  D_buf[10] = (D[10] === 1'bZ) ? 1'bX : ( D[10]);
assign  D_buf[11] = (D[11] === 1'bZ) ? 1'bX : ( D[11]);
assign  D_buf[12] = (D[12] === 1'bZ) ? 1'bX : ( D[12]);
assign  D_buf[13] = (D[13] === 1'bZ) ? 1'bX : ( D[13]);
assign  D_buf[14] = (D[14] === 1'bZ) ? 1'bX : ( D[14]);
assign  D_buf[15] = (D[15] === 1'bZ) ? 1'bX : ( D[15]);
assign  D_buf[16] = (D[16] === 1'bZ) ? 1'bX : ( D[16]);
assign  D_buf[17] = (D[17] === 1'bZ) ? 1'bX : ( D[17]);
assign  D_buf[18] = (D[18] === 1'bZ) ? 1'bX : ( D[18]);
assign  D_buf[19] = (D[19] === 1'bZ) ? 1'bX : ( D[19]);
assign  D_buf[20] = (D[20] === 1'bZ) ? 1'bX : ( D[20]);
assign  D_buf[21] = (D[21] === 1'bZ) ? 1'bX : ( D[21]);
assign  D_buf[22] = (D[22] === 1'bZ) ? 1'bX : ( D[22]);
assign  D_buf[23] = (D[23] === 1'bZ) ? 1'bX : ( D[23]);
assign  D_buf[24] = (D[24] === 1'bZ) ? 1'bX : ( D[24]);
assign  D_buf[25] = (D[25] === 1'bZ) ? 1'bX : ( D[25]);
assign  D_buf[26] = (D[26] === 1'bZ) ? 1'bX : ( D[26]);
assign  D_buf[27] = (D[27] === 1'bZ) ? 1'bX : ( D[27]);
assign  D_buf[28] = (D[28] === 1'bZ) ? 1'bX : ( D[28]);
assign  D_buf[29] = (D[29] === 1'bZ) ? 1'bX : ( D[29]);
assign  D_buf[30] = (D[30] === 1'bZ) ? 1'bX : ( D[30]);
assign  D_buf[31] = (D[31] === 1'bZ) ? 1'bX : ( D[31]);
assign  D_buf[32] = (D[32] === 1'bZ) ? 1'bX : ( D[32]);
wire WE_buf;
assign  WE_buf = (WE === 1'bZ) ? 1'bX : ( WE);
wire ME_buf;
assign  ME_buf = (ME === 1'bZ) ? 1'bX : ( ME);
wire CLK_buf;
assign  CLK_buf = (CLK === 1'bZ) ? 1'bX : ( CLK);
wire RSCIN_buf;
assign  RSCIN_buf = (RSCIN === 1'bZ) ? 1'bX : ( RSCIN);
wire RSCEN_buf;
assign  RSCEN_buf = (RSCEN === 1'bZ) ? 1'bX : ( RSCEN);
wire RSCRST_buf;
assign  RSCRST_buf = (RSCRST === 1'bZ) ? 1'bX : ( RSCRST);
wire RSCLK_buf;
assign  RSCLK_buf = (RSCLK === 1'bZ) ? 1'bX : ( RSCLK);
wire FISO_buf;
assign  FISO_buf = (FISO === 1'bZ) ? 1'bX : ( FISO);
wire TEST1_buf;
assign  TEST1_buf = (TEST1 === 1'bZ) ? 1'bX : ( TEST1);
wire TEST_RNM_buf;
assign  TEST_RNM_buf = (TEST_RNM === 1'bZ) ? 1'bX : ( TEST_RNM);
wire RME_buf;
assign  RME_buf = (RME === 1'bZ) ? 1'bX : ( RME);
wire [2:0] RM_int;
wire [3:0] RM_buf;
assign  RM_buf[0] = (RM[0] === 1'bZ) ? 1'bX : ( RM[0]);
assign  RM_buf[1] = (RM[1] === 1'bZ) ? 1'bX : ( RM[1]);
assign  RM_buf[2] = (RM[2] === 1'bZ) ? 1'bX : ( RM[2]);
assign  RM_buf[3] = (RM[3] === 1'bZ) ? 1'bX : ( RM[3]);
wire LS_buf;
assign  LS_buf = (LS === 1'bZ) ? 1'bX : ( LS);
wire BC1_buf;
assign  BC1_buf = (BC1 === 1'bZ) ? 1'bX : ( BC1);
wire BC2_buf;
assign  BC2_buf = (BC2 === 1'bZ) ? 1'bX : ( BC2);
`else
wire [32:0] Q_buf;
buf (Q[0], Q_buf[0]);
buf (Q[1], Q_buf[1]);
buf (Q[2], Q_buf[2]);
buf (Q[3], Q_buf[3]);
buf (Q[4], Q_buf[4]);
buf (Q[5], Q_buf[5]);
buf (Q[6], Q_buf[6]);
buf (Q[7], Q_buf[7]);
buf (Q[8], Q_buf[8]);
buf (Q[9], Q_buf[9]);
buf (Q[10], Q_buf[10]);
buf (Q[11], Q_buf[11]);
buf (Q[12], Q_buf[12]);
buf (Q[13], Q_buf[13]);
buf (Q[14], Q_buf[14]);
buf (Q[15], Q_buf[15]);
buf (Q[16], Q_buf[16]);
buf (Q[17], Q_buf[17]);
buf (Q[18], Q_buf[18]);
buf (Q[19], Q_buf[19]);
buf (Q[20], Q_buf[20]);
buf (Q[21], Q_buf[21]);
buf (Q[22], Q_buf[22]);
buf (Q[23], Q_buf[23]);
buf (Q[24], Q_buf[24]);
buf (Q[25], Q_buf[25]);
buf (Q[26], Q_buf[26]);
buf (Q[27], Q_buf[27]);
buf (Q[28], Q_buf[28]);
buf (Q[29], Q_buf[29]);
buf (Q[30], Q_buf[30]);
buf (Q[31], Q_buf[31]);
buf (Q[32], Q_buf[32]);
wire RSCOUT_buf;
buf (RSCOUT, RSCOUT_buf);
wire [9:0] ADR_buf;
wire [9:0] delayed_ADR;
buf (ADR_buf[0], delayed_ADR[0]);
buf (ADR_buf[1], delayed_ADR[1]);
buf (ADR_buf[2], delayed_ADR[2]);
buf (ADR_buf[3], delayed_ADR[3]);
buf (ADR_buf[4], delayed_ADR[4]);
buf (ADR_buf[5], delayed_ADR[5]);
buf (ADR_buf[6], delayed_ADR[6]);
buf (ADR_buf[7], delayed_ADR[7]);
buf (ADR_buf[8], delayed_ADR[8]);
buf (ADR_buf[9], delayed_ADR[9]);
wire [32:0] D_buf;
wire [32:0] delayed_D;
buf (D_buf[0], delayed_D[0]);
buf (D_buf[1], delayed_D[1]);
buf (D_buf[2], delayed_D[2]);
buf (D_buf[3], delayed_D[3]);
buf (D_buf[4], delayed_D[4]);
buf (D_buf[5], delayed_D[5]);
buf (D_buf[6], delayed_D[6]);
buf (D_buf[7], delayed_D[7]);
buf (D_buf[8], delayed_D[8]);
buf (D_buf[9], delayed_D[9]);
buf (D_buf[10], delayed_D[10]);
buf (D_buf[11], delayed_D[11]);
buf (D_buf[12], delayed_D[12]);
buf (D_buf[13], delayed_D[13]);
buf (D_buf[14], delayed_D[14]);
buf (D_buf[15], delayed_D[15]);
buf (D_buf[16], delayed_D[16]);
buf (D_buf[17], delayed_D[17]);
buf (D_buf[18], delayed_D[18]);
buf (D_buf[19], delayed_D[19]);
buf (D_buf[20], delayed_D[20]);
buf (D_buf[21], delayed_D[21]);
buf (D_buf[22], delayed_D[22]);
buf (D_buf[23], delayed_D[23]);
buf (D_buf[24], delayed_D[24]);
buf (D_buf[25], delayed_D[25]);
buf (D_buf[26], delayed_D[26]);
buf (D_buf[27], delayed_D[27]);
buf (D_buf[28], delayed_D[28]);
buf (D_buf[29], delayed_D[29]);
buf (D_buf[30], delayed_D[30]);
buf (D_buf[31], delayed_D[31]);
buf (D_buf[32], delayed_D[32]);
wire delayed_WE;
buf (WE_buf, delayed_WE);
wire delayed_ME;
buf (ME_buf, delayed_ME);
wire delayed_CLK;
buf (CLK_buf, delayed_CLK);
wire delayed_RSCIN;
buf (RSCIN_buf, delayed_RSCIN);
wire delayed_RSCEN;
buf (RSCEN_buf, delayed_RSCEN);
wire delayed_RSCRST;
buf (RSCRST_buf, delayed_RSCRST);
wire delayed_RSCLK;
buf (RSCLK_buf, delayed_RSCLK);
wire delayed_FISO;
buf (FISO_buf, delayed_FISO);
wire delayed_TEST1;
buf (TEST1_buf, delayed_TEST1);
wire delayed_TEST_RNM;
buf (TEST_RNM_buf, delayed_TEST_RNM);
wire delayed_RME;
buf (RME_buf, delayed_RME);
wire [2:0] RM_int;
wire [3:0] RM_buf;
wire [3:0] delayed_RM;
buf (RM_buf[0], delayed_RM[0]);
buf (RM_buf[1], delayed_RM[1]);
buf (RM_buf[2], delayed_RM[2]);
buf (RM_buf[3], delayed_RM[3]);
wire delayed_LS;
buf (LS_buf, delayed_LS);
wire delayed_BC1;
buf (BC1_buf, delayed_BC1);
wire delayed_BC2;
buf (BC2_buf, delayed_BC2);
`endif
// -------------------------------------------------------------------
// Tasks
// -------------------------------------------------------------------

`ifndef MEMFAULTINJ
task fault_inject;
input [9 : 0] address;
input [5:0] bit_pos;
input flt_type;
reg [7:0] X_adr;
reg [1:0] Y_adr;
reg [7:0] col_address;
reg [139:0] memrow;
begin
  if (address < 1024)
  begin
  if (uut.faultinj_en == 0)
  begin
    X_adr = address[9:2];
    Y_adr = address[1:0];
      uut.get_column_position (col_address, Y_adr, bit_pos);
    if (flt_type == 1)
    begin
      memrow = uut.mem_fault_array_sa1[X_adr];
      memrow[col_address] = 1'b1;
      uut.mem_fault_array_sa1[X_adr] = memrow;
      memrow = uut.mem_fault_array_sa0[X_adr];
      memrow[col_address] = 1'b1;
      uut.mem_fault_array_sa0[X_adr] = memrow;
    end
    else
    begin
      memrow = uut.mem_fault_array_sa0[X_adr];
      memrow[col_address] = 1'b0;
      uut.mem_fault_array_sa0[X_adr] = memrow;
      memrow = uut.mem_fault_array_sa1[X_adr];
      memrow[col_address] = 1'b0;
      uut.mem_fault_array_sa1[X_adr] = memrow;
    end
  end
  end
  else
  begin
    $display("\n%m<<VIRL_MEM_ERR: No fault injection for address out of range.>>(time %0t)", $time);
  end
end
endtask
`endif

reg disp_LS_msg;

reg en_msg_cntrl, mes_all_valid_old;
real msg_start_lmt, msg_end_lmt;
reg disp_LS_msg_old;
initial
begin : reinit_msg_blk
  disp_LS_msg_old = 1'b1;
  if (MesCntrl_Begin < 0)
    msg_start_lmt = 0;
  else
    msg_start_lmt = MesCntrl_Begin;
  if (MesCntrl_End < 0)
    msg_end_lmt = 0;
  else
    msg_end_lmt = MesCntrl_End;
  
  if (msg_end_lmt > msg_start_lmt)
  begin
    if ($realtime > 0 )
    begin
      if (msg_start_lmt > $realtime)
      begin
        en_msg_cntrl = 1'b0;
        en_msg_cntrl <= #(msg_start_lmt - $realtime) 1'b1;
      end
      if (msg_end_lmt > $realtime)
        en_msg_cntrl <= #(msg_end_lmt - $realtime) 1'b0;
      else
        en_msg_cntrl = 1'b0;
    end
    else
    begin
      mes_all_valid_old = 1'b0;
      en_msg_cntrl = 1'b0;
      en_msg_cntrl <= #msg_start_lmt 1'b1;
      en_msg_cntrl <= #msg_end_lmt 1'b0;
    end
  end
  else
  begin
    en_msg_cntrl = 1'b0;
    if ($realtime == 0)
      mes_all_valid_old = 1'b0;
  end
end

`ifdef MES_CNTRL_PIN
always @(`MES_CNTRL_PIN)
begin
  if (msg_start_lmt == 0 && msg_end_lmt == 0)
  begin
    if (`MES_CNTRL_PIN  === `MES_CNTRL_PIN_VAL)
    begin
      en_msg_cntrl = 1;
    end
    else
    begin
      en_msg_cntrl = 0;
    end
  end
end
`endif

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @( en_msg_cntrl )
begin
  if (en_msg_cntrl !== 1'b0 )
  begin
    if (!(en_msg_cntrl === 1'bx && mes_all_valid_old === 1'b1))
    mes_all_valid_old = uut.mes_all_valid;
    assign uut.mes_all_valid = 0;
    disp_LS_msg_old = disp_LS_msg;
    assign disp_LS_msg = 0;
  end
  else
  begin
    deassign uut.mes_all_valid ;
    uut.mes_all_valid = mes_all_valid_old;
    deassign disp_LS_msg;
    disp_LS_msg = disp_LS_msg_old;
    `ifdef SNPS_SUPPORT_UPF_SIM
    disp_LS_msg = 1'b1;
     `endif
  end
end


wire ADR_valid;
assign ADR_valid =  (ADR_buf <= 10'b1111111111 )?1'b1:1'b0;
wire RSCIN_fiso_buf,RSCEN_fiso_buf,RSCRST_fiso_buf,RSCLK_fiso_buf;
reg RSCEN_fiso_pre;

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @(FISO_buf or negedge RSCLK_fiso_buf or RSCEN_fiso_buf)
begin : blk_rscenbuf_0
  if (FISO_buf == 1'b1)
    RSCEN_fiso_pre = 1'b0;
  else
  if ( RSCLK_fiso_buf == 1'b0)
    RSCEN_fiso_pre = RSCEN_fiso_buf;
end // end of always block blk_rscenbuf_0
assign RSCIN_fiso_buf  =  (RSCIN_buf && !FISO_buf);
assign RSCEN_fiso_buf  =  (RSCEN_buf && !FISO_buf);
assign RSCRST_fiso_buf =  (RSCRST_buf && !FISO_buf);
assign RSCLK_fiso_buf =  (RSCLK_buf && !FISO_buf);

real t0_pfirst, t1_pfirst, t2_pnow, t2_nnow, t3_me;
initial
begin
  t0_pfirst = 0.0;
  t1_pfirst = 0.0;
  t2_pnow = 0.0;
  t2_nnow = 0.0;
  t3_me = 0.0;
end

always @(posedge CLK_buf)
begin
  t0_pfirst = t1_pfirst;
  t1_pfirst = t2_pnow;
  t2_pnow = $realtime;
  if ((t1_pfirst < t3_me) && (t3_me < t2_pnow))
  begin   
    uut.diff_me_tch = 1'b1;
  end
  if ((t0_pfirst < t3_me) && (t3_me < t2_pnow))
  begin   
    uut.diff_me_tcc = 1'b1;
  end
    @(negedge CLK_buf)
    t2_nnow = $realtime;
    #0.001;
    uut.diff_me_tch = 1'b0;
    uut.diff_me_tcc = 1'b0;
end

always @(ME_buf)
begin
  t3_me = $realtime;
  if ((t2_pnow < t3_me) && (t2_nnow < t3_me))
  begin   
    uut.diff_me_tch = 1'b1;
  end
end
// Setup/hold conditions for synchronous signals
reg  ME_pre,WE_pre;
reg  [9:0] ADR_pre;
reg  [32:0] D_pre;
reg flag_ADR_x;

always @(ME_buf or negedge CLK_buf) 
begin : blk_mebuf_0
  if ( CLK_buf == 1'b0)
  begin
    ME_pre = ME_buf;
  end // if of CLK_buf = 0
end // end of always block blk_mebuf_0

always @(WE_buf or negedge CLK_buf) 
begin : blk_webuf_0
  if ( CLK_buf == 1'b0)
  begin
    WE_pre = WE_buf;
  end // if of CLK_buf = 0
end // end of always block blk_webuf_0

always @(ADR_buf or negedge CLK_buf) 
begin : blk_addrbuf_0
  if ( CLK_buf == 1'b0)
  begin
    ADR_pre = ADR_buf;
  end // if of CLK_buf = 0
  if ( (^ADR_buf) === 1'bx)
  begin
    flag_ADR_x = 1'b1;
  end
  else
  begin
    flag_ADR_x = 1'b0;
  end
end // end of always block blk_addrbuf_0

always @(D_buf or negedge CLK_buf) 
begin : blk_dibuf_0
  if ( CLK_buf == 1'b0)
  begin
    D_pre = D_buf;
  end // if of CLK_buf = 0
end // end of always block blk_dibuf_0

`ifdef VIRAGE_FAST_VERILOG
`else
// Setup/hold condition for Address: ADR is : ENADR
wire ENADR;
assign ENADR = ( ME_pre !== 1'b0  && (LS_buf === 1'b0) ? 1'b1 : 1'b0 );
 
// Setup/hold condition for Memory Enable: ME is : ENME
wire ENME;
assign ENME = (( (ADR_valid || flag_ADR_x)) ? 1'b1 : 1'b0 );

// Setup/hold condition for Write Enable: WE is : ENWE
wire ENWE;
assign ENWE = (( ME_pre !== 1'b0   && (LS_buf === 1'b0) ) ?1'b1:1'b0);

// Setup/hold condition for Data In: D is : END
wire END;
assign END = (( ADR_valid && ME_pre !== 1'b0 && WE_pre !== 1'b0   && (LS_buf === 1'b0) )?1'b1:1'b0) ;
// Setup/hold condition for test1 Vector: TEST1 is : ENTEST1
wire ENTEST1;
assign ENTEST1 = ((ME_pre !== 1'b0 && ADR_valid  && (LS_buf === 1'b0))?1'b1:1'b0);
 
// Setup/hold condition for test_rnm Vector: TEST_RNM is : ENTEST_RNM
wire ENTEST_RNM;
assign ENTEST_RNM = ((ME_pre !== 1'b0   && (LS_buf === 1'b0))?1'b1:1'b0);
 
// Setup/hold condition for Read Margin Vector: RM is : ENRM
wire ENRM;
assign ENRM = ((RME_buf === 1'b1 && (ME_pre !== 1'b0 && ADR_valid  && (LS_buf === 1'b0)))?1'b1:1'b0);
// Setup/hold condition for Read Margin Vector Enable: RME is : ENRME
wire ENRME;
assign ENRME = ((ME_pre !== 1'b0 && ADR_valid  && (LS_buf === 1'b0))?1'b1:1'b0);
// Setup/hold condition for BC1 Vector: BC1 is : ENBC1
wire ENBC1;
assign ENBC1 = ((LS_buf !== 1'b0)?1'b1:1'b0);
// Setup/hold condition for BC2 Vector: BC2 is : ENBC2
wire ENBC2;
assign ENBC2 = ((LS_buf !== 1'b0)?1'b1:1'b0);
// Setup/hold condition for Light Sleep: LS is : ENLS
wire ENLS;
assign ENLS = ((ME_pre !== 1'b0)?1'b1:1'b0);

wire ENCLK;
assign ENCLK = (( (TEST1_buf === 1'b0))?1'b1:1'b0);
wire ENCLK_test1;
assign ENCLK_test1 = (( (TEST1_buf === 1'b1))?1'b1:1'b0);

wire ENCLK_rmezo,ENCLK_vdm,ENCLK_slw,ENCLK_def,ENCLK_fst,ENCLK_fster;
assign ENCLK_rmezo = ((RME_buf !== 1'b1)?1'b1:1'b0) ;

assign ENCLK_vdm = ((RME_buf === 1'b1  && ((RM_buf[0] !== 1'b1) && (RM_buf[1] !== 1'b1) && (RM_buf[2] !== 1'b1) && (RM_buf[3] !== 1'b1)))?1'b1:1'b0) ;
assign ENCLK_slw = ((RME_buf === 1'b1  && ((RM_buf[0] !== 1'b0) && (RM_buf[1] !== 1'b1) && (RM_buf[2] !== 1'b1) && (RM_buf[3] !== 1'b1)))?1'b1:1'b0) ;
assign ENCLK_def = ((RME_buf === 1'b1  && ((RM_buf[0] !== 1'b1) && (RM_buf[1] !== 1'b0) && (RM_buf[2] !== 1'b1) && (RM_buf[3] !== 1'b1)))?1'b1:1'b0) ;
assign ENCLK_fst = ((RME_buf === 1'b1  && ((RM_buf[0] !== 1'b0) && (RM_buf[1] !== 1'b0) && (RM_buf[2] !== 1'b1) && (RM_buf[3] !== 1'b1)))?1'b1:1'b0) ;
assign ENCLK_fster = ((RME_buf === 1'b1  && ((RM_buf[2] !== 1'b0) && (RM_buf[3] !== 1'b1)))?1'b1:1'b0) ;
wire ENRSCIN;
assign ENRSCIN = ((RSCRST_buf === 1'b0 && FISO_buf === 1'b0 && RSCEN_buf === 1'b1)?1'b1:1'b0);
wire ENRSCEN;
assign ENRSCEN = ((RSCRST_buf === 1'b0 && FISO_buf === 1'b0)?1'b1:1'b0);
wire ENRSCRST;
assign ENRSCRST = ((FISO_buf === 1'b0)?1'b1:1'b0);
wire ENRSCLK;
assign ENRSCLK = ((RSCRST_buf === 1'b0 && FISO_buf === 1'b0 && RSCEN_buf === 1'b1)?1'b1:1'b0);
wire ENRSCRSTRSCLKrec;
assign ENRSCRSTRSCLKrec = ((FISO_buf === 1'b0 && RSCEN_buf === 1'b1)?1'b1:1'b0);
wire ENRSCRSTCLKrec;
assign ENRSCRSTCLKrec = ((FISO_buf === 1'b0 && ME_pre === 1'b1 )?1'b1:1'b0);
wire ENRSCLKCLKrec;
assign ENRSCLKCLKrec = ((FISO_buf === 1'b0 && ME_pre === 1'b1 && RSCRST_buf === 1'b0 && RSCEN_buf === 1'b1 )?1'b1:1'b0);
wire ENRSCENCLKrec;
assign ENRSCENCLKrec = ((FISO_buf === 1'b0 && ME_pre === 1'b1  && RSCRST_buf === 1'b0)?1'b1:1'b0);
`endif // endif of VIRAGE_FAST_VERILOG

reg LS_old;

`ifdef VIRAGE_FAST_VERILOG
`else
specify
 
  specparam
    Tac = 0.050,
    Tcax = 0.079,
    Tdc = 0.136,
    Tcdx = 0.064,
    Twc = 0.071,
    Tcwx = 0.093,
    Tmc = 0.056,
    Tcmx = 0.007,
    Tcl = 0.092,
    Tcltest1 = 0.141,
    Tch = 0.090,
    Tchtest1 = 0.356,
    Tcc = 0.405,
    Tccvddmin = 0.773,
    Tccslow = 0.465,
    Tccdef = 0.405,
    Tccfast = 0.383,
    Tccfaster = 0.380,
    Trinc = 0.032,
    Tcrinx = 0.068,
    Trenc = 0.032,
    Tcrenx = 0.068,
    Trenclkrec = 2.424,
    Trrstrclkrec = 2.360,
    Trrstclkrec = 2.402,
    Trrst = 0.126,
    Trclkclkrec = 2.424,
    Trclkl = 0.299,
    Trclkh = 0.150,
    Trclkc = 0.449,
    TT1C = 0.136,
    TCT1X = 0.377,
    Ttrnmc = 0.136,
    Tctrnmx = 0.405,
    Trmec = 0.107,
    Tcrmex = 0.035,
    Trmc = 0.107,
    Trm2c = 0.060,
    Trm3c = 0.112,
    Tcrmx = 0.035,
    Tcrm2x = 0.009,
    Tcrm3x = 0.405,
    Trlsc = 0.009,
    Tflsc = 0.169,
    Tlsx = 0.090,
    Tbc1c = 0.035,
    Tbc2c = 0.037,
    Tcq = 0.274,
    Tcqx = 0.200,
    Tcqvddmin = 0.490,
    Tcqvddminx = 0.392,
    Tcqslow = 0.323,
    Tcqslowx = 0.249,
    Tcqdef = 0.274,
    Tcqdefx = 0.200,
    Tcqfast = 0.255,
    Tcqfastx = 0.184,
    Tcqfaster = 0.253,
    Tcqfasterx = 0.179,
    Tcqtest1x = 0.113,
    Tcqtest1 = 0.141,
    Trclkrout = 0.146;
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   !RME & !LS & !TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcq, Tcq, Tcqx, Tcq, Tcqx, Tcq );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & !RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcqvddmin, Tcqvddmin, Tcqvddminx, Tcqvddmin, Tcqvddminx, Tcqvddmin );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & RM[0] & !RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcqslow, Tcqslow, Tcqslowx, Tcqslow, Tcqslowx, Tcqslow );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & !RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcqdef, Tcqdef, Tcqdefx, Tcqdef, Tcqdefx, Tcqdef );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[0] & RM[1] & !RM[2] & !RM[3] & !LS & !TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcqfast, Tcqfast, Tcqfastx, Tcqfast, Tcqfastx, Tcqfast );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if (   RME & RM[2] & !RM[3]  & !LS & !TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcqfaster, Tcqfaster, Tcqfasterx, Tcqfaster, Tcqfasterx, Tcqfaster );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[32]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[31]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[30]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[29]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[28]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[27]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[26]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[25]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[24]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[23]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[22]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[21]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[20]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[19]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[18]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[17]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[16]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[15]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[14]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[13]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[12]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[11]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[10]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[9]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[8]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[7]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[6]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[5]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[4]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[3]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[2]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[1]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( posedge CLK => (  Q[0]  : 1'bx )) = (  Tcqtest1x, Tcqtest1x );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[32]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[31]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[30]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[29]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[28]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[27]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[26]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[25]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[24]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[23]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[22]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[21]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[20]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[19]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[18]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[17]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[16]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[15]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[14]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[13]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[12]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[11]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[10]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[9]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[8]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[7]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[6]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[5]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[4]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[3]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[2]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[1]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !LS & TEST1 )
       ( negedge CLK => (  Q[0]  : 1'bx )) = (  Tcqtest1, Tcqtest1 );
     if ( !FISO & RSCEN )
       ( posedge RSCLK => (  RSCOUT  : 1'bx )) = (  Trclkrout, Trclkrout );

// Timing Checks

  $width (negedge CLK &&& ENCLK, Tcl, 0, notif_clk);
  $width (negedge CLK &&& ENCLK_test1, Tcltest1, 0, notif_clk);
  $width (posedge CLK &&& ENCLK, Tch, 0, notif_clk);
  $width (posedge CLK &&& ENCLK_test1, Tchtest1, 0, notif_clk);
  $period (posedge CLK &&& ENCLK_rmezo, Tcc, notif_clkp);
  $period (negedge CLK &&& ENCLK_rmezo, Tcc, notif_clk);
  $period (posedge CLK &&& ENCLK_vdm, Tccvddmin, notif_clkp);
  $period (negedge CLK &&& ENCLK_vdm, Tccvddmin, notif_clk);
  $period (posedge CLK &&& ENCLK_slw, Tccslow, notif_clkp);
  $period (negedge CLK &&& ENCLK_slw, Tccslow, notif_clk);
  $period (posedge CLK &&& ENCLK_def, Tccdef, notif_clkp);
  $period (negedge CLK &&& ENCLK_def, Tccdef, notif_clk);
  $period (posedge CLK &&& ENCLK_fst, Tccfast, notif_clkp);
  $period (negedge CLK &&& ENCLK_fst, Tccfast, notif_clk);
  $period (posedge CLK &&& ENCLK_fster, Tccfaster, notif_clkp);
  $period (negedge CLK &&& ENCLK_fster, Tccfaster, notif_clk);
  $width (posedge RSCRST &&& ENRSCRST, Trrst, 0, notif_rscrst);
  $width (negedge RSCLK &&& ENRSCLK, Trclkl, 0, notif_rsclk);
  $width (posedge RSCLK &&& ENRSCLK, Trclkh, 0, notif_rsclk);
  $period (posedge RSCLK &&& ENRSCLK, Trclkc, notif_rsclk);
  $period (negedge RSCLK &&& ENRSCLK, Trclkc, notif_rsclk);
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[0], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[0] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[0], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[0] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[1], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[1] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[1], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[1] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[2], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[2] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[2], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[2] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[3], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[3] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[3], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[3] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[4], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[4] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[4], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[4] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[5], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[5] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[5], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[5] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[6], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[6] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[6], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[6] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[7], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[7] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[7], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[7] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[8], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[8] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[8], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[8] );
  $setuphold (posedge CLK  &&& ENADR, posedge ADR[9], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[9] );
  $setuphold (posedge CLK  &&& ENADR, negedge ADR[9], Tac, Tcax, notif_adr,,, delayed_CLK, delayed_ADR[9] );
  $setuphold (posedge CLK  &&& END, posedge D[0], Tdc, Tcdx, notif_d_0,,, delayed_CLK, delayed_D[0] );
  $setuphold (posedge CLK  &&& END, negedge D[0], Tdc, Tcdx, notif_d_0,,, delayed_CLK, delayed_D[0] );
  $setuphold (posedge CLK  &&& END, posedge D[1], Tdc, Tcdx, notif_d_1,,, delayed_CLK, delayed_D[1] );
  $setuphold (posedge CLK  &&& END, negedge D[1], Tdc, Tcdx, notif_d_1,,, delayed_CLK, delayed_D[1] );
  $setuphold (posedge CLK  &&& END, posedge D[2], Tdc, Tcdx, notif_d_2,,, delayed_CLK, delayed_D[2] );
  $setuphold (posedge CLK  &&& END, negedge D[2], Tdc, Tcdx, notif_d_2,,, delayed_CLK, delayed_D[2] );
  $setuphold (posedge CLK  &&& END, posedge D[3], Tdc, Tcdx, notif_d_3,,, delayed_CLK, delayed_D[3] );
  $setuphold (posedge CLK  &&& END, negedge D[3], Tdc, Tcdx, notif_d_3,,, delayed_CLK, delayed_D[3] );
  $setuphold (posedge CLK  &&& END, posedge D[4], Tdc, Tcdx, notif_d_4,,, delayed_CLK, delayed_D[4] );
  $setuphold (posedge CLK  &&& END, negedge D[4], Tdc, Tcdx, notif_d_4,,, delayed_CLK, delayed_D[4] );
  $setuphold (posedge CLK  &&& END, posedge D[5], Tdc, Tcdx, notif_d_5,,, delayed_CLK, delayed_D[5] );
  $setuphold (posedge CLK  &&& END, negedge D[5], Tdc, Tcdx, notif_d_5,,, delayed_CLK, delayed_D[5] );
  $setuphold (posedge CLK  &&& END, posedge D[6], Tdc, Tcdx, notif_d_6,,, delayed_CLK, delayed_D[6] );
  $setuphold (posedge CLK  &&& END, negedge D[6], Tdc, Tcdx, notif_d_6,,, delayed_CLK, delayed_D[6] );
  $setuphold (posedge CLK  &&& END, posedge D[7], Tdc, Tcdx, notif_d_7,,, delayed_CLK, delayed_D[7] );
  $setuphold (posedge CLK  &&& END, negedge D[7], Tdc, Tcdx, notif_d_7,,, delayed_CLK, delayed_D[7] );
  $setuphold (posedge CLK  &&& END, posedge D[8], Tdc, Tcdx, notif_d_8,,, delayed_CLK, delayed_D[8] );
  $setuphold (posedge CLK  &&& END, negedge D[8], Tdc, Tcdx, notif_d_8,,, delayed_CLK, delayed_D[8] );
  $setuphold (posedge CLK  &&& END, posedge D[9], Tdc, Tcdx, notif_d_9,,, delayed_CLK, delayed_D[9] );
  $setuphold (posedge CLK  &&& END, negedge D[9], Tdc, Tcdx, notif_d_9,,, delayed_CLK, delayed_D[9] );
  $setuphold (posedge CLK  &&& END, posedge D[10], Tdc, Tcdx, notif_d_10,,, delayed_CLK, delayed_D[10] );
  $setuphold (posedge CLK  &&& END, negedge D[10], Tdc, Tcdx, notif_d_10,,, delayed_CLK, delayed_D[10] );
  $setuphold (posedge CLK  &&& END, posedge D[11], Tdc, Tcdx, notif_d_11,,, delayed_CLK, delayed_D[11] );
  $setuphold (posedge CLK  &&& END, negedge D[11], Tdc, Tcdx, notif_d_11,,, delayed_CLK, delayed_D[11] );
  $setuphold (posedge CLK  &&& END, posedge D[12], Tdc, Tcdx, notif_d_12,,, delayed_CLK, delayed_D[12] );
  $setuphold (posedge CLK  &&& END, negedge D[12], Tdc, Tcdx, notif_d_12,,, delayed_CLK, delayed_D[12] );
  $setuphold (posedge CLK  &&& END, posedge D[13], Tdc, Tcdx, notif_d_13,,, delayed_CLK, delayed_D[13] );
  $setuphold (posedge CLK  &&& END, negedge D[13], Tdc, Tcdx, notif_d_13,,, delayed_CLK, delayed_D[13] );
  $setuphold (posedge CLK  &&& END, posedge D[14], Tdc, Tcdx, notif_d_14,,, delayed_CLK, delayed_D[14] );
  $setuphold (posedge CLK  &&& END, negedge D[14], Tdc, Tcdx, notif_d_14,,, delayed_CLK, delayed_D[14] );
  $setuphold (posedge CLK  &&& END, posedge D[15], Tdc, Tcdx, notif_d_15,,, delayed_CLK, delayed_D[15] );
  $setuphold (posedge CLK  &&& END, negedge D[15], Tdc, Tcdx, notif_d_15,,, delayed_CLK, delayed_D[15] );
  $setuphold (posedge CLK  &&& END, posedge D[16], Tdc, Tcdx, notif_d_16,,, delayed_CLK, delayed_D[16] );
  $setuphold (posedge CLK  &&& END, negedge D[16], Tdc, Tcdx, notif_d_16,,, delayed_CLK, delayed_D[16] );
  $setuphold (posedge CLK  &&& END, posedge D[17], Tdc, Tcdx, notif_d_17,,, delayed_CLK, delayed_D[17] );
  $setuphold (posedge CLK  &&& END, negedge D[17], Tdc, Tcdx, notif_d_17,,, delayed_CLK, delayed_D[17] );
  $setuphold (posedge CLK  &&& END, posedge D[18], Tdc, Tcdx, notif_d_18,,, delayed_CLK, delayed_D[18] );
  $setuphold (posedge CLK  &&& END, negedge D[18], Tdc, Tcdx, notif_d_18,,, delayed_CLK, delayed_D[18] );
  $setuphold (posedge CLK  &&& END, posedge D[19], Tdc, Tcdx, notif_d_19,,, delayed_CLK, delayed_D[19] );
  $setuphold (posedge CLK  &&& END, negedge D[19], Tdc, Tcdx, notif_d_19,,, delayed_CLK, delayed_D[19] );
  $setuphold (posedge CLK  &&& END, posedge D[20], Tdc, Tcdx, notif_d_20,,, delayed_CLK, delayed_D[20] );
  $setuphold (posedge CLK  &&& END, negedge D[20], Tdc, Tcdx, notif_d_20,,, delayed_CLK, delayed_D[20] );
  $setuphold (posedge CLK  &&& END, posedge D[21], Tdc, Tcdx, notif_d_21,,, delayed_CLK, delayed_D[21] );
  $setuphold (posedge CLK  &&& END, negedge D[21], Tdc, Tcdx, notif_d_21,,, delayed_CLK, delayed_D[21] );
  $setuphold (posedge CLK  &&& END, posedge D[22], Tdc, Tcdx, notif_d_22,,, delayed_CLK, delayed_D[22] );
  $setuphold (posedge CLK  &&& END, negedge D[22], Tdc, Tcdx, notif_d_22,,, delayed_CLK, delayed_D[22] );
  $setuphold (posedge CLK  &&& END, posedge D[23], Tdc, Tcdx, notif_d_23,,, delayed_CLK, delayed_D[23] );
  $setuphold (posedge CLK  &&& END, negedge D[23], Tdc, Tcdx, notif_d_23,,, delayed_CLK, delayed_D[23] );
  $setuphold (posedge CLK  &&& END, posedge D[24], Tdc, Tcdx, notif_d_24,,, delayed_CLK, delayed_D[24] );
  $setuphold (posedge CLK  &&& END, negedge D[24], Tdc, Tcdx, notif_d_24,,, delayed_CLK, delayed_D[24] );
  $setuphold (posedge CLK  &&& END, posedge D[25], Tdc, Tcdx, notif_d_25,,, delayed_CLK, delayed_D[25] );
  $setuphold (posedge CLK  &&& END, negedge D[25], Tdc, Tcdx, notif_d_25,,, delayed_CLK, delayed_D[25] );
  $setuphold (posedge CLK  &&& END, posedge D[26], Tdc, Tcdx, notif_d_26,,, delayed_CLK, delayed_D[26] );
  $setuphold (posedge CLK  &&& END, negedge D[26], Tdc, Tcdx, notif_d_26,,, delayed_CLK, delayed_D[26] );
  $setuphold (posedge CLK  &&& END, posedge D[27], Tdc, Tcdx, notif_d_27,,, delayed_CLK, delayed_D[27] );
  $setuphold (posedge CLK  &&& END, negedge D[27], Tdc, Tcdx, notif_d_27,,, delayed_CLK, delayed_D[27] );
  $setuphold (posedge CLK  &&& END, posedge D[28], Tdc, Tcdx, notif_d_28,,, delayed_CLK, delayed_D[28] );
  $setuphold (posedge CLK  &&& END, negedge D[28], Tdc, Tcdx, notif_d_28,,, delayed_CLK, delayed_D[28] );
  $setuphold (posedge CLK  &&& END, posedge D[29], Tdc, Tcdx, notif_d_29,,, delayed_CLK, delayed_D[29] );
  $setuphold (posedge CLK  &&& END, negedge D[29], Tdc, Tcdx, notif_d_29,,, delayed_CLK, delayed_D[29] );
  $setuphold (posedge CLK  &&& END, posedge D[30], Tdc, Tcdx, notif_d_30,,, delayed_CLK, delayed_D[30] );
  $setuphold (posedge CLK  &&& END, negedge D[30], Tdc, Tcdx, notif_d_30,,, delayed_CLK, delayed_D[30] );
  $setuphold (posedge CLK  &&& END, posedge D[31], Tdc, Tcdx, notif_d_31,,, delayed_CLK, delayed_D[31] );
  $setuphold (posedge CLK  &&& END, negedge D[31], Tdc, Tcdx, notif_d_31,,, delayed_CLK, delayed_D[31] );
  $setuphold (posedge CLK  &&& END, posedge D[32], Tdc, Tcdx, notif_d_32,,, delayed_CLK, delayed_D[32] );
  $setuphold (posedge CLK  &&& END, negedge D[32], Tdc, Tcdx, notif_d_32,,, delayed_CLK, delayed_D[32] );
  $setuphold (posedge CLK  &&& ENWE, posedge WE,Twc, Tcwx, notif_we,,, delayed_CLK, delayed_WE );
  $setuphold (posedge CLK  &&& ENWE, negedge WE,Twc, Tcwx, notif_we,,, delayed_CLK, delayed_WE );
  $setuphold (posedge CLK  &&& ENME, posedge ME,Tmc, Tcmx, notif_me,,, delayed_CLK, delayed_ME );
  $setuphold (posedge CLK  &&& ENME, negedge ME,Tmc, Tcmx, notif_me,,, delayed_CLK, delayed_ME );
  $setuphold (posedge RSCLK  &&& ENRSCIN, posedge RSCIN,Trinc, Tcrinx, notif_rscin,,, delayed_RSCLK, delayed_RSCIN );
  $setuphold (posedge RSCLK  &&& ENRSCIN, negedge RSCIN,Trinc, Tcrinx, notif_rscin,,, delayed_RSCLK, delayed_RSCIN );
  $setuphold (posedge RSCLK  &&& ENRSCEN, posedge RSCEN,Trenc, Tcrenx, notif_rscen,,, delayed_RSCLK, delayed_RSCEN );
  $setuphold (posedge RSCLK  &&& ENRSCEN, negedge RSCEN,Trenc, Tcrenx, notif_rscen,,, delayed_RSCLK, delayed_RSCEN );
  $setuphold (posedge RSCLK , posedge FISO,Trenc, Tcrenx, notif_fiso,,, delayed_RSCLK, delayed_FISO );
  $setuphold (posedge RSCLK , negedge FISO,Trenc, Tcrenx, notif_fiso,,, delayed_RSCLK, delayed_FISO );
  $setuphold (posedge CLK  &&& ENTEST1, posedge TEST1,TT1C, 0, notif_test1,,, delayed_CLK, delayed_TEST1 );
  $setuphold (posedge CLK  &&& ENTEST1, negedge TEST1,TT1C, 0, notif_test1,,, delayed_CLK, delayed_TEST1 );
  $setuphold (negedge CLK  &&& ENTEST1, posedge TEST1,0, TCT1X, notif_test1,,, delayed_CLK, delayed_TEST1 );
  $setuphold (negedge CLK  &&& ENTEST1, negedge TEST1,0, TCT1X, notif_test1,,, delayed_CLK, delayed_TEST1 );
  $setuphold (posedge CLK  &&& ENTEST_RNM, posedge TEST_RNM,Ttrnmc, Tctrnmx, notif_test_rnm,,, delayed_CLK, delayed_TEST_RNM );
  $setuphold (posedge CLK  &&& ENTEST_RNM, negedge TEST_RNM,Ttrnmc, Tctrnmx, notif_test_rnm,,, delayed_CLK, delayed_TEST_RNM );
  $setuphold (posedge CLK  &&& ENRME, posedge RME,Trmec, Tcrmex, notif_rme,,, delayed_CLK, delayed_RME );
  $setuphold (posedge CLK  &&& ENRME, negedge RME,Trmec, Tcrmex, notif_rme,,, delayed_CLK, delayed_RME );
  $setuphold (posedge CLK  &&& ENRM, posedge RM[0], Trmc, Tcrmx, notif_rm,,, delayed_CLK, delayed_RM[0] );
  $setuphold (posedge CLK  &&& ENRM, negedge RM[0], Trmc, Tcrmx, notif_rm,,, delayed_CLK, delayed_RM[0] );
  $setuphold (posedge CLK  &&& ENRM, posedge RM[1], Trmc, Tcrmx, notif_rm,,, delayed_CLK, delayed_RM[1] );
  $setuphold (posedge CLK  &&& ENRM, negedge RM[1], Trmc, Tcrmx, notif_rm,,, delayed_CLK, delayed_RM[1] );
  $setuphold (posedge CLK  &&& ENRM, posedge RM[2], Trm2c, Tcrm2x, notif_rm,,, delayed_CLK, delayed_RM[2] );
  $setuphold (posedge CLK  &&& ENRM, negedge RM[2], Trm2c, Tcrm2x, notif_rm,,, delayed_CLK, delayed_RM[2] );
  $setuphold (posedge CLK  &&& ENRM, posedge RM[3], Trm3c, Tcrm3x, notif_rm,,, delayed_CLK, delayed_RM[3] );
  $setuphold (posedge CLK  &&& ENRM, negedge RM[3], Trm3c, Tcrm3x, notif_rm,,, delayed_CLK, delayed_RM[3] );
  $setuphold (posedge CLK  &&& ENLS, posedge LS,Trlsc, Tlsx, notif_ls,,, delayed_CLK, delayed_LS );
  $setuphold (posedge CLK  &&& ENLS, negedge LS,Tflsc, Tlsx, notif_ls,,, delayed_CLK, delayed_LS );
  $setuphold (posedge CLK  &&& ENBC1, posedge BC1,Tbc1c, 0, notif_bc1,,, delayed_CLK, delayed_BC1 );
  $setuphold (posedge CLK  &&& ENBC1, negedge BC1,Tbc1c, 0, notif_bc1,,, delayed_CLK, delayed_BC1 );
  $setuphold (posedge CLK  &&& ENBC2, posedge BC2,Tbc2c, 0, notif_bc2,,, delayed_CLK, delayed_BC2 );
  $setuphold (posedge CLK  &&& ENBC2, negedge BC2,Tbc2c, 0, notif_bc2,,, delayed_CLK, delayed_BC2 );
  $recrem ( negedge RSCEN,posedge CLK  &&& ENRSCENCLKrec, Trenclkrec, Trenclkrec, notif_rscen_CLK_rise_fall_rec,,, delayed_RSCEN, delayed_CLK);
  $recrem ( negedge RSCRST,posedge RSCLK  &&& ENRSCRSTRSCLKrec, Trrstrclkrec, Trrstrclkrec, notif_rscrst_RSCLK_rise_fall_rec,,, delayed_RSCRST, delayed_RSCLK);
  $recrem ( negedge RSCRST,posedge CLK  &&& ENRSCRSTCLKrec, Trrstclkrec, Trrstclkrec, notif_rscrst_CLK_rise_fall_rec,,, delayed_RSCRST, delayed_CLK);
  $recrem ( posedge RSCLK,posedge CLK  &&& ENRSCLKCLKrec, Trclkclkrec, Trclkclkrec, notif_rsclk_CLK_rise_rise_rec,,, delayed_RSCLK, delayed_CLK);

endspecify
`endif // endif of VIRAGE_FAST_VERILOG
wire test1_ls_pwr, mux_ls;
assign test1_ls_pwr = ((uut.TEST1latched === 1'b1 && uut.MElatched === 1'b1 ) ) && LS_buf;
assign mux_ls = (test1_ls_pwr === 1'b1) ? LS_old : ((test1_ls_pwr === 1'b0) ? LS_buf : 1'bX);

wire [32:0] Q_mem;
assign Q_buf = Q_mem;
// Corrupt memory if BC1 or BC2 assert during Light Mode or Deep Sleep Mode
always @(BC1_buf or BC2_buf)
begin
  if (LS_buf !== 1'b0)
  begin
    uut.corrupt_all_loc(`True);
    if( (MES_CNTRL=="ON" || MES_CNTRL=="WARN") && $realtime != 0 && uut.mes_all_valid)
    begin
      $display("\n%m<<VIRL_MEM_WARNING: Assertion on BC1/BC2 pin during Light Sleep Mode>>(time %0t)\n\n", $time);
    end
  end
  if (BC1_buf === 1'bX)
  begin
    uut.report_unknown("BC1");
    uut.corrupt_all_loc(`True);
  end
  if (BC2_buf === 1'bX)
  begin
    uut.report_unknown("BC2");
    uut.corrupt_all_loc(`True);
  end
end


`ifdef VIRAGE_FAST_VERILOG
generic_behav_RF_SPHD_1024x33 #( MES_CNTRL, PreloadFilename, MemFault_Inj) uut (  .Q (Q_mem), .RSCOUT(RSCOUT_buf), .ADR (ADR_pre), .D (D_pre), .WE(WE_pre), .ME(ME_pre), .CLK(CLK_mem), .RSCIN(RSCIN_fiso_buf), .RSCEN(RSCEN_fiso_pre), .RSCRST(RSCRST_fiso_buf), .RSCLK(RSCLK_fiso_buf), .FISO(FISO_buf), .TEST1(TEST1_buf), .TEST_RNM(TEST_RNM_buf), .RME(RME_buf), .RM (RM_int), .LS(LS_buf), .BC1(BC1_buf), .BC2(BC2_buf) );
`else
generic_behav_RF_SPHD_1024x33 #( MES_CNTRL, PreloadFilename, MemFault_Inj) uut (  .Q (Q_mem), .RSCOUT(RSCOUT_buf), .ADR (ADR_pre), .D (D_pre), .WE(WE_pre), .ME(ME_pre), .CLK(CLK_mem), .RSCIN(RSCIN_fiso_buf), .RSCEN(RSCEN_fiso_pre), .RSCRST(RSCRST_fiso_buf), .RSCLK(RSCLK_fiso_buf), .FISO(FISO_buf), .TEST1(TEST1_buf), .TEST_RNM(TEST_RNM_buf), .RME(RME_buf), .RM (RM_int), .LS(LS_buf), .BC1(BC1_buf), .BC2(BC2_buf),.notif_adr(notif_adr), .notif_d(notif_d), .notif_we(notif_we), .notif_me(notif_me), .notif_clk(notif_clk), .notif_clkp(notif_clkp), .notif_rscin(notif_rscin), .notif_rscen(notif_rscen), .notif_rscen_CLK_rise_fall_rec(notif_rscen_CLK_rise_fall_rec), .notif_rscrst(notif_rscrst), .notif_rscrst_setup(notif_rscrst_setup), .notif_rscrst_RSCLK_rise_fall_rec(notif_rscrst_RSCLK_rise_fall_rec), .notif_rscrst_CLK_rise_fall_rec(notif_rscrst_CLK_rise_fall_rec), .notif_rsclk(notif_rsclk), .notif_rsclk_CLK_rise_rise_rec(notif_rsclk_CLK_rise_rise_rec), .notif_fiso(notif_fiso), .notif_test1(notif_test1), 
.notif_test_rnm(notif_test_rnm), .notif_rme(notif_rme), .notif_rm(notif_rm), .notif_ls(notif_ls), .notif_bc1(notif_bc1), .notif_bc2(notif_bc2) );
`endif // endif of VIRAGE_FAST_VERILOG

initial
begin

  ADRFLAGA = 1;
end // end of initial block

always @ ( ADR_buf )
begin : blk_address_0
  if ( $realtime != 0)
  begin
    if ( ADR_buf > 10'b1111111111) 
    begin
      ADRFLAGA = 0;
    end // if of address is out of range
    else
    begin
      ADRFLAGA = 1;
    end // else of if address is out of range
  end // if of $realtime != 0
end // end of always block blk_address_0

assign RM_int = ((RME_buf===1'b1)?RM_buf[2:0]:((RME_buf===1'b0)?3'b010:3'bx));
wire llsb;
assign llsb = (!(mux_ls) || RM_buf[3]);

initial
begin
disp_LS_msg = 1'b1;
end


// Display the warning when LS is 1.

always @ ( negedge LS_buf )
begin
  disp_LS_msg = 1'b1;
  disp_LS_msg_old = 1'b1;
end

always @ (posedge LS_buf or posedge CLK_buf)
begin : blk_ls_0
  if (LS_buf === 1'b1 && ME_pre !== 1'b0)
  begin
    if( (MES_CNTRL=="ON" || MES_CNTRL=="WARN") && disp_LS_msg === 1'b1 )
    begin
      $display("<<VIRL_MEM_WARNING:  No Operation as Memory is in Light Sleep mode.>> time=%0t instance=%m", $time);
      disp_LS_msg = 1'b0;
    end
  end // if LS = 1
end // end of always block blk_ls_0

always @(RM_buf[3])
begin
  if(RM_buf[3] === 1'bx)
  begin
    if( (MES_CNTRL =="ON" || MES_CNTRL == "WARN") && $realtime != 0 && uut.mes_all_valid)
    begin
      $display("<<VIRL_MEM_WARNING:RM[3] is unknown>> at time=%t; instance=%m (RF_SPHD_1024x33_core)",$realtime);
    end
  end
end

always @( negedge CLK_mem or LS_buf )
begin 
  if (CLK_mem == 1'b0)
  begin
    LS_old <= LS_buf;
  end
end

`ifdef VIRAGE_FAST_VERILOG
`else
assign notif_d = {notif_d_32, notif_d_31, notif_d_30, notif_d_29, notif_d_28, notif_d_27, notif_d_26, notif_d_25, notif_d_24, notif_d_23, notif_d_22, notif_d_21, notif_d_20, notif_d_19, notif_d_18, notif_d_17, notif_d_16, notif_d_15, notif_d_14, notif_d_13, notif_d_12, notif_d_11, notif_d_10, notif_d_9, notif_d_8, notif_d_7, notif_d_6, notif_d_5, notif_d_4, notif_d_3, notif_d_2, notif_d_1, notif_d_0};
`endif // endif of VIRAGE_FAST_VERILOG

assign CLK_mem = CLK_buf;

endmodule
`endcelldefine 
`ifdef verifault 
`disable_portfaults 
`nosuppress_faults 
`endif 


`ifdef VIRAGE_FAST_VERILOG
module generic_behav_RF_SPHD_1024x33 (  Q, RSCOUT, ADR, D, WE, ME, CLK, RSCIN, RSCEN, RSCRST, RSCLK, FISO, TEST1, TEST_RNM, RME, RM, LS, BC1, BC2 );
`else
module generic_behav_RF_SPHD_1024x33 (  Q, RSCOUT, ADR, D, WE, ME, CLK, RSCIN, RSCEN, RSCRST, RSCLK, FISO, TEST1, TEST_RNM, RME, RM, LS, BC1, BC2,notif_adr, notif_d, notif_we, notif_me, notif_clk, notif_clkp, notif_rscin, notif_rscen, notif_rscen_CLK_rise_fall_rec, notif_rscrst, notif_rscrst_setup, notif_rscrst_RSCLK_rise_fall_rec, notif_rscrst_CLK_rise_fall_rec, notif_rsclk, notif_rsclk_CLK_rise_rise_rec, notif_fiso, notif_test1, notif_test_rnm, notif_rme, notif_rm, notif_ls, notif_bc1, notif_bc2 );
`endif // endif of VIRAGE_FAST_VERILOG

parameter MES_CNTRL = "ON";
parameter PreloadFilename = "init.file";
parameter MemFault_Inj = 0;

parameter words = 1024, bits = 33, addrbits = 10, O_delay=0.0, timingmode = 1, rmbits=3;

output [bits-1:0] Q;
output RSCOUT;
input [addrbits-1:0] ADR;
input [bits-1:0] D;
input WE;
input ME;
input CLK;
input RSCIN;
input RSCEN;
input RSCRST;
input RSCLK;
input FISO;
input TEST1;
input TEST_RNM;
input RME;
input [rmbits-1:0] RM;
input LS;
input BC1;
input BC2;

`ifdef VIRAGE_FAST_VERILOG
`else
input [32:0] notif_d;
input notif_adr, notif_we, notif_me, notif_clk, notif_clkp, notif_rscin, notif_rscen, notif_rscen_CLK_rise_fall_rec, notif_rscrst, notif_rscrst_setup, notif_rscrst_RSCLK_rise_fall_rec, notif_rscrst_CLK_rise_fall_rec, notif_rsclk, notif_rsclk_CLK_rise_rise_rec, notif_fiso, notif_test1, notif_test_rnm, notif_rme, notif_rm, notif_ls, notif_bc1, notif_bc2;

`endif // endif of VIRAGE_FAST_VERILOG

parameter DataX = { bits { 1'bx } };
parameter DataZ = { bits { 1'bz } };



reg  [bits-1:0]  Q;
reg RSCOUT;
reg [addrbits-1:0] ADRlatched;

reg [addrbits-1:0] ADR_old;

reg [bits-1:0] Dlatched;

reg [bits-1:0] D_old;

reg WElatched;
reg WE_old;
reg MElatched;
reg ME_old;
reg RSCENlatched;
reg TEST1latched;
reg TEST_RNMlatched;
reg TEST_RNM_old;
reg diff_me_tch, diff_me_tcc;
reg TEST1_old;
reg  left_col_out_range;
reg  right_col_out_range;
integer bit_cnt;
reg flaga_clear_scan_reg;
reg flaga_shift_ok;
reg RST_check ;
reg RST_tri ;
reg [17:0] scan_reg;
reg RSCOUT_local;
wire RSCOUT_tmp;
reg disp_LS_msg;
reg disp_RSCLK_msg;
reg
  flaga_read_ok,
  flaga_we_ok,
  flaga_d_ok,
  flaga_rm_ok,
  flaga_adr_ok,
  flaga_range_ok;
reg     flaga_clk_valid;
reg     flaga_viol;
event   ev_read_out_a_port;
event   ev_RST_out_a_port;
real CLK_TIME;
real CLKA_T;
wire   [32:0]  Q_temp;
reg    [32:0]  Q_local_tmp;
reg    [32:0]  memdata;
reg mes_all_valid;
integer i;
reg [139:0] mem_core_array [0:255];
reg [32:0] mem_core_array_read [0:1023];

parameter MaxCol =140;
parameter MaxRow = 256 ;
integer tempcnt;
reg [MaxCol-1:0]mem_fault_array_XOR[0:MaxRow-1];
reg [MaxCol-1:0]mem_fault_array_sa0[0:MaxRow-1];
reg [MaxCol-1:0]mem_fault_array_sa1[0:MaxRow-1];
reg faultinj_en;
initial
begin : reinit_fault_blk
  faultinj_en = 1'b0;
`ifdef MEMFAULTINJ
  faultinj_en = 1'b1;
`else
  if (MemFault_Inj == 1)
    faultinj_en = 1'b1;
`endif
  for (tempcnt=0; tempcnt<MaxRow; tempcnt=tempcnt+1)
  begin
    if (faultinj_en == 1)
      mem_fault_array_XOR[tempcnt] = 0;
    else
    begin
      mem_fault_array_sa0[tempcnt] = {MaxCol{1'b1}};
      mem_fault_array_sa1[tempcnt] = 0;
    end
  end
  if (faultinj_en == 1)
  begin
if ($test$plusargs("star_error_fail")) 
  begin
    mem_fault_array_XOR[0] = (1'b1 << (MaxCol-1)) | (1'b1 << 4) | (1'b1 << 8);
  end // if of +star_error_fail is used
       else if ($test$plusargs("star_error_a")) 
       begin 
         mem_fault_array_XOR[0] = (1'b1 << 4) | (1'b1 << 76); 
       end // if of +star_error_a is used 
       else if ($test$plusargs("star_error_b")) 
       begin 
         mem_fault_array_XOR[0] = (1'b1 << 36) | (1'b1 << 108); 
       end // if of +star_error_b is used 
       else if ($test$plusargs("star_error_c")) 
       begin 
         mem_fault_array_XOR[0] = (1'b1 << 71) | (1'b1 << 139); 
       end // if of +star_error_c is used 

else if ($test$plusargs("star_error")) 
  begin
    mem_fault_array_XOR[0] = (1'b1 << (MaxCol-1)) | (1'b1 << 4);
  end // if of +star_error is used
  end
end // end of initial block


// Checks whether address input is Valid; 1-bit return value
function is_adr_Valid;  
input [addrbits-1:0] addr_to_check;
reg     ret_value;
begin
  ret_value = `True;
  if ((^addr_to_check) === 1'bx)
  begin
    ret_value = `False;
  end // if addr_to_check is X
  is_adr_Valid = ret_value;
end
endfunction

// -------------------------------------------------------------------
// Common tasks
// -------------------------------------------------------------------

// Task to report unknown messages
task report_unknown;
input [8*8:1] signal;
begin
    if( (MES_CNTRL=="ON" || MES_CNTRL=="ERR") && $realtime != 0 && mes_all_valid )
    begin
      $display("<<VIRL_MEM_ERR:%0s unknown>> at time=%t; instance=%m (RAMS1H)",signal,$realtime);
    end
end
endtask


// Calculate Column position
task get_column_position;
output [7:0] column_position;
input [1:0] Y_adr;
input [5:0] bit_index;
reg [3:0] blk_right;
reg [4:0] blk_left;
begin
  if ( ^scan_reg === 1'bX )
  begin
    left_col_out_range = 1'bx;
    right_col_out_range = 1'bx;
    if ((MES_CNTRL=="ON" || MES_CNTRL=="ERR") && $realtime != 0 && mes_all_valid)
    begin
      $display("\n%m<<VIRL_MEM_ERR: INVALID RECONFIG REGISTER COLUMN>>(time %0t)", $time);
    end
  end
  if ( bit_index > 16)
  begin
    if ( scan_reg[17] === 1'b1 )
    begin
      if (scan_reg[12:9] === 4'b0)
      begin
        if ({scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]} > 4'b1111 )
        begin
          if ((MES_CNTRL=="ON" || MES_CNTRL=="ERR") && $realtime != 0 && mes_all_valid)
          begin
           $display("\n%m<<VIRL_MEM_ERR:OUT OF RANGE BITS IN RIGHT SIDE SCANCHAIN COLUMN>>", $realtime);
          end
          right_col_out_range = 1'b1;
        end // if of {scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]} > 4'b1111
        else
        begin
          blk_right = ((bit_index - 17) * 1) + (Y_adr/4);
          if (blk_right <= {scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]})
          begin
            column_position = (Y_adr + (((bit_index * 1) + 1) * 4));
          end // if of blk_right <= {scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]}
          else
          begin
            column_position = (Y_adr + (((bit_index * 1) + 2) * 4));
            //$display("\n%m column_position=%b,Y_adr=%b,bit_index=%b,scan_reg=%b at %0t\n\n", column_position, Y_adr, bit_index, scan_reg, $time);
          end // else of if blk_right <= {scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]}
        end // else of if {scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]} > 4'b1111
      end // if of unused scan register bits are zero
      else
      begin
        if ((MES_CNTRL=="ON" || MES_CNTRL=="ERR") && $realtime != 0 && mes_all_valid)
        begin
          $display("\n%m<<VIRL_MEM_ERR: INVALID ADDRESS IN RIGHT SIDE SCANCHAIN COLUMN>>", $realtime);
        end
        right_col_out_range = 1'b1;
      end // else of if unused scan register bits are zero
    end // if of Scan register enable bit is 1
    else
    begin
      column_position = (Y_adr + (((bit_index * 1) + 2) * 4));
    end // else of if enable bit is 1
  end // if of bit is on right side
  else
  begin
    if (scan_reg[8] === 1'b1)
    begin
      if (scan_reg[2:0] === 3'b0)
      begin
        if ({scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]} > 5'b10000)
        begin
          if ((MES_CNTRL=="ON" || MES_CNTRL=="ERR") && $realtime != 0 && mes_all_valid)
          begin
          $display("\n%m<<VIRL_MEM_ERR:OUT OF RANGE BITS IN LEFT SIDE SCANCHAIN COLUMN>>", $realtime);
          end
          left_col_out_range = 1'b1;
        end // if of {scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]} > 5'b10000
        else
        begin
          blk_left = (bit_index * 1) + (Y_adr/4);
          if (blk_left > {scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]})
          begin
            column_position = (Y_adr + (((bit_index * 1) + 1) * 4));
          end // if of blk_left > {scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]}
          else
          begin
            column_position = (Y_adr + ((bit_index * 1) * 4));
          end // else of if blk_left > {scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]}
        end // else of if {scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]} > 5'b10000
      end // if of unused scan register bits are zero
      else
      begin
        if ((MES_CNTRL=="ON" || MES_CNTRL=="ERR") && $realtime != 0 && mes_all_valid)
        begin
          $display("\n%m<<VIRL_MEM_ERR:INVALID ADDRESS IN LEFT SIDE SCANCHAIN COLUMN>>", $realtime);
        end
        left_col_out_range = 1'b1;
      end // else of is unused scan register bits are zero
    end // if of enable bit is enabled
    else
    begin
      column_position = (Y_adr + (((bit_index * 1) + 1) * 4));
    end // else of if enable bit is enabled
  end // else of if bit is on left side
end
endtask
task write_mem_red ;
input [9 : 0] address;
input [32 : 0] data;
reg [7:0] X_adr;
reg [1:0] Y_adr;
reg [7:0] col_address;
reg [139:0] memrow;
reg [139:0] tmp_memrow;
begin
  X_adr = address[9:2];
  Y_adr = address[1:0];
  if (address < 1024)
  begin
    tmp_memrow = mem_core_array[X_adr];
    get_column_position (col_address, Y_adr, 0);
    get_column_position (col_address, Y_adr, 32);
    if (left_col_out_range !== 1'bx && right_col_out_range !== 1'bx)
    begin
//Left
      memrow[71:0] = tmp_memrow[71:0];
      if (!left_col_out_range)
      begin
        for (bit_cnt = 0; bit_cnt < 17; bit_cnt = bit_cnt +1)
        begin
          get_column_position (col_address, Y_adr, bit_cnt);
          memrow[col_address] = data[bit_cnt]; 
        end
      end
      else if (left_col_out_range)
      begin
        memrow[71:0] = {72{1'bx}};
      end
//Right
      memrow[139:72] = tmp_memrow[139:72];
      if (!right_col_out_range)
      begin
        for (bit_cnt = 17; bit_cnt < 33; bit_cnt = bit_cnt +1)
        begin
          get_column_position (col_address, Y_adr, bit_cnt);
          memrow[col_address] = data[bit_cnt]; 
        end
      end
      else if (right_col_out_range)
      begin
        memrow[139:72] = {68{1'bx}};
      end
    end
    else
    begin
      corrupt_all_loc(`True);
      memrow = 140'bX;
    end
    mem_core_array[X_adr] = memrow;
    corrupt_red(address);
  end // end of if address with in range
end
endtask

// Corrupt Redundant/Unused columns
task corrupt_red;
input [9 : 0] address;
reg[7:0] column_to_corrupt;
reg[139:0] memrow;
reg[5:0] bit_index;
reg [7:0] X_adr;
reg [1:0] Y_adr;
reg [3:0] faulty_blk_right;
reg [4:0] faulty_blk_left;
integer j;
begin
  X_adr = address[9:2];
  Y_adr = address[1:0];
  memrow = mem_core_array[X_adr];
  faulty_blk_right =  ({scan_reg[13],scan_reg[14],scan_reg[15],scan_reg[16]});
  faulty_blk_left  =  ({scan_reg[3],scan_reg[4],scan_reg[5],scan_reg[6],scan_reg[7]});
  if (right_col_out_range === 1'b0)
  begin
    if ( scan_reg[17] === 1'b1 )
    begin
      for ( j = 0; j < 4 ; j = j +1 )
      begin
        column_to_corrupt = ((4*(faulty_blk_right+19)) + j);
        memrow[column_to_corrupt] = 1'bx;
      end // end of for j loop
    end // if of enable bit is 1
    else
    begin
      for ( j = 0; j < 4 ; j = j +1 )
      begin
        column_to_corrupt = ((4*(18)) + j);
        memrow[column_to_corrupt] = 1'bx;
      end // end of for j loop
    end // else of if enable bit is 1
  end
  else
  begin
    memrow[139:72] = {68{1'bx}};
  end
  if (left_col_out_range === 1'b0)
  begin
    if ( scan_reg[8] === 1'b1 )
    begin
      for ( j = 0; j < 4 ; j = j +1 )
      begin
        column_to_corrupt = ((4*(faulty_blk_left+1)) + j);
        memrow[column_to_corrupt] = 1'bx;
      end // end of for j loop
    end // if of enable bit is 1 
    else
    begin
      for ( j = 0; j < 4 ; j = j +1 )
      begin
        column_to_corrupt = j;
        memrow[column_to_corrupt] = 1'bx;
      end // end of for j loop
    end // else of if enable bit is 1 
  end
  else
  begin
    memrow[71:0] = {72{1'bx}};
  end
  mem_core_array[X_adr] = memrow;
end
endtask


//Calculate Row Address
task get_X_Y_adr;
output [7:0] X_adr;
output [1:0] Y_adr;
input [9:0] Adr;
begin
  X_adr = Adr[9:2];
  Y_adr = Adr[1:0];
end
endtask

task read_mem_red ;
output [32 : 0] memdata;
input [9 : 0] address;
reg [7:0] X_adr;
reg [1:0] Y_adr;
reg [7:0] col_address;
reg [139:0] memrow;
begin
  X_adr = address[9:2];
  Y_adr = address[1:0];
   if (faultinj_en == 1)
     memrow = mem_core_array[X_adr]^mem_fault_array_XOR[X_adr];
   else
   begin
     memrow = mem_core_array[X_adr] & mem_fault_array_sa0[X_adr];
     memrow = memrow | mem_fault_array_sa1[X_adr];
   end
   get_column_position (col_address, Y_adr, 0);
   if ( left_col_out_range == 1'b0 )
   begin
     for (bit_cnt = 0; bit_cnt < 17; bit_cnt = bit_cnt +1)
     begin
       get_column_position (col_address, Y_adr, bit_cnt);
       memdata[bit_cnt] = memrow[col_address];
     end
   end
   else
   begin
     memdata[16:0] = {17{1'bx}};
   end
   get_column_position (col_address, Y_adr, 17);
   if ( right_col_out_range == 1'b0 )
   begin
     for (bit_cnt = 17; bit_cnt < 33; bit_cnt = bit_cnt +1)
     begin
       get_column_position (col_address, Y_adr, bit_cnt);
       memdata[bit_cnt] = memrow[col_address];
     end
   end
   else
   begin
     memdata[32:17] = {16{1'bx}};
   end
end
endtask


task corrupt_q;
begin
  Q_local_tmp = 33'bx;
end
endtask

task corrupt_qnb;
begin
  Q_local_tmp <= 33'bx;
end
endtask

// Corrupt Current Location
task corrupt_cur_loc;
input[9:0] Adr_to_corrupt;
integer cnt;
begin
  if (is_adr_Valid (Adr_to_corrupt))
  begin
    write_mem_red(Adr_to_corrupt,DataX);
  end // if of is_adr_Valid (Adr_to_corrupt)
  else
  begin
      corrupt_all_loc(`True);
  end // else of if is_adr_Valid (Adr_to_corrupt)
end
endtask

// Corrupt Entire memory; Do not corrupt entire memory if address is out of range
// during Write; For all other cases, if flag_range_ok is true, corrupt entire memory
task corrupt_all_loc;
input flag_range_ok;
integer row_index;
begin
  if( flag_range_ok == `True)
  begin
    for( row_index = 0; row_index < 256 ; row_index = row_index + 1)
    begin
      mem_core_array[row_index] = 140'bx;
    end // end of for row_index loop
  end // if of flag_range_ok is true
end
endtask


// Load memory with Data from a file(PreloadFilename)
task load_mem;
reg[ 32:0] mem_array [0:1023];
reg[ 32:0] mem_word;
reg[7:0] X_adr;
reg[1:0] Y_adr;
reg[139:0] mem_row;
integer adr_cnt;
integer start_adr_cnt;
integer num_adr_cnt;
integer i, status, status1;
reg [32:0] init_value;
begin
  if ($test$plusargs("init_mem_data"))
  begin
    status = $value$plusargs("init_mem_data=%d",init_value);
    if ($value$plusargs("init_mem_start_adr=%d",start_adr_cnt))
    begin
      num_adr_cnt = 1;
      if (init_value === 33'b1) begin
        init_value = {33{1'b1}};
      end
      status1 = $value$plusargs("num_of_locations=%d",num_adr_cnt);
      if (num_adr_cnt < 1) begin
        $display("<<VIRL_MEM_WARNING>> \"num_of_locations=%d\" is wrong, setting it to 1 instance=%m ",num_adr_cnt);
        num_adr_cnt = 1;
      end
      if ((start_adr_cnt + num_adr_cnt -1) > 1023) begin
        $display("<<VIRL_MEM_WARNING>> \"init_mem_start_adr=%d + num_of_locations=%d\" exceed maximum address (NW-1)=1023 instance=%m ",start_adr_cnt,num_adr_cnt);
      end
      if (^init_value === 1'bX)
      begin
        for( adr_cnt = start_adr_cnt; adr_cnt < (start_adr_cnt + num_adr_cnt) ; adr_cnt = adr_cnt + 1)
        begin
          mem_array[adr_cnt] = adr_cnt;
        end
      end
      else begin
        for( adr_cnt = start_adr_cnt; adr_cnt < (start_adr_cnt + num_adr_cnt) ; adr_cnt = adr_cnt + 1)
        begin
          mem_array[adr_cnt] = init_value;
        end
      end
    end
    else begin
      if (init_value === 33'b0 || init_value === 33'b1)
      begin
        for( adr_cnt = 0; adr_cnt < 1024 ; adr_cnt = adr_cnt + 1)
        begin
          mem_array[adr_cnt] = {33{init_value[0]}};
        end
      end
      else
      begin
        if (^init_value !== 1'bX)
        begin
          for( adr_cnt = 0; adr_cnt < 1024 ; adr_cnt = adr_cnt + 1)
          begin
            mem_array[adr_cnt] = init_value;
          end
        end
        else
        begin
          i = 0;
          for( adr_cnt = 0; adr_cnt < 1024 ; adr_cnt = adr_cnt + 1)
          begin
            mem_array[adr_cnt] = i;
            i = i + 1;
            if (i > 33'b111111111111111111111111111111111) i = 0;
          end
        end
      end
    end
  end
  else
  begin
    $readmemh(PreloadFilename, mem_array);
  end
  for( adr_cnt = 0; adr_cnt < 1024 ; adr_cnt = adr_cnt + 1)
  begin
    mem_word = mem_array[adr_cnt];
    get_X_Y_adr(X_adr, Y_adr, adr_cnt);
    mem_row = mem_core_array[X_adr];
    write_mem_red(adr_cnt,mem_word);
    if (!mes_all_valid )
    begin
      mes_all_valid = 1'b1;
    end // if of mes_all_valid is not true
  end // end of for adr_cnt loop
end
endtask
// Store the memory contents into array mem_core_array_read (NWxNB)
task store_mem;
reg[ 32:0] mem_word;
integer adr_cnt;
begin
  for( adr_cnt = 0; adr_cnt < 1024 ; adr_cnt = adr_cnt + 1)
  begin
    read_mem_red(mem_word,adr_cnt);
    mem_core_array_read[adr_cnt] = mem_word;
  end // end of for adr_cnt loop
end
endtask

        

// Perform Sanity Check on Port A, Corrupt memory if required

task checkSanityOnAport;
begin

  #0;                // let CLOCK and NOTIFIER stuff execute first
  case ( {flaga_adr_ok, flaga_we_ok, flaga_d_ok} ) // only 1 and 0
    3'b111   : ;                                                // everything ok!!!
    3'b101,
    3'b100   : corrupt_cur_loc(ADRlatched);          // WE is unstable
    3'b110   : if (WElatched !== 1'b0)
                 corrupt_cur_loc(ADRlatched);         // Data is unstable
    3'b000,
    3'b001   : corrupt_all_loc(flaga_range_ok);            // ADR and WE unstable
    3'b010,
    3'b011   : corrupt_all_loc(flaga_range_ok);    // ADR unstable, WE stable
  endcase
    flaga_adr_ok = `True;
    flaga_we_ok  = `True;
    flaga_d_ok  = `True;
 end
endtask // end of task checkSanityOnAport

// PORT A FUNCTIONALITY (Handle violation behavior)

reg INTERNAL_RESET; // For Internally resetting the memory(negedge of rscrst)

initial
begin : reinit_uut_blk
  left_col_out_range = 1'b0;
  right_col_out_range = 1'b0;
  flaga_adr_ok  = `True;
  flaga_range_ok = `True;
  flaga_we_ok   = `True;
  flaga_d_ok    = `True;
  flaga_read_ok = `True;
  flaga_rm_ok = `True;
  diff_me_tch = 1'b0;
  diff_me_tcc = 1'b0;
  flaga_viol = `False;
  flaga_clk_valid = `True;
  flaga_shift_ok = `True;
  flaga_clear_scan_reg = `False;
  `ifdef VIRAGE_IGNORE_RESET
  #1 INTERNAL_RESET = 1'b1;
  `endif // endif of VIRAGE_IGNORE_RESET
end

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_dont_reinit *)
`endif
initial 
begin
  Q_local_tmp <= 33'bx;
  RST_tri = 1'b0;
  RST_check = 1'b0;
  mes_all_valid = 1'b0;
   disp_RSCLK_msg = 1'b1;
   disp_LS_msg = 1'b1;
end // end of initial block

// For Zerohold of ADR pin
always @( negedge CLK or ADR )
begin : blk_addrhold_0
if ( CLK == 1'b0 )
  begin
    ADR_old <= ADR;
  end // if of CLK = 0
end // end of always block blk_addrhold_0
// For Zerohold of D pin
always @( negedge CLK or D )
begin : blk_dihold_0
if ( CLK == 1'b0 )
  begin
    D_old <= D;
  end // if of CLK = 0
end // end of always block blk_dihold_0
// For Zerohold of WE pin
always @( negedge CLK or WE )
begin : blk_wehold_0
if ( CLK == 1'b0 )
  begin
    WE_old <= WE;
  end // if of CLK = 0
end // end of always block blk_wehold_0
// For Zerohold of ME pin
always @( negedge CLK or ME or LS  )
begin : blk_mehold_0
if ( CLK == 1'b0 )
  begin
    if ( (LS === 1'b1 && ME !== 1'bx))
      ME_old <= 1'b0;
    else
      ME_old <= ME;
  end // if of CLK = 0
end // end of always block blk_mehold_0
// For Zerohold of TEST_RNM pin
always @( negedge CLK or TEST_RNM )
begin : blk_test_rnmhold_0
if ( CLK == 1'b0 )
  begin
    TEST_RNM_old <= TEST_RNM;
  end // if of CLK = 0
end // end of always block blk_test_rnmhold_0
// For Zerohold of Test1 pin
always @( negedge CLK or TEST1 )
begin : blk_test1hold_0
  if ( CLK == 1'b0 )
  begin
    TEST1_old <= TEST1;
  end // if of CLK = 0
end // end of always block blk_test1hold_0


reg LS_old;
always @( negedge CLK or LS )
begin : blk_lshold_0
  if (CLK == 1'b0)
  begin
    LS_old <= LS;
  end
end // end of always block blk_lshold_0

`ifdef VIRAGE_FAST_VERILOG
`else
// PORT A WE violation
always @(notif_we)           
begin : blk_notif_we_0
  if ((RSCRST === 1'b0 ))
  begin
    if ( WE_old === 1'b0)
    begin
      flaga_viol = `True;
    end // if of WE_old = 0
    flaga_we_ok = `False;
    checkSanityOnAport;
    flaga_read_ok = `False;
    -> ev_read_out_a_port;
    corrupt_qnb;
  end // if of rscrst = 0
end // end of always block blk_notif_we_0

// PORT A CLK violation
always @(notif_clk)
begin : blk_notif_clk_0
if (RSCRST === 1'b0  && (diff_me_tch === 1'b1 || ME !== 1'b0))
begin
  flaga_clk_valid = `False;
  flaga_adr_ok = `False;
  flaga_we_ok  = `False;
  checkSanityOnAport;
  flaga_read_ok = `False;     // irrespective of WE
  -> ev_read_out_a_port;
  end // if of rscrst = 0 and dftmask = 0
end // end of always block blk_notif_clk_0

// PORT A CLK violation
always @(notif_clkp)
begin : blk_notif_clkp_0
if (RSCRST === 1'b0  && (diff_me_tcc === 1'b1 || ME !== 1'b0))
begin
  flaga_clk_valid = `False;
  flaga_adr_ok = `False;
  flaga_we_ok  = `False;
  checkSanityOnAport;
  flaga_read_ok = `False;     // irrespective of WE
  -> ev_read_out_a_port;
  end // if of rscrst = 0 and dftmask = 0
end // end of always block blk_notif_clk_0

// PORT A ME violation
always @(notif_me)           
begin : blk_notif_me_0
if (RSCRST === 1'b0 )
begin
    flaga_viol = `True;
    flaga_read_ok = `False;                           
    -> ev_read_out_a_port;
    flaga_adr_ok = `False;
    checkSanityOnAport;
end // if of RSCRST = 0
end // end of always block blk_notif_me_0

// PORT A ADR violation
always @(notif_adr)     
begin : blk_notif_addr_0
if (RSCRST === 1'b0 )
begin
      flaga_viol = `True;
      flaga_read_ok = `False;                         
      -> ev_read_out_a_port;
      flaga_adr_ok = `False;
      corrupt_all_loc(`True);
end // if of RSCRST = 0 
end // end of always block blk_notif_addr_0

// PORT A D violation
genvar nk;
generate for (nk=0; nk<33; nk=nk+1)
begin : END_blk

reg [32:0]  tmp_D;

always @(notif_d[nk])
begin
if (RSCRST === 1'b0 )
begin
    read_mem_red(memdata,ADR_old);
    tmp_D = memdata;
    tmp_D[nk] = 1'bX;
    write_mem_red(ADR_old,tmp_D);
end // if of RSCRST = 0 
end // end of always block blk_notif_di_0
end 
endgenerate

//PORT A TEST1 violation
always @(notif_test1)   
begin : blk_notif_test1_0
//  ME_chk = ME_old;
if (RSCRST === 1'b0)
begin
  if ( WElatched === 1'b0 )
  begin
    flaga_viol = `True;
    flaga_read_ok = `False;
    -> ev_read_out_a_port;
  end
  else if ( WElatched === 1'b1 )
  begin
    flaga_d_ok  = `False;
    checkSanityOnAport;
  end
end // if of RSCRST = 0
end // end of always block blk_notif_test1_0

// PORT A TEST_RNM violation
always @(notif_test_rnm)     
begin : blk_notif_test_rnm_0
if (RSCRST === 1'b0 )
begin
  if (WE_old === 1'b0)
  begin
    flaga_read_ok = `False;                         
    -> ev_read_out_a_port;
  end
  flaga_adr_ok = `False;
  corrupt_all_loc(`True);
end // if of RSCRST = 0 
end // end of always block blk_notif_test_rnm_0

always @(notif_ls)
begin
  corrupt_all_loc(`True);
  flaga_read_ok = `False;
  -> ev_read_out_a_port;
end

always @(notif_bc1 or notif_bc2)
begin : blk_notif_bc1bc2_0
  if (RSCRST === 1'b0)
  begin
  flaga_we_ok  = `False;
  corrupt_all_loc(`True);
  end // if of RSCRST = 0
end  // blk_notif_bc1bc2_0

//PORT A RM violation
always @(notif_rm)       
begin : blk_notif_rm_0
if (RSCRST === 1'b0)
begin
    flaga_viol = `True;
    flaga_read_ok = `False;
    -> ev_read_out_a_port;
    flaga_d_ok  = `False;
    checkSanityOnAport;
end // if of RSCRST = 0
end // end of always block blk_notif_rm_0

//PORT A RME violation
always @(notif_rme)  
begin : blk_notif_rmen_0
if (RSCRST === 1'b0)
begin
    flaga_viol = `True;
    flaga_read_ok = `False;
    -> ev_read_out_a_port;
    flaga_d_ok  = `False;
    checkSanityOnAport;
end // if of RSCRST = 0
end // end of always block blk_notif_rmen_0
`endif // endif of VIRAGE_FAST_VERILOG



`ifdef VIRAGE_FAST_VERILOG
`else
`endif // endif of VIRAGE_FAST_VERILOG

`ifdef VIRAGE_FAST_VERILOG
`else
always @(notif_rscrst_CLK_rise_fall_rec)
begin : rscrst_CLK_rise_fall_rec
  if (WE_old == 1'b0 && ME_old == 1'b1)
  begin
    flaga_viol = `True;
    flaga_read_ok = `False;
    -> ev_read_out_a_port;
  end
  if (WE_old == 1'b1 && ME_old == 1'b1)
  begin
    flaga_adr_ok = `False;
    checkSanityOnAport;
  end // if of WE_old = 1
end // end of always block rscrst_CLK_rise_fall_rec 

always @(notif_rsclk_CLK_rise_rise_rec)
begin : rsclk_CLK_rise_rise_rec
  flaga_viol = `True;
  flaga_read_ok = `False;
  -> ev_read_out_a_port;
  flaga_adr_ok = `False;
  checkSanityOnAport;
end // end of always block rscrst_CLK_rise_fall_rec 

always @(notif_rscen_CLK_rise_fall_rec)
begin : rscen_CLK_rise_fall_rec
  if (WE_old == 1'b0 && ME_old == 1'b1)
  begin
    flaga_viol = `True;
    flaga_read_ok = `False;
    -> ev_read_out_a_port;
  end
  if (WE_old == 1'b1 && ME_old == 1'b1)
  begin
    flaga_adr_ok = `False;
    checkSanityOnAport;
  end // if of WE_old = 1
end // end of always block rsclk_CLK_rise_rise_rec 

always @(notif_rscrst_RSCLK_rise_fall_rec)
begin : rscrst_RSCLK_rise_fall_rec
  flaga_shift_ok = `False;
  scan_reg = 18'bx;
  RSCOUT_local = scan_reg[17];
end // end of always block blk_notif_rscrst_rsclk_rise_fall_rec

always @(notif_rsclk or notif_rscen or notif_fiso)
begin : blk_notif_rsclk_0
  flaga_shift_ok = `False;
  scan_reg = 18'bx;
  RSCOUT_local = scan_reg[17];
end // end of always block blk_notif_rsclk_0

always @(notif_rscrst)
begin : blk_notif_rscrst_0
  flaga_clear_scan_reg = `False;
  scan_reg = 18'bx;
  RSCOUT_local = scan_reg[17];
end // end of always block blk_notif_rscrst_0

// RSCIN violation
always @(notif_rscin)
begin : blk_notif_rscin_0
  flaga_shift_ok = `False;
  scan_reg[0] = 1'bx;
end // end of always block blk_notif_rscen_0


`endif // endif of VIRAGE_FAST_VERILOG

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @(negedge RSCEN)
begin : blk_rscen_0
  flaga_shift_ok = `True;
  disp_RSCLK_msg = 1'b1;
end // end of always block blk_rscen_0


`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @(posedge RSCRST or posedge INTERNAL_RESET)
begin : blk_posrscrst_0
  if ( RSCRST === 1'bx)
  begin
    scan_reg = 18'bx;
    RSCOUT_local = scan_reg[17];
    report_unknown("RSCRST");
  end // if of RSCRST = X
  else
  begin
   #0.0;
   `ifdef VIRAGE_IGNORE_RESET
   if (RSCRST === 1'b1 || INTERNAL_RESET === 1'b1)
   `else 
   if (RSCRST === 1'b1)
   `endif
   begin
    scan_reg = 18'b0;
    RSCOUT_local = scan_reg[17];
    flaga_clear_scan_reg = `True;
    RST_check = 1'b0;
    if (INTERNAL_RESET === 1'b1)
    begin
      #1 INTERNAL_RESET = 1'b0;
    end
   end
  end // else of if RSCRST = X
end // end of always block blk_posrscrst_0

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
// Functionality of RSCRST
always @(negedge RSCRST or negedge INTERNAL_RESET)
begin : blk_negrscrst_0
  #0;
  if ( RSCRST === 1'bx)
  begin
    flaga_clear_scan_reg = `False;
    scan_reg = 18'bx;
    RSCOUT_local = scan_reg[17];
    report_unknown("RSCRST");
  end // if of RSCRST = X
  else
  begin
    if ( RST_check == 1'b0 && $realtime != 0)
    begin
      RST_check = 1'b1;
      RST_tri = 1'b1;
      #0;
      if ( flaga_clear_scan_reg )
      begin:clear_scan_reg
        scan_reg = 18'b0 ;
        RSCOUT_local = scan_reg[17];
      end // if of flaga_clear_scan_reg is true
      `ifdef INITIALIZE_MEM
      // to read initialization files, add to verilog model `define INITIALIZE_MEM
      // or use command line option +define+INITIALIZE_MEM
        load_mem;        // Read initial data for memory if any preload file exists.
      `endif
    end // if of RST_check = 0 and $realtime != 0
    flaga_clear_scan_reg = `False;
  end // else of if RSCRST = X
end // end of always block blk_negrscrst_0
// reset for next cycle

always @(negedge CLK)
begin : blk_intnegclock_0
  if ( CLK !== 1'bx )
  begin
    #0.001;
    flaga_range_ok  = `True;
    flaga_read_ok = `True;
    flaga_rm_ok = `True;
    flaga_clk_valid = `True;
    flaga_adr_ok  = `True;
    flaga_we_ok   = `True;
    flaga_d_ok    = `True;
    left_col_out_range = 1'b0;
    right_col_out_range = 1'b0;
    flaga_viol    = `False;
  end // if of CLK != X
  else
  begin
    if (ME !== 1'b0)
    begin
    flaga_clk_valid = `False;
    Q_local_tmp = 33'bx;
    corrupt_all_loc(`True);
    report_unknown("CLK");
    end
  end // else of if CLK != X
end // end of always block blk_intnegclock_0

// PORT A FUNCTIONALITY 
`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @(FISO)
begin : blk_fiso_0
  if (FISO === 1'bx)
  begin
    scan_reg = 18'bx;
    RSCOUT_local = scan_reg[17];
    RSCOUT = scan_reg[17];
    report_unknown("FISO");
  end // else if of FISO = X 
end

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @(negedge RSCLK)
begin : blk_negtestrsclock_0
  if (RSCLK !== 1'bx)
  begin
    flaga_shift_ok = `True;
  end
  else
  begin
    scan_reg = 18'bx;
    RSCOUT_local = scan_reg[17];
    report_unknown("RSCLK");
  end // else if of RSCLK = X 
end

integer j;
`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @(posedge RSCLK)
begin : blk_postestrsclock_0
  RSCENlatched = RSCEN;
  #0;
  if (RSCLK === 1'bx && RSCENlatched)
  begin
    scan_reg = 18'bx;
    RSCOUT_local = scan_reg[17];
    report_unknown("RSCLK");
  end // else if of RSCLK = X 
  if ( RSCENlatched === 1'b1 && RSCRST === 1'b0)
  begin:do_shift
    #0;
    if ( RSCLK !== 1'bx )
    begin
      if ( flaga_shift_ok )
      begin
        scan_reg = scan_reg << 1;
        RSCOUT_local = scan_reg[17];
        scan_reg[0] = RSCIN;
        flaga_shift_ok = `False;
        if ( RSCIN === 1'bx )
        begin
          report_unknown("RSCIN");
        end // if of RSCIN = X
      end // if of flaga_shift_ok is true
    end // if of flaga_clk_valid is true 
  end // if of RSCEN = 1 and RSCRST = 0 
  else if ( RSCEN === 1'bx || RSCRST === 1'bx )
  begin
    scan_reg = 18'bx;
    RSCOUT_local = scan_reg[17];
    if ( RSCEN === 1'bx )
    begin
      report_unknown("RSCEN");
    end // if of RSCEN = X
  end // else if of RSCEN = X or RSCRST = X
end


always @(posedge CLK)
begin : blk_intposclock_0
  CLKA_T = $realtime;
  MElatched = ME_old;
  WElatched = WE_old;
  TEST1latched = TEST1_old;
  TEST_RNMlatched = TEST_RNM_old;
  ADRlatched = ADR_old;
  Dlatched = D_old;
 `ifdef VIRAGE_FAST_VERILOG
   if( (MES_CNTRL=="ON" || MES_CNTRL=="WARN") && $realtime != 0 && mes_all_valid && RSCEN === 1'b1 && RSCRST === 1'b0 && disp_RSCLK_msg === 1'b1)
   begin
     $display("\n%m<<VIRL_MEM_WARNING:For proper memory write/read operation ensure RSCLK is not running>>(time %0t)\n", $time);
     disp_RSCLK_msg = 1'b0;
   end
 `endif // endif of VIRAGE_FAST_VERILOG
  if ((LS_old === 1'b1 && MElatched !== 1'bx) || TEST_RNMlatched === 1'b1)
  begin
    MElatched = 1'b0;
  end
  if (LS_old === 1'bX && MElatched !== 1'b0)
  begin
    report_unknown("LS");
    corrupt_all_loc(`True);
    Q_local_tmp = 33'bx;
  end
  else
  begin
    if (^(ADRlatched) === 1'bx && MElatched !== 1'b0)
    begin
      report_unknown("ADR");
      if ( WElatched === 1'b1 )
      begin
        flaga_viol = `True;
      end // if of WElatched = 1
      else
      begin
        flaga_read_ok = `False;
      end
      `ifdef virage_ignore_read_addx
      if ((WElatched === 1'b1))
      begin
        flaga_adr_ok = `False;
        corrupt_all_loc(flaga_range_ok);
      end // if of write
      `else
        flaga_adr_ok = `False;
        corrupt_all_loc(flaga_range_ok);
      `endif // endif of virage_ignore_read_addx is true
      -> ev_RST_out_a_port;
    end // if of (^ADRlatched) is 1'bx and MElatched != 0
    else if((ADRlatched > 10'b1111111111) && (MElatched === 1'b1) && (WElatched === 1'b1) )
    begin
      if( (MES_CNTRL=="ON" || MES_CNTRL=="WARN")&& $realtime != 0 && mes_all_valid)
      begin
        $display("\n%m<<VIRL_MEM_WARNING:address is out of range>>(time %0t)\n RANGE: 0 to 1023\n", $time);
      end
      flaga_range_ok = `False;
    end // if of ADRlatched out of range with MElatched = 1
    if (!flaga_clk_valid) 
    begin
      Q_local_tmp = 33'bx;
    end // if of flaga_clk_valid is NOT true
    else if ( CLK === 1'bx )
    begin
    #0.001; 
      if (diff_me_tch === 1'b1 || ME !== 1'b0)
      begin
      Q_local_tmp = 33'bx;
      corrupt_all_loc(flaga_range_ok);
      report_unknown("CLK");
      end // end of if diff_me_tch
    end // if of CLK = X
    else if ((BC1 === 1'bX || BC2 === 1'bX) && WElatched !== 1'b0)
    begin
      if( (MES_CNTRL =="ON" || MES_CNTRL =="WARN") && $realtime != 0 && mes_all_valid)
      begin
        //$display("\n%m <<VIRL_MEM_WARNING: BC1 or BC2 is unknown>>(time %0t)\n\n", $time);
      end
    end
    else if (RSCRST === 1'b1)
    begin
      if (MElatched === 1'b1 && ((WElatched === 1'b0)))
      begin
        corrupt_q;
      end // if of MElatched = 1 and read
      if (MElatched === 1'b1 && ((WElatched === 1'b1)))
      begin
        corrupt_all_loc(flaga_range_ok);
      end // if of MElatched = 1 and write
    end
    else
    begin
      -> ev_RST_out_a_port;
    end // else of if CLK = X
  end // else of if power pin unknown 
end // end of always block blk_intposclock_0
// PORT A READ-OUT

always @(ev_read_out_a_port)
begin : blk_readout_0
  #0;                // let CLOCK and NOTIFIER module execute first
  if (^RM === 1'bx)
  begin
    flaga_rm_ok = `False;
  end // if of RM is not valid
  if (flaga_adr_ok && flaga_read_ok && flaga_rm_ok)
  begin : OUTPUT_a
    if (WElatched === 1'b0)
    begin
      if (ADRlatched <= 10'b1111111111)
      begin
          
         if (RSCRST !== 1'b1)
         begin
         read_mem_red(memdata,ADRlatched);
         Q_local_tmp = memdata;
        end // if RSCRST
      end // if of ADRlatched <= 10'b1111111111
    end // if of WElatched = 0
  end //if of flaga_adr_ok is true and flaga_read_ok is true and flaga_rm_ok is true
  else
  begin
    if (flaga_viol)
    begin
      if ((WElatched === 1'b0))
      begin
        corrupt_q;
        flaga_read_ok = `True;
      end  // if of read
    end // if of flaga_viol is true
    else
    begin
      corrupt_q;
      flaga_read_ok = `True;
    end // else of if flaga_viol is true
  end // else of if flaga_adr_ok is true and flaga_read_ok is true and flaga_rm_ok is true
  flaga_read_ok = `True;
  flaga_rm_ok = `True;
end // end of always block blk_readout_0

// Handle Read/Write
always @(ev_RST_out_a_port)
begin : blk_readwrite_0
  if ( RST_tri === 1'b0 )
  begin
    Q_local_tmp = 33'bx;
  end // if RST_tri = 0
  else 
  begin
    if (MElatched !== 1'b0 && !flaga_viol)
    begin
      if (WElatched === 1'bx)
      begin
        flaga_we_ok = `False;
        flaga_read_ok = `False;
        report_unknown("WE");
      end // if of WElatched = X
      if ((^Dlatched === 1'bx))
      begin
        if (Dlatched === 33'bx)
        begin
          flaga_d_ok  = `False;
        end
        if (WElatched !== 1'b0)
        begin
          report_unknown("D");
        end
      end
          if (TEST1latched === 1'bx)
          begin
            report_unknown("TEST1");
            if ( WElatched == 1'b1 )
            begin
              corrupt_cur_loc(ADRlatched);                             
            end // if of WElatched = 1
            else
            begin
              corrupt_q;
            end // else of if WElatched = 1
          end // if TEST1latched = X
          else if (TEST_RNMlatched === 1'bx)
          begin
            report_unknown("TEST_RNM");
            if (WElatched !== 1'b1)
            begin
              corrupt_q;
            end // if of WElatched != 1
            corrupt_all_loc(`True);
          end // else if TEST_RNMlatched = X
          else
          begin
                if (^RM === 1'bx)
                begin
                  if ( RME !== 1'bx )
                    report_unknown("RM");
                  else
                    report_unknown("RME");
                  if ( WElatched == 1'b1 )
                  begin
                    corrupt_cur_loc(ADRlatched);
                  end // if of WElatched = 1
                  else
                  begin
                    corrupt_q;
                  end // else of if WElatched = 1
                end // if of RM = X 
                else
                begin
                  if (MElatched !== 1'b1)
                  begin
                    flaga_we_ok = `False;       // don't know if cycle is On or Off
                  end // if of MElatched != 1 

                  if(ADRlatched > 10'b1111111111) 
                  begin
                    if( (MES_CNTRL=="ON" || MES_CNTRL=="WARN") && $realtime != 0 && mes_all_valid)
                    begin
                      $display("\n%m<<VIRL_MEM_WARNING:address is out of range>>(time %0t)\n RANGE:0 to 1023\n", $time);
                    end
                    flaga_range_ok = `False;
                    if (WElatched === 1'b0)
                    begin
                      flaga_read_ok = `False;
                    end // if of flaga_read_ok
                  end // if of ADRlatched out of range with MElatched = 1
                  if ( MElatched === 1'bx )
                  begin
                    report_unknown("ME");
                    `ifdef virage_ignore_read_addx
                    if (WElatched == 1'b1)
                    begin
                      corrupt_all_loc(flaga_range_ok);
                    end // if of WElatched = 1 
                    else
                    begin
                      corrupt_q;
                    end // else of if WElatched = 1
                    `else
                    if (WElatched == 1'b1)
                    begin
                      corrupt_all_loc(flaga_range_ok);
                    end // if of WElatched = 1
                    else
                    begin
                      corrupt_q;
                      corrupt_all_loc(flaga_range_ok);
                    end // else of if WElatched = 1
                    `endif
                  end // if of MElatched = X
                  else
                  begin
                    if (RSCRST !== 1'b1) 
                    begin
                      if (flaga_range_ok && flaga_we_ok && flaga_adr_ok && flaga_d_ok && (WElatched == 1'b1))
                      begin
                        
                        write_mem_red(ADRlatched,Dlatched);
                          if (!mes_all_valid)
                          begin
                            mes_all_valid = 1'b1;
                          end // if of mes_all_valid = 0
                      end // if of write
                      else
                      begin
                        checkSanityOnAport;
                      end // else of if write
                    end // if of RSCRST
                  if (TEST1latched === 1'b1)
                  begin
                     if (WElatched === 1'b0)
                     begin
                       flaga_read_ok = `False;
                       -> ev_read_out_a_port;
                       @(negedge CLK);
                     end
                     if (TEST_RNM === 1'b0)
                     -> ev_read_out_a_port;
                  end // if of TEST1latched = 1
                  else 
                  begin
                    -> ev_read_out_a_port;
                  end // else of if TEST1latched = 1
                  end // else of if MElatched = X
                end // else of if RM = X
          end // else of if TEST1latched = X
    end // if of MElatched != 0 & flaga_viol = 0
  end // else of if RST_tri = 0
end // end of always block blk_readwrite_0




assign Q_temp = Q_local_tmp;

// Final Output Update 

always @( Q_temp )
begin : blk_output_0
  if ( RST_check == 1'b1 )
  begin
    `ifdef VIRAGE_FAST_VERILOG
    #(O_delay) Q <= Q_temp;
    `else
    Q <= 33'bx;
    #0.001;
    Q <= Q_temp;
    `endif // endif of VIRAGE_FAST_VERILOG
  end
  else
    Q <= 33'bx;
end // end of always block blk_output_0

assign RSCOUT_tmp = RSCOUT_local;

`ifdef SNPS_SUPPORT_UPF_SIM
(* vcs_always_on *)
`endif
always @ (RSCOUT_tmp)
begin: blk_RSCOUT
  RSCOUT <= RSCOUT_tmp;
end


// Display the warning when TEST1 is 1.
always @ (TEST1)
begin : blk_test1_0
  if (CLK === 1'b1 && MElatched === 1'b1)
  begin
    corrupt_q;
    flaga_read_ok = `False;
  end
  if ( TEST1 == 1'b1 && (LS === 1'b0))
  begin
    if( (MES_CNTRL =="ON" || MES_CNTRL =="WARN") && $realtime != 0 && mes_all_valid)
    begin
      $display("\n%m <<VIRL_MEM_WARNING: Tcc value in the RAM model is for TEST1=1'b0,but input value is TEST1=1'b1>>(time %0t)\n\n", $time);
    end
  end // if TEST1 = 1 
end // end of always block blk_test1_0
always @ (TEST_RNM)
begin : blk_test_rnm_0
  if (CLK === 1'b1 && ME_old === 1'b1 && TEST1latched === 1'b1)
  begin
    if (WElatched === 1'b0)
    begin
      flaga_read_ok = `False;
      corrupt_q;
    end
    if (WElatched === 1'b1)
    begin
      flaga_d_ok = `False;
      checkSanityOnAport;
    end
  end
end // end of always block blk_test_rnm_0


endmodule
