use crate::consts;
use crate::memory::bus::Bus;
use crate::memory::instruction::Instruction;

pub struct CPU {
    bus: Bus,
    pc: usize, // Program Counter (PC)
    r: [u32; 32],
}

impl CPU {
    pub fn run_next_instruction(&mut self) {
        let instruction = Instruction(self.load32(self.pc));
        self.pc = self.pc.wrapping_add(4);
        self.decode_and_execute(instruction);
    }

    pub fn new(bus: Bus) -> Self {
        let registers: [u32; 32] = [0; 32];
        Self {
            bus: bus,
            pc: consts::BIOS_START, // EndereÃ§o inicial do BIOS do PS1
            r: registers,
        }
    }

    fn load32(&self, addr: usize) -> u32 {
        self.bus.load32(addr)
    }

    fn store32(&mut self, addr: usize, val: u32)  {
        self.bus.store32(addr, val);
    }

    pub fn decode_and_execute(&mut self, instruction: Instruction) {
        match instruction.primary() {
            0b001111 => self.op_lui(instruction),
            0b001101 => self.op_ori(instruction),
            0b101011 => self.op_sw(instruction),
            _ => panic!("Unhandled_instruction_{:08x}", instruction.0),
        }
    }

    fn op_lui(&mut self, instruction: Instruction) {
        let i = instruction.imm();
        let t = instruction.rt() as usize;

        let v = i << 16;

        self.set_r(t, v);
    }

    fn op_ori(&mut self, instruction: Instruction) {
        let i = instruction.imm();
        let t = instruction.rt() as usize;
        let s = instruction.rs() as usize;

        let v = self.r[s];
        self.set_r(t, v);
    }

    // Store Word
    fn op_sw(&mut self, instruction: Instruction){
        let i = instruction.imm();
        let t = instruction.rt() as usize;
        let s = instruction.rs() as usize;
        
        let addr = self.r[s].wrapping_add(i) as usize;
        let v = self.r[t];
        
        self.store32(addr, v);
    }

    fn set_r(&mut self, index: usize, val: u32) {
        if index > 0 {
            self.r[index] = val;
        }
    }
}
