/dts-v1/;

/ {
	model = "Xilinx Zynq ZC706";
	compatible = "xlnx,zynq-zc706";
	#address-cells = <0x1>;
	#size-cells = <0x1>;
	interrupt-parent = <0x1>;

	memory {
		device_type = "memory";
		reg = <0x00000000 0x40000000>;
	};
	chosen {
		bootargs = "console=ttyPS0,115200 root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext4 rootwait devtmpfs.mount=0";
		linux,stdout-path = "/amba@0/uart@E0001000";
	};

	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupts = <0 5 4>, <0 6 4>;
		interrupt-parent = <&gic>;
	};

	clocks {
		ad9517_ref_clk: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <30720000>;
			clock-output-names = "refclk";
		};
		ad9517_clkin: clock@1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <250000000>;
			clock-output-names = "clkin";
		};
	};

	amba@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		gic: intc@f8f01000 {
			interrupt-controller;
			compatible = "arm,cortex-a9-gic";
			#interrupt-cells = <3>;
			reg = <0xf8f01000 0x1000>,
			      <0xf8f00100 0x0100>;
		};

		pl310@f8f02000 {
			compatible = "arm,pl310-cache";
			cache-unified;
			cache-level = <2>;
			reg = <0xf8f02000 0x1000>;
			arm,data-latency = <3 2 2>;
			arm,tag-latency = <2 2 2>;
		};

		uart@e0001000 {
			compatible = "xlnx,ps7-uart-1.00.a";
			reg = <0xe0001000 0x1000>;
			interrupts = <0 50 4>;
			interrupt-parent = <&gic>;
			clock = <50000000>;
		};

		slcr: slcr@f8000000 {
			compatible = "xlnx,zynq-slcr";
			reg = <0xF8000000 0x1000>;

			clocks {
				#address-cells = <1>;
				#size-cells = <0>;
				armpll: armpll {
					#clock-cells = <0>;
					clock-output-names = "armpll";
					clocks = <&ps_clk>;
					compatible = "xlnx,zynq-pll";
					lockbit = <0>;
					reg = < 0x100 0x110 0x10c >;
				} ;
				ddrpll: ddrpll {
					#clock-cells = <0>;
					clock-output-names = "ddrpll";
					clocks = <&ps_clk>;
					compatible = "xlnx,zynq-pll";
					lockbit = <1>;
					reg = < 0x104 0x114 0x10c >;
				} ;
				iopll: iopll {
					#clock-cells = <0>;
					clock-output-names = "iopll";
					clocks = <&ps_clk>;
					compatible = "xlnx,zynq-pll";
					lockbit = <2>;
					reg = < 0x108 0x118 0x10c >;
				} ;
				ps_clk: ps_clk {
					#clock-cells = <0>;
					clock-frequency = <33333333>;
					clock-output-names = "ps_clk";
					compatible = "fixed-clock";
				} ;
			};
		};

		timer@0xf8001000 {
			compatible = "xlnx,ps7-ttc-1.00.a";
			reg = <0xf8001000 0x1000>;
			interrupts = <0 10 4>,<0 11 4>,<0 12 4>;
			interrupt-parent = <&gic>;
		};

		timer@f8f00600 {
			compatible = "arm,cortex-a9-twd-timer";
			reg = <0xf8f00600 0x20>;
			interrupts = <1 13 0x301>;
			interrupt-parent = <&gic>;
		};

		swdt@f8005000 {
			device_type = "watchdog";
			compatible = "xlnx,ps7-wdt-1.00.a";
			reg = <0xf8005000 0x100>;
			reset = <0>;
			timeout = <10>;
		};

		scuwdt@f8f00620 {
			device_type = "watchdog";
			compatible = "arm,mpcore_wdt";
			reg = <0xf8f00620 0x20>;
			clock-frequency = <333333333>;
			reset = <1>;
		};

		eth@e000b000 {
			compatible = "xlnx,ps7-ethernet-1.00.a";
			reg = <0xe000b000 0x1000>;
			interrupts = <0 22 4>;
			interrupt-parent = <&gic>;
			phy-handle = <&phy0>;
			xlnx,ptp-enet-clock = <111111111>;
			xlnx,slcr-div0-1000Mbps = <8>;
			xlnx,slcr-div0-100Mbps = <8>;
			xlnx,slcr-div0-10Mbps = <8>;
			xlnx,slcr-div1-1000Mbps = <1>;
			xlnx,slcr-div1-100Mbps = <5>;
			xlnx,slcr-div1-10Mbps = <50>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				phy0: phy@7 {
					compatible = "marvell,88e1116r";
					device_type = "ethernet-phy";
					reg = <7>;
				};
			};
		};
/*
		i2c0: i2c@e0004000 {
			compatible = "xlnx,ps7-i2c-1.00.a";
			reg = <0xE0004000 0x1000>;
			interrupts = <0 25 4>;
			interrupt-parent = <&gic>;
			bus-id = <0>;
			input-clk = <111111111>;
			i2c-clk = <100000>;

			#address-cells = <1>;
			#size-cells = <0>;
*/
		i2c0: i2c@0 {
			compatible = "i2c-gpio";
			gpios = <&gpio 51 0 &gpio 50 0>;
			i2c-gpio,delay-us = <3>;
			#address-cells = <1>;
			#size-cells = <0>;


			i2cswitch@74 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x74>;

				i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
					osc@5d {
						compatible = "si570";
						reg = <0x5d>;
						factory-fout = <156250000>;
						initial-fout = <148500000>;
					};
				};

				i2c_adv7511: i2c@1 {
				    #address-cells = <1>;
				    #size-cells = <0>;
				    reg = <1>;

				    adv7511: adv7511 {
						compatible = "adi,adv7511";
						reg = <0x39>;

						adi,input-id = <0x00>;
						adi,input-style = <0x01>;
						adi,bit-justification = <0x00>;
						adi,input-color-depth = <0x3>;
						adi,sync-pulse = <0x03>;
						adi,up-conversion = <0x00>;
						adi,timing-generation-sequence = <0x00>;
						adi,vsync-polarity = <0x02>;
						adi,hsync-polarity = <0x02>;
						adi,tdms-clock-inversion;
						adi,clock-delay = <0x03>;
				    };
				};

				i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
					eeprom@54 {
						compatible = "at,24c08";
						reg = <0x54>;
					};
				};

				i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
					gpio@21 {
						compatible = "ti,tca6416";
						reg = <0x21>;
						gpio-controller;
						#gpio-cells = <2>;
					};
				};

				i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <4>;
					rtc@54 {
						compatible = "nxp,pcf8563";
						reg = <0x51>;
					};
				};

			};
		};

		sdhci@e0100000 {
			compatible = "xlnx,ps7-sdhci-1.00.a";
			reg = <0xe0100000 0x1000>;
			xlnx,has-cd = <0x1>;
			interrupts = <0 24 4>;
			interrupt-parent = <&gic>;
			clock-frequency = <33333000>;
		};

		usb@e0002000 {
			compatible = "xlnx,ps7-usb-1.00.a";
			reg = <0xe0002000 0x1000>;
			interrupts = <0 21 4>;
			interrupt-parent = <&gic>;
			dr_mode = "host";
			phy_type = "ulpi";
		};

		gpio: gpio@e000a000 {
			compatible = "xlnx,ps7-gpio-1.00.a";
			reg = <0xe000a000 0x1000>;
			interrupts = <0 20 4>;
			interrupt-parent = <&gic>;
			gpio-controller;
			#gpio-cells = <2>;
		};

		qspi0: spi@e000d000 {
			compatible = "xlnx,ps7-qspi-1.00.a";
			reg = <0xE000D000 0x1000>;
			interrupts = <0 19 4>;
			interrupt-parent = <&gic>;
			speed-hz = <200000000>;
			bus-num = <1>;
			num-chip-select = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			is-dual = <1>;
			flash@0 {
				compatible = "n25q128";
				reg = <0x0>;
				spi-max-frequency = <30000000>;
				#address-cells = <1>;
				#size-cells = <1>;
				partition@qspi-fsbl-uboot {
					label = "qspi-fsbl-uboot";
					reg = <0x0 0x100000>;
				};
				partition@qspi-linux {
					label = "qspi-linux";
					reg = <0x100000 0x500000>;
				};
				partition@qspi-device-tree {
					label = "qspi-device-tree";
					reg = <0x600000 0x20000>;
				};
				partition@qspi-rootfs {
					label = "qspi-rootfs";
					reg = <0x620000 0x5E0000>;
				};
				partition@qspi-bitstream {
					label = "qspi-bitstream";
					reg = <0xC00000 0x1400000>;
				};
			};
		};

		devcfg@f8007000 {
			compatible = "xlnx,ps7-dev-cfg-1.00.a";
			reg = <0xf8007000 0x100>;
			interrupts = <0 8 4>;
			interrupt-parent = <&gic>;
		};

		xadc@f8007100 {
			compatible = "xlnx,ps7-xadc-1.00.a";
			reg = <0xf8007100 0x20>;
			interrupts = <0 7 4>;
			interrupt-parent = <&gic>;
		};

		axi_vdma_0: axivdma@43020000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-vdma";
//			reg = <0x43020000 0x1000>;

			ranges = < 0x43040000 0x43040000 0x10000 >;
			reg = < 0x43040000 0x10000 >;


			xlnx,include-sg = <0x0>;
			xlnx,num-fstores = <0x3>;
			dma-channel@43020000 {
				compatible = "xlnx,axi-vdma-mm2s-channel";
//				interrupts = <0 57 0x4>;
				interrupts = < 0 54 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		fpga_clock: fpga_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency  = <200000000>;
		};

		hdmi_clock: axi-clkgen@79000000 {
			compatible = "adi,axi-clkgen-1.00.a";
			reg = < 0x79060000 0x10000 >;
			#clock-cells = <0>;
			clocks = <&fpga_clock>;
		};

		axi_hdmi@70e00000 {
			compatible = "adi,axi-hdmi-1.00.a";
			reg = <0x70e00000 0x10000>;
			encoder-slave = <&adv7511>;
			dma-request = <&axi_vdma_0 0>;
			clocks = <&hdmi_clock>;
			adi,is-rgb;
		};

		axi_dma_0: axidma@40420000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = < 0x40420000 0x10000 >;
//			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@41e20030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupt-parent = <&gic>;
				interrupts = < 0 59 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,include-dre = <0x0>;
			} ;
		} ;

		axi_dma_1: axidma@40400000{
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = < 0x40400000 0x10000 >;
//			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@41e00030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupt-parent = <&gic>;
				interrupts = < 0 58 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,include-dre = <0x0>;
			} ;
		} ;

		axi_jesd204b_rx4_0: axi-jesd204b-rx4@6f400000 {
			compatible = "xlnx,axi-jesd204b-rx4-1.00.a";
			reg = < 0x6f400000 0x10000 >;
			jesd,lanesync_en;
			jesd,scramble_en;
			jesd,frames-per-multiframe = <32>;
			jesd,bytes-per-frame = <2>;
			xlnx,cf-buftype = <0x0>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x20>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
			clocks = <&clk_ad9517 0>;
			clock-names = "out0";
		} ;

		axi_spi_0: spi@42000000 {
			compatible = "xlnx,axi-spi-1.02.a", "xlnx,xps-spi-2.00.a";
			interrupt-parent = <&gic>;
			interrupts = < 0 56 4 >;
			reg = < 0x42000000 0x10000 >;
			xlnx,family = "zynq";
			xlnx,fifo-exist = <0x1>;
			xlnx,instance = "axi_spi_0";
			xlnx,num-ss-bits = <0x1>;
			xlnx,num-transfer-bits = <0x8>;
			xlnx,sck-ratio = <0x10>;
			spi_fmc176: spi-fmc176@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "spi-ad9250";
				reg = <0>;
				spi-max-frequency = <10000000>;
				clk_ad9517: ad9517@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					#clock-cells = <1>;
					compatible = "ad9517-1";
					reg = <1>;
					spi-max-frequency = <10000000>;
					spi-3wire;
					clocks = <&ad9517_ref_clk>, <&ad9517_clkin>;
					clock-names = "refclk", "clkin";
					clock-output-names = "out0", "out1", "out2", "out3", "out4", "out5", "out6", "out7";

				};
				adc0_ad9250: ad9250@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "ad9250";
					reg = <2>;
					spi-max-frequency = <10000000>;
					clocks = <&clk_ad9517 0>;
					clock-names = "out0";

				};
				adc1_ad9250: ad9250@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "ad9250";
					reg = <3>;
					spi-max-frequency = <10000000>;
					clocks = <&clk_ad9517 1>;
					clock-names = "out1";

				};
			};
		} ;

		axi_ad9250_0: cf-ad9250-1@79020000 {
			compatible = "xlnx,axi-ad9250-1.00.a";
			reg = < 0x79020000 0x10000 >;
			dma-request = <&axi_dma_0 0>;
			spibus-connected = <&adc0_ad9250>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		} ;

		axi_ad9250_1: cf-ad9250-2@79000000 {
			compatible = "xlnx,axi-ad9250-1.00.a";
			reg = < 0x79000000 0x10000 >;
			dma-request = <&axi_dma_1 0>;
			spibus-connected = <&adc1_ad9250>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		} ;

	};
};
