// Seed: 1332094109
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wand  id_3
    , id_7,
    input  uwire id_4,
    input  tri1  id_5
);
  assign id_0 = id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output wire  id_3
);
  tri id_5 = 1;
  id_6 :
  assert property (@(posedge 1 or id_0) id_6)
  else;
  wire id_7;
  assign id_5 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  id_9(
      .id_0(id_3), .id_1(id_7)
  );
endmodule
