// Seed: 1513683719
`default_nettype wire
module module_0 ();
  type_6(
      1, 1'b0
  );
  assign id_0 = id_0 ^ id_0;
  always @(1 or posedge id_0 == id_0) id_0 = &id_0;
  logic id_1;
  type_8 id_2 (.id_0(id_3#(.id_1(id_4))));
  logic id_5;
endmodule
