{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.924929,
	"cts__clock__skew__setup__pre_repair": 1.25904,
	"cts__clock__skew__hold__pre_repair": 1.25898,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.00942957,
	"cts__timing__drv__max_slew__pre_repair": 64,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.032591,
	"cts__timing__drv__max_cap__pre_repair": 2,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0957504,
	"cts__power__switching__total__pre_repair": 0.0453251,
	"cts__power__leakage__total__pre_repair": 2.21802e-06,
	"cts__power__total__pre_repair": 0.141078,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 428992,
	"cts__design__core__area__pre_repair": 423584,
	"cts__design__instance__count__pre_repair": 17918,
	"cts__design__instance__area__pre_repair": 249785,
	"cts__design__instance__count__stdcell__pre_repair": 17918,
	"cts__design__instance__area__stdcell__pre_repair": 249785,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.589695,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.589695,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.924929,
	"cts__clock__skew__setup__post_repair": 1.25904,
	"cts__clock__skew__hold__post_repair": 1.25898,
	"cts__timing__drv__max_slew_limit__post_repair": -0.00942957,
	"cts__timing__drv__max_slew__post_repair": 64,
	"cts__timing__drv__max_cap_limit__post_repair": -0.032591,
	"cts__timing__drv__max_cap__post_repair": 2,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0957504,
	"cts__power__switching__total__post_repair": 0.0453251,
	"cts__power__leakage__total__post_repair": 2.21802e-06,
	"cts__power__total__post_repair": 0.141078,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 428992,
	"cts__design__core__area__post_repair": 423584,
	"cts__design__instance__count__post_repair": 17918,
	"cts__design__instance__area__post_repair": 249785,
	"cts__design__instance__count__stdcell__post_repair": 17918,
	"cts__design__instance__area__stdcell__post_repair": 249785,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.589695,
	"cts__design__instance__utilization__stdcell__post_repair": 0.589695,
	"cts__design__instance__displacement__total": 9591.58,
	"cts__design__instance__displacement__mean": 0.535,
	"cts__design__instance__displacement__max": 27.84,
	"cts__route__wirelength__estimated": 569058,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 569058,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.907274,
	"cts__clock__skew__setup": 1.25875,
	"cts__clock__skew__hold": 1.25869,
	"cts__timing__drv__max_slew_limit": -0.0120708,
	"cts__timing__drv__max_slew": 64,
	"cts__timing__drv__max_cap_limit": -0.0354697,
	"cts__timing__drv__max_cap": 2,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.095791,
	"cts__power__switching__total": 0.0458813,
	"cts__power__leakage__total": 2.21802e-06,
	"cts__power__total": 0.141675,
	"cts__design__io": 264,
	"cts__design__die__area": 428992,
	"cts__design__core__area": 423584,
	"cts__design__instance__count": 17918,
	"cts__design__instance__area": 249785,
	"cts__design__instance__count__stdcell": 17918,
	"cts__design__instance__area__stdcell": 249785,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.589695,
	"cts__design__instance__utilization__stdcell": 0.589695
}