Figure 7.6: a) A timing diagram for the EOR circuit. b) An expanded view of the glitch
shows it to be caused by a signal race condition.