# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/4e49" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/4e49" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/devil_in_fpga.v" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/fuzzing_ACE_v1_0_S01_AXI.v" \

sv xil_defaultlib  --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/4e49" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/ConfigurationPort.sv" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/HPSPBRAM.sv" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/queue.sv" \

verilog xil_defaultlib  --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/4e49" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ipshared/ef5b/hdl/backstabber_v1_0.v" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_backstabber_0_0/sim/design_1_backstabber_0_0.v" \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../devil-in-fpga_DUT.gen/sources_1/bd/design_1/ipshared/4e49" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../devil-in-fpga_DUT.srcs/sim_1/new/devil_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
