/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [26:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 3'h0;
    else _02_ <= in_data[53:51];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 27'h0000000;
    else _01_ <= { in_data[29:4], celloutsig_0_1z };
  reg [10:0] _05_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 11'h000;
    else _05_ <= in_data[137:127];
  assign out_data[138:128] = _05_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { in_data[154:153], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z[5:4], celloutsig_1_6z[5], celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_7z } & { celloutsig_1_6z[4], celloutsig_1_6z[5], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_1z } & { celloutsig_1_8z[1], celloutsig_1_14z };
  assign celloutsig_0_9z = { _01_[24:6], celloutsig_0_8z, celloutsig_0_7z } > { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, _02_, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_17z = { in_data[65:49], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_15z } > { _01_[23:12], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, _02_ };
  assign celloutsig_0_31z = { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_22z } > { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_30z };
  assign celloutsig_0_10z = ! { in_data[72:67], _02_, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_11z = ! in_data[80:76];
  assign celloutsig_0_13z = ! in_data[67:62];
  assign celloutsig_0_15z = ! in_data[64:60];
  assign celloutsig_0_22z = ! { _01_[10:6], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_23z = ! { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_32z = ! { celloutsig_0_25z[5:4], celloutsig_0_5z };
  assign celloutsig_1_8z = ~ { celloutsig_1_6z[5:4], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_5z = ~ _01_[12:10];
  assign celloutsig_0_6z = ~ { in_data[84], celloutsig_0_5z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } | { celloutsig_1_7z, _00_, celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z } | { in_data[70:68], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_30z = in_data[14:12] | { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[141:139] | in_data[155:153];
  assign celloutsig_1_5z = celloutsig_1_3z & _00_[2];
  assign celloutsig_0_7z = celloutsig_0_5z[1] & celloutsig_0_6z[2];
  assign celloutsig_0_19z = celloutsig_0_12z & celloutsig_0_7z;
  assign celloutsig_0_21z = celloutsig_0_2z & celloutsig_0_1z;
  assign celloutsig_0_1z = in_data[73] & in_data[59];
  assign celloutsig_1_7z = | { _00_[1:0], celloutsig_1_0z };
  assign celloutsig_0_4z = | _01_[15:7];
  assign celloutsig_0_12z = | { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_16z = | { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, _02_ };
  assign celloutsig_1_3z = | { celloutsig_1_1z, in_data[181:178] };
  assign celloutsig_1_15z = ~^ { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_17z = ~^ _00_[5:3];
  assign celloutsig_0_8z = ~^ { celloutsig_0_1z, _02_ };
  assign celloutsig_0_14z = ~^ { _01_[17:13], celloutsig_0_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_5z[2:1], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_12z, _02_ };
  assign celloutsig_1_1z = ~^ { in_data[116:115], celloutsig_1_0z };
  assign celloutsig_1_12z = ~((celloutsig_1_11z[8] & celloutsig_1_1z) | celloutsig_1_5z);
  assign celloutsig_0_20z = ~((celloutsig_0_11z & celloutsig_0_2z) | celloutsig_0_19z);
  assign celloutsig_0_2z = ~((_02_[2] & _02_[2]) | _02_[0]);
  assign { celloutsig_1_6z[4], celloutsig_1_6z[5], celloutsig_1_6z[6] } = ~ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[0] };
  assign celloutsig_1_6z[3:0] = { celloutsig_1_6z[4], celloutsig_1_6z[5:4], celloutsig_1_6z[5] };
  assign { out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
