
            Assura (tm) Physical Verification Version av3.2:Production:dfII5.1.41:5.10.41_USR6.18
            Release 3.2_USR1_HF1

Copyright (c) Cadence Design Systems. All rights reserved.
@(#)$CDS: assura version av3.2:Production:dfII5.1.41:5.10.41_USR6.18 11/06/2008 10:57 (logavt05) $
sub-version 3.2_USR1_HF1, integ signature 2008-11-05-1153

run on vlsi-legacy from /tools/cadence/ASSURA/3.2-5141/tools.lnx86/assura/bin/32bit/assura on Mon Sep 15 20:06:39 2014

Checking out 1 license for Assura_RCX 3.10
ERROR (LM -30): license server ("kgcoe-license.main.ad.rit.edu") does not support feature "Assura_RCX" (run 'lic_error -30' for more information)
ERROR (LM -30): license server ("kgcoe-license.main.ad.rit.edu") does not support feature "Assura_RCX" (run 'lic_error -30' for more information)

Starting /tools/cadence/ASSURA/current/tools/assura/bin/avRCXxref /home/zxw6805/ee620/rcx.zxw_inv2.rsf
@(#)$CDS: avRCXxref version av3.2:Production:dfII5.1.41:5.10.41_USR6.18 11/06/2008 10:58 (logavt05) $
sub-version 3.2_USR1_HF1, integ signature 2008-11-05-1153
run on vlsi-legacy at Mon Sep 15 20:06:40 2014
Reading rsf

Finished /tools/cadence/ASSURA/current/tools/assura/bin/avRCXxref
Constructing the RCX run script
*WARNING* at "RCXspice": ?extractMosDiffusionAP option will be retired in the next release.


*** ASSURA capgen VERSION 3.1.7 Red Hat Linux release 7.2 (Enigma) - (09/26/2008-14:18)  ***


**********************************************************************
*				    				     *
*	   (c) Copyright 2014, Cadence Design Systems, Inc.	     *
*			 All rights reserved.			     *
*				    				     *
*  This software is the confidential and proprietary information of  *
*  Cadence Design Systems, Inc. and may not be copied or reproduced  *
*   in whole or in part onto any medium without Cadence's express    *
*    prior written consent. Unpublished rights reserved under all    *
*		 copyright laws of the United States.		     *
*				    				     *
*		     Cadence Design Systems, Inc.		     *
*			555 River Oaks Parkway			     *
*			  San Jose, CA 95134			     *
*				    				     *
*				    				     *
**********************************************************************



capgen Capgen results will be written to directory: /home/zxw6805/ee620/zxw_inv2
Forking:  /tools/cadence/ASSURA/current/tools/assura/bin/32bit/capgen -techdir /classes/ee620/ami500hakx.6.11/Rev6.11/rcx3 -lvs /home/zxw6805/ee620/zxw_inv2.xcn -p2lvs /classes/ee620/ami500hakx.6.11/Rev6.11/rcx3/p2lvsfile -p poly,gate,active -no_vertical_cap poly,poly2 -mos_diff_ap_nw -length_units microns -cdl /home/zxw6805/ee620/zxw_inv2
*INFO* at "RCXspice": the automatic substrate resolution feature will become default in AV3.1.7. This feature can be activated in AV316_USR2 by the environment variable QRC_AUTO_SUBSTRATE_RESOLUTION=Y
*WARNING* at "RCXspice": There are no non-empty MOS/LDD devices with diffusion layer 'active' and poly layer 'poly'. Cannot perform gate capacitance blocking for user-specified layer 'gate'.

Successfully created RCX script '/home/zxw6805/ee620/zxw_inv2/rcx.sh'
ERROR (LM -30): license server ("kgcoe-license.main.ad.rit.edu") does not support feature "Assura_RCX" (run 'lic_error -30' for more information)
##=======================================================
##ADD_EXPLICIT_VIAS=N
##ADD_BULK_TERMINAL=N
##AGDS_FILE=/dev/null
##AGDS_LAYER_MAP_FILE=/dev/null
##AGDS_SPICE_FILE=/dev/null
##AGDS_TEXT_LAYERS=
##ARRAY_VIAS_SPACING=
##ASSURA_RUN_DIR=/home/zxw6805/ee620
##ASSURA_RUN_NAME=zxw_inv2
##BLACK_BOX_CELLS=/dev/null
##BREAK_WIDTH=
##CAP_COUPLING_FACTOR=1.0
##CAP_EXTRACT_MODE=coupled
##CAP_GROUND=gnd!
##CAP_MODELS=no
##DANGLINGR=N
##DEVICE_FINGER_DELIMITER='@'
##DF2=N
##DRACULA_RUN_DIR=
##DRACULA_RUN_NAME=
##EXCLUDE_FLOAT_LIMIT=
##EXCLUDE_FLOAT_DECOPULING_FACTOR=
##EXCLUDE_FLOATING_NETS=N
##EXCLUDE_NETS_REDUCERC=/dev/null
##EXCLUDE_SELF_CAPS=N
##EXTRACT=cap
##EXTRACT_MOS_DIFFUSION_AP=Y
##EXTRACT_MOS_DIFFUSION_HIGH=
##EXTRACT_MOS_DIFFUSION_RES=N
##FILTER_SIZE=2.0
##FIXED_NETS_FILE=/dev/null
##FMAX=
##FRACTURE_LENGTH_UNITS=microns
##FREQUENCY_FILE=/dev/null
##GROUND_NETS=
##GROUND_NETS_FILE=/dev/null
##HCCI_DEV_PROP=7
##HCCI_INST_PROP=6
##HCCI_NET_PROP=5
##HCCI_RULE_FILE=
##HCCI_RUN_DIR=
##HCCI_RUN_NAME=
##HEADER_FILE=/dev/null
##HIERARCHY_DELIMITER='/'
##HRCX_CELLS_FILE=/dev/null
##IMPORT_GLOBALS=Y
##LADDER_NETWORK=N
##LVS_SOURCE=assura
##M_FACTORR=
##M_FACTORW=N
##MACRO_CELL=Y
##MAX_FRACTURE_LENGTH=infinite
##MAX_SIGNALS=
##MERGE_PARALLEL_R=N
##MINC=1e-17
##MINC_BY_PERCENTAGE=0.1
##MINR=0.001
##NET_NAME_SPACE=layout
##NETS_FILE=/dev/null
##OUTPUT=/home/zxw6805/ee620/zxw_inv2.sp
##OUTPUT_NET_NAME_SPACE=Schematic
##PARASITIC_CAP_MODELS=no
##PARASITIC_RES_MODELS=no
##PARASITIC_RES_LENGTH=N
##PARASITIC_RES_WIDTH=N
##PARASITIC_RES_WIDTH_DRAWN=N
##PARTIALCAPBLOCKING=N
##PARTIAL_BLOCKING=N
##PEEC=N
##PIN_ORDER_FILE=/dev/null
##PIPE_ADVGEN=
##PIPE_SPICE2DB=
##POWER_NETS=
##POWER_NETS_FILE=/dev/null
##RC_FREQUENCY=
##RCXDIR=/home/zxw6805/ee620/zxw_inv2
##RCXFS_HIGH=N
##RCXFS_NETS_FILE=/dev/null
##RCXFS_TYPE=none
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_VIA_OFF=N
##REDUCERC=N
##REGION_LIMIT=
##RES_MODELS=no
##RISE_TIME=
##SAVE_FILL_SHAPES=N
##SINGLE_CAP_EDSPF=N
##SEISMIC=N
##SHOW_DIODES=N
##SKIN_FREQUENCY=
##SPEF=N
##SPEF_UNITS=
##SPLIT_PINS=N
##SPLIT_PINS_DISTANCE=
##SUB_NODE_CHAR='#'
##SUBSTRATE_PROFILE=/dev/null
##SUBSTRATE_STAMPING_OFF=N
##TEMPDIR=/tmp
##TYPE=full
##USER_REGION=/dev/null
##VARIANT_CELL_FILE=/dev/null
##VIA_EFFECT_OFF=N
##VIRTUAL_FILL=
##XREF=/home/zxw6805/ee620/zxw_inv2.gnx,/home/zxw6805/ee620/zxw_inv2.gdx
##XY_COORDINATES=
##=======================================================

CASE_SENSITIVE=TRUE
export CASE_SENSITIVE
TEMPDIR=`setTempDir /tmp`
setTempDir /tmpexport TEMPDIR
DEVICE_FINGER_DELIMITER='@'
HIERARCHY_DELIMITER='/'
cd /home/zxw6805/ee620/zxw_inv2
cat <<ENDCAT> caps2dversion
* caps2d version: 7
ENDCAT
cat <<ENDCAT> flattransUnit.info
microns
ENDCAT

#==========================================================#
# Generate RCX input data from Assura LVS database
#==========================================================#

vdbToRcx /home/zxw6805/ee620 zxw_inv2 -unit microns -- -V1 -H satfile -r \
	/home/zxw6805/ee620/zxw_inv2.xcn -xgl

@(#)$CDS: vdbToRcx version av3.2:Production:dfII5.1.41:5.10.41_USR6.18 11/06/2008 11:09 (logavt05) $
3.1.7 Red Hat Linux release 7.2 (Enigma) - (03/21/2008-16:55)
Opening LVS data for zxw_inv2 in /home/zxw6805/ee620
Open time is 0.0 sec.
Build pins/attributes took 0.0 sec.
Processing M3TEXT                                0 shapes 0.0 sec.
Processing M1TEXT                                0 shapes 0.0 sec.
Processing M3TEXTPIN                             0 shapes 0.0 sec.
Processing M1TEXTPIN                             2 shapes 0.0 sec.
create satfile took  0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
write edge M3TEXT took  0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
write edge M1TEXT took  0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
write edge M3TEXTPIN took  0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
write edge M1TEXTPIN took  0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
Building net map file.		0.0 sec.
create netmap file took 0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
create net file took 0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
*WARNING* at "clv.a": No bipolar models provided. Can't create bipolar files
*WARNING* at "clv.a": No resistor models provided. Can't create resistor files
*WARNING* at "clv.a": No capacitor models provided. Can't create capacitor file
*WARNING* at "clv.a": No diode models provided. Can't create diode files
*WARNING* at "clv.a": no generic models in rule file
Device creation took 0.0 sec
Processing VIA                                   4 shapes 0.0 sec.
write edge VIA took  0.0 user, 0.0 sys, 0.0 elapsed, 85708.0 kbytes
Processing naaCnt                                6 shapes 0.0 sec.
write edge naaCnt took  0.0 user, 0.0 sys, 0.0 elapsed, 85840.0 kbytes
Processing pTubTie                               1 shapes 0.0 sec.
write edge pTubTie took  0.0 user, 0.0 sys, 0.0 elapsed, 85840.0 kbytes
Processing nTubTie                               1 shapes 0.0 sec.
write edge nTubTie took  0.0 user, 0.0 sys, 0.0 elapsed, 85972.0 kbytes
Processing VI2                                   4 shapes 0.0 sec.
write edge VI2 took  0.0 user, 0.0 sys, 0.0 elapsed, 86104.0 kbytes
write edge pMos_MOS_63 took  0.0 user, 0.0 sys, 1.0 elapsed, 86104.0 kbytes
write edge nMos_MOS_62 took  0.0 user, 0.0 sys, 0.0 elapsed, 86104.0 kbytes
Processing pMos_MOS_63                           1 shapes 0.0 sec.
Processing nMos_MOS_62                           1 shapes 0.0 sec.
Processing pmosSd_S                              2 shapes 0.0 sec.
write edge pmosSd_S took  0.0 user, 0.0 sys, 0.0 elapsed, 86244.0 kbytes
Processing nmosSd_S                              2 shapes 0.0 sec.
write edge nmosSd_S took  0.0 user, 0.0 sys, 0.0 elapsed, 86376.0 kbytes
Processing pnpCollector_S                        2 shapes 0.0 sec.
write edge pnpCollector_S took  0.0 user, 0.0 sys, 0.0 elapsed, 86524.0 kbytes
Processing ptubs_S                               2 shapes 0.0 sec.
write edge ptubs_S took  0.0 user, 0.0 sys, 0.0 elapsed, 86656.0 kbytes
Processing ntubNotRes_S                          1 shapes 0.0 sec.
write edge ntubNotRes_S took  0.0 user, 0.0 sys, 0.0 elapsed, 86788.0 kbytes
Processing psd                                   3 shapes 0.0 sec.
write edge psd took  0.0 user, 0.0 sys, 0.0 elapsed, 86920.0 kbytes
Processing nsd                                   3 shapes 0.0 sec.
write edge nsd took  0.0 user, 0.0 sys, 0.0 elapsed, 87052.0 kbytes
Processing m3NoRes                               2 shapes 0.0 sec.
write edge m3NoRes took  0.0 user, 0.0 sys, 0.0 elapsed, 87184.0 kbytes
Processing m2NoRes                               2 shapes 0.0 sec.
write edge m2NoRes took  0.0 user, 0.0 sys, 0.0 elapsed, 87316.0 kbytes
Processing m1NoRes                               4 shapes 0.0 sec.
write edge m1NoRes took  0.0 user, 0.0 sys, 0.0 elapsed, 87448.0 kbytes
Processing paaCnt                                8 shapes 0.0 sec.
write edge paaCnt took  0.0 user, 0.0 sys, 0.0 elapsed, 87580.0 kbytes
Processing p1Cnt                                 2 shapes 0.0 sec.
write edge p1Cnt took  0.0 user, 0.0 sys, 0.0 elapsed, 87712.0 kbytes
Processing poly1NoRes                            1 shapes 0.0 sec.
write edge poly1NoRes took  0.0 user, 0.0 sys, 0.0 elapsed, 87844.0 kbytes
sort edges took  0.0 user, 0.2 sys, 0.0 elapsed, 2336.0 kbytes
sort labels took  0.0 user, 0.0 sys, 0.0 elapsed, 2200.0 kbytes
sort edges and labels took  0.1 user, 0.3 sys, 0.0 elapsed, 87584.0 kbytes

	vdbToRcx System Usage:
	Elapsed:     1 seconds.
	CPU:         0.1 seconds
	Memory      13 Meg
#==========================================================#
# Generate power list
#==========================================================#

cat global.net > power_list

#==========================================================#
# Flatten net file, routing, via and device layers
#==========================================================#

SAVEDIR=`beginFlattenInputs`
beginFlattenInputsexport SAVEDIR
/bin/mv -f NET h_NET
flatnet -V -li -h '/' h_NET NET
flatnet took 0.0 user, 0.0 sys, 0.0 elapsed, 3764.0 kbytes
netprint -V -N1 power_list:power_list_nums NET
flattenTransistorData nMos_MOS_62 microns
flattub took  0.0 user, 0.0 sys, 0.0 elapsed, 3664.0 kbytes
flattrans took 0.0 user, 0.0 sys, 0.0 elapsed, 3676.0 kbytes
flatnet took 0.0 user, 0.0 sys, 1.0 elapsed, 3756.0 kbytes
flattenTransistorData pMos_MOS_63 microns
flattub took  0.0 user, 0.0 sys, 0.0 elapsed, 3664.0 kbytes
flattrans took 0.0 user, 0.0 sys, 0.0 elapsed, 3676.0 kbytes
flatnet took 0.0 user, 0.0 sys, 0.0 elapsed, 3756.0 kbytes
flattenLayers -m m3NoRes m2NoRes m1NoRes poly1NoRes nsd psd ptubs_S \
	ntubNotRes_S nmosSd_S pmosSd_S
flattub took  0.1 user, 0.3 sys, 0.0 elapsed, 3664.0 kbytes
endFlattenInputs

#==========================================================#
# Initialize CAP_GROUND variable
#==========================================================#

CAP_GROUND=`findCapGround -g gnd! NET`
findCapGround -g gnd! NETecho "CAP_GROUND=" ${CAP_GROUND}

CAP_GROUND= 2
#==========================================================#
# Extract MOSFET diffusion area/perimeter parameters (AD/AS/PD/PS)
#==========================================================#

tident -V -noLW nMos_MOS_62.trans -e 0x1 -w -x nMos_MOS_62 nmosSd_S \
	poly1NoRes ptubs_S - ptubs_S - 1,nmos 0,xnmos - nMos_MOS_62.transn

       1 transistors of type 'nmos'
       1 transistors all together

tident took 0.0 user, 0.0 sys, 0.0 elapsed, 3836.0 kbytes
tident -V -noLW pMos_MOS_63.trans -e 0x1 -w -x pMos_MOS_63 pmosSd_S \
	poly1NoRes ntubNotRes_S - ntubNotRes_S - 1,pmos 0,xpmos - \
	pMos_MOS_63.transn

       1 transistors of type 'pmos'
       1 transistors all together

tident took 0.0 user, 0.1 sys, 1.0 elapsed, 3836.0 kbytes
changeTransFileNameAP nMos_MOS_62.trans nMos_MOS_62.transn
changeTransFileNameAP pMos_MOS_63.trans pMos_MOS_63.transn

#==========================================================#
# Form capacitance layers for resistive process layers
#==========================================================#

/bin/cp poly1NoRes poly
/bin/cp m1NoRes m1
/bin/cp m2NoRes m2
/bin/cp m3NoRes m3

#==========================================================#
# Form capacitance layers for non-resistive process layers
#==========================================================#

geom -V nsd,psd - active,1,i,1
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3880.0 kbytes
createEmptyLayer poly2

connect took  0.0 user, 0.0 sys, 0.0 elapsed, 7264.0 kbytes
#==========================================================#
# Form substrate
#==========================================================#

xytoebbox -V -g 12.802 -e m3,m2,m1,poly2,poly,active,ptubs_S xg_ptubs_S
xytoebbox took  0.0 user, 0.0 sys, 0.0 elapsed, 2520.0 kbytes
grow -V 0.001 ptubs_S g_ptubs_S
grow took  0.0 user, 0.0 sys, 0.0 elapsed, 3908.0 kbytes
geom -V xg_ptubs_S g_ptubs_S - tmp_ptubs_S,10
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3880.0 kbytes
epick -V -reo -D ${CAP_GROUND} tmp_ptubs_S pick_ptubs_S
epick took  0.0 user, 0.0 sys, 0.0 elapsed, 3696.0 kbytes
emerge -V pick_ptubs_S ptubs_S tmp1_ptubs_S
emerge took  0.0 user, 0.0 sys, 0.0 elapsed, 3592.0 kbytes
geom -V tmp1_ptubs_S - ptubs_S,1,i,1
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3840.0 kbytes
/bin/rm -f g_ptubs_S xg_ptubs_S tmp_ptubs_S tmp1_ptubs_S pick_ptubs_S
geom -V ptubs_S - fieldp,1,i,1
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3840.0 kbytes
geom -V fieldp active - fieldp,10,i,1

geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3880.0 kbytes
#==========================================================#
# Prepare local interconnect layers
#==========================================================#

geom -V poly poly2 - poly_poly2,01
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3840.0 kbytes
geom -V poly,poly_poly2 - tmp_poly,1
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3880.0 kbytes
stamp -V -O stmp_poly poly tmp_poly
connect took  0.0 user, 0.0 sys, 0.0 elapsed, 7264.0 kbytes
inter took  0.0 user, 0.0 sys, 0.0 elapsed, 4040.0 kbytes
connect took  0.0 user, 0.0 sys, 0.0 elapsed, 7264.0 kbytes
inter took  0.0 user, 0.0 sys, 0.0 elapsed, 4040.0 kbytes
stamp took  0.0 user, 0.1 sys, 0.0 elapsed, 3672.0 kbytes
stamp -V poly2 stmp_poly
connect took  0.0 user, 0.0 sys, 0.0 elapsed, 7264.0 kbytes
'/tmp/stamprvxFGSh' is empty
'poly2' is empty
inter took  0.0 user, 0.0 sys, 0.0 elapsed, 4040.0 kbytes
connect took  0.0 user, 0.0 sys, 0.0 elapsed, 7264.0 kbytes
'/tmp/stampT2SL20' is empty
'/tmp/stamprvxFGSh' is empty
inter took  0.0 user, 0.0 sys, 0.0 elapsed, 4040.0 kbytes
stamp took  0.0 user, 0.1 sys, 0.0 elapsed, 3672.0 kbytes
geom -V stmp_poly,tmp_poly - poly,1,i,1
geom took  0.0 user, 0.0 sys, 0.0 elapsed, 3880.0 kbytes
/bin/rm -f stmp_poly tmp_poly

#==========================================================#
# Create sip/sw3d/cn3d capacitance data files
#==========================================================#

cat <<ENDCAT> sip.cmd
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly -n 6.4 -i 0,6.401 -b \
	poly,active,fieldp -t m1,m2,m3 -j 2 -Maxw 24 -p poly2,key 0,6.4 - \
	poly2.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -cp poly,gate,active -n 4.8 -i \
	0,4.801 -b active,fieldp -t poly2,m1,m2,m3 -j 0.6 -Maxw 7.2 -p \
	poly,key 0,4.8 - poly.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly,poly2 -n 4.8 -i 0,4.801 -b \
	poly2,poly,active,fieldp -t m2,m3 -j 0.6 -Maxw 7.2 -p m1,key 0,4.8 - \
	m1.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly,poly2,m1 -n 5.6 -i 0,5.601 \
	-b m1,poly2,poly,active,fieldp -t m3 -j 0.7 -Maxw 8.4 -p m2,key 0,5.6 \
	- m2.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc m1,m2 -n 5.6 -i 0,5.601 -b \
	m2,m1,poly2,poly,active,fieldp -j 0.8 -Maxw 9.6 -p m3,key 0,5.6 - \
	m3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b m1,poly2,poly,active,fieldp \
	-Maxw 9.6 -p m2,key,m3,key 0,2.7,0 - m2_m3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R m3 -b \
	poly2,poly,active,fieldp -k m2:0.57 -Maxw 9.6 -p m1,key,m3,key \
	0,2.4,0 - m1_m3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b poly2,poly,active,fieldp -t m3 \
	-Maxw 8.4 -p m1,key,m2,key 0,2.4,0 - m1_m2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b poly,active,fieldp -t m3 -k \
	m1:0.64 -Maxw 24 -p poly2,key,m2,key 0,2.4,0 - poly2_m2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b poly,active,fieldp -t m2,m3 -Maxw \
	24 -p poly2,key,m1,key 0,2.4,0 - poly2_m1.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R m2 -b active,fieldp -t m3 -k \
	poly2:0,m1:1.28 -Maxw 8.4 -p poly,key,m2,key 0,2.4,0 - poly_m2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R m1 -b active,fieldp -t m2,m3 -Maxw \
	7.2 -p poly,key,m1,key 0,2.4,0 - poly_m1.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R poly2,poly -b active,fieldp -t \
	m1,m2,m3 -Maxw 24 -p poly,key,poly2,key 0,2.4,0 - poly_poly2.sip
ENDCAT

#==========================================================#
# Prepare gate capacitance blocking layers
#==========================================================#

createEmptyLayer gate

connect took  0.0 user, 0.0 sys, 0.0 elapsed, 7264.0 kbytes
#==========================================================#
# Run pax16 to generate capfile
#==========================================================#

pax16 -V -scf sip.cmd -M_perim_off -c \
	/classes/ee620/ami500hakx.6.11/Rev6.11/rcx3/cap_coeff.dat -f fieldp \
	active poly poly2 m1 m2 m3 gate - \
	/classes/ee620/ami500hakx.6.11/Rev6.11/rcx3/paxfile_coeff - - NET - \
	capfile

*WARNING* at "pax16": /classes/ee620/ami500hakx.6.11/Rev6.11/rcx3/cap_coeff.dat doesn't have the latest cap models.
*WARNING* at "pax16": Re-run capgen -S_rcxfs_off will make it current.
*WARNING* at "pax16": RCX is now running in compatibility mode.
pax took  0.0 user, 0.0 sys, 0.0 elapsed, 7992.0 kbytes
exec sip -V -cgnd 2 -s -o -sub 2 -mlc poly -n 6.4 -i 0,6.401 -b poly,active,fieldp -t m1,m2,m3 -j 2 -Maxw 24 -p poly2,key 0,6.4 - poly2.sip
3d sip took 0.0 user, 0.0 sys, 0.0 elapsed, 4180.0 kbytes
exec sip -V -cgnd 2 -s -o -sub 2 -cp poly,gate,active -n 4.8 -i 0,4.801 -b active,fieldp -t poly2,m1,m2,m3 -j 0.6 -Maxw 7.2 -p poly,key 0,4.8 - poly.sip
3d sip took  0.0 user, 0.1 sys, 0.0 elapsed, 5092.0 kbytes
exec sip -V -cgnd 2 -s -o -sub 2 -mlc poly,poly2 -n 4.8 -i 0,4.801 -b poly2,poly,active,fieldp -t m2,m3 -j 0.6 -Maxw 7.2 -p m1,key 0,4.8 - m1.sip
3d sip took  0.0 user, 0.1 sys, 0.0 elapsed, 5108.0 kbytes
exec sip -V -cgnd 2 -s -o -sub 2 -mlc poly,poly2,m1 -n 5.6 -i 0,5.601 -b m1,poly2,poly,active,fieldp -t m3 -j 0.7 -Maxw 8.4 -p m2,key 0,5.6 - m2.sip
3d sip took  0.0 user, 0.1 sys, 0.0 elapsed, 5096.0 kbytes
exec sip -V -cgnd 2 -s -o -sub 2 -mlc m1,m2 -n 5.6 -i 0,5.601 -b m2,m1,poly2,poly,active,fieldp -j 0.8 -Maxw 9.6 -p m3,key 0,5.6 - m3.sip
3d sip took  0.0 user, 0.1 sys, 0.0 elapsed, 5088.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -L3A -h -b m1,poly2,poly,active,fieldp -Maxw 9.6 -p m2,key,m3,key 0,2.7,0 - m2_m3.sip
3d sip took  0.0 user, 0.0 sys, 0.0 elapsed, 4668.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -L3A -h -R m3 -b poly2,poly,active,fieldp -k m2:0.57 -Maxw 9.6 -p m1,key,m3,key 0,2.4,0 - m1_m3.sip
3d sip took  0.0 user, 0.1 sys, 0.0 elapsed, 4668.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -h -b poly2,poly,active,fieldp -t m3 -Maxw 8.4 -p m1,key,m2,key 0,2.4,0 - m1_m2.sip
3d sip took  0.0 user, 0.0 sys, 0.0 elapsed, 4668.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -L3A -h -b poly,active,fieldp -t m3 -k m1:0.64 -Maxw 24 -p poly2,key,m2,key 0,2.4,0 - poly2_m2.sip
3d sip took  0.0 user, 0.0 sys, 0.0 elapsed, 4536.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -h -b poly,active,fieldp -t m2,m3 -Maxw 24 -p poly2,key,m1,key 0,2.4,0 - poly2_m1.sip
3d sip took  0.0 user, 0.0 sys, 0.0 elapsed, 4536.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -L3A -h -R m2 -b active,fieldp -t m3 -k poly2:0,m1:1.28 -Maxw 8.4 -p poly,key,m2,key 0,2.4,0 - poly_m2.sip
3d sip took  0.0 user, 0.1 sys, 0.0 elapsed, 4668.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -h -R m1 -b active,fieldp -t m2,m3 -Maxw 7.2 -p poly,key,m1,key 0,2.4,0 - poly_m1.sip
3d sip took  0.0 user, 0.0 sys, 1.0 elapsed, 4668.0 kbytes
exec sip -V -s -cgnd 2 -sub 2 -h -R poly2,poly -b active,fieldp -t m1,m2,m3 -Maxw 24 -p poly,key,poly2,key 0,2.4,0 - poly_poly2.sip
3d sip took  0.0 user, 0.0 sys, 0.0 elapsed, 4536.0 kbytes
pax16 took  0.4 user, 1.3 sys, 3.0 elapsed, 7896.0 kbytes
#==========================================================#
# Generate netlister data files
#==========================================================#

cat <<ENDCAT> lvsmos.mod
xnmos,	100000.0, 0,	xnmos,	unused, unused, 100000.0
nmos,	100000.0, 0,	nmos,	unused, unused, 100000.0
xpmos,	100000.0, 0,	xpmos,	unused, unused, 100000.0
pmos,	100000.0, 0,	pmos,	unused, unused, 100000.0
ENDCAT

#==========================================================#
# Process text layers
#==========================================================#

flatlabel -V  -tc -F M1TEXTPIN,M3TEXTPIN,M1TEXT,M3TEXT L1T0,L2T0,L3T0,L4T0

exec labsort -V L1T0
sort labels took  0.0 user, 0.0 sys, 0.0 elapsed, 2200.0 kbytes
exec labsort -V L2T0
sort labels took  0.0 user, 0.0 sys, 0.0 elapsed, 2200.0 kbytes
exec labsort -V L3T0
sort labels took  0.0 user, 0.0 sys, 0.0 elapsed, 2200.0 kbytes
exec labsort -V L4T0
sort labels took  0.0 user, 0.0 sys, 0.0 elapsed, 2200.0 kbytes
flatlabel took 0.0 user, 0.0 sys, 0.0 elapsed, 3560.0 kbytes
#==========================================================#
# Perform RC reduction
#==========================================================#

xreduce -V -mergecap -n NET -d1 -g ${CAP_GROUND},1.0 -minR 0.001 -minC 1e-17 \
	-minCper 0.1 -cap capfile nMos_MOS_62.transn pMos_MOS_63.transn L1T0 \
	L2T0 L3T0 L4T0

xreduce d1 option renamed 0 nets
xreduce minR option removed 0 resistors (0%)
*INFO* at "xreduce": Total number of capacitors in capfile is 9
*INFO* at "xreduce":  minC small capacitor decoupling set to 0.1%
xreduce minC option decoupled 0 capacitors in capfile
*INFO* at "xreduce": the number of capacitors decreased by 0 (0%)
xreduce took 0.0 user, 0.0 sys, 0.0 elapsed, 3932.0 kbytes
#==========================================================#
# Generate CDL file
#==========================================================#

advgen -FD '@' -V -g0 -li -f -n -o CDL -h ${HIERARCHY_DELIMITER} -subc '#' \
	-nxref /home/zxw6805/ee620/zxw_inv2.gnx -dxref \
	/home/zxw6805/ee620/zxw_inv2.gdx -sc caps2dversion -m capfile -ta \
	lvsmos.mod,nMos_MOS_62.net nMos_MOS_62.transn -ta \
	lvsmos.mod,pMos_MOS_63.net pMos_MOS_63.transn - NET - \
	/home/zxw6805/ee620/zxw_inv2.sp
process netfile took 0.0 user, 0.0 sys, 0.0 elapsed, 5236.0 kbytes
*** Warning (spice2db): No reference for net "avS36" in subckt zxw_inv2.
advgen took 0.0 user, 0.0 sys, 0.0 elapsed, 5336.0 kbytes


Run ended: Mon Sep 15 20:06:46 2014

*****  Assura terminated normally  *****

