
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401850 <.init>:
  401850:	stp	x29, x30, [sp, #-16]!
  401854:	mov	x29, sp
  401858:	bl	401d60 <ferror@plt+0x60>
  40185c:	ldp	x29, x30, [sp], #16
  401860:	ret

Disassembly of section .plt:

0000000000401870 <mbrtowc@plt-0x20>:
  401870:	stp	x16, x30, [sp, #-16]!
  401874:	adrp	x16, 418000 <ferror@plt+0x16300>
  401878:	ldr	x17, [x16, #4088]
  40187c:	add	x16, x16, #0xff8
  401880:	br	x17
  401884:	nop
  401888:	nop
  40188c:	nop

0000000000401890 <mbrtowc@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x17300>
  401894:	ldr	x17, [x16]
  401898:	add	x16, x16, #0x0
  40189c:	br	x17

00000000004018a0 <memcpy@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4018a4:	ldr	x17, [x16, #8]
  4018a8:	add	x16, x16, #0x8
  4018ac:	br	x17

00000000004018b0 <_exit@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4018b4:	ldr	x17, [x16, #16]
  4018b8:	add	x16, x16, #0x10
  4018bc:	br	x17

00000000004018c0 <fwrite_unlocked@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4018c4:	ldr	x17, [x16, #24]
  4018c8:	add	x16, x16, #0x18
  4018cc:	br	x17

00000000004018d0 <strtoul@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4018d4:	ldr	x17, [x16, #32]
  4018d8:	add	x16, x16, #0x20
  4018dc:	br	x17

00000000004018e0 <strlen@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4018e4:	ldr	x17, [x16, #40]
  4018e8:	add	x16, x16, #0x28
  4018ec:	br	x17

00000000004018f0 <fputs@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4018f4:	ldr	x17, [x16, #48]
  4018f8:	add	x16, x16, #0x30
  4018fc:	br	x17

0000000000401900 <exit@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17300>
  401904:	ldr	x17, [x16, #56]
  401908:	add	x16, x16, #0x38
  40190c:	br	x17

0000000000401910 <error@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17300>
  401914:	ldr	x17, [x16, #64]
  401918:	add	x16, x16, #0x40
  40191c:	br	x17

0000000000401920 <ferror_unlocked@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17300>
  401924:	ldr	x17, [x16, #72]
  401928:	add	x16, x16, #0x48
  40192c:	br	x17

0000000000401930 <getuid@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17300>
  401934:	ldr	x17, [x16, #80]
  401938:	add	x16, x16, #0x50
  40193c:	br	x17

0000000000401940 <__cxa_atexit@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17300>
  401944:	ldr	x17, [x16, #88]
  401948:	add	x16, x16, #0x58
  40194c:	br	x17

0000000000401950 <setvbuf@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17300>
  401954:	ldr	x17, [x16, #96]
  401958:	add	x16, x16, #0x60
  40195c:	br	x17

0000000000401960 <lseek@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17300>
  401964:	ldr	x17, [x16, #104]
  401968:	add	x16, x16, #0x68
  40196c:	br	x17

0000000000401970 <__fpending@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17300>
  401974:	ldr	x17, [x16, #112]
  401978:	add	x16, x16, #0x70
  40197c:	br	x17

0000000000401980 <stpcpy@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17300>
  401984:	ldr	x17, [x16, #120]
  401988:	add	x16, x16, #0x78
  40198c:	br	x17

0000000000401990 <fileno@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17300>
  401994:	ldr	x17, [x16, #128]
  401998:	add	x16, x16, #0x80
  40199c:	br	x17

00000000004019a0 <fclose@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4019a4:	ldr	x17, [x16, #136]
  4019a8:	add	x16, x16, #0x88
  4019ac:	br	x17

00000000004019b0 <getpid@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4019b4:	ldr	x17, [x16, #144]
  4019b8:	add	x16, x16, #0x90
  4019bc:	br	x17

00000000004019c0 <nl_langinfo@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4019c4:	ldr	x17, [x16, #152]
  4019c8:	add	x16, x16, #0x98
  4019cc:	br	x17

00000000004019d0 <fopen@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4019d4:	ldr	x17, [x16, #160]
  4019d8:	add	x16, x16, #0xa0
  4019dc:	br	x17

00000000004019e0 <malloc@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4019e4:	ldr	x17, [x16, #168]
  4019e8:	add	x16, x16, #0xa8
  4019ec:	br	x17

00000000004019f0 <open@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17300>
  4019f4:	ldr	x17, [x16, #176]
  4019f8:	add	x16, x16, #0xb0
  4019fc:	br	x17

0000000000401a00 <getppid@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a04:	ldr	x17, [x16, #184]
  401a08:	add	x16, x16, #0xb8
  401a0c:	br	x17

0000000000401a10 <strncmp@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a14:	ldr	x17, [x16, #192]
  401a18:	add	x16, x16, #0xc0
  401a1c:	br	x17

0000000000401a20 <bindtextdomain@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a24:	ldr	x17, [x16, #200]
  401a28:	add	x16, x16, #0xc8
  401a2c:	br	x17

0000000000401a30 <__libc_start_main@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a34:	ldr	x17, [x16, #208]
  401a38:	add	x16, x16, #0xd0
  401a3c:	br	x17

0000000000401a40 <__printf_chk@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a44:	ldr	x17, [x16, #216]
  401a48:	add	x16, x16, #0xd8
  401a4c:	br	x17

0000000000401a50 <memset@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a54:	ldr	x17, [x16, #224]
  401a58:	add	x16, x16, #0xe0
  401a5c:	br	x17

0000000000401a60 <fdopen@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a64:	ldr	x17, [x16, #232]
  401a68:	add	x16, x16, #0xe8
  401a6c:	br	x17

0000000000401a70 <gettimeofday@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a74:	ldr	x17, [x16, #240]
  401a78:	add	x16, x16, #0xf0
  401a7c:	br	x17

0000000000401a80 <calloc@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a84:	ldr	x17, [x16, #248]
  401a88:	add	x16, x16, #0xf8
  401a8c:	br	x17

0000000000401a90 <bcmp@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17300>
  401a94:	ldr	x17, [x16, #256]
  401a98:	add	x16, x16, #0x100
  401a9c:	br	x17

0000000000401aa0 <realloc@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401aa4:	ldr	x17, [x16, #264]
  401aa8:	add	x16, x16, #0x108
  401aac:	br	x17

0000000000401ab0 <getc_unlocked@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ab4:	ldr	x17, [x16, #272]
  401ab8:	add	x16, x16, #0x110
  401abc:	br	x17

0000000000401ac0 <close@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ac4:	ldr	x17, [x16, #280]
  401ac8:	add	x16, x16, #0x118
  401acc:	br	x17

0000000000401ad0 <strrchr@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ad4:	ldr	x17, [x16, #288]
  401ad8:	add	x16, x16, #0x120
  401adc:	br	x17

0000000000401ae0 <__gmon_start__@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ae4:	ldr	x17, [x16, #296]
  401ae8:	add	x16, x16, #0x128
  401aec:	br	x17

0000000000401af0 <strtoumax@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401af4:	ldr	x17, [x16, #304]
  401af8:	add	x16, x16, #0x130
  401afc:	br	x17

0000000000401b00 <abort@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b04:	ldr	x17, [x16, #312]
  401b08:	add	x16, x16, #0x138
  401b0c:	br	x17

0000000000401b10 <posix_fadvise@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b14:	ldr	x17, [x16, #320]
  401b18:	add	x16, x16, #0x140
  401b1c:	br	x17

0000000000401b20 <mbsinit@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b24:	ldr	x17, [x16, #328]
  401b28:	add	x16, x16, #0x148
  401b2c:	br	x17

0000000000401b30 <fread_unlocked@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b34:	ldr	x17, [x16, #336]
  401b38:	add	x16, x16, #0x150
  401b3c:	br	x17

0000000000401b40 <textdomain@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b44:	ldr	x17, [x16, #344]
  401b48:	add	x16, x16, #0x158
  401b4c:	br	x17

0000000000401b50 <getopt_long@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b54:	ldr	x17, [x16, #352]
  401b58:	add	x16, x16, #0x160
  401b5c:	br	x17

0000000000401b60 <__fprintf_chk@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b64:	ldr	x17, [x16, #360]
  401b68:	add	x16, x16, #0x168
  401b6c:	br	x17

0000000000401b70 <strcmp@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b74:	ldr	x17, [x16, #368]
  401b78:	add	x16, x16, #0x170
  401b7c:	br	x17

0000000000401b80 <__ctype_b_loc@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b84:	ldr	x17, [x16, #376]
  401b88:	add	x16, x16, #0x178
  401b8c:	br	x17

0000000000401b90 <fseeko@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17300>
  401b94:	ldr	x17, [x16, #384]
  401b98:	add	x16, x16, #0x180
  401b9c:	br	x17

0000000000401ba0 <fread@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ba4:	ldr	x17, [x16, #392]
  401ba8:	add	x16, x16, #0x188
  401bac:	br	x17

0000000000401bb0 <free@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401bb4:	ldr	x17, [x16, #400]
  401bb8:	add	x16, x16, #0x190
  401bbc:	br	x17

0000000000401bc0 <__ctype_get_mb_cur_max@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401bc4:	ldr	x17, [x16, #408]
  401bc8:	add	x16, x16, #0x198
  401bcc:	br	x17

0000000000401bd0 <getgid@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401bd4:	ldr	x17, [x16, #416]
  401bd8:	add	x16, x16, #0x1a0
  401bdc:	br	x17

0000000000401be0 <freopen@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401be4:	ldr	x17, [x16, #424]
  401be8:	add	x16, x16, #0x1a8
  401bec:	br	x17

0000000000401bf0 <strchr@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401bf4:	ldr	x17, [x16, #432]
  401bf8:	add	x16, x16, #0x1b0
  401bfc:	br	x17

0000000000401c00 <feof_unlocked@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c04:	ldr	x17, [x16, #440]
  401c08:	add	x16, x16, #0x1b8
  401c0c:	br	x17

0000000000401c10 <fcntl@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c14:	ldr	x17, [x16, #448]
  401c18:	add	x16, x16, #0x1c0
  401c1c:	br	x17

0000000000401c20 <ftello@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c24:	ldr	x17, [x16, #456]
  401c28:	add	x16, x16, #0x1c8
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c34:	ldr	x17, [x16, #464]
  401c38:	add	x16, x16, #0x1d0
  401c3c:	br	x17

0000000000401c40 <__explicit_bzero_chk@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c44:	ldr	x17, [x16, #472]
  401c48:	add	x16, x16, #0x1d8
  401c4c:	br	x17

0000000000401c50 <read@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c54:	ldr	x17, [x16, #480]
  401c58:	add	x16, x16, #0x1e0
  401c5c:	br	x17

0000000000401c60 <memchr@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c64:	ldr	x17, [x16, #488]
  401c68:	add	x16, x16, #0x1e8
  401c6c:	br	x17

0000000000401c70 <__fxstat@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c74:	ldr	x17, [x16, #496]
  401c78:	add	x16, x16, #0x1f0
  401c7c:	br	x17

0000000000401c80 <dcgettext@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c84:	ldr	x17, [x16, #504]
  401c88:	add	x16, x16, #0x1f8
  401c8c:	br	x17

0000000000401c90 <fputs_unlocked@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17300>
  401c94:	ldr	x17, [x16, #512]
  401c98:	add	x16, x16, #0x200
  401c9c:	br	x17

0000000000401ca0 <__freading@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ca4:	ldr	x17, [x16, #520]
  401ca8:	add	x16, x16, #0x208
  401cac:	br	x17

0000000000401cb0 <dup2@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401cb4:	ldr	x17, [x16, #528]
  401cb8:	add	x16, x16, #0x210
  401cbc:	br	x17

0000000000401cc0 <iswprint@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401cc4:	ldr	x17, [x16, #536]
  401cc8:	add	x16, x16, #0x218
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401cd4:	ldr	x17, [x16, #544]
  401cd8:	add	x16, x16, #0x220
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401ce4:	ldr	x17, [x16, #552]
  401ce8:	add	x16, x16, #0x228
  401cec:	br	x17

0000000000401cf0 <setlocale@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17300>
  401cf4:	ldr	x17, [x16, #560]
  401cf8:	add	x16, x16, #0x230
  401cfc:	br	x17

0000000000401d00 <ferror@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17300>
  401d04:	ldr	x17, [x16, #568]
  401d08:	add	x16, x16, #0x238
  401d0c:	br	x17

Disassembly of section .text:

0000000000401d10 <.text>:
  401d10:	mov	x29, #0x0                   	// #0
  401d14:	mov	x30, #0x0                   	// #0
  401d18:	mov	x5, x0
  401d1c:	ldr	x1, [sp]
  401d20:	add	x2, sp, #0x8
  401d24:	mov	x6, sp
  401d28:	movz	x0, #0x0, lsl #48
  401d2c:	movk	x0, #0x0, lsl #32
  401d30:	movk	x0, #0x40, lsl #16
  401d34:	movk	x0, #0x2090
  401d38:	movz	x3, #0x0, lsl #48
  401d3c:	movk	x3, #0x0, lsl #32
  401d40:	movk	x3, #0x40, lsl #16
  401d44:	movk	x3, #0x7a08
  401d48:	movz	x4, #0x0, lsl #48
  401d4c:	movk	x4, #0x0, lsl #32
  401d50:	movk	x4, #0x40, lsl #16
  401d54:	movk	x4, #0x7a88
  401d58:	bl	401a30 <__libc_start_main@plt>
  401d5c:	bl	401b00 <abort@plt>
  401d60:	adrp	x0, 418000 <ferror@plt+0x16300>
  401d64:	ldr	x0, [x0, #4064]
  401d68:	cbz	x0, 401d70 <ferror@plt+0x70>
  401d6c:	b	401ae0 <__gmon_start__@plt>
  401d70:	ret
  401d74:	nop
  401d78:	adrp	x0, 419000 <ferror@plt+0x17300>
  401d7c:	add	x0, x0, #0x2b8
  401d80:	adrp	x1, 419000 <ferror@plt+0x17300>
  401d84:	add	x1, x1, #0x2b8
  401d88:	cmp	x1, x0
  401d8c:	b.eq	401da4 <ferror@plt+0xa4>  // b.none
  401d90:	adrp	x1, 407000 <ferror@plt+0x5300>
  401d94:	ldr	x1, [x1, #2760]
  401d98:	cbz	x1, 401da4 <ferror@plt+0xa4>
  401d9c:	mov	x16, x1
  401da0:	br	x16
  401da4:	ret
  401da8:	adrp	x0, 419000 <ferror@plt+0x17300>
  401dac:	add	x0, x0, #0x2b8
  401db0:	adrp	x1, 419000 <ferror@plt+0x17300>
  401db4:	add	x1, x1, #0x2b8
  401db8:	sub	x1, x1, x0
  401dbc:	lsr	x2, x1, #63
  401dc0:	add	x1, x2, x1, asr #3
  401dc4:	cmp	xzr, x1, asr #1
  401dc8:	asr	x1, x1, #1
  401dcc:	b.eq	401de4 <ferror@plt+0xe4>  // b.none
  401dd0:	adrp	x2, 407000 <ferror@plt+0x5300>
  401dd4:	ldr	x2, [x2, #2768]
  401dd8:	cbz	x2, 401de4 <ferror@plt+0xe4>
  401ddc:	mov	x16, x2
  401de0:	br	x16
  401de4:	ret
  401de8:	stp	x29, x30, [sp, #-32]!
  401dec:	mov	x29, sp
  401df0:	str	x19, [sp, #16]
  401df4:	adrp	x19, 419000 <ferror@plt+0x17300>
  401df8:	ldrb	w0, [x19, #752]
  401dfc:	cbnz	w0, 401e0c <ferror@plt+0x10c>
  401e00:	bl	401d78 <ferror@plt+0x78>
  401e04:	mov	w0, #0x1                   	// #1
  401e08:	strb	w0, [x19, #752]
  401e0c:	ldr	x19, [sp, #16]
  401e10:	ldp	x29, x30, [sp], #32
  401e14:	ret
  401e18:	b	401da8 <ferror@plt+0xa8>
  401e1c:	sub	sp, sp, #0xa0
  401e20:	stp	x20, x19, [sp, #144]
  401e24:	mov	w19, w0
  401e28:	stp	x29, x30, [sp, #112]
  401e2c:	stp	x22, x21, [sp, #128]
  401e30:	add	x29, sp, #0x70
  401e34:	cbnz	w0, 402054 <ferror@plt+0x354>
  401e38:	adrp	x1, 407000 <ferror@plt+0x5300>
  401e3c:	add	x1, x1, #0xcc7
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	mov	x0, xzr
  401e48:	bl	401c80 <dcgettext@plt>
  401e4c:	adrp	x8, 419000 <ferror@plt+0x17300>
  401e50:	ldr	x2, [x8, #776]
  401e54:	mov	x1, x0
  401e58:	mov	w0, #0x1                   	// #1
  401e5c:	mov	x3, x2
  401e60:	mov	x4, x2
  401e64:	bl	401a40 <__printf_chk@plt>
  401e68:	adrp	x1, 407000 <ferror@plt+0x5300>
  401e6c:	add	x1, x1, #0xd26
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	mov	x0, xzr
  401e78:	bl	401c80 <dcgettext@plt>
  401e7c:	adrp	x22, 419000 <ferror@plt+0x17300>
  401e80:	ldr	x1, [x22, #728]
  401e84:	bl	401c90 <fputs_unlocked@plt>
  401e88:	adrp	x1, 408000 <ferror@plt+0x6300>
  401e8c:	add	x1, x1, #0xa9
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401c80 <dcgettext@plt>
  401e9c:	ldr	x1, [x22, #728]
  401ea0:	bl	401c90 <fputs_unlocked@plt>
  401ea4:	adrp	x1, 408000 <ferror@plt+0x6300>
  401ea8:	add	x1, x1, #0xe1
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	401c80 <dcgettext@plt>
  401eb8:	ldr	x1, [x22, #728]
  401ebc:	bl	401c90 <fputs_unlocked@plt>
  401ec0:	adrp	x1, 407000 <ferror@plt+0x5300>
  401ec4:	add	x1, x1, #0xd69
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, xzr
  401ed0:	bl	401c80 <dcgettext@plt>
  401ed4:	ldr	x1, [x22, #728]
  401ed8:	bl	401c90 <fputs_unlocked@plt>
  401edc:	adrp	x1, 407000 <ferror@plt+0x5300>
  401ee0:	add	x1, x1, #0xee6
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, xzr
  401eec:	bl	401c80 <dcgettext@plt>
  401ef0:	ldr	x1, [x22, #728]
  401ef4:	bl	401c90 <fputs_unlocked@plt>
  401ef8:	adrp	x1, 407000 <ferror@plt+0x5300>
  401efc:	add	x1, x1, #0xf26
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	401c80 <dcgettext@plt>
  401f0c:	ldr	x1, [x22, #728]
  401f10:	bl	401c90 <fputs_unlocked@plt>
  401f14:	adrp	x1, 407000 <ferror@plt+0x5300>
  401f18:	add	x1, x1, #0xf53
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	mov	x0, xzr
  401f24:	bl	401c80 <dcgettext@plt>
  401f28:	ldr	x1, [x22, #728]
  401f2c:	bl	401c90 <fputs_unlocked@plt>
  401f30:	adrp	x1, 407000 <ferror@plt+0x5300>
  401f34:	add	x1, x1, #0xc30
  401f38:	mov	x0, sp
  401f3c:	mov	w2, #0x70                  	// #112
  401f40:	mov	x21, sp
  401f44:	bl	4018a0 <memcpy@plt>
  401f48:	adrp	x1, 408000 <ferror@plt+0x6300>
  401f4c:	adrp	x20, 407000 <ferror@plt+0x5300>
  401f50:	add	x1, x1, #0x12c
  401f54:	add	x20, x20, #0xf89
  401f58:	mov	x0, x20
  401f5c:	bl	401b70 <strcmp@plt>
  401f60:	cbz	w0, 401f6c <ferror@plt+0x26c>
  401f64:	ldr	x1, [x21, #16]!
  401f68:	cbnz	x1, 401f58 <ferror@plt+0x258>
  401f6c:	ldr	x8, [x21, #8]
  401f70:	adrp	x1, 408000 <ferror@plt+0x6300>
  401f74:	add	x1, x1, #0x18b
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	cmp	x8, #0x0
  401f80:	mov	x0, xzr
  401f84:	csel	x21, x20, x8, eq  // eq = none
  401f88:	bl	401c80 <dcgettext@plt>
  401f8c:	adrp	x2, 408000 <ferror@plt+0x6300>
  401f90:	adrp	x3, 408000 <ferror@plt+0x6300>
  401f94:	mov	x1, x0
  401f98:	add	x2, x2, #0x3c
  401f9c:	add	x3, x3, #0x1a2
  401fa0:	mov	w0, #0x1                   	// #1
  401fa4:	bl	401a40 <__printf_chk@plt>
  401fa8:	mov	w0, #0x5                   	// #5
  401fac:	mov	x1, xzr
  401fb0:	bl	401cf0 <setlocale@plt>
  401fb4:	cbz	x0, 401fe8 <ferror@plt+0x2e8>
  401fb8:	adrp	x1, 408000 <ferror@plt+0x6300>
  401fbc:	add	x1, x1, #0x1ca
  401fc0:	mov	w2, #0x3                   	// #3
  401fc4:	bl	401a10 <strncmp@plt>
  401fc8:	cbz	w0, 401fe8 <ferror@plt+0x2e8>
  401fcc:	adrp	x1, 408000 <ferror@plt+0x6300>
  401fd0:	add	x1, x1, #0x1ce
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	401c80 <dcgettext@plt>
  401fe0:	ldr	x1, [x22, #728]
  401fe4:	bl	401c90 <fputs_unlocked@plt>
  401fe8:	adrp	x1, 408000 <ferror@plt+0x6300>
  401fec:	add	x1, x1, #0x215
  401ff0:	mov	w2, #0x5                   	// #5
  401ff4:	mov	x0, xzr
  401ff8:	bl	401c80 <dcgettext@plt>
  401ffc:	adrp	x2, 408000 <ferror@plt+0x6300>
  402000:	mov	x1, x0
  402004:	add	x2, x2, #0x1a2
  402008:	mov	w0, #0x1                   	// #1
  40200c:	mov	x3, x20
  402010:	bl	401a40 <__printf_chk@plt>
  402014:	adrp	x1, 408000 <ferror@plt+0x6300>
  402018:	add	x1, x1, #0x230
  40201c:	mov	w2, #0x5                   	// #5
  402020:	mov	x0, xzr
  402024:	bl	401c80 <dcgettext@plt>
  402028:	adrp	x8, 408000 <ferror@plt+0x6300>
  40202c:	adrp	x9, 408000 <ferror@plt+0x6300>
  402030:	add	x8, x8, #0x5ac
  402034:	add	x9, x9, #0x148
  402038:	cmp	x21, x20
  40203c:	mov	x1, x0
  402040:	csel	x3, x9, x8, eq  // eq = none
  402044:	mov	w0, #0x1                   	// #1
  402048:	mov	x2, x21
  40204c:	bl	401a40 <__printf_chk@plt>
  402050:	b	402088 <ferror@plt+0x388>
  402054:	adrp	x8, 419000 <ferror@plt+0x17300>
  402058:	ldr	x20, [x8, #704]
  40205c:	adrp	x1, 407000 <ferror@plt+0x5300>
  402060:	add	x1, x1, #0xca0
  402064:	mov	w2, #0x5                   	// #5
  402068:	mov	x0, xzr
  40206c:	bl	401c80 <dcgettext@plt>
  402070:	adrp	x8, 419000 <ferror@plt+0x17300>
  402074:	ldr	x3, [x8, #776]
  402078:	mov	x2, x0
  40207c:	mov	w1, #0x1                   	// #1
  402080:	mov	x0, x20
  402084:	bl	401b60 <__fprintf_chk@plt>
  402088:	mov	w0, w19
  40208c:	bl	401900 <exit@plt>
  402090:	sub	sp, sp, #0x120
  402094:	stp	x29, x30, [sp, #192]
  402098:	stp	x28, x27, [sp, #208]
  40209c:	stp	x26, x25, [sp, #224]
  4020a0:	stp	x24, x23, [sp, #240]
  4020a4:	stp	x22, x21, [sp, #256]
  4020a8:	stp	x20, x19, [sp, #272]
  4020ac:	ldr	x8, [x1]
  4020b0:	mov	w26, w0
  4020b4:	add	x29, sp, #0xc0
  4020b8:	mov	x25, x1
  4020bc:	mov	x0, x8
  4020c0:	bl	402fe8 <ferror@plt+0x12e8>
  4020c4:	adrp	x1, 408000 <ferror@plt+0x6300>
  4020c8:	add	x1, x1, #0x5ac
  4020cc:	mov	w0, #0x6                   	// #6
  4020d0:	bl	401cf0 <setlocale@plt>
  4020d4:	adrp	x19, 408000 <ferror@plt+0x6300>
  4020d8:	add	x19, x19, #0x40
  4020dc:	adrp	x1, 407000 <ferror@plt+0x5300>
  4020e0:	add	x1, x1, #0xf8e
  4020e4:	mov	x0, x19
  4020e8:	bl	401a20 <bindtextdomain@plt>
  4020ec:	mov	x0, x19
  4020f0:	bl	401b40 <textdomain@plt>
  4020f4:	adrp	x0, 402000 <ferror@plt+0x300>
  4020f8:	add	x0, x0, #0xbf0
  4020fc:	bl	407a90 <ferror@plt+0x5d90>
  402100:	mov	x23, xzr
  402104:	mov	x24, xzr
  402108:	mov	w27, wzr
  40210c:	mov	w28, wzr
  402110:	mov	x19, #0xffffffffffffffff    	// #-1
  402114:	mov	w21, #0xa                   	// #10
  402118:	mov	x8, #0xffffffffffffffff    	// #-1
  40211c:	str	wzr, [sp, #52]
  402120:	str	xzr, [sp, #24]
  402124:	str	x8, [sp, #40]
  402128:	adrp	x2, 407000 <ferror@plt+0x5300>
  40212c:	adrp	x3, 407000 <ferror@plt+0x5300>
  402130:	mov	w0, w26
  402134:	mov	x1, x25
  402138:	add	x2, x2, #0xfa0
  40213c:	add	x3, x3, #0xaf0
  402140:	mov	x4, xzr
  402144:	mov	x20, x24
  402148:	mov	x22, x23
  40214c:	bl	401b50 <getopt_long@plt>
  402150:	cmp	w0, #0x68
  402154:	b.le	40221c <ferror@plt+0x51c>
  402158:	sub	w8, w0, #0x69
  40215c:	cmp	w8, #0x9
  402160:	b.hi	40223c <ferror@plt+0x53c>  // b.pmore
  402164:	adrp	x11, 407000 <ferror@plt+0x5300>
  402168:	add	x11, x11, #0xad8
  40216c:	adr	x9, 40217c <ferror@plt+0x47c>
  402170:	ldrh	w10, [x11, x8, lsl #1]
  402174:	add	x9, x9, x10, lsl #2
  402178:	br	x9
  40217c:	adrp	x8, 419000 <ferror@plt+0x17300>
  402180:	ldr	x23, [x8, #712]
  402184:	mov	w1, #0x2d                  	// #45
  402188:	str	x25, [sp, #32]
  40218c:	str	x26, [sp, #16]
  402190:	mov	x0, x23
  402194:	mov	w26, w21
  402198:	mov	w21, w28
  40219c:	bl	401bf0 <strchr@plt>
  4021a0:	cmp	x0, #0x0
  4021a4:	cset	w28, eq  // eq = none
  4021a8:	tbnz	w27, #0, 402a8c <ferror@plt+0xd8c>
  4021ac:	adrp	x1, 407000 <ferror@plt+0x5300>
  4021b0:	mov	x24, x0
  4021b4:	add	x1, x1, #0xfc8
  4021b8:	cbz	x0, 4022f0 <ferror@plt+0x5f0>
  4021bc:	strb	wzr, [x24]
  4021c0:	adrp	x8, 419000 <ferror@plt+0x17300>
  4021c4:	ldr	x23, [x8, #712]
  4021c8:	adrp	x1, 407000 <ferror@plt+0x5300>
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	mov	x0, xzr
  4021d4:	add	x1, x1, #0xfc8
  4021d8:	bl	401c80 <dcgettext@plt>
  4021dc:	adrp	x25, 408000 <ferror@plt+0x6300>
  4021e0:	add	x25, x25, #0x5ac
  4021e4:	mov	x4, x0
  4021e8:	mov	x2, #0xffffffffffffffff    	// #-1
  4021ec:	mov	x0, x23
  4021f0:	mov	x1, xzr
  4021f4:	mov	x3, x25
  4021f8:	mov	w5, wzr
  4021fc:	bl	405d74 <ferror@plt+0x4074>
  402200:	mov	w8, #0x2d                  	// #45
  402204:	adrp	x1, 407000 <ferror@plt+0x5300>
  402208:	strb	w8, [x24], #1
  40220c:	add	x1, x1, #0xfc8
  402210:	mov	x27, x0
  402214:	mov	x23, x24
  402218:	b	4022fc <ferror@plt+0x5fc>
  40221c:	cmp	w0, #0x64
  402220:	b.le	4023b4 <ferror@plt+0x6b4>
  402224:	cmp	w0, #0x65
  402228:	mov	w28, #0x1                   	// #1
  40222c:	mov	x23, x22
  402230:	mov	x24, x20
  402234:	b.eq	402128 <ferror@plt+0x428>  // b.none
  402238:	b	402b3c <ferror@plt+0xe3c>
  40223c:	cmp	w0, #0x7a
  402240:	b.ne	40224c <ferror@plt+0x54c>  // b.any
  402244:	mov	w21, wzr
  402248:	b	4022bc <ferror@plt+0x5bc>
  40224c:	cmp	w0, #0x100
  402250:	b.ne	402b3c <ferror@plt+0xe3c>  // b.any
  402254:	adrp	x8, 419000 <ferror@plt+0x17300>
  402258:	ldr	x24, [x8, #712]
  40225c:	mov	x23, x22
  402260:	cbz	x20, 402128 <ferror@plt+0x428>
  402264:	mov	x0, x20
  402268:	mov	x1, x24
  40226c:	bl	401b70 <strcmp@plt>
  402270:	mov	x23, x22
  402274:	cbz	w0, 402128 <ferror@plt+0x428>
  402278:	b	402a98 <ferror@plt+0xd98>
  40227c:	mov	w8, #0x1                   	// #1
  402280:	str	w8, [sp, #52]
  402284:	b	4022bc <ferror@plt+0x5bc>
  402288:	adrp	x8, 419000 <ferror@plt+0x17300>
  40228c:	ldr	x0, [x8, #712]
  402290:	add	x3, sp, #0x38
  402294:	mov	w2, #0xa                   	// #10
  402298:	mov	x1, xzr
  40229c:	mov	x4, xzr
  4022a0:	bl	405d90 <ferror@plt+0x4090>
  4022a4:	cmp	w0, #0x1
  4022a8:	b.eq	4022bc <ferror@plt+0x5bc>  // b.none
  4022ac:	cbnz	w0, 402aa4 <ferror@plt+0xda4>
  4022b0:	ldr	x8, [sp, #56]
  4022b4:	cmp	x19, x8
  4022b8:	csel	x19, x19, x8, cc  // cc = lo, ul, last
  4022bc:	mov	x23, x22
  4022c0:	mov	x24, x20
  4022c4:	b	402128 <ferror@plt+0x428>
  4022c8:	adrp	x8, 419000 <ferror@plt+0x17300>
  4022cc:	ldr	x23, [x8, #712]
  4022d0:	mov	x24, x20
  4022d4:	cbz	x22, 402128 <ferror@plt+0x428>
  4022d8:	mov	x0, x22
  4022dc:	mov	x1, x23
  4022e0:	bl	401b70 <strcmp@plt>
  4022e4:	mov	x24, x20
  4022e8:	cbz	w0, 402128 <ferror@plt+0x428>
  4022ec:	b	402ae0 <ferror@plt+0xde0>
  4022f0:	ldr	x27, [sp, #40]
  4022f4:	adrp	x25, 408000 <ferror@plt+0x6300>
  4022f8:	add	x25, x25, #0x5ac
  4022fc:	mov	w2, #0x5                   	// #5
  402300:	mov	x0, xzr
  402304:	bl	401c80 <dcgettext@plt>
  402308:	mov	x4, x0
  40230c:	mov	x2, #0xffffffffffffffff    	// #-1
  402310:	mov	x0, x23
  402314:	mov	x1, xzr
  402318:	mov	x3, x25
  40231c:	mov	w5, wzr
  402320:	bl	405d74 <ferror@plt+0x4074>
  402324:	subs	x8, x0, x27
  402328:	cset	w9, cc  // cc = lo, ul, last
  40232c:	cmn	x8, #0x1
  402330:	cset	w8, eq  // eq = none
  402334:	eor	w8, w9, w8
  402338:	orr	w8, w8, w28
  40233c:	mov	w28, w21
  402340:	mov	w21, w26
  402344:	ldr	x26, [sp, #16]
  402348:	ldr	x25, [sp, #32]
  40234c:	str	x27, [sp, #40]
  402350:	cmp	w8, #0x1
  402354:	mov	w27, #0x1                   	// #1
  402358:	mov	x23, x22
  40235c:	mov	x24, x20
  402360:	str	x0, [sp, #24]
  402364:	b.ne	402128 <ferror@plt+0x428>  // b.any
  402368:	bl	401ce0 <__errno_location@plt>
  40236c:	ldr	w19, [x0]
  402370:	adrp	x1, 407000 <ferror@plt+0x5300>
  402374:	add	x1, x1, #0xfc8
  402378:	mov	w2, #0x5                   	// #5
  40237c:	mov	x0, xzr
  402380:	bl	401c80 <dcgettext@plt>
  402384:	adrp	x8, 419000 <ferror@plt+0x17300>
  402388:	ldr	x8, [x8, #712]
  40238c:	mov	x20, x0
  402390:	mov	x0, x8
  402394:	bl	404558 <ferror@plt+0x2858>
  402398:	adrp	x2, 407000 <ferror@plt+0x5300>
  40239c:	mov	x4, x0
  4023a0:	add	x2, x2, #0xfdc
  4023a4:	mov	w0, #0x1                   	// #1
  4023a8:	mov	w1, w19
  4023ac:	mov	x3, x20
  4023b0:	bl	401910 <error@plt>
  4023b4:	cmn	w0, #0x1
  4023b8:	b.ne	402a3c <ferror@plt+0xd3c>  // b.any
  4023bc:	adrp	x8, 419000 <ferror@plt+0x17300>
  4023c0:	ldrsw	x9, [x8, #720]
  4023c4:	eor	w23, w27, #0x1
  4023c8:	eor	w8, w28, #0x1
  4023cc:	tbnz	w23, #0, 4023d4 <ferror@plt+0x6d4>
  4023d0:	tbz	w8, #0, 402b18 <ferror@plt+0xe18>
  4023d4:	sxtw	x10, w26
  4023d8:	sub	x26, x10, x9
  4023dc:	add	x25, x25, x9, lsl #3
  4023e0:	tbz	w27, #0, 402474 <ferror@plt+0x774>
  4023e4:	cmp	w26, #0x0
  4023e8:	b.gt	402484 <ferror@plt+0x784>
  4023ec:	str	w27, [sp, #32]
  4023f0:	tbz	w28, #0, 4024c4 <ferror@plt+0x7c4>
  4023f4:	cmp	w26, #0x0
  4023f8:	b.le	402564 <ferror@plt+0x864>
  4023fc:	mov	w24, w26
  402400:	str	x20, [sp, #16]
  402404:	mov	w20, w21
  402408:	mov	x21, x22
  40240c:	mov	w22, w28
  402410:	mov	x27, x25
  402414:	mov	x28, x24
  402418:	mov	x23, x26
  40241c:	ldr	x0, [x27], #8
  402420:	bl	4018e0 <strlen@plt>
  402424:	subs	x28, x28, #0x1
  402428:	add	x23, x0, x23
  40242c:	b.ne	40241c <ferror@plt+0x71c>  // b.any
  402430:	mov	x0, x23
  402434:	bl	405a04 <ferror@plt+0x3d04>
  402438:	mov	w28, w22
  40243c:	mov	x22, x21
  402440:	mov	w21, w20
  402444:	ldr	x20, [sp, #16]
  402448:	mov	x23, x0
  40244c:	mov	x27, x25
  402450:	ldr	x1, [x27]
  402454:	mov	x0, x23
  402458:	bl	401980 <stpcpy@plt>
  40245c:	str	x23, [x27], #8
  402460:	strb	w21, [x0], #1
  402464:	subs	x24, x24, #0x1
  402468:	mov	x23, x0
  40246c:	b.ne	402450 <ferror@plt+0x750>  // b.any
  402470:	b	40256c <ferror@plt+0x86c>
  402474:	cmp	w26, #0x2
  402478:	cset	w9, lt  // lt = tstop
  40247c:	orn	w8, w9, w8
  402480:	tbnz	w8, #0, 4023ec <ferror@plt+0x6ec>
  402484:	adrp	x1, 408000 <ferror@plt+0x6300>
  402488:	add	x1, x1, #0x77
  40248c:	mov	w2, #0x5                   	// #5
  402490:	mov	x0, xzr
  402494:	bl	401c80 <dcgettext@plt>
  402498:	and	x8, x23, #0x1
  40249c:	ldr	x8, [x25, x8, lsl #3]
  4024a0:	mov	x19, x0
  4024a4:	mov	x0, x8
  4024a8:	bl	404558 <ferror@plt+0x2858>
  4024ac:	mov	x3, x0
  4024b0:	mov	w0, wzr
  4024b4:	mov	w1, wzr
  4024b8:	mov	x2, x19
  4024bc:	bl	401910 <error@plt>
  4024c0:	b	402b3c <ferror@plt+0xe3c>
  4024c4:	tbz	w27, #0, 4024e0 <ferror@plt+0x7e0>
  4024c8:	ldr	x8, [sp, #40]
  4024cc:	ldr	x9, [sp, #24]
  4024d0:	mov	x25, xzr
  4024d4:	sub	x8, x9, x8
  4024d8:	add	x26, x8, #0x1
  4024dc:	b	40269c <ferror@plt+0x99c>
  4024e0:	cmp	w26, #0x1
  4024e4:	adrp	x24, 419000 <ferror@plt+0x17300>
  4024e8:	b.ne	402520 <ferror@plt+0x820>  // b.any
  4024ec:	ldr	x23, [x25]
  4024f0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4024f4:	add	x1, x1, #0x31d
  4024f8:	mov	x0, x23
  4024fc:	bl	401b70 <strcmp@plt>
  402500:	cbz	x19, 402520 <ferror@plt+0x820>
  402504:	cbz	w0, 402520 <ferror@plt+0x820>
  402508:	ldr	x2, [x24, #736]
  40250c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402510:	add	x1, x1, #0x4b1
  402514:	mov	x0, x23
  402518:	bl	402cfc <ferror@plt+0xffc>
  40251c:	cbz	x0, 402bbc <ferror@plt+0xebc>
  402520:	ldr	x0, [x24, #736]
  402524:	mov	w1, #0x2                   	// #2
  402528:	bl	402cc8 <ferror@plt+0xfc8>
  40252c:	cmn	x19, #0x1
  402530:	b.eq	4025ac <ferror@plt+0x8ac>  // b.none
  402534:	ldr	w8, [sp, #52]
  402538:	eor	w8, w8, #0x1
  40253c:	tbz	w8, #0, 4025ac <ferror@plt+0x8ac>
  402540:	cbz	x19, 402554 <ferror@plt+0x854>
  402544:	add	x1, sp, #0x38
  402548:	mov	w0, wzr
  40254c:	bl	407aa0 <ferror@plt+0x5da0>
  402550:	cbz	w0, 402574 <ferror@plt+0x874>
  402554:	mov	x25, xzr
  402558:	mov	w24, #0x1                   	// #1
  40255c:	mov	x26, #0xffffffffffffffff    	// #-1
  402560:	b	4026bc <ferror@plt+0x9bc>
  402564:	mov	x0, x26
  402568:	bl	405a04 <ferror@plt+0x3d04>
  40256c:	str	x0, [x25, x26, lsl #3]
  402570:	b	40269c <ferror@plt+0x99c>
  402574:	ldr	w8, [sp, #72]
  402578:	and	w8, w8, #0xf000
  40257c:	orr	w8, w8, #0x2000
  402580:	cmp	w8, #0xa, lsl #12
  402584:	b.ne	402554 <ferror@plt+0x854>  // b.any
  402588:	ldr	x23, [sp, #104]
  40258c:	mov	w2, #0x1                   	// #1
  402590:	mov	w0, wzr
  402594:	mov	x1, xzr
  402598:	bl	401960 <lseek@plt>
  40259c:	tbnz	x0, #63, 402554 <ferror@plt+0x854>
  4025a0:	sub	x8, x23, x0
  4025a4:	cmp	x8, #0x800, lsl #12
  4025a8:	b.gt	402554 <ferror@plt+0x854>
  4025ac:	ldr	x0, [x24, #736]
  4025b0:	add	x1, sp, #0x38
  4025b4:	bl	405388 <ferror@plt+0x3688>
  4025b8:	cbz	x0, 402b04 <ferror@plt+0xe04>
  4025bc:	ldr	x8, [sp, #56]
  4025c0:	mov	x23, x0
  4025c4:	str	x22, [sp]
  4025c8:	cbz	x8, 402634 <ferror@plt+0x934>
  4025cc:	add	x9, x8, x23
  4025d0:	ldurb	w9, [x9, #-1]
  4025d4:	cmp	w9, w21, uxtb
  4025d8:	b.eq	4025ec <ferror@plt+0x8ec>  // b.none
  4025dc:	add	x9, x8, #0x1
  4025e0:	str	x9, [sp, #56]
  4025e4:	strb	w21, [x23, x8]
  4025e8:	ldr	x8, [sp, #56]
  4025ec:	cmp	x8, #0x1
  4025f0:	add	x27, x23, x8
  4025f4:	b.lt	402648 <ferror@plt+0x948>  // b.tstop
  4025f8:	mov	x26, xzr
  4025fc:	and	w24, w21, #0xff
  402600:	mov	x0, x23
  402604:	sub	x2, x27, x0
  402608:	mov	w1, w24
  40260c:	bl	401c60 <memchr@plt>
  402610:	add	x0, x0, #0x1
  402614:	cmp	x0, x27
  402618:	add	x26, x26, #0x1
  40261c:	b.cc	402604 <ferror@plt+0x904>  // b.lo, b.ul, b.last
  402620:	add	x8, x26, #0x1
  402624:	mov	w22, w28
  402628:	lsr	x9, x8, #60
  40262c:	cbz	x9, 402654 <ferror@plt+0x954>
  402630:	bl	405c40 <ferror@plt+0x3f40>
  402634:	mov	w22, w28
  402638:	mov	x26, xzr
  40263c:	mov	w8, #0x1                   	// #1
  402640:	mov	x27, x23
  402644:	b	402654 <ferror@plt+0x954>
  402648:	mov	w22, w28
  40264c:	mov	x26, xzr
  402650:	mov	w8, #0x1                   	// #1
  402654:	lsl	x0, x8, #3
  402658:	bl	405a04 <ferror@plt+0x3d04>
  40265c:	mov	x25, x0
  402660:	str	x23, [x0]
  402664:	cbz	x26, 402694 <ferror@plt+0x994>
  402668:	and	w24, w21, #0xff
  40266c:	mov	w28, #0x1                   	// #1
  402670:	sub	x2, x27, x23
  402674:	mov	x0, x23
  402678:	mov	w1, w24
  40267c:	bl	401c60 <memchr@plt>
  402680:	add	x23, x0, #0x1
  402684:	str	x23, [x25, x28, lsl #3]
  402688:	add	x28, x28, #0x1
  40268c:	cmp	x28, x26
  402690:	b.ls	402670 <ferror@plt+0x970>  // b.plast
  402694:	mov	w28, w22
  402698:	ldr	x22, [sp]
  40269c:	ldr	w9, [sp, #52]
  4026a0:	cmp	x19, x26
  4026a4:	cset	w8, cc  // cc = lo, ul, last
  4026a8:	orr	w8, w9, w8
  4026ac:	tst	w8, #0x1
  4026b0:	csel	x23, x19, x26, ne  // ne = any
  4026b4:	tbz	w9, #0, 4026c4 <ferror@plt+0x9c4>
  4026b8:	mov	w24, wzr
  4026bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4026c0:	b	4026dc <ferror@plt+0x9dc>
  4026c4:	mov	x0, x23
  4026c8:	mov	x1, x26
  4026cc:	bl	404880 <ferror@plt+0x2b80>
  4026d0:	mov	x1, x0
  4026d4:	mov	w24, wzr
  4026d8:	mov	x19, x23
  4026dc:	mov	x0, x20
  4026e0:	bl	4046d4 <ferror@plt+0x29d4>
  4026e4:	cbz	x0, 402b44 <ferror@plt+0xe44>
  4026e8:	ldr	x23, [sp, #40]
  4026ec:	mov	x27, x0
  4026f0:	str	w24, [sp, #16]
  4026f4:	cbz	w24, 4027e4 <ferror@plt+0xae4>
  4026f8:	adrp	x8, 419000 <ferror@plt+0x17300>
  4026fc:	ldr	x26, [x8, #736]
  402700:	cmp	x19, #0x400
  402704:	mov	w8, #0x400                 	// #1024
  402708:	csel	x20, x19, x8, cc  // cc = lo, ul, last
  40270c:	mov	w1, #0x18                  	// #24
  402710:	mov	x0, x20
  402714:	bl	405b88 <ferror@plt+0x3e88>
  402718:	mov	x24, x0
  40271c:	cbz	x19, 4027ec <ferror@plt+0xaec>
  402720:	str	w28, [sp, #12]
  402724:	mov	x23, xzr
  402728:	mov	w28, #0x18                  	// #24
  40272c:	add	x8, x24, x28
  402730:	sub	x0, x8, #0x18
  402734:	mov	x1, x26
  402738:	mov	w2, w21
  40273c:	bl	402f00 <ferror@plt+0x1200>
  402740:	cbz	x0, 402800 <ferror@plt+0xb00>
  402744:	add	x23, x23, #0x1
  402748:	cmp	x23, x20
  40274c:	b.cc	40278c <ferror@plt+0xa8c>  // b.lo, b.ul, b.last
  402750:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  402754:	movk	x8, #0x5556
  402758:	add	x20, x20, #0x400
  40275c:	movk	x8, #0x555, lsl #48
  402760:	cmp	x20, x8
  402764:	b.cs	402630 <ferror@plt+0x930>  // b.hs, b.nlast
  402768:	add	x8, x20, x20, lsl #1
  40276c:	lsl	x1, x8, #3
  402770:	mov	x0, x24
  402774:	bl	405a54 <ferror@plt+0x3d54>
  402778:	mov	x24, x0
  40277c:	add	x0, x0, x28
  402780:	mov	w2, #0x6000                	// #24576
  402784:	mov	w1, wzr
  402788:	bl	401a50 <memset@plt>
  40278c:	cmp	x19, x23
  402790:	add	x28, x28, #0x18
  402794:	b.ne	40272c <ferror@plt+0xa2c>  // b.any
  402798:	add	x0, sp, #0x38
  40279c:	add	x20, sp, #0x38
  4027a0:	bl	402eec <ferror@plt+0x11ec>
  4027a4:	mov	w28, #0x18                  	// #24
  4027a8:	mov	x23, x19
  4027ac:	mov	x0, x27
  4027b0:	mov	x1, x23
  4027b4:	bl	404710 <ferror@plt+0x2a10>
  4027b8:	madd	x8, x0, x28, x24
  4027bc:	cmp	x0, x19
  4027c0:	csel	x0, x8, x20, cc  // cc = lo, ul, last
  4027c4:	mov	x1, x26
  4027c8:	mov	w2, w21
  4027cc:	bl	402f00 <ferror@plt+0x1200>
  4027d0:	cbz	x0, 4027f4 <ferror@plt+0xaf4>
  4027d4:	add	x23, x23, #0x1
  4027d8:	cmp	x23, #0x1
  4027dc:	b.ne	4027ac <ferror@plt+0xaac>  // b.any
  4027e0:	b	4027f8 <ferror@plt+0xaf8>
  4027e4:	mov	x24, xzr
  4027e8:	b	402820 <ferror@plt+0xb20>
  4027ec:	mov	x23, xzr
  4027f0:	b	402804 <ferror@plt+0xb04>
  4027f4:	cbz	x23, 402b98 <ferror@plt+0xe98>
  4027f8:	add	x0, sp, #0x38
  4027fc:	bl	402fe0 <ferror@plt+0x12e0>
  402800:	ldr	w28, [sp, #12]
  402804:	mov	x0, x26
  402808:	bl	401920 <ferror_unlocked@plt>
  40280c:	cbnz	w0, 402b04 <ferror@plt+0xe04>
  402810:	cmp	x23, x19
  402814:	csel	x19, x19, x23, hi  // hi = pmore
  402818:	ldr	x23, [sp, #40]
  40281c:	mov	x26, x19
  402820:	ldr	w8, [sp, #32]
  402824:	orr	w8, w8, w28
  402828:	tbnz	w8, #0, 40283c <ferror@plt+0xb3c>
  40282c:	adrp	x8, 419000 <ferror@plt+0x17300>
  402830:	ldr	x0, [x8, #736]
  402834:	bl	406574 <ferror@plt+0x4874>
  402838:	cbnz	w0, 402b04 <ferror@plt+0xe04>
  40283c:	ldr	w8, [sp, #52]
  402840:	tbz	w8, #0, 402850 <ferror@plt+0xb50>
  402844:	mov	x28, xzr
  402848:	cbnz	x22, 402868 <ferror@plt+0xb68>
  40284c:	b	402884 <ferror@plt+0xb84>
  402850:	mov	x0, x27
  402854:	mov	x1, x19
  402858:	mov	x2, x26
  40285c:	bl	4048a4 <ferror@plt+0x2ba4>
  402860:	mov	x28, x0
  402864:	cbz	x22, 402884 <ferror@plt+0xb84>
  402868:	adrp	x8, 419000 <ferror@plt+0x17300>
  40286c:	ldr	x2, [x8, #728]
  402870:	adrp	x1, 408000 <ferror@plt+0x6300>
  402874:	add	x1, x1, #0x88
  402878:	mov	x0, x22
  40287c:	bl	402cfc <ferror@plt+0xffc>
  402880:	cbz	x0, 402b5c <ferror@plt+0xe5c>
  402884:	ldr	w8, [sp, #52]
  402888:	tbz	w8, #0, 4028e0 <ferror@plt+0xbe0>
  40288c:	cbz	x19, 4029ec <ferror@plt+0xcec>
  402890:	cbz	x26, 402b8c <ferror@plt+0xe8c>
  402894:	ldr	w8, [sp, #32]
  402898:	tbz	w8, #0, 40296c <ferror@plt+0xc6c>
  40289c:	ldr	x8, [sp, #24]
  4028a0:	adrp	x22, 408000 <ferror@plt+0x6300>
  4028a4:	and	w21, w21, #0xff
  4028a8:	add	x22, x22, #0x2c6
  4028ac:	sub	x20, x8, x23
  4028b0:	mov	x0, x27
  4028b4:	mov	x1, x20
  4028b8:	bl	404710 <ferror@plt+0x2a10>
  4028bc:	add	x2, x0, x23
  4028c0:	mov	w0, #0x1                   	// #1
  4028c4:	mov	x1, x22
  4028c8:	mov	w3, w21
  4028cc:	bl	401a40 <__printf_chk@plt>
  4028d0:	tbnz	w0, #31, 402a10 <ferror@plt+0xd10>
  4028d4:	subs	x19, x19, #0x1
  4028d8:	b.ne	4028b0 <ferror@plt+0xbb0>  // b.any
  4028dc:	b	4029ec <ferror@plt+0xcec>
  4028e0:	ldr	w8, [sp, #16]
  4028e4:	cbz	w8, 402928 <ferror@plt+0xc28>
  4028e8:	cbz	x26, 4029ec <ferror@plt+0xcec>
  4028ec:	mov	w19, #0x18                  	// #24
  4028f0:	adrp	x20, 419000 <ferror@plt+0x17300>
  4028f4:	ldr	x8, [x28]
  4028f8:	ldr	x3, [x20, #728]
  4028fc:	mov	w1, #0x1                   	// #1
  402900:	madd	x21, x8, x19, x24
  402904:	ldp	x2, x0, [x21, #8]
  402908:	bl	4018c0 <fwrite_unlocked@plt>
  40290c:	ldr	x8, [x21, #8]
  402910:	cmp	x0, x8
  402914:	b.ne	402a10 <ferror@plt+0xd10>  // b.any
  402918:	subs	x26, x26, #0x1
  40291c:	add	x28, x28, #0x8
  402920:	b.ne	4028f4 <ferror@plt+0xbf4>  // b.any
  402924:	b	4029ec <ferror@plt+0xcec>
  402928:	ldr	w8, [sp, #32]
  40292c:	tbz	w8, #0, 4029b0 <ferror@plt+0xcb0>
  402930:	cbz	x19, 4029ec <ferror@plt+0xcec>
  402934:	and	w20, w21, #0xff
  402938:	adrp	x21, 408000 <ferror@plt+0x6300>
  40293c:	add	x21, x21, #0x2c6
  402940:	ldr	x8, [x28]
  402944:	mov	w0, #0x1                   	// #1
  402948:	mov	x1, x21
  40294c:	mov	w3, w20
  402950:	add	x2, x8, x23
  402954:	bl	401a40 <__printf_chk@plt>
  402958:	tbnz	w0, #31, 402a10 <ferror@plt+0xd10>
  40295c:	subs	x19, x19, #0x1
  402960:	add	x28, x28, #0x8
  402964:	b.ne	402940 <ferror@plt+0xc40>  // b.any
  402968:	b	4029ec <ferror@plt+0xcec>
  40296c:	sub	x20, x26, #0x1
  402970:	adrp	x22, 419000 <ferror@plt+0x17300>
  402974:	mov	x0, x27
  402978:	mov	x1, x20
  40297c:	bl	404710 <ferror@plt+0x2a10>
  402980:	add	x8, x25, x0, lsl #3
  402984:	ldp	x0, x9, [x8]
  402988:	ldr	x3, [x22, #728]
  40298c:	mov	w1, #0x1                   	// #1
  402990:	sub	x21, x9, x0
  402994:	mov	x2, x21
  402998:	bl	4018c0 <fwrite_unlocked@plt>
  40299c:	cmp	x0, x21
  4029a0:	b.ne	402a10 <ferror@plt+0xd10>  // b.any
  4029a4:	subs	x19, x19, #0x1
  4029a8:	b.ne	402974 <ferror@plt+0xc74>  // b.any
  4029ac:	b	4029ec <ferror@plt+0xcec>
  4029b0:	cbz	x19, 4029ec <ferror@plt+0xcec>
  4029b4:	adrp	x21, 419000 <ferror@plt+0x17300>
  4029b8:	ldr	x8, [x28]
  4029bc:	ldr	x3, [x21, #728]
  4029c0:	mov	w1, #0x1                   	// #1
  4029c4:	add	x8, x25, x8, lsl #3
  4029c8:	ldp	x0, x9, [x8]
  4029cc:	sub	x20, x9, x0
  4029d0:	mov	x2, x20
  4029d4:	bl	4018c0 <fwrite_unlocked@plt>
  4029d8:	cmp	x0, x20
  4029dc:	b.ne	402a10 <ferror@plt+0xd10>  // b.any
  4029e0:	subs	x19, x19, #0x1
  4029e4:	add	x28, x28, #0x8
  4029e8:	b.ne	4029b8 <ferror@plt+0xcb8>  // b.any
  4029ec:	ldp	x20, x19, [sp, #272]
  4029f0:	ldp	x22, x21, [sp, #256]
  4029f4:	ldp	x24, x23, [sp, #240]
  4029f8:	ldp	x26, x25, [sp, #224]
  4029fc:	ldp	x28, x27, [sp, #208]
  402a00:	ldp	x29, x30, [sp, #192]
  402a04:	mov	w0, wzr
  402a08:	add	sp, sp, #0x120
  402a0c:	ret
  402a10:	bl	401ce0 <__errno_location@plt>
  402a14:	ldr	w19, [x0]
  402a18:	adrp	x1, 408000 <ferror@plt+0x6300>
  402a1c:	add	x1, x1, #0x9d
  402a20:	mov	w2, #0x5                   	// #5
  402a24:	mov	x0, xzr
  402a28:	bl	401c80 <dcgettext@plt>
  402a2c:	mov	x2, x0
  402a30:	mov	w0, #0x1                   	// #1
  402a34:	mov	w1, w19
  402a38:	bl	401910 <error@plt>
  402a3c:	cmn	w0, #0x3
  402a40:	b.ne	402a7c <ferror@plt+0xd7c>  // b.any
  402a44:	adrp	x8, 419000 <ferror@plt+0x17300>
  402a48:	adrp	x9, 419000 <ferror@plt+0x17300>
  402a4c:	ldr	x0, [x8, #728]
  402a50:	ldr	x3, [x9, #592]
  402a54:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a58:	adrp	x2, 408000 <ferror@plt+0x6300>
  402a5c:	adrp	x4, 408000 <ferror@plt+0x6300>
  402a60:	add	x1, x1, #0xf89
  402a64:	add	x2, x2, #0x3c
  402a68:	add	x4, x4, #0x4a
  402a6c:	mov	x5, xzr
  402a70:	bl	4058f8 <ferror@plt+0x3bf8>
  402a74:	mov	w0, wzr
  402a78:	bl	401900 <exit@plt>
  402a7c:	cmn	w0, #0x2
  402a80:	b.ne	402b3c <ferror@plt+0xe3c>  // b.any
  402a84:	mov	w0, wzr
  402a88:	bl	401e1c <ferror@plt+0x11c>
  402a8c:	adrp	x1, 407000 <ferror@plt+0x5300>
  402a90:	add	x1, x1, #0xfaa
  402a94:	b	402ae8 <ferror@plt+0xde8>
  402a98:	adrp	x1, 408000 <ferror@plt+0x6300>
  402a9c:	add	x1, x1, #0x1a
  402aa0:	b	402ae8 <ferror@plt+0xde8>
  402aa4:	adrp	x1, 407000 <ferror@plt+0x5300>
  402aa8:	add	x1, x1, #0xfe3
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, xzr
  402ab4:	bl	401c80 <dcgettext@plt>
  402ab8:	adrp	x8, 419000 <ferror@plt+0x17300>
  402abc:	ldr	x8, [x8, #712]
  402ac0:	mov	x19, x0
  402ac4:	mov	x0, x8
  402ac8:	bl	404558 <ferror@plt+0x2858>
  402acc:	mov	x3, x0
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	mov	w1, wzr
  402ad8:	mov	x2, x19
  402adc:	bl	401910 <error@plt>
  402ae0:	adrp	x1, 407000 <ferror@plt+0x5300>
  402ae4:	add	x1, x1, #0xffa
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x0, xzr
  402af0:	bl	401c80 <dcgettext@plt>
  402af4:	mov	x2, x0
  402af8:	mov	w0, #0x1                   	// #1
  402afc:	mov	w1, wzr
  402b00:	bl	401910 <error@plt>
  402b04:	bl	401ce0 <__errno_location@plt>
  402b08:	ldr	w19, [x0]
  402b0c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402b10:	add	x1, x1, #0x4a8
  402b14:	b	402a20 <ferror@plt+0xd20>
  402b18:	adrp	x1, 408000 <ferror@plt+0x6300>
  402b1c:	add	x1, x1, #0x56
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	mov	x0, xzr
  402b28:	bl	401c80 <dcgettext@plt>
  402b2c:	mov	x2, x0
  402b30:	mov	w0, wzr
  402b34:	mov	w1, wzr
  402b38:	bl	401910 <error@plt>
  402b3c:	mov	w0, #0x1                   	// #1
  402b40:	bl	401e1c <ferror@plt+0x11c>
  402b44:	bl	401ce0 <__errno_location@plt>
  402b48:	ldr	w19, [x0]
  402b4c:	mov	w1, #0x3                   	// #3
  402b50:	mov	w0, wzr
  402b54:	mov	x2, x20
  402b58:	b	402b70 <ferror@plt+0xe70>
  402b5c:	bl	401ce0 <__errno_location@plt>
  402b60:	ldr	w19, [x0]
  402b64:	mov	w1, #0x3                   	// #3
  402b68:	mov	w0, wzr
  402b6c:	mov	x2, x22
  402b70:	bl	404414 <ferror@plt+0x2714>
  402b74:	adrp	x2, 407000 <ferror@plt+0x5300>
  402b78:	mov	x3, x0
  402b7c:	add	x2, x2, #0xfe0
  402b80:	mov	w0, #0x1                   	// #1
  402b84:	mov	w1, w19
  402b88:	bl	401910 <error@plt>
  402b8c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402b90:	add	x1, x1, #0x8a
  402b94:	b	402ae8 <ferror@plt+0xde8>
  402b98:	adrp	x1, 408000 <ferror@plt+0x6300>
  402b9c:	add	x1, x1, #0x2b1
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	mov	x0, xzr
  402ba8:	bl	401c80 <dcgettext@plt>
  402bac:	mov	x2, x0
  402bb0:	mov	w0, #0x1                   	// #1
  402bb4:	mov	w1, #0x4b                  	// #75
  402bb8:	bl	401910 <error@plt>
  402bbc:	bl	401ce0 <__errno_location@plt>
  402bc0:	ldr	w19, [x0]
  402bc4:	ldr	x2, [x25]
  402bc8:	mov	w1, #0x3                   	// #3
  402bcc:	mov	w0, wzr
  402bd0:	b	402b70 <ferror@plt+0xe70>
  402bd4:	adrp	x8, 419000 <ferror@plt+0x17300>
  402bd8:	str	x0, [x8, #760]
  402bdc:	ret
  402be0:	and	w8, w0, #0x1
  402be4:	adrp	x9, 419000 <ferror@plt+0x17300>
  402be8:	strb	w8, [x9, #768]
  402bec:	ret
  402bf0:	stp	x29, x30, [sp, #-48]!
  402bf4:	adrp	x8, 419000 <ferror@plt+0x17300>
  402bf8:	ldr	x0, [x8, #728]
  402bfc:	str	x21, [sp, #16]
  402c00:	stp	x20, x19, [sp, #32]
  402c04:	mov	x29, sp
  402c08:	bl	40675c <ferror@plt+0x4a5c>
  402c0c:	cbz	w0, 402c2c <ferror@plt+0xf2c>
  402c10:	adrp	x8, 419000 <ferror@plt+0x17300>
  402c14:	ldrb	w8, [x8, #768]
  402c18:	cbz	w8, 402c4c <ferror@plt+0xf4c>
  402c1c:	bl	401ce0 <__errno_location@plt>
  402c20:	ldr	w8, [x0]
  402c24:	cmp	w8, #0x20
  402c28:	b.ne	402c4c <ferror@plt+0xf4c>  // b.any
  402c2c:	adrp	x8, 419000 <ferror@plt+0x17300>
  402c30:	ldr	x0, [x8, #704]
  402c34:	bl	40675c <ferror@plt+0x4a5c>
  402c38:	cbnz	w0, 402cb8 <ferror@plt+0xfb8>
  402c3c:	ldp	x20, x19, [sp, #32]
  402c40:	ldr	x21, [sp, #16]
  402c44:	ldp	x29, x30, [sp], #48
  402c48:	ret
  402c4c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402c50:	add	x1, x1, #0x9d
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	mov	x0, xzr
  402c5c:	bl	401c80 <dcgettext@plt>
  402c60:	adrp	x8, 419000 <ferror@plt+0x17300>
  402c64:	ldr	x21, [x8, #760]
  402c68:	mov	x19, x0
  402c6c:	bl	401ce0 <__errno_location@plt>
  402c70:	ldr	w20, [x0]
  402c74:	cbnz	x21, 402c94 <ferror@plt+0xf94>
  402c78:	adrp	x2, 407000 <ferror@plt+0x5300>
  402c7c:	add	x2, x2, #0xfe0
  402c80:	mov	w0, wzr
  402c84:	mov	w1, w20
  402c88:	mov	x3, x19
  402c8c:	bl	401910 <error@plt>
  402c90:	b	402cb8 <ferror@plt+0xfb8>
  402c94:	mov	x0, x21
  402c98:	bl	404364 <ferror@plt+0x2664>
  402c9c:	adrp	x2, 407000 <ferror@plt+0x5300>
  402ca0:	mov	x3, x0
  402ca4:	add	x2, x2, #0xfdc
  402ca8:	mov	w0, wzr
  402cac:	mov	w1, w20
  402cb0:	mov	x4, x19
  402cb4:	bl	401910 <error@plt>
  402cb8:	adrp	x8, 419000 <ferror@plt+0x17300>
  402cbc:	ldr	w0, [x8, #600]
  402cc0:	bl	4018b0 <_exit@plt>
  402cc4:	b	401b10 <posix_fadvise@plt>
  402cc8:	cbz	x0, 402cf8 <ferror@plt+0xff8>
  402ccc:	stp	x29, x30, [sp, #-32]!
  402cd0:	str	x19, [sp, #16]
  402cd4:	mov	x29, sp
  402cd8:	mov	w19, w1
  402cdc:	bl	401990 <fileno@plt>
  402ce0:	mov	w3, w19
  402ce4:	ldr	x19, [sp, #16]
  402ce8:	mov	x1, xzr
  402cec:	mov	x2, xzr
  402cf0:	ldp	x29, x30, [sp], #32
  402cf4:	b	401b10 <posix_fadvise@plt>
  402cf8:	ret
  402cfc:	stp	x29, x30, [sp, #-80]!
  402d00:	stp	x22, x21, [sp, #48]
  402d04:	mov	x21, x0
  402d08:	mov	x0, x2
  402d0c:	str	x25, [sp, #16]
  402d10:	stp	x24, x23, [sp, #32]
  402d14:	stp	x20, x19, [sp, #64]
  402d18:	mov	x29, sp
  402d1c:	mov	x19, x2
  402d20:	mov	x20, x1
  402d24:	bl	401990 <fileno@plt>
  402d28:	mov	w23, wzr
  402d2c:	cbz	w0, 402d70 <ferror@plt+0x1070>
  402d30:	cmp	w0, #0x1
  402d34:	b.eq	402d7c <ferror@plt+0x107c>  // b.none
  402d38:	cmp	w0, #0x2
  402d3c:	b.eq	402d54 <ferror@plt+0x1054>  // b.none
  402d40:	mov	w0, #0x2                   	// #2
  402d44:	mov	w1, #0x2                   	// #2
  402d48:	bl	401cb0 <dup2@plt>
  402d4c:	cmp	w0, #0x2
  402d50:	cset	w23, ne  // ne = any
  402d54:	mov	w0, #0x1                   	// #1
  402d58:	mov	w1, #0x1                   	// #1
  402d5c:	mov	w24, w23
  402d60:	bl	401cb0 <dup2@plt>
  402d64:	cmp	w0, #0x1
  402d68:	cset	w23, ne  // ne = any
  402d6c:	b	402d80 <ferror@plt+0x1080>
  402d70:	mov	w25, w23
  402d74:	mov	w22, w23
  402d78:	b	402e0c <ferror@plt+0x110c>
  402d7c:	mov	w24, w23
  402d80:	mov	w0, wzr
  402d84:	mov	w1, wzr
  402d88:	bl	401cb0 <dup2@plt>
  402d8c:	cbz	w0, 402de4 <ferror@plt+0x10e4>
  402d90:	mov	w0, wzr
  402d94:	bl	402e8c <ferror@plt+0x118c>
  402d98:	mov	w22, #0x1                   	// #1
  402d9c:	tbz	w0, #0, 402db4 <ferror@plt+0x10b4>
  402da0:	cbz	w23, 402dec <ferror@plt+0x10ec>
  402da4:	mov	w0, #0x1                   	// #1
  402da8:	mov	w25, #0x1                   	// #1
  402dac:	bl	402e8c <ferror@plt+0x118c>
  402db0:	tbnz	w0, #0, 402df0 <ferror@plt+0x10f0>
  402db4:	bl	401ce0 <__errno_location@plt>
  402db8:	ldr	w21, [x0]
  402dbc:	mov	x19, x0
  402dc0:	mov	x20, xzr
  402dc4:	cbz	w24, 402e38 <ferror@plt+0x1138>
  402dc8:	mov	w0, #0x2                   	// #2
  402dcc:	bl	401ac0 <close@plt>
  402dd0:	tbz	w23, #0, 402e3c <ferror@plt+0x113c>
  402dd4:	mov	w0, #0x1                   	// #1
  402dd8:	bl	401ac0 <close@plt>
  402ddc:	tbnz	w22, #0, 402e40 <ferror@plt+0x1140>
  402de0:	b	402e48 <ferror@plt+0x1148>
  402de4:	mov	w22, wzr
  402de8:	cbnz	w23, 402da4 <ferror@plt+0x10a4>
  402dec:	mov	w25, wzr
  402df0:	cbz	w24, 402e08 <ferror@plt+0x1108>
  402df4:	mov	w0, #0x2                   	// #2
  402df8:	bl	402e8c <ferror@plt+0x118c>
  402dfc:	tbz	w0, #0, 402e6c <ferror@plt+0x116c>
  402e00:	mov	w23, #0x1                   	// #1
  402e04:	b	402e0c <ferror@plt+0x110c>
  402e08:	mov	w23, wzr
  402e0c:	mov	x0, x21
  402e10:	mov	x1, x20
  402e14:	mov	x2, x19
  402e18:	mov	w24, w23
  402e1c:	bl	401be0 <freopen@plt>
  402e20:	mov	x20, x0
  402e24:	bl	401ce0 <__errno_location@plt>
  402e28:	ldr	w21, [x0]
  402e2c:	mov	x19, x0
  402e30:	mov	w23, w25
  402e34:	tbnz	w24, #0, 402dc8 <ferror@plt+0x10c8>
  402e38:	cbnz	w23, 402dd4 <ferror@plt+0x10d4>
  402e3c:	cbz	w22, 402e48 <ferror@plt+0x1148>
  402e40:	mov	w0, wzr
  402e44:	bl	401ac0 <close@plt>
  402e48:	cbnz	x20, 402e50 <ferror@plt+0x1150>
  402e4c:	str	w21, [x19]
  402e50:	mov	x0, x20
  402e54:	ldp	x20, x19, [sp, #64]
  402e58:	ldp	x22, x21, [sp, #48]
  402e5c:	ldp	x24, x23, [sp, #32]
  402e60:	ldr	x25, [sp, #16]
  402e64:	ldp	x29, x30, [sp], #80
  402e68:	ret
  402e6c:	bl	401ce0 <__errno_location@plt>
  402e70:	ldr	w21, [x0]
  402e74:	mov	x19, x0
  402e78:	mov	w0, #0x2                   	// #2
  402e7c:	bl	401ac0 <close@plt>
  402e80:	mov	x20, xzr
  402e84:	tbnz	w25, #0, 402dd4 <ferror@plt+0x10d4>
  402e88:	b	402e3c <ferror@plt+0x113c>
  402e8c:	stp	x29, x30, [sp, #-32]!
  402e90:	str	x19, [sp, #16]
  402e94:	mov	w19, w0
  402e98:	adrp	x0, 408000 <ferror@plt+0x6300>
  402e9c:	add	x0, x0, #0x2d1
  402ea0:	mov	w1, wzr
  402ea4:	mov	x29, sp
  402ea8:	bl	4019f0 <open@plt>
  402eac:	cmp	w0, w19
  402eb0:	b.ne	402ebc <ferror@plt+0x11bc>  // b.any
  402eb4:	mov	w0, #0x1                   	// #1
  402eb8:	b	402ee0 <ferror@plt+0x11e0>
  402ebc:	tbnz	w0, #31, 402edc <ferror@plt+0x11dc>
  402ec0:	bl	401ac0 <close@plt>
  402ec4:	bl	401ce0 <__errno_location@plt>
  402ec8:	mov	x8, x0
  402ecc:	mov	w0, wzr
  402ed0:	mov	w9, #0x9                   	// #9
  402ed4:	str	w9, [x8]
  402ed8:	b	402ee0 <ferror@plt+0x11e0>
  402edc:	mov	w0, wzr
  402ee0:	ldr	x19, [sp, #16]
  402ee4:	ldp	x29, x30, [sp], #32
  402ee8:	ret
  402eec:	stp	xzr, xzr, [x0]
  402ef0:	str	xzr, [x0, #16]
  402ef4:	ret
  402ef8:	mov	w2, #0xa                   	// #10
  402efc:	b	402f00 <ferror@plt+0x1200>
  402f00:	stp	x29, x30, [sp, #-80]!
  402f04:	stp	x26, x25, [sp, #16]
  402f08:	stp	x24, x23, [sp, #32]
  402f0c:	stp	x22, x21, [sp, #48]
  402f10:	stp	x20, x19, [sp, #64]
  402f14:	ldr	x20, [x0, #16]
  402f18:	ldr	x23, [x0]
  402f1c:	mov	x19, x0
  402f20:	mov	x0, x1
  402f24:	mov	x29, sp
  402f28:	mov	w21, w2
  402f2c:	mov	x22, x1
  402f30:	bl	401c00 <feof_unlocked@plt>
  402f34:	cbz	w0, 402f40 <ferror@plt+0x1240>
  402f38:	mov	x19, xzr
  402f3c:	b	402fc4 <ferror@plt+0x12c4>
  402f40:	add	x26, x20, x23
  402f44:	and	w24, w21, #0xff
  402f48:	mov	x25, x20
  402f4c:	mov	x0, x22
  402f50:	bl	401ab0 <getc_unlocked@plt>
  402f54:	mov	w23, w0
  402f58:	cmn	w0, #0x1
  402f5c:	b.ne	402f84 <ferror@plt+0x1284>  // b.any
  402f60:	cmp	x25, x20
  402f64:	b.eq	402f38 <ferror@plt+0x1238>  // b.none
  402f68:	mov	x0, x22
  402f6c:	bl	401920 <ferror_unlocked@plt>
  402f70:	cbnz	w0, 402f38 <ferror@plt+0x1238>
  402f74:	ldurb	w8, [x25, #-1]
  402f78:	mov	w23, w24
  402f7c:	cmp	w8, w21, uxtb
  402f80:	b.eq	402fbc <ferror@plt+0x12bc>  // b.none
  402f84:	cmp	x25, x26
  402f88:	b.ne	402fb0 <ferror@plt+0x12b0>  // b.any
  402f8c:	ldr	x25, [x19]
  402f90:	mov	x0, x20
  402f94:	mov	x1, x19
  402f98:	bl	405b08 <ferror@plt+0x3e08>
  402f9c:	ldr	x8, [x19]
  402fa0:	mov	x20, x0
  402fa4:	add	x25, x0, x25
  402fa8:	str	x0, [x19, #16]
  402fac:	add	x26, x0, x8
  402fb0:	cmp	w23, w24
  402fb4:	strb	w23, [x25], #1
  402fb8:	b.ne	402f4c <ferror@plt+0x124c>  // b.any
  402fbc:	sub	x8, x25, x20
  402fc0:	str	x8, [x19, #8]
  402fc4:	mov	x0, x19
  402fc8:	ldp	x20, x19, [sp, #64]
  402fcc:	ldp	x22, x21, [sp, #48]
  402fd0:	ldp	x24, x23, [sp, #32]
  402fd4:	ldp	x26, x25, [sp, #16]
  402fd8:	ldp	x29, x30, [sp], #80
  402fdc:	ret
  402fe0:	ldr	x0, [x0, #16]
  402fe4:	b	401bb0 <free@plt>
  402fe8:	stp	x29, x30, [sp, #-32]!
  402fec:	stp	x20, x19, [sp, #16]
  402ff0:	mov	x29, sp
  402ff4:	cbz	x0, 403074 <ferror@plt+0x1374>
  402ff8:	mov	w1, #0x2f                  	// #47
  402ffc:	mov	x19, x0
  403000:	bl	401ad0 <strrchr@plt>
  403004:	cmp	x0, #0x0
  403008:	csinc	x20, x19, x0, eq  // eq = none
  40300c:	sub	x8, x20, x19
  403010:	cmp	x8, #0x7
  403014:	b.lt	403058 <ferror@plt+0x1358>  // b.tstop
  403018:	adrp	x1, 408000 <ferror@plt+0x6300>
  40301c:	sub	x0, x20, #0x7
  403020:	add	x1, x1, #0x313
  403024:	mov	w2, #0x7                   	// #7
  403028:	bl	401a10 <strncmp@plt>
  40302c:	cbnz	w0, 403058 <ferror@plt+0x1358>
  403030:	adrp	x1, 408000 <ferror@plt+0x6300>
  403034:	add	x1, x1, #0x31b
  403038:	mov	w2, #0x3                   	// #3
  40303c:	mov	x0, x20
  403040:	bl	401a10 <strncmp@plt>
  403044:	mov	x19, x20
  403048:	cbnz	w0, 403058 <ferror@plt+0x1358>
  40304c:	add	x19, x20, #0x3
  403050:	adrp	x8, 419000 <ferror@plt+0x17300>
  403054:	str	x19, [x8, #744]
  403058:	adrp	x8, 419000 <ferror@plt+0x17300>
  40305c:	adrp	x9, 419000 <ferror@plt+0x17300>
  403060:	str	x19, [x8, #776]
  403064:	str	x19, [x9, #696]
  403068:	ldp	x20, x19, [sp, #16]
  40306c:	ldp	x29, x30, [sp], #32
  403070:	ret
  403074:	adrp	x8, 419000 <ferror@plt+0x17300>
  403078:	ldr	x1, [x8, #704]
  40307c:	adrp	x0, 408000 <ferror@plt+0x6300>
  403080:	add	x0, x0, #0x2db
  403084:	bl	4018f0 <fputs@plt>
  403088:	bl	401b00 <abort@plt>
  40308c:	stp	x29, x30, [sp, #-48]!
  403090:	str	x21, [sp, #16]
  403094:	stp	x20, x19, [sp, #32]
  403098:	mov	x29, sp
  40309c:	mov	x19, x0
  4030a0:	bl	401ce0 <__errno_location@plt>
  4030a4:	ldr	w21, [x0]
  4030a8:	adrp	x8, 419000 <ferror@plt+0x17300>
  4030ac:	add	x8, x8, #0x310
  4030b0:	cmp	x19, #0x0
  4030b4:	mov	x20, x0
  4030b8:	csel	x0, x8, x19, eq  // eq = none
  4030bc:	mov	w1, #0x38                  	// #56
  4030c0:	bl	405bb4 <ferror@plt+0x3eb4>
  4030c4:	str	w21, [x20]
  4030c8:	ldp	x20, x19, [sp, #32]
  4030cc:	ldr	x21, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #48
  4030d4:	ret
  4030d8:	adrp	x8, 419000 <ferror@plt+0x17300>
  4030dc:	add	x8, x8, #0x310
  4030e0:	cmp	x0, #0x0
  4030e4:	csel	x8, x8, x0, eq  // eq = none
  4030e8:	ldr	w0, [x8]
  4030ec:	ret
  4030f0:	adrp	x8, 419000 <ferror@plt+0x17300>
  4030f4:	add	x8, x8, #0x310
  4030f8:	cmp	x0, #0x0
  4030fc:	csel	x8, x8, x0, eq  // eq = none
  403100:	str	w1, [x8]
  403104:	ret
  403108:	adrp	x8, 419000 <ferror@plt+0x17300>
  40310c:	add	x8, x8, #0x310
  403110:	cmp	x0, #0x0
  403114:	ubfx	w9, w1, #5, #3
  403118:	csel	x8, x8, x0, eq  // eq = none
  40311c:	add	x8, x8, w9, uxtw #2
  403120:	ldr	w9, [x8, #8]
  403124:	lsr	w10, w9, w1
  403128:	and	w0, w10, #0x1
  40312c:	and	w10, w2, #0x1
  403130:	eor	w10, w0, w10
  403134:	lsl	w10, w10, w1
  403138:	eor	w9, w10, w9
  40313c:	str	w9, [x8, #8]
  403140:	ret
  403144:	adrp	x8, 419000 <ferror@plt+0x17300>
  403148:	add	x8, x8, #0x310
  40314c:	cmp	x0, #0x0
  403150:	csel	x8, x8, x0, eq  // eq = none
  403154:	ldr	w0, [x8, #4]
  403158:	str	w1, [x8, #4]
  40315c:	ret
  403160:	stp	x29, x30, [sp, #-16]!
  403164:	adrp	x8, 419000 <ferror@plt+0x17300>
  403168:	add	x8, x8, #0x310
  40316c:	cmp	x0, #0x0
  403170:	csel	x8, x8, x0, eq  // eq = none
  403174:	mov	w9, #0xa                   	// #10
  403178:	mov	x29, sp
  40317c:	str	w9, [x8]
  403180:	cbz	x1, 403194 <ferror@plt+0x1494>
  403184:	cbz	x2, 403194 <ferror@plt+0x1494>
  403188:	stp	x1, x2, [x8, #40]
  40318c:	ldp	x29, x30, [sp], #16
  403190:	ret
  403194:	bl	401b00 <abort@plt>
  403198:	sub	sp, sp, #0x60
  40319c:	adrp	x8, 419000 <ferror@plt+0x17300>
  4031a0:	add	x8, x8, #0x310
  4031a4:	cmp	x4, #0x0
  4031a8:	stp	x29, x30, [sp, #16]
  4031ac:	str	x25, [sp, #32]
  4031b0:	stp	x24, x23, [sp, #48]
  4031b4:	stp	x22, x21, [sp, #64]
  4031b8:	stp	x20, x19, [sp, #80]
  4031bc:	add	x29, sp, #0x10
  4031c0:	mov	x19, x3
  4031c4:	mov	x20, x2
  4031c8:	mov	x21, x1
  4031cc:	mov	x22, x0
  4031d0:	csel	x24, x8, x4, eq  // eq = none
  4031d4:	bl	401ce0 <__errno_location@plt>
  4031d8:	ldp	w4, w5, [x24]
  4031dc:	ldp	x7, x8, [x24, #40]
  4031e0:	ldr	w25, [x0]
  4031e4:	mov	x23, x0
  4031e8:	add	x6, x24, #0x8
  4031ec:	mov	x0, x22
  4031f0:	mov	x1, x21
  4031f4:	mov	x2, x20
  4031f8:	mov	x3, x19
  4031fc:	str	x8, [sp]
  403200:	bl	403224 <ferror@plt+0x1524>
  403204:	str	w25, [x23]
  403208:	ldp	x20, x19, [sp, #80]
  40320c:	ldp	x22, x21, [sp, #64]
  403210:	ldp	x24, x23, [sp, #48]
  403214:	ldr	x25, [sp, #32]
  403218:	ldp	x29, x30, [sp, #16]
  40321c:	add	sp, sp, #0x60
  403220:	ret
  403224:	sub	sp, sp, #0x120
  403228:	stp	x29, x30, [sp, #192]
  40322c:	add	x29, sp, #0xc0
  403230:	ldr	x8, [x29, #96]
  403234:	stp	x28, x27, [sp, #208]
  403238:	stp	x26, x25, [sp, #224]
  40323c:	stp	x24, x23, [sp, #240]
  403240:	stp	x22, x21, [sp, #256]
  403244:	stp	x20, x19, [sp, #272]
  403248:	str	x7, [sp, #88]
  40324c:	stur	x6, [x29, #-40]
  403250:	mov	w19, w5
  403254:	mov	w22, w4
  403258:	mov	x28, x3
  40325c:	mov	x20, x2
  403260:	mov	x24, x1
  403264:	stur	x8, [x29, #-88]
  403268:	mov	x21, x0
  40326c:	bl	401bc0 <__ctype_get_mb_cur_max@plt>
  403270:	mov	w4, w22
  403274:	mov	w8, wzr
  403278:	mov	w14, wzr
  40327c:	str	w19, [sp, #80]
  403280:	ubfx	w19, w19, #1, #1
  403284:	add	x9, x20, #0x1
  403288:	mov	w25, #0x1                   	// #1
  40328c:	str	x0, [sp, #48]
  403290:	str	xzr, [sp, #64]
  403294:	stur	xzr, [x29, #-64]
  403298:	stur	xzr, [x29, #-32]
  40329c:	str	wzr, [sp, #72]
  4032a0:	stur	x20, [x29, #-80]
  4032a4:	str	x9, [sp, #96]
  4032a8:	cmp	w4, #0xa
  4032ac:	b.hi	403e44 <ferror@plt+0x2144>  // b.pmore
  4032b0:	adrp	x12, 408000 <ferror@plt+0x6300>
  4032b4:	mov	w9, w4
  4032b8:	add	x12, x12, #0x320
  4032bc:	mov	x22, x24
  4032c0:	adr	x10, 4032e0 <ferror@plt+0x15e0>
  4032c4:	ldrb	w11, [x12, x9]
  4032c8:	add	x10, x10, x11, lsl #2
  4032cc:	ldur	x24, [x29, #-80]
  4032d0:	mov	x20, xzr
  4032d4:	mov	w16, wzr
  4032d8:	mov	w9, #0x1                   	// #1
  4032dc:	br	x10
  4032e0:	adrp	x0, 408000 <ferror@plt+0x6300>
  4032e4:	add	x0, x0, #0x47e
  4032e8:	mov	w1, w4
  4032ec:	mov	w20, w4
  4032f0:	mov	w23, w14
  4032f4:	bl	404570 <ferror@plt+0x2870>
  4032f8:	str	x0, [sp, #88]
  4032fc:	adrp	x0, 408000 <ferror@plt+0x6300>
  403300:	add	x0, x0, #0x480
  403304:	mov	w1, w20
  403308:	bl	404570 <ferror@plt+0x2870>
  40330c:	mov	w14, w23
  403310:	mov	w4, w20
  403314:	stur	x0, [x29, #-88]
  403318:	tbnz	w19, #0, 403358 <ferror@plt+0x1658>
  40331c:	ldr	x8, [sp, #88]
  403320:	ldrb	w9, [x8]
  403324:	cbz	w9, 403358 <ferror@plt+0x1658>
  403328:	mov	w27, w14
  40332c:	mov	w26, w4
  403330:	mov	x10, xzr
  403334:	add	x8, x8, #0x1
  403338:	cmp	x10, x22
  40333c:	b.cs	403344 <ferror@plt+0x1644>  // b.hs, b.nlast
  403340:	strb	w9, [x21, x10]
  403344:	ldrb	w9, [x8, x10]
  403348:	add	x20, x10, #0x1
  40334c:	mov	x10, x20
  403350:	cbnz	w9, 403338 <ferror@plt+0x1638>
  403354:	b	403364 <ferror@plt+0x1664>
  403358:	mov	w27, w14
  40335c:	mov	w26, w4
  403360:	mov	x20, xzr
  403364:	ldur	x23, [x29, #-88]
  403368:	mov	x0, x23
  40336c:	bl	4018e0 <strlen@plt>
  403370:	stur	x0, [x29, #-32]
  403374:	stur	x23, [x29, #-64]
  403378:	mov	w9, #0x1                   	// #1
  40337c:	mov	w16, w19
  403380:	mov	w4, w26
  403384:	mov	w14, w27
  403388:	b	403404 <ferror@plt+0x1704>
  40338c:	mov	w8, #0x1                   	// #1
  403390:	b	4033e0 <ferror@plt+0x16e0>
  403394:	mov	w4, wzr
  403398:	mov	x20, xzr
  40339c:	mov	w16, wzr
  4033a0:	mov	w9, w8
  4033a4:	b	403404 <ferror@plt+0x1704>
  4033a8:	tbnz	w19, #0, 4033e0 <ferror@plt+0x16e0>
  4033ac:	mov	w9, w8
  4033b0:	b	403cf8 <ferror@plt+0x1ff8>
  4033b4:	tbz	w19, #0, 403cc0 <ferror@plt+0x1fc0>
  4033b8:	mov	w8, #0x1                   	// #1
  4033bc:	stur	x8, [x29, #-32]
  4033c0:	adrp	x8, 408000 <ferror@plt+0x6300>
  4033c4:	add	x8, x8, #0x47c
  4033c8:	mov	x20, xzr
  4033cc:	mov	w4, #0x5                   	// #5
  4033d0:	stur	x8, [x29, #-64]
  4033d4:	mov	w9, #0x1                   	// #1
  4033d8:	b	403400 <ferror@plt+0x1700>
  4033dc:	tbz	w19, #0, 403cf4 <ferror@plt+0x1ff4>
  4033e0:	mov	w9, #0x1                   	// #1
  4033e4:	stur	x9, [x29, #-32]
  4033e8:	adrp	x9, 408000 <ferror@plt+0x6300>
  4033ec:	add	x9, x9, #0x480
  4033f0:	mov	x20, xzr
  4033f4:	mov	w4, #0x2                   	// #2
  4033f8:	stur	x9, [x29, #-64]
  4033fc:	mov	w9, w8
  403400:	mov	w16, #0x1                   	// #1
  403404:	mov	w15, w9
  403408:	ldp	x8, x9, [x29, #-40]
  40340c:	eor	w17, w16, #0x1
  403410:	stur	w17, [x29, #-68]
  403414:	mov	x23, xzr
  403418:	cmp	x8, #0x0
  40341c:	cset	w8, eq  // eq = none
  403420:	cmp	x9, #0x0
  403424:	cset	w9, ne  // ne = any
  403428:	cmp	w4, #0x2
  40342c:	cset	w10, ne  // ne = any
  403430:	and	w13, w10, w15
  403434:	and	w12, w9, w16
  403438:	orr	w10, w10, w17
  40343c:	and	w17, w9, w13
  403440:	orr	w9, w13, w16
  403444:	eor	w9, w9, #0x1
  403448:	cset	w11, eq  // eq = none
  40344c:	orr	w8, w8, w9
  403450:	and	w12, w15, w12
  403454:	str	w10, [sp, #84]
  403458:	and	w10, w11, w16
  40345c:	stur	w8, [x29, #-24]
  403460:	eor	w8, w15, #0x1
  403464:	str	w12, [sp, #56]
  403468:	str	w10, [sp, #76]
  40346c:	stur	w15, [x29, #-72]
  403470:	str	w8, [sp, #60]
  403474:	stp	w16, w4, [x29, #-48]
  403478:	stur	w17, [x29, #-52]
  40347c:	cmn	x28, #0x1
  403480:	b.eq	403490 <ferror@plt+0x1790>  // b.none
  403484:	cmp	x23, x28
  403488:	b.ne	403498 <ferror@plt+0x1798>  // b.any
  40348c:	b	403c50 <ferror@plt+0x1f50>
  403490:	ldrb	w8, [x24, x23]
  403494:	cbz	w8, 403c58 <ferror@plt+0x1f58>
  403498:	cbz	w17, 4034d8 <ferror@plt+0x17d8>
  40349c:	ldur	x8, [x29, #-32]
  4034a0:	cmp	x8, #0x2
  4034a4:	add	x19, x23, x8
  4034a8:	b.cc	4034d0 <ferror@plt+0x17d0>  // b.lo, b.ul, b.last
  4034ac:	cmn	x28, #0x1
  4034b0:	b.ne	4034d0 <ferror@plt+0x17d0>  // b.any
  4034b4:	mov	x0, x24
  4034b8:	mov	w26, w14
  4034bc:	bl	4018e0 <strlen@plt>
  4034c0:	ldp	w17, w16, [x29, #-52]
  4034c4:	ldur	w4, [x29, #-44]
  4034c8:	mov	w14, w26
  4034cc:	mov	x28, x0
  4034d0:	cmp	x19, x28
  4034d4:	b.ls	4034e0 <ferror@plt+0x17e0>  // b.plast
  4034d8:	mov	w27, wzr
  4034dc:	b	403518 <ferror@plt+0x1818>
  4034e0:	ldur	x1, [x29, #-64]
  4034e4:	ldur	x2, [x29, #-32]
  4034e8:	add	x0, x24, x23
  4034ec:	mov	w19, w14
  4034f0:	bl	401a90 <bcmp@plt>
  4034f4:	ldur	w9, [x29, #-68]
  4034f8:	cmp	w0, #0x0
  4034fc:	cset	w8, ne  // ne = any
  403500:	cset	w27, eq  // eq = none
  403504:	orr	w8, w8, w9
  403508:	tbz	w8, #0, 403d50 <ferror@plt+0x2050>
  40350c:	ldp	w16, w4, [x29, #-48]
  403510:	ldur	w17, [x29, #-52]
  403514:	mov	w14, w19
  403518:	ldrb	w19, [x24, x23]
  40351c:	cmp	w19, #0x7e
  403520:	b.hi	403738 <ferror@plt+0x1a38>  // b.pmore
  403524:	adrp	x13, 408000 <ferror@plt+0x6300>
  403528:	add	x13, x13, #0x32b
  40352c:	adr	x12, 403550 <ferror@plt+0x1850>
  403530:	ldrb	w9, [x13, x19]
  403534:	add	x12, x12, x9, lsl #2
  403538:	mov	w10, wzr
  40353c:	mov	w8, wzr
  403540:	mov	w26, #0x1                   	// #1
  403544:	mov	w11, #0x6e                  	// #110
  403548:	mov	w9, #0x61                  	// #97
  40354c:	br	x12
  403550:	ldur	w9, [x29, #-24]
  403554:	tbnz	w9, #0, 403574 <ferror@plt+0x1874>
  403558:	ldur	x10, [x29, #-40]
  40355c:	lsr	w9, w19, #5
  403560:	ldr	w9, [x10, w9, uxtw #2]
  403564:	lsr	w9, w9, w19
  403568:	tbz	w9, #0, 403574 <ferror@plt+0x1874>
  40356c:	mov	w9, w19
  403570:	b	40357c <ferror@plt+0x187c>
  403574:	mov	w9, w19
  403578:	cbz	w27, 40379c <ferror@plt+0x1a9c>
  40357c:	tbnz	w16, #0, 403d28 <ferror@plt+0x2028>
  403580:	cmp	w4, #0x2
  403584:	cset	w8, ne  // ne = any
  403588:	orr	w8, w8, w14
  40358c:	tbnz	w8, #0, 4035d0 <ferror@plt+0x18d0>
  403590:	cmp	x20, x22
  403594:	b.cs	4035a0 <ferror@plt+0x18a0>  // b.hs, b.nlast
  403598:	mov	w8, #0x27                  	// #39
  40359c:	strb	w8, [x21, x20]
  4035a0:	add	x8, x20, #0x1
  4035a4:	cmp	x8, x22
  4035a8:	b.cs	4035b4 <ferror@plt+0x18b4>  // b.hs, b.nlast
  4035ac:	mov	w10, #0x24                  	// #36
  4035b0:	strb	w10, [x21, x8]
  4035b4:	add	x8, x20, #0x2
  4035b8:	cmp	x8, x22
  4035bc:	b.cs	4035c8 <ferror@plt+0x18c8>  // b.hs, b.nlast
  4035c0:	mov	w10, #0x27                  	// #39
  4035c4:	strb	w10, [x21, x8]
  4035c8:	add	x20, x20, #0x3
  4035cc:	mov	w14, #0x1                   	// #1
  4035d0:	cmp	x20, x22
  4035d4:	b.cs	4035e0 <ferror@plt+0x18e0>  // b.hs, b.nlast
  4035d8:	mov	w8, #0x5c                  	// #92
  4035dc:	strb	w8, [x21, x20]
  4035e0:	add	x20, x20, #0x1
  4035e4:	b	4037d4 <ferror@plt+0x1ad4>
  4035e8:	cmp	x28, #0x1
  4035ec:	b.eq	403610 <ferror@plt+0x1910>  // b.none
  4035f0:	cmn	x28, #0x1
  4035f4:	b.ne	403614 <ferror@plt+0x1914>  // b.any
  4035f8:	ldrb	w8, [x24, #1]
  4035fc:	cbz	w8, 403610 <ferror@plt+0x1910>
  403600:	mov	w8, wzr
  403604:	mov	w26, wzr
  403608:	mov	x28, #0xffffffffffffffff    	// #-1
  40360c:	b	403550 <ferror@plt+0x1850>
  403610:	cbz	x23, 403620 <ferror@plt+0x1920>
  403614:	mov	w8, wzr
  403618:	mov	w26, wzr
  40361c:	b	403550 <ferror@plt+0x1850>
  403620:	mov	w10, #0x1                   	// #1
  403624:	cmp	w4, #0x2
  403628:	b.ne	403630 <ferror@plt+0x1930>  // b.any
  40362c:	tbnz	w16, #0, 403d28 <ferror@plt+0x2028>
  403630:	mov	w8, wzr
  403634:	mov	w26, w10
  403638:	b	403550 <ferror@plt+0x1850>
  40363c:	cmp	w4, #0x2
  403640:	b.ne	403784 <ferror@plt+0x1a84>  // b.any
  403644:	tbz	w16, #0, 403790 <ferror@plt+0x1a90>
  403648:	b	403d28 <ferror@plt+0x2028>
  40364c:	mov	w9, #0x66                  	// #102
  403650:	b	4037f0 <ferror@plt+0x1af0>
  403654:	mov	w11, #0x74                  	// #116
  403658:	b	403668 <ferror@plt+0x1968>
  40365c:	mov	w9, #0x62                  	// #98
  403660:	b	4037f0 <ferror@plt+0x1af0>
  403664:	mov	w11, #0x72                  	// #114
  403668:	ldr	w8, [sp, #84]
  40366c:	mov	w9, w11
  403670:	tbnz	w8, #0, 4037f0 <ferror@plt+0x1af0>
  403674:	b	403d28 <ferror@plt+0x2028>
  403678:	ldur	w8, [x29, #-72]
  40367c:	tbz	w8, #0, 403804 <ferror@plt+0x1b04>
  403680:	cmp	w4, #0x2
  403684:	tbnz	w16, #0, 403e38 <ferror@plt+0x2138>
  403688:	cset	w8, ne  // ne = any
  40368c:	orr	w8, w8, w14
  403690:	tbz	w8, #0, 403b38 <ferror@plt+0x1e38>
  403694:	mov	x8, x20
  403698:	b	403b78 <ferror@plt+0x1e78>
  40369c:	cmp	w4, #0x5
  4036a0:	b.eq	403928 <ferror@plt+0x1c28>  // b.none
  4036a4:	cmp	w4, #0x2
  4036a8:	b.ne	4039d8 <ferror@plt+0x1cd8>  // b.any
  4036ac:	tbz	w16, #0, 4039d8 <ferror@plt+0x1cd8>
  4036b0:	b	403d28 <ferror@plt+0x2028>
  4036b4:	mov	w9, #0x76                  	// #118
  4036b8:	b	4037f0 <ferror@plt+0x1af0>
  4036bc:	cmp	w4, #0x2
  4036c0:	b.ne	403814 <ferror@plt+0x1b14>  // b.any
  4036c4:	tbnz	w16, #0, 403d28 <ferror@plt+0x2028>
  4036c8:	ldr	x10, [sp, #64]
  4036cc:	cmp	x22, #0x0
  4036d0:	cset	w8, eq  // eq = none
  4036d4:	cmp	x10, #0x0
  4036d8:	cset	w9, ne  // ne = any
  4036dc:	orr	w8, w9, w8
  4036e0:	cmp	w8, #0x0
  4036e4:	csel	x10, x10, x22, ne  // ne = any
  4036e8:	csel	x22, x22, xzr, ne  // ne = any
  4036ec:	cmp	x20, x22
  4036f0:	str	x10, [sp, #64]
  4036f4:	b.cs	403700 <ferror@plt+0x1a00>  // b.hs, b.nlast
  4036f8:	mov	w8, #0x27                  	// #39
  4036fc:	strb	w8, [x21, x20]
  403700:	add	x8, x20, #0x1
  403704:	cmp	x8, x22
  403708:	b.cs	403714 <ferror@plt+0x1a14>  // b.hs, b.nlast
  40370c:	mov	w9, #0x5c                  	// #92
  403710:	strb	w9, [x21, x8]
  403714:	add	x8, x20, #0x2
  403718:	cmp	x8, x22
  40371c:	b.cs	403728 <ferror@plt+0x1a28>  // b.hs, b.nlast
  403720:	mov	w9, #0x27                  	// #39
  403724:	strb	w9, [x21, x8]
  403728:	mov	w14, wzr
  40372c:	mov	w8, wzr
  403730:	add	x20, x20, #0x3
  403734:	b	403818 <ferror@plt+0x1b18>
  403738:	ldr	x8, [sp, #48]
  40373c:	str	w14, [sp, #28]
  403740:	cmp	x8, #0x1
  403744:	b.ne	40382c <ferror@plt+0x1b2c>  // b.any
  403748:	bl	401b80 <__ctype_b_loc@plt>
  40374c:	ldr	x8, [x0]
  403750:	mov	w11, #0x1                   	// #1
  403754:	ldrh	w8, [x8, x19, lsl #1]
  403758:	ubfx	w26, w8, #14, #1
  40375c:	ldr	w8, [sp, #60]
  403760:	ldp	w16, w4, [x29, #-48]
  403764:	ldr	w14, [sp, #28]
  403768:	ldur	w17, [x29, #-52]
  40376c:	cmp	x11, #0x1
  403770:	orr	w8, w26, w8
  403774:	b.hi	4039e8 <ferror@plt+0x1ce8>  // b.pmore
  403778:	tbz	w8, #0, 4039e8 <ferror@plt+0x1ce8>
  40377c:	mov	w8, wzr
  403780:	b	403550 <ferror@plt+0x1850>
  403784:	ldr	w8, [sp, #56]
  403788:	mov	w9, #0x5c                  	// #92
  40378c:	tbz	w8, #0, 4037f0 <ferror@plt+0x1af0>
  403790:	mov	w8, wzr
  403794:	mov	w26, wzr
  403798:	mov	w19, #0x5c                  	// #92
  40379c:	tbnz	w8, #0, 4037d0 <ferror@plt+0x1ad0>
  4037a0:	tbz	w14, #0, 4037d0 <ferror@plt+0x1ad0>
  4037a4:	cmp	x20, x22
  4037a8:	b.cs	4037b4 <ferror@plt+0x1ab4>  // b.hs, b.nlast
  4037ac:	mov	w8, #0x27                  	// #39
  4037b0:	strb	w8, [x21, x20]
  4037b4:	add	x8, x20, #0x1
  4037b8:	cmp	x8, x22
  4037bc:	b.cs	4037c8 <ferror@plt+0x1ac8>  // b.hs, b.nlast
  4037c0:	mov	w9, #0x27                  	// #39
  4037c4:	strb	w9, [x21, x8]
  4037c8:	mov	w14, wzr
  4037cc:	add	x20, x20, #0x2
  4037d0:	mov	w9, w19
  4037d4:	cmp	x20, x22
  4037d8:	b.cs	4037e0 <ferror@plt+0x1ae0>  // b.hs, b.nlast
  4037dc:	strb	w9, [x21, x20]
  4037e0:	add	x20, x20, #0x1
  4037e4:	and	w25, w25, w26
  4037e8:	add	x23, x23, #0x1
  4037ec:	b	40347c <ferror@plt+0x177c>
  4037f0:	ldur	w10, [x29, #-72]
  4037f4:	mov	w8, wzr
  4037f8:	mov	w26, wzr
  4037fc:	tbz	w10, #0, 403550 <ferror@plt+0x1850>
  403800:	b	40357c <ferror@plt+0x187c>
  403804:	ldr	w8, [sp, #80]
  403808:	tbnz	w8, #0, 4037e8 <ferror@plt+0x1ae8>
  40380c:	mov	w19, wzr
  403810:	b	403614 <ferror@plt+0x1914>
  403814:	mov	w8, wzr
  403818:	mov	w9, #0x1                   	// #1
  40381c:	mov	w19, #0x27                  	// #39
  403820:	str	w9, [sp, #72]
  403824:	mov	w26, #0x1                   	// #1
  403828:	b	403550 <ferror@plt+0x1850>
  40382c:	cmn	x28, #0x1
  403830:	stur	xzr, [x29, #-16]
  403834:	b.ne	403844 <ferror@plt+0x1b44>  // b.any
  403838:	mov	x0, x24
  40383c:	bl	4018e0 <strlen@plt>
  403840:	mov	x28, x0
  403844:	ldr	x8, [sp, #96]
  403848:	mov	x11, xzr
  40384c:	mov	w26, #0x1                   	// #1
  403850:	str	x21, [sp, #32]
  403854:	add	x8, x8, x23
  403858:	str	x8, [sp, #16]
  40385c:	add	x21, x11, x23
  403860:	add	x1, x24, x21
  403864:	sub	x2, x28, x21
  403868:	sub	x0, x29, #0x14
  40386c:	sub	x3, x29, #0x10
  403870:	str	x11, [sp, #40]
  403874:	bl	4066ec <ferror@plt+0x49ec>
  403878:	cbz	x0, 403c30 <ferror@plt+0x1f30>
  40387c:	mov	x24, x0
  403880:	cmn	x0, #0x1
  403884:	b.eq	403c2c <ferror@plt+0x1f2c>  // b.none
  403888:	cmn	x24, #0x2
  40388c:	b.eq	403bf0 <ferror@plt+0x1ef0>  // b.none
  403890:	ldr	w9, [sp, #76]
  403894:	ldr	x21, [sp, #32]
  403898:	cmp	x24, #0x2
  40389c:	cset	w8, cc  // cc = lo, ul, last
  4038a0:	eor	w9, w9, #0x1
  4038a4:	mov	x12, #0x2b                  	// #43
  4038a8:	orr	w8, w9, w8
  4038ac:	mov	w11, #0x1                   	// #1
  4038b0:	movk	x12, #0x2, lsl #32
  4038b4:	tbnz	w8, #0, 4038f0 <ferror@plt+0x1bf0>
  4038b8:	ldr	x9, [sp, #40]
  4038bc:	ldr	x10, [sp, #16]
  4038c0:	sub	x8, x24, #0x1
  4038c4:	add	x9, x10, x9
  4038c8:	ldrb	w10, [x9]
  4038cc:	sub	w10, w10, #0x5b
  4038d0:	cmp	w10, #0x21
  4038d4:	b.hi	4038e4 <ferror@plt+0x1be4>  // b.pmore
  4038d8:	lsl	x10, x11, x10
  4038dc:	tst	x10, x12
  4038e0:	b.ne	403d5c <ferror@plt+0x205c>  // b.any
  4038e4:	subs	x8, x8, #0x1
  4038e8:	add	x9, x9, #0x1
  4038ec:	b.ne	4038c8 <ferror@plt+0x1bc8>  // b.any
  4038f0:	ldur	w0, [x29, #-20]
  4038f4:	bl	401cc0 <iswprint@plt>
  4038f8:	ldr	x21, [sp, #40]
  4038fc:	cmp	w0, #0x0
  403900:	cset	w8, ne  // ne = any
  403904:	sub	x0, x29, #0x10
  403908:	and	w26, w26, w8
  40390c:	add	x21, x24, x21
  403910:	bl	401b20 <mbsinit@plt>
  403914:	mov	x11, x21
  403918:	ldr	x21, [sp, #32]
  40391c:	ldur	x24, [x29, #-80]
  403920:	cbz	w0, 40385c <ferror@plt+0x1b5c>
  403924:	b	40375c <ferror@plt+0x1a5c>
  403928:	ldr	w8, [sp, #80]
  40392c:	tbz	w8, #2, 4039d8 <ferror@plt+0x1cd8>
  403930:	add	x9, x23, #0x2
  403934:	cmp	x9, x28
  403938:	b.cs	4039d8 <ferror@plt+0x1cd8>  // b.hs, b.nlast
  40393c:	add	x8, x23, x24
  403940:	ldrb	w8, [x8, #1]
  403944:	cmp	w8, #0x3f
  403948:	b.ne	4039d8 <ferror@plt+0x1cd8>  // b.any
  40394c:	ldrb	w19, [x24, x9]
  403950:	mov	w8, wzr
  403954:	cmp	w19, #0x3e
  403958:	b.hi	403c44 <ferror@plt+0x1f44>  // b.pmore
  40395c:	mov	w10, #0x1                   	// #1
  403960:	mov	x11, #0xa38200000000        	// #179778741075968
  403964:	lsl	x10, x10, x19
  403968:	movk	x11, #0x7000, lsl #48
  40396c:	tst	x10, x11
  403970:	b.eq	403c44 <ferror@plt+0x1f44>  // b.none
  403974:	tbnz	w16, #0, 403d28 <ferror@plt+0x2028>
  403978:	cmp	x20, x22
  40397c:	b.cs	403988 <ferror@plt+0x1c88>  // b.hs, b.nlast
  403980:	mov	w8, #0x3f                  	// #63
  403984:	strb	w8, [x21, x20]
  403988:	add	x8, x20, #0x1
  40398c:	cmp	x8, x22
  403990:	b.cs	40399c <ferror@plt+0x1c9c>  // b.hs, b.nlast
  403994:	mov	w10, #0x22                  	// #34
  403998:	strb	w10, [x21, x8]
  40399c:	add	x8, x20, #0x2
  4039a0:	cmp	x8, x22
  4039a4:	b.cs	4039b0 <ferror@plt+0x1cb0>  // b.hs, b.nlast
  4039a8:	mov	w10, #0x22                  	// #34
  4039ac:	strb	w10, [x21, x8]
  4039b0:	add	x8, x20, #0x3
  4039b4:	cmp	x8, x22
  4039b8:	b.cs	4039c4 <ferror@plt+0x1cc4>  // b.hs, b.nlast
  4039bc:	mov	w10, #0x3f                  	// #63
  4039c0:	strb	w10, [x21, x8]
  4039c4:	mov	w8, wzr
  4039c8:	mov	w26, wzr
  4039cc:	add	x20, x20, #0x4
  4039d0:	mov	x23, x9
  4039d4:	b	403550 <ferror@plt+0x1850>
  4039d8:	mov	w8, wzr
  4039dc:	mov	w26, wzr
  4039e0:	mov	w19, #0x3f                  	// #63
  4039e4:	b	403550 <ferror@plt+0x1850>
  4039e8:	mov	w10, wzr
  4039ec:	add	x9, x11, x23
  4039f0:	tbz	w8, #0, 403a50 <ferror@plt+0x1d50>
  4039f4:	b	403afc <ferror@plt+0x1dfc>
  4039f8:	and	w12, w10, #0x1
  4039fc:	orn	w12, w12, w14
  403a00:	tbnz	w12, #0, 403a30 <ferror@plt+0x1d30>
  403a04:	cmp	x20, x22
  403a08:	b.cs	403a14 <ferror@plt+0x1d14>  // b.hs, b.nlast
  403a0c:	mov	w12, #0x27                  	// #39
  403a10:	strb	w12, [x21, x20]
  403a14:	add	x12, x20, #0x1
  403a18:	cmp	x12, x22
  403a1c:	b.cs	403a28 <ferror@plt+0x1d28>  // b.hs, b.nlast
  403a20:	mov	w13, #0x27                  	// #39
  403a24:	strb	w13, [x21, x12]
  403a28:	mov	w14, wzr
  403a2c:	add	x20, x20, #0x2
  403a30:	cmp	x20, x22
  403a34:	b.cs	403a3c <ferror@plt+0x1d3c>  // b.hs, b.nlast
  403a38:	strb	w19, [x21, x20]
  403a3c:	ldr	x12, [sp, #96]
  403a40:	add	x20, x20, #0x1
  403a44:	ldrb	w19, [x12, x23]
  403a48:	mov	x23, x11
  403a4c:	tbnz	w8, #0, 403afc <ferror@plt+0x1dfc>
  403a50:	tbnz	w16, #0, 403d28 <ferror@plt+0x2028>
  403a54:	cmp	w4, #0x2
  403a58:	cset	w10, ne  // ne = any
  403a5c:	orr	w10, w10, w14
  403a60:	tbnz	w10, #0, 403aa4 <ferror@plt+0x1da4>
  403a64:	cmp	x20, x22
  403a68:	b.cs	403a74 <ferror@plt+0x1d74>  // b.hs, b.nlast
  403a6c:	mov	w10, #0x27                  	// #39
  403a70:	strb	w10, [x21, x20]
  403a74:	add	x10, x20, #0x1
  403a78:	cmp	x10, x22
  403a7c:	b.cs	403a88 <ferror@plt+0x1d88>  // b.hs, b.nlast
  403a80:	mov	w11, #0x24                  	// #36
  403a84:	strb	w11, [x21, x10]
  403a88:	add	x10, x20, #0x2
  403a8c:	cmp	x10, x22
  403a90:	b.cs	403a9c <ferror@plt+0x1d9c>  // b.hs, b.nlast
  403a94:	mov	w11, #0x27                  	// #39
  403a98:	strb	w11, [x21, x10]
  403a9c:	add	x20, x20, #0x3
  403aa0:	mov	w14, #0x1                   	// #1
  403aa4:	cmp	x20, x22
  403aa8:	b.cs	403ab4 <ferror@plt+0x1db4>  // b.hs, b.nlast
  403aac:	mov	w10, #0x5c                  	// #92
  403ab0:	strb	w10, [x21, x20]
  403ab4:	add	x10, x20, #0x1
  403ab8:	cmp	x10, x22
  403abc:	b.cs	403acc <ferror@plt+0x1dcc>  // b.hs, b.nlast
  403ac0:	mov	w11, #0x30                  	// #48
  403ac4:	bfxil	w11, w19, #6, #2
  403ac8:	strb	w11, [x21, x10]
  403acc:	add	x10, x20, #0x2
  403ad0:	cmp	x10, x22
  403ad4:	b.cs	403ae4 <ferror@plt+0x1de4>  // b.hs, b.nlast
  403ad8:	mov	w11, #0x30                  	// #48
  403adc:	bfxil	w11, w19, #3, #3
  403ae0:	strb	w11, [x21, x10]
  403ae4:	mov	w11, #0x30                  	// #48
  403ae8:	bfxil	w11, w19, #0, #3
  403aec:	add	x20, x20, #0x3
  403af0:	mov	w10, #0x1                   	// #1
  403af4:	mov	w19, w11
  403af8:	b	403b20 <ferror@plt+0x1e20>
  403afc:	tbz	w27, #0, 403b1c <ferror@plt+0x1e1c>
  403b00:	cmp	x20, x22
  403b04:	b.cs	403b10 <ferror@plt+0x1e10>  // b.hs, b.nlast
  403b08:	mov	w11, #0x5c                  	// #92
  403b0c:	strb	w11, [x21, x20]
  403b10:	mov	w27, wzr
  403b14:	add	x20, x20, #0x1
  403b18:	b	403b20 <ferror@plt+0x1e20>
  403b1c:	mov	w27, wzr
  403b20:	add	x11, x23, #0x1
  403b24:	cmp	x9, x11
  403b28:	b.hi	4039f8 <ferror@plt+0x1cf8>  // b.pmore
  403b2c:	and	w8, w10, #0x1
  403b30:	tbz	w8, #0, 4037a0 <ferror@plt+0x1aa0>
  403b34:	b	4037d0 <ferror@plt+0x1ad0>
  403b38:	cmp	x20, x22
  403b3c:	b.cs	403b48 <ferror@plt+0x1e48>  // b.hs, b.nlast
  403b40:	mov	w8, #0x27                  	// #39
  403b44:	strb	w8, [x21, x20]
  403b48:	add	x8, x20, #0x1
  403b4c:	cmp	x8, x22
  403b50:	b.cs	403b5c <ferror@plt+0x1e5c>  // b.hs, b.nlast
  403b54:	mov	w9, #0x24                  	// #36
  403b58:	strb	w9, [x21, x8]
  403b5c:	add	x8, x20, #0x2
  403b60:	cmp	x8, x22
  403b64:	b.cs	403b70 <ferror@plt+0x1e70>  // b.hs, b.nlast
  403b68:	mov	w9, #0x27                  	// #39
  403b6c:	strb	w9, [x21, x8]
  403b70:	add	x8, x20, #0x3
  403b74:	mov	w14, #0x1                   	// #1
  403b78:	cmp	x8, x22
  403b7c:	b.cs	403b88 <ferror@plt+0x1e88>  // b.hs, b.nlast
  403b80:	mov	w9, #0x5c                  	// #92
  403b84:	strb	w9, [x21, x8]
  403b88:	cmp	w4, #0x2
  403b8c:	add	x20, x8, #0x1
  403b90:	b.eq	403be0 <ferror@plt+0x1ee0>  // b.none
  403b94:	add	x9, x23, #0x1
  403b98:	cmp	x9, x28
  403b9c:	b.cs	403be0 <ferror@plt+0x1ee0>  // b.hs, b.nlast
  403ba0:	ldrb	w9, [x24, x9]
  403ba4:	sub	w9, w9, #0x30
  403ba8:	cmp	w9, #0x9
  403bac:	b.hi	403be0 <ferror@plt+0x1ee0>  // b.pmore
  403bb0:	cmp	x20, x22
  403bb4:	b.cs	403bc0 <ferror@plt+0x1ec0>  // b.hs, b.nlast
  403bb8:	mov	w9, #0x30                  	// #48
  403bbc:	strb	w9, [x21, x20]
  403bc0:	add	x9, x8, #0x2
  403bc4:	cmp	x9, x22
  403bc8:	b.cs	403bd4 <ferror@plt+0x1ed4>  // b.hs, b.nlast
  403bcc:	mov	w10, #0x30                  	// #48
  403bd0:	strb	w10, [x21, x9]
  403bd4:	mov	w26, wzr
  403bd8:	add	x20, x8, #0x3
  403bdc:	b	403be4 <ferror@plt+0x1ee4>
  403be0:	mov	w26, wzr
  403be4:	mov	w8, #0x1                   	// #1
  403be8:	mov	w19, #0x30                  	// #48
  403bec:	b	403550 <ferror@plt+0x1850>
  403bf0:	cmp	x28, x21
  403bf4:	b.ls	403c2c <ferror@plt+0x1f2c>  // b.plast
  403bf8:	ldur	x24, [x29, #-80]
  403bfc:	ldp	x21, x11, [sp, #32]
  403c00:	sub	x8, x28, x23
  403c04:	add	x9, x24, x23
  403c08:	ldrb	w10, [x9, x11]
  403c0c:	cbz	w10, 403c3c <ferror@plt+0x1f3c>
  403c10:	add	x11, x11, #0x1
  403c14:	add	x10, x23, x11
  403c18:	cmp	x10, x28
  403c1c:	b.cc	403c08 <ferror@plt+0x1f08>  // b.lo, b.ul, b.last
  403c20:	mov	w26, wzr
  403c24:	mov	x11, x8
  403c28:	b	40375c <ferror@plt+0x1a5c>
  403c2c:	mov	w26, wzr
  403c30:	ldp	x21, x11, [sp, #32]
  403c34:	ldur	x24, [x29, #-80]
  403c38:	b	40375c <ferror@plt+0x1a5c>
  403c3c:	mov	w26, wzr
  403c40:	b	40375c <ferror@plt+0x1a5c>
  403c44:	mov	w19, #0x3f                  	// #63
  403c48:	mov	w26, w8
  403c4c:	b	403550 <ferror@plt+0x1850>
  403c50:	mov	x28, x23
  403c54:	b	403c5c <ferror@plt+0x1f5c>
  403c58:	mov	x28, #0xffffffffffffffff    	// #-1
  403c5c:	cmp	w4, #0x2
  403c60:	ldur	w10, [x29, #-72]
  403c64:	cset	w8, eq  // eq = none
  403c68:	cmp	x20, #0x0
  403c6c:	cset	w9, eq  // eq = none
  403c70:	and	w8, w8, w9
  403c74:	and	w8, w16, w8
  403c78:	tbnz	w8, #0, 403d2c <ferror@plt+0x202c>
  403c7c:	cmp	w4, #0x2
  403c80:	cset	w8, ne  // ne = any
  403c84:	orr	w8, w16, w8
  403c88:	tbnz	w8, #0, 403df8 <ferror@plt+0x20f8>
  403c8c:	ldr	w8, [sp, #72]
  403c90:	eor	w8, w8, #0x1
  403c94:	tbnz	w8, #0, 403df8 <ferror@plt+0x20f8>
  403c98:	tbnz	w25, #0, 403dc8 <ferror@plt+0x20c8>
  403c9c:	ldr	x24, [sp, #64]
  403ca0:	mov	w19, wzr
  403ca4:	cbz	x24, 403df4 <ferror@plt+0x20f4>
  403ca8:	mov	w4, #0x2                   	// #2
  403cac:	mov	w8, w10
  403cb0:	mov	w25, w19
  403cb4:	mov	w16, w19
  403cb8:	cbz	x22, 4032a8 <ferror@plt+0x15a8>
  403cbc:	b	403df8 <ferror@plt+0x20f8>
  403cc0:	mov	w16, wzr
  403cc4:	cbz	x22, 403cd0 <ferror@plt+0x1fd0>
  403cc8:	mov	w8, #0x22                  	// #34
  403ccc:	strb	w8, [x21]
  403cd0:	adrp	x8, 408000 <ferror@plt+0x6300>
  403cd4:	add	x8, x8, #0x47c
  403cd8:	stur	x8, [x29, #-64]
  403cdc:	mov	w8, #0x1                   	// #1
  403ce0:	mov	w20, #0x1                   	// #1
  403ce4:	mov	w4, #0x5                   	// #5
  403ce8:	stur	x8, [x29, #-32]
  403cec:	mov	w9, #0x1                   	// #1
  403cf0:	b	403404 <ferror@plt+0x1704>
  403cf4:	mov	w9, #0x1                   	// #1
  403cf8:	mov	w16, wzr
  403cfc:	cbz	x22, 403d08 <ferror@plt+0x2008>
  403d00:	mov	w8, #0x27                  	// #39
  403d04:	strb	w8, [x21]
  403d08:	adrp	x8, 408000 <ferror@plt+0x6300>
  403d0c:	add	x8, x8, #0x480
  403d10:	stur	x8, [x29, #-64]
  403d14:	mov	w8, #0x1                   	// #1
  403d18:	mov	w4, #0x2                   	// #2
  403d1c:	mov	w20, #0x1                   	// #1
  403d20:	stur	x8, [x29, #-32]
  403d24:	b	403404 <ferror@plt+0x1704>
  403d28:	ldur	w10, [x29, #-72]
  403d2c:	tst	w10, #0x1
  403d30:	mov	w8, #0x2                   	// #2
  403d34:	mov	w9, #0x4                   	// #4
  403d38:	csel	w8, w9, w8, ne  // ne = any
  403d3c:	cmp	w4, #0x2
  403d40:	b.ne	403d48 <ferror@plt+0x2048>  // b.any
  403d44:	mov	w4, w8
  403d48:	ldr	x7, [sp, #88]
  403d4c:	b	403d78 <ferror@plt+0x2078>
  403d50:	ldr	x7, [sp, #88]
  403d54:	ldur	w4, [x29, #-44]
  403d58:	b	403d78 <ferror@plt+0x2078>
  403d5c:	ldur	w8, [x29, #-72]
  403d60:	ldr	x7, [sp, #88]
  403d64:	ldur	x24, [x29, #-80]
  403d68:	mov	w9, #0x4                   	// #4
  403d6c:	tst	w8, #0x1
  403d70:	mov	w8, #0x2                   	// #2
  403d74:	csel	w4, w9, w8, ne  // ne = any
  403d78:	ldr	w8, [sp, #80]
  403d7c:	mov	x0, x21
  403d80:	mov	x1, x22
  403d84:	mov	x2, x24
  403d88:	and	w5, w8, #0xfffffffd
  403d8c:	ldur	x8, [x29, #-88]
  403d90:	mov	x3, x28
  403d94:	mov	x6, xzr
  403d98:	str	x8, [sp]
  403d9c:	bl	403224 <ferror@plt+0x1524>
  403da0:	mov	x20, x0
  403da4:	mov	x0, x20
  403da8:	ldp	x20, x19, [sp, #272]
  403dac:	ldp	x22, x21, [sp, #256]
  403db0:	ldp	x24, x23, [sp, #240]
  403db4:	ldp	x26, x25, [sp, #224]
  403db8:	ldp	x28, x27, [sp, #208]
  403dbc:	ldp	x29, x30, [sp, #192]
  403dc0:	add	sp, sp, #0x120
  403dc4:	ret
  403dc8:	ldur	x8, [x29, #-88]
  403dcc:	ldr	x1, [sp, #64]
  403dd0:	ldur	x2, [x29, #-80]
  403dd4:	ldr	w5, [sp, #80]
  403dd8:	ldur	x6, [x29, #-40]
  403ddc:	ldr	x7, [sp, #88]
  403de0:	mov	w4, #0x5                   	// #5
  403de4:	str	x8, [sp]
  403de8:	mov	x0, x21
  403dec:	mov	x3, x28
  403df0:	b	403d9c <ferror@plt+0x209c>
  403df4:	mov	w16, w19
  403df8:	ldur	x8, [x29, #-64]
  403dfc:	cbz	x8, 403e28 <ferror@plt+0x2128>
  403e00:	tbnz	w16, #0, 403e28 <ferror@plt+0x2128>
  403e04:	ldrb	w9, [x8]
  403e08:	cbz	w9, 403e28 <ferror@plt+0x2128>
  403e0c:	add	x8, x8, #0x1
  403e10:	cmp	x20, x22
  403e14:	b.cs	403e1c <ferror@plt+0x211c>  // b.hs, b.nlast
  403e18:	strb	w9, [x21, x20]
  403e1c:	ldrb	w9, [x8], #1
  403e20:	add	x20, x20, #0x1
  403e24:	cbnz	w9, 403e10 <ferror@plt+0x2110>
  403e28:	cmp	x20, x22
  403e2c:	b.cs	403da4 <ferror@plt+0x20a4>  // b.hs, b.nlast
  403e30:	strb	wzr, [x21, x20]
  403e34:	b	403da4 <ferror@plt+0x20a4>
  403e38:	b.ne	403d48 <ferror@plt+0x2048>  // b.any
  403e3c:	mov	w4, #0x4                   	// #4
  403e40:	b	403d48 <ferror@plt+0x2048>
  403e44:	bl	401b00 <abort@plt>
  403e48:	mov	x3, x2
  403e4c:	mov	x2, xzr
  403e50:	b	403e54 <ferror@plt+0x2154>
  403e54:	sub	sp, sp, #0x70
  403e58:	adrp	x8, 419000 <ferror@plt+0x17300>
  403e5c:	add	x8, x8, #0x310
  403e60:	cmp	x3, #0x0
  403e64:	stp	x29, x30, [sp, #16]
  403e68:	stp	x28, x27, [sp, #32]
  403e6c:	stp	x26, x25, [sp, #48]
  403e70:	stp	x24, x23, [sp, #64]
  403e74:	stp	x22, x21, [sp, #80]
  403e78:	stp	x20, x19, [sp, #96]
  403e7c:	add	x29, sp, #0x10
  403e80:	mov	x19, x2
  403e84:	mov	x22, x1
  403e88:	mov	x23, x0
  403e8c:	csel	x21, x8, x3, eq  // eq = none
  403e90:	bl	401ce0 <__errno_location@plt>
  403e94:	ldp	w4, w8, [x21]
  403e98:	cmp	x19, #0x0
  403e9c:	ldp	x7, x9, [x21, #40]
  403ea0:	ldr	w28, [x0]
  403ea4:	cset	w10, eq  // eq = none
  403ea8:	orr	w25, w8, w10
  403eac:	add	x26, x21, #0x8
  403eb0:	mov	x24, x0
  403eb4:	mov	x0, xzr
  403eb8:	mov	x1, xzr
  403ebc:	mov	x2, x23
  403ec0:	mov	x3, x22
  403ec4:	mov	w5, w25
  403ec8:	mov	x6, x26
  403ecc:	str	x9, [sp]
  403ed0:	bl	403224 <ferror@plt+0x1524>
  403ed4:	add	x27, x0, #0x1
  403ed8:	mov	x20, x0
  403edc:	mov	x0, x27
  403ee0:	bl	405a04 <ferror@plt+0x3d04>
  403ee4:	ldr	w4, [x21]
  403ee8:	ldp	x7, x8, [x21, #40]
  403eec:	mov	x1, x27
  403ef0:	mov	x2, x23
  403ef4:	mov	x3, x22
  403ef8:	mov	w5, w25
  403efc:	mov	x6, x26
  403f00:	mov	x21, x0
  403f04:	str	x8, [sp]
  403f08:	bl	403224 <ferror@plt+0x1524>
  403f0c:	str	w28, [x24]
  403f10:	cbz	x19, 403f18 <ferror@plt+0x2218>
  403f14:	str	x20, [x19]
  403f18:	mov	x0, x21
  403f1c:	ldp	x20, x19, [sp, #96]
  403f20:	ldp	x22, x21, [sp, #80]
  403f24:	ldp	x24, x23, [sp, #64]
  403f28:	ldp	x26, x25, [sp, #48]
  403f2c:	ldp	x28, x27, [sp, #32]
  403f30:	ldp	x29, x30, [sp, #16]
  403f34:	add	sp, sp, #0x70
  403f38:	ret
  403f3c:	stp	x29, x30, [sp, #-64]!
  403f40:	stp	x20, x19, [sp, #48]
  403f44:	adrp	x20, 419000 <ferror@plt+0x17300>
  403f48:	stp	x22, x21, [sp, #32]
  403f4c:	ldr	w8, [x20, #616]
  403f50:	adrp	x21, 419000 <ferror@plt+0x17300>
  403f54:	ldr	x19, [x21, #608]
  403f58:	str	x23, [sp, #16]
  403f5c:	cmp	w8, #0x2
  403f60:	mov	x29, sp
  403f64:	b.lt	403f88 <ferror@plt+0x2288>  // b.tstop
  403f68:	add	x22, x19, #0x18
  403f6c:	mov	w23, #0x1                   	// #1
  403f70:	ldr	x0, [x22], #16
  403f74:	bl	401bb0 <free@plt>
  403f78:	ldrsw	x8, [x20, #616]
  403f7c:	add	x23, x23, #0x1
  403f80:	cmp	x23, x8
  403f84:	b.lt	403f70 <ferror@plt+0x2270>  // b.tstop
  403f88:	ldr	x0, [x19, #8]
  403f8c:	adrp	x23, 419000 <ferror@plt+0x17300>
  403f90:	add	x23, x23, #0x348
  403f94:	adrp	x22, 419000 <ferror@plt+0x17300>
  403f98:	cmp	x0, x23
  403f9c:	add	x22, x22, #0x270
  403fa0:	b.eq	403fb0 <ferror@plt+0x22b0>  // b.none
  403fa4:	bl	401bb0 <free@plt>
  403fa8:	mov	w8, #0x100                 	// #256
  403fac:	stp	x8, x23, [x22]
  403fb0:	cmp	x19, x22
  403fb4:	b.eq	403fc4 <ferror@plt+0x22c4>  // b.none
  403fb8:	mov	x0, x19
  403fbc:	bl	401bb0 <free@plt>
  403fc0:	str	x22, [x21, #608]
  403fc4:	mov	w8, #0x1                   	// #1
  403fc8:	str	w8, [x20, #616]
  403fcc:	ldp	x20, x19, [sp, #48]
  403fd0:	ldp	x22, x21, [sp, #32]
  403fd4:	ldr	x23, [sp, #16]
  403fd8:	ldp	x29, x30, [sp], #64
  403fdc:	ret
  403fe0:	adrp	x3, 419000 <ferror@plt+0x17300>
  403fe4:	add	x3, x3, #0x310
  403fe8:	mov	x2, #0xffffffffffffffff    	// #-1
  403fec:	b	403ff0 <ferror@plt+0x22f0>
  403ff0:	sub	sp, sp, #0x80
  403ff4:	stp	x29, x30, [sp, #32]
  403ff8:	add	x29, sp, #0x20
  403ffc:	stp	x28, x27, [sp, #48]
  404000:	stp	x26, x25, [sp, #64]
  404004:	stp	x24, x23, [sp, #80]
  404008:	stp	x22, x21, [sp, #96]
  40400c:	stp	x20, x19, [sp, #112]
  404010:	mov	x22, x3
  404014:	stur	x2, [x29, #-8]
  404018:	mov	x21, x1
  40401c:	mov	w23, w0
  404020:	bl	401ce0 <__errno_location@plt>
  404024:	tbnz	w23, #31, 404174 <ferror@plt+0x2474>
  404028:	adrp	x25, 419000 <ferror@plt+0x17300>
  40402c:	ldr	w8, [x25, #616]
  404030:	adrp	x28, 419000 <ferror@plt+0x17300>
  404034:	ldr	w20, [x0]
  404038:	ldr	x27, [x28, #608]
  40403c:	mov	x19, x0
  404040:	cmp	w8, w23
  404044:	b.gt	4040b0 <ferror@plt+0x23b0>
  404048:	mov	w8, #0x7fffffff            	// #2147483647
  40404c:	cmp	w23, w8
  404050:	stur	w20, [x29, #-12]
  404054:	b.eq	404178 <ferror@plt+0x2478>  // b.none
  404058:	adrp	x20, 419000 <ferror@plt+0x17300>
  40405c:	add	x20, x20, #0x270
  404060:	add	w26, w23, #0x1
  404064:	cmp	x27, x20
  404068:	csel	x0, xzr, x27, eq  // eq = none
  40406c:	sbfiz	x1, x26, #4, #32
  404070:	bl	405a54 <ferror@plt+0x3d54>
  404074:	mov	x24, x0
  404078:	cmp	x27, x20
  40407c:	str	x0, [x28, #608]
  404080:	b.ne	40408c <ferror@plt+0x238c>  // b.any
  404084:	ldr	q0, [x20]
  404088:	str	q0, [x24]
  40408c:	ldrsw	x8, [x25, #616]
  404090:	mov	w1, wzr
  404094:	add	x0, x24, x8, lsl #4
  404098:	sub	w8, w26, w8
  40409c:	sbfiz	x2, x8, #4, #32
  4040a0:	bl	401a50 <memset@plt>
  4040a4:	ldur	w20, [x29, #-12]
  4040a8:	mov	x27, x24
  4040ac:	str	w26, [x25, #616]
  4040b0:	add	x28, x27, w23, uxtw #4
  4040b4:	mov	x27, x28
  4040b8:	ldr	x26, [x28]
  4040bc:	ldr	x23, [x27, #8]!
  4040c0:	ldp	w4, w8, [x22]
  4040c4:	ldp	x7, x9, [x22, #40]
  4040c8:	ldur	x3, [x29, #-8]
  4040cc:	add	x24, x22, #0x8
  4040d0:	orr	w25, w8, #0x1
  4040d4:	mov	x0, x23
  4040d8:	mov	x1, x26
  4040dc:	mov	x2, x21
  4040e0:	mov	w5, w25
  4040e4:	mov	x6, x24
  4040e8:	str	x9, [sp]
  4040ec:	bl	403224 <ferror@plt+0x1524>
  4040f0:	cmp	x26, x0
  4040f4:	b.hi	40414c <ferror@plt+0x244c>  // b.pmore
  4040f8:	adrp	x8, 419000 <ferror@plt+0x17300>
  4040fc:	add	x8, x8, #0x348
  404100:	add	x26, x0, #0x1
  404104:	cmp	x23, x8
  404108:	str	x26, [x28]
  40410c:	b.eq	404118 <ferror@plt+0x2418>  // b.none
  404110:	mov	x0, x23
  404114:	bl	401bb0 <free@plt>
  404118:	mov	x0, x26
  40411c:	bl	405a04 <ferror@plt+0x3d04>
  404120:	str	x0, [x27]
  404124:	ldr	w4, [x22]
  404128:	ldp	x7, x8, [x22, #40]
  40412c:	ldur	x3, [x29, #-8]
  404130:	mov	x1, x26
  404134:	mov	x2, x21
  404138:	mov	w5, w25
  40413c:	mov	x6, x24
  404140:	mov	x23, x0
  404144:	str	x8, [sp]
  404148:	bl	403224 <ferror@plt+0x1524>
  40414c:	str	w20, [x19]
  404150:	mov	x0, x23
  404154:	ldp	x20, x19, [sp, #112]
  404158:	ldp	x22, x21, [sp, #96]
  40415c:	ldp	x24, x23, [sp, #80]
  404160:	ldp	x26, x25, [sp, #64]
  404164:	ldp	x28, x27, [sp, #48]
  404168:	ldp	x29, x30, [sp, #32]
  40416c:	add	sp, sp, #0x80
  404170:	ret
  404174:	bl	401b00 <abort@plt>
  404178:	bl	405c40 <ferror@plt+0x3f40>
  40417c:	adrp	x3, 419000 <ferror@plt+0x17300>
  404180:	add	x3, x3, #0x310
  404184:	b	403ff0 <ferror@plt+0x22f0>
  404188:	adrp	x3, 419000 <ferror@plt+0x17300>
  40418c:	add	x3, x3, #0x310
  404190:	mov	x2, #0xffffffffffffffff    	// #-1
  404194:	mov	x1, x0
  404198:	mov	w0, wzr
  40419c:	b	403ff0 <ferror@plt+0x22f0>
  4041a0:	adrp	x3, 419000 <ferror@plt+0x17300>
  4041a4:	mov	x2, x1
  4041a8:	add	x3, x3, #0x310
  4041ac:	mov	x1, x0
  4041b0:	mov	w0, wzr
  4041b4:	b	403ff0 <ferror@plt+0x22f0>
  4041b8:	sub	sp, sp, #0x50
  4041bc:	movi	v0.2d, #0x0
  4041c0:	cmp	w1, #0xa
  4041c4:	stp	x29, x30, [sp, #64]
  4041c8:	add	x29, sp, #0x40
  4041cc:	str	xzr, [sp, #48]
  4041d0:	stp	q0, q0, [sp, #16]
  4041d4:	str	q0, [sp]
  4041d8:	b.eq	404200 <ferror@plt+0x2500>  // b.none
  4041dc:	mov	x8, x2
  4041e0:	str	w1, [sp]
  4041e4:	mov	x3, sp
  4041e8:	mov	x2, #0xffffffffffffffff    	// #-1
  4041ec:	mov	x1, x8
  4041f0:	bl	403ff0 <ferror@plt+0x22f0>
  4041f4:	ldp	x29, x30, [sp, #64]
  4041f8:	add	sp, sp, #0x50
  4041fc:	ret
  404200:	bl	401b00 <abort@plt>
  404204:	sub	sp, sp, #0x50
  404208:	movi	v0.2d, #0x0
  40420c:	cmp	w1, #0xa
  404210:	stp	x29, x30, [sp, #64]
  404214:	add	x29, sp, #0x40
  404218:	str	xzr, [sp, #48]
  40421c:	stp	q0, q0, [sp, #16]
  404220:	str	q0, [sp]
  404224:	b.eq	40424c <ferror@plt+0x254c>  // b.none
  404228:	mov	x8, x3
  40422c:	str	w1, [sp]
  404230:	mov	x3, sp
  404234:	mov	x1, x2
  404238:	mov	x2, x8
  40423c:	bl	403ff0 <ferror@plt+0x22f0>
  404240:	ldp	x29, x30, [sp, #64]
  404244:	add	sp, sp, #0x50
  404248:	ret
  40424c:	bl	401b00 <abort@plt>
  404250:	mov	x2, x1
  404254:	mov	w1, w0
  404258:	mov	w0, wzr
  40425c:	b	4041b8 <ferror@plt+0x24b8>
  404260:	mov	x3, x2
  404264:	mov	x2, x1
  404268:	mov	w1, w0
  40426c:	mov	w0, wzr
  404270:	b	404204 <ferror@plt+0x2504>
  404274:	sub	sp, sp, #0x50
  404278:	adrp	x9, 419000 <ferror@plt+0x17300>
  40427c:	add	x9, x9, #0x310
  404280:	ldp	q0, q1, [x9]
  404284:	ubfx	w10, w2, #5, #3
  404288:	mov	x11, sp
  40428c:	mov	x8, x1
  404290:	stp	q0, q1, [sp]
  404294:	ldr	q0, [x9, #32]
  404298:	ldr	x9, [x9, #48]
  40429c:	mov	x1, x0
  4042a0:	mov	x3, sp
  4042a4:	str	q0, [sp, #32]
  4042a8:	str	x9, [sp, #48]
  4042ac:	add	x9, x11, w10, uxtw #2
  4042b0:	ldr	w10, [x9, #8]
  4042b4:	mov	w0, wzr
  4042b8:	stp	x29, x30, [sp, #64]
  4042bc:	add	x29, sp, #0x40
  4042c0:	lsr	w11, w10, w2
  4042c4:	mvn	w11, w11
  4042c8:	and	w11, w11, #0x1
  4042cc:	lsl	w11, w11, w2
  4042d0:	eor	w10, w11, w10
  4042d4:	mov	x2, x8
  4042d8:	str	w10, [x9, #8]
  4042dc:	bl	403ff0 <ferror@plt+0x22f0>
  4042e0:	ldp	x29, x30, [sp, #64]
  4042e4:	add	sp, sp, #0x50
  4042e8:	ret
  4042ec:	sub	sp, sp, #0x50
  4042f0:	adrp	x9, 419000 <ferror@plt+0x17300>
  4042f4:	add	x9, x9, #0x310
  4042f8:	ldp	q0, q1, [x9]
  4042fc:	ubfx	w10, w1, #5, #3
  404300:	mov	x11, sp
  404304:	mov	x8, x0
  404308:	stp	q0, q1, [sp]
  40430c:	ldr	q0, [x9, #32]
  404310:	ldr	x9, [x9, #48]
  404314:	mov	x3, sp
  404318:	mov	x2, #0xffffffffffffffff    	// #-1
  40431c:	str	q0, [sp, #32]
  404320:	str	x9, [sp, #48]
  404324:	add	x9, x11, w10, uxtw #2
  404328:	ldr	w10, [x9, #8]
  40432c:	mov	w0, wzr
  404330:	stp	x29, x30, [sp, #64]
  404334:	add	x29, sp, #0x40
  404338:	lsr	w11, w10, w1
  40433c:	mvn	w11, w11
  404340:	and	w11, w11, #0x1
  404344:	lsl	w11, w11, w1
  404348:	eor	w10, w11, w10
  40434c:	mov	x1, x8
  404350:	str	w10, [x9, #8]
  404354:	bl	403ff0 <ferror@plt+0x22f0>
  404358:	ldp	x29, x30, [sp, #64]
  40435c:	add	sp, sp, #0x50
  404360:	ret
  404364:	sub	sp, sp, #0x50
  404368:	adrp	x8, 419000 <ferror@plt+0x17300>
  40436c:	add	x8, x8, #0x310
  404370:	ldp	q0, q1, [x8]
  404374:	ldr	q2, [x8, #32]
  404378:	ldr	x8, [x8, #48]
  40437c:	mov	x1, x0
  404380:	stp	q0, q1, [sp]
  404384:	ldr	w9, [sp, #12]
  404388:	str	x8, [sp, #48]
  40438c:	mov	x3, sp
  404390:	mov	x2, #0xffffffffffffffff    	// #-1
  404394:	orr	w8, w9, #0x4000000
  404398:	mov	w0, wzr
  40439c:	stp	x29, x30, [sp, #64]
  4043a0:	add	x29, sp, #0x40
  4043a4:	str	q2, [sp, #32]
  4043a8:	str	w8, [sp, #12]
  4043ac:	bl	403ff0 <ferror@plt+0x22f0>
  4043b0:	ldp	x29, x30, [sp, #64]
  4043b4:	add	sp, sp, #0x50
  4043b8:	ret
  4043bc:	sub	sp, sp, #0x50
  4043c0:	adrp	x8, 419000 <ferror@plt+0x17300>
  4043c4:	add	x8, x8, #0x310
  4043c8:	ldp	q0, q1, [x8]
  4043cc:	ldr	q2, [x8, #32]
  4043d0:	ldr	x8, [x8, #48]
  4043d4:	mov	x2, x1
  4043d8:	stp	q0, q1, [sp]
  4043dc:	ldr	w9, [sp, #12]
  4043e0:	mov	x1, x0
  4043e4:	str	x8, [sp, #48]
  4043e8:	mov	x3, sp
  4043ec:	orr	w8, w9, #0x4000000
  4043f0:	mov	w0, wzr
  4043f4:	stp	x29, x30, [sp, #64]
  4043f8:	add	x29, sp, #0x40
  4043fc:	str	q2, [sp, #32]
  404400:	str	w8, [sp, #12]
  404404:	bl	403ff0 <ferror@plt+0x22f0>
  404408:	ldp	x29, x30, [sp, #64]
  40440c:	add	sp, sp, #0x50
  404410:	ret
  404414:	sub	sp, sp, #0x80
  404418:	movi	v0.2d, #0x0
  40441c:	cmp	w1, #0xa
  404420:	stp	x29, x30, [sp, #112]
  404424:	add	x29, sp, #0x70
  404428:	str	wzr, [sp, #48]
  40442c:	stp	q0, q0, [sp, #16]
  404430:	str	q0, [sp]
  404434:	b.eq	404484 <ferror@plt+0x2784>  // b.none
  404438:	ldp	q0, q1, [sp]
  40443c:	ldr	w9, [sp, #48]
  404440:	ldr	q2, [sp, #32]
  404444:	mov	x8, x2
  404448:	stur	q0, [sp, #60]
  40444c:	ldr	w10, [sp, #68]
  404450:	str	w1, [sp, #56]
  404454:	str	w9, [sp, #108]
  404458:	add	x3, sp, #0x38
  40445c:	orr	w9, w10, #0x4000000
  404460:	mov	x2, #0xffffffffffffffff    	// #-1
  404464:	mov	x1, x8
  404468:	stur	q1, [sp, #76]
  40446c:	stur	q2, [sp, #92]
  404470:	str	w9, [sp, #68]
  404474:	bl	403ff0 <ferror@plt+0x22f0>
  404478:	ldp	x29, x30, [sp, #112]
  40447c:	add	sp, sp, #0x80
  404480:	ret
  404484:	bl	401b00 <abort@plt>
  404488:	mov	x4, #0xffffffffffffffff    	// #-1
  40448c:	b	404490 <ferror@plt+0x2790>
  404490:	sub	sp, sp, #0x50
  404494:	adrp	x9, 419000 <ferror@plt+0x17300>
  404498:	add	x9, x9, #0x310
  40449c:	ldp	q0, q1, [x9]
  4044a0:	ldr	x10, [x9, #48]
  4044a4:	stp	x29, x30, [sp, #64]
  4044a8:	add	x29, sp, #0x40
  4044ac:	stp	q0, q1, [sp]
  4044b0:	ldr	q0, [x9, #32]
  4044b4:	mov	w9, #0xa                   	// #10
  4044b8:	str	x10, [sp, #48]
  4044bc:	str	w9, [sp]
  4044c0:	str	q0, [sp, #32]
  4044c4:	cbz	x1, 4044f0 <ferror@plt+0x27f0>
  4044c8:	cbz	x2, 4044f0 <ferror@plt+0x27f0>
  4044cc:	mov	x8, x3
  4044d0:	stp	x1, x2, [sp, #40]
  4044d4:	mov	x3, sp
  4044d8:	mov	x1, x8
  4044dc:	mov	x2, x4
  4044e0:	bl	403ff0 <ferror@plt+0x22f0>
  4044e4:	ldp	x29, x30, [sp, #64]
  4044e8:	add	sp, sp, #0x50
  4044ec:	ret
  4044f0:	bl	401b00 <abort@plt>
  4044f4:	mov	x3, x2
  4044f8:	mov	x2, x1
  4044fc:	mov	x4, #0xffffffffffffffff    	// #-1
  404500:	mov	x1, x0
  404504:	mov	w0, wzr
  404508:	b	404490 <ferror@plt+0x2790>
  40450c:	mov	x4, x3
  404510:	mov	x3, x2
  404514:	mov	x2, x1
  404518:	mov	x1, x0
  40451c:	mov	w0, wzr
  404520:	b	404490 <ferror@plt+0x2790>
  404524:	adrp	x3, 419000 <ferror@plt+0x17300>
  404528:	add	x3, x3, #0x280
  40452c:	b	403ff0 <ferror@plt+0x22f0>
  404530:	adrp	x3, 419000 <ferror@plt+0x17300>
  404534:	mov	x2, x1
  404538:	add	x3, x3, #0x280
  40453c:	mov	x1, x0
  404540:	mov	w0, wzr
  404544:	b	403ff0 <ferror@plt+0x22f0>
  404548:	adrp	x3, 419000 <ferror@plt+0x17300>
  40454c:	add	x3, x3, #0x280
  404550:	mov	x2, #0xffffffffffffffff    	// #-1
  404554:	b	403ff0 <ferror@plt+0x22f0>
  404558:	adrp	x3, 419000 <ferror@plt+0x17300>
  40455c:	add	x3, x3, #0x280
  404560:	mov	x2, #0xffffffffffffffff    	// #-1
  404564:	mov	x1, x0
  404568:	mov	w0, wzr
  40456c:	b	403ff0 <ferror@plt+0x22f0>
  404570:	stp	x29, x30, [sp, #-32]!
  404574:	stp	x20, x19, [sp, #16]
  404578:	mov	x20, x0
  40457c:	mov	w19, w1
  404580:	mov	w2, #0x5                   	// #5
  404584:	mov	x0, xzr
  404588:	mov	x1, x20
  40458c:	mov	x29, sp
  404590:	bl	401c80 <dcgettext@plt>
  404594:	cmp	x0, x20
  404598:	b.ne	40467c <ferror@plt+0x297c>  // b.any
  40459c:	bl	407714 <ferror@plt+0x5a14>
  4045a0:	ldrb	w8, [x0]
  4045a4:	and	w8, w8, #0xffffffdf
  4045a8:	cmp	w8, #0x47
  4045ac:	b.eq	404610 <ferror@plt+0x2910>  // b.none
  4045b0:	cmp	w8, #0x55
  4045b4:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  4045b8:	ldrb	w8, [x0, #1]
  4045bc:	and	w8, w8, #0xffffffdf
  4045c0:	cmp	w8, #0x54
  4045c4:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  4045c8:	ldrb	w8, [x0, #2]
  4045cc:	and	w8, w8, #0xffffffdf
  4045d0:	cmp	w8, #0x46
  4045d4:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  4045d8:	ldrb	w8, [x0, #3]
  4045dc:	cmp	w8, #0x2d
  4045e0:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  4045e4:	ldrb	w8, [x0, #4]
  4045e8:	cmp	w8, #0x38
  4045ec:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  4045f0:	ldrb	w8, [x0, #5]
  4045f4:	cbnz	w8, 404664 <ferror@plt+0x2964>
  4045f8:	ldrb	w8, [x20]
  4045fc:	adrp	x9, 408000 <ferror@plt+0x6300>
  404600:	adrp	x10, 408000 <ferror@plt+0x6300>
  404604:	add	x9, x9, #0x486
  404608:	add	x10, x10, #0x482
  40460c:	b	40469c <ferror@plt+0x299c>
  404610:	ldrb	w8, [x0, #1]
  404614:	and	w8, w8, #0xffffffdf
  404618:	cmp	w8, #0x42
  40461c:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  404620:	ldrb	w8, [x0, #2]
  404624:	cmp	w8, #0x31
  404628:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  40462c:	ldrb	w8, [x0, #3]
  404630:	cmp	w8, #0x38
  404634:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  404638:	ldrb	w8, [x0, #4]
  40463c:	cmp	w8, #0x30
  404640:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  404644:	ldrb	w8, [x0, #5]
  404648:	cmp	w8, #0x33
  40464c:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  404650:	ldrb	w8, [x0, #6]
  404654:	cmp	w8, #0x30
  404658:	b.ne	404664 <ferror@plt+0x2964>  // b.any
  40465c:	ldrb	w8, [x0, #7]
  404660:	cbz	w8, 404688 <ferror@plt+0x2988>
  404664:	adrp	x8, 408000 <ferror@plt+0x6300>
  404668:	adrp	x9, 408000 <ferror@plt+0x6300>
  40466c:	add	x8, x8, #0x480
  404670:	add	x9, x9, #0x47c
  404674:	cmp	w19, #0x9
  404678:	csel	x0, x9, x8, eq  // eq = none
  40467c:	ldp	x20, x19, [sp, #16]
  404680:	ldp	x29, x30, [sp], #32
  404684:	ret
  404688:	ldrb	w8, [x20]
  40468c:	adrp	x9, 408000 <ferror@plt+0x6300>
  404690:	adrp	x10, 408000 <ferror@plt+0x6300>
  404694:	add	x9, x9, #0x48e
  404698:	add	x10, x10, #0x48a
  40469c:	cmp	w8, #0x60
  4046a0:	csel	x0, x10, x9, eq  // eq = none
  4046a4:	b	40467c <ferror@plt+0x297c>
  4046a8:	stp	x29, x30, [sp, #-32]!
  4046ac:	str	x19, [sp, #16]
  4046b0:	mov	x19, x0
  4046b4:	mov	w0, #0x18                  	// #24
  4046b8:	mov	x29, sp
  4046bc:	bl	405a04 <ferror@plt+0x3d04>
  4046c0:	str	x19, [x0]
  4046c4:	ldr	x19, [sp, #16]
  4046c8:	stp	xzr, xzr, [x0, #8]
  4046cc:	ldp	x29, x30, [sp], #32
  4046d0:	ret
  4046d4:	stp	x29, x30, [sp, #-32]!
  4046d8:	str	x19, [sp, #16]
  4046dc:	mov	x29, sp
  4046e0:	bl	404af0 <ferror@plt+0x2df0>
  4046e4:	cbz	x0, 4046fc <ferror@plt+0x29fc>
  4046e8:	mov	x19, x0
  4046ec:	mov	w0, #0x18                  	// #24
  4046f0:	bl	405a04 <ferror@plt+0x3d04>
  4046f4:	stp	xzr, xzr, [x0, #8]
  4046f8:	str	x19, [x0]
  4046fc:	ldr	x19, [sp, #16]
  404700:	ldp	x29, x30, [sp], #32
  404704:	ret
  404708:	ldr	x0, [x0]
  40470c:	ret
  404710:	sub	sp, sp, #0x60
  404714:	stp	x29, x30, [sp, #16]
  404718:	stp	x26, x25, [sp, #32]
  40471c:	stp	x24, x23, [sp, #48]
  404720:	stp	x22, x21, [sp, #64]
  404724:	stp	x20, x19, [sp, #80]
  404728:	mov	x22, x0
  40472c:	ldr	x20, [x0]
  404730:	ldr	x25, [x22, #8]!
  404734:	ldr	x24, [x0, #16]
  404738:	mov	x19, x0
  40473c:	mov	x21, x1
  404740:	add	x23, x1, #0x1
  404744:	add	x29, sp, #0x10
  404748:	cmp	x24, x21
  40474c:	b.cs	4047a0 <ferror@plt+0x2aa0>  // b.hs, b.nlast
  404750:	mov	x2, xzr
  404754:	mov	x8, x24
  404758:	mov	w9, #0xff                  	// #255
  40475c:	bfi	x9, x8, #8, #56
  404760:	cmp	x9, x21
  404764:	add	x2, x2, #0x1
  404768:	mov	x8, x9
  40476c:	b.cc	404758 <ferror@plt+0x2a58>  // b.lo, b.ul, b.last
  404770:	add	x1, sp, #0x8
  404774:	mov	x0, x20
  404778:	add	x26, sp, #0x8
  40477c:	bl	404d30 <ferror@plt+0x3030>
  404780:	ldrb	w8, [x26], #1
  404784:	mov	w9, #0xff                  	// #255
  404788:	bfi	x9, x24, #8, #56
  40478c:	cmp	x9, x21
  404790:	bfi	x8, x25, #8, #56
  404794:	mov	x25, x8
  404798:	mov	x24, x9
  40479c:	b.cc	404780 <ferror@plt+0x2a80>  // b.lo, b.ul, b.last
  4047a0:	mov	x0, x25
  4047a4:	subs	x10, x24, x21
  4047a8:	b.eq	4047d8 <ferror@plt+0x2ad8>  // b.none
  4047ac:	udiv	x8, x10, x23
  4047b0:	msub	x10, x8, x23, x10
  4047b4:	udiv	x9, x0, x23
  4047b8:	sub	x11, x24, x10
  4047bc:	msub	x25, x9, x23, x0
  4047c0:	cmp	x0, x11
  4047c4:	sub	x24, x10, #0x1
  4047c8:	b.hi	404748 <ferror@plt+0x2a48>  // b.pmore
  4047cc:	mov	x0, x25
  4047d0:	stp	x9, x8, [x19, #8]
  4047d4:	b	4047dc <ferror@plt+0x2adc>
  4047d8:	stp	xzr, xzr, [x22]
  4047dc:	ldp	x20, x19, [sp, #80]
  4047e0:	ldp	x22, x21, [sp, #64]
  4047e4:	ldp	x24, x23, [sp, #48]
  4047e8:	ldp	x26, x25, [sp, #32]
  4047ec:	ldp	x29, x30, [sp, #16]
  4047f0:	add	sp, sp, #0x60
  4047f4:	ret
  4047f8:	stp	x29, x30, [sp, #-32]!
  4047fc:	mov	w1, #0x18                  	// #24
  404800:	mov	x2, #0xffffffffffffffff    	// #-1
  404804:	str	x19, [sp, #16]
  404808:	mov	x29, sp
  40480c:	mov	x19, x0
  404810:	bl	401c40 <__explicit_bzero_chk@plt>
  404814:	mov	x0, x19
  404818:	ldr	x19, [sp, #16]
  40481c:	ldp	x29, x30, [sp], #32
  404820:	b	401bb0 <free@plt>
  404824:	stp	x29, x30, [sp, #-48]!
  404828:	stp	x22, x21, [sp, #16]
  40482c:	stp	x20, x19, [sp, #32]
  404830:	mov	x19, x0
  404834:	ldr	x0, [x0]
  404838:	mov	x29, sp
  40483c:	bl	404e84 <ferror@plt+0x3184>
  404840:	mov	w20, w0
  404844:	bl	401ce0 <__errno_location@plt>
  404848:	ldr	w22, [x0]
  40484c:	mov	x21, x0
  404850:	mov	w1, #0x18                  	// #24
  404854:	mov	x2, #0xffffffffffffffff    	// #-1
  404858:	mov	x0, x19
  40485c:	bl	401c40 <__explicit_bzero_chk@plt>
  404860:	mov	x0, x19
  404864:	bl	401bb0 <free@plt>
  404868:	str	w22, [x21]
  40486c:	mov	w0, w20
  404870:	ldp	x20, x19, [sp, #32]
  404874:	ldp	x22, x21, [sp, #16]
  404878:	ldp	x29, x30, [sp], #48
  40487c:	ret
  404880:	subs	x8, x1, #0x1
  404884:	mov	w9, #0x40                  	// #64
  404888:	clz	x8, x8
  40488c:	sub	x8, x9, x8
  404890:	csel	x8, xzr, x8, eq  // eq = none
  404894:	orr	x9, xzr, #0x7
  404898:	madd	x8, x8, x0, x9
  40489c:	lsr	x0, x8, #3
  4048a0:	ret
  4048a4:	sub	sp, sp, #0x80
  4048a8:	stp	x29, x30, [sp, #32]
  4048ac:	stp	x28, x27, [sp, #48]
  4048b0:	stp	x26, x25, [sp, #64]
  4048b4:	stp	x24, x23, [sp, #80]
  4048b8:	stp	x22, x21, [sp, #96]
  4048bc:	stp	x20, x19, [sp, #112]
  4048c0:	add	x29, sp, #0x20
  4048c4:	cbz	x1, 404900 <ferror@plt+0x2c00>
  4048c8:	mov	x23, x2
  4048cc:	mov	x19, x1
  4048d0:	mov	x20, x0
  4048d4:	cmp	x1, #0x1
  4048d8:	b.ne	404908 <ferror@plt+0x2c08>  // b.any
  4048dc:	mov	w0, #0x8                   	// #8
  4048e0:	bl	405a04 <ferror@plt+0x3d04>
  4048e4:	mov	x19, x0
  4048e8:	sub	x1, x23, #0x1
  4048ec:	mov	x0, x20
  4048f0:	bl	404710 <ferror@plt+0x2a10>
  4048f4:	str	x0, [x19]
  4048f8:	mov	x0, x19
  4048fc:	b	404aa8 <ferror@plt+0x2da8>
  404900:	mov	x21, xzr
  404904:	b	404aa4 <ferror@plt+0x2da4>
  404908:	cmp	x23, #0x20, lsl #12
  40490c:	b.cc	404964 <ferror@plt+0x2c64>  // b.lo, b.ul, b.last
  404910:	udiv	x8, x23, x19
  404914:	cmp	x8, #0x20
  404918:	b.cc	404978 <ferror@plt+0x2c78>  // b.lo, b.ul, b.last
  40491c:	adrp	x2, 404000 <ferror@plt+0x2300>
  404920:	adrp	x3, 404000 <ferror@plt+0x2300>
  404924:	adrp	x4, 401000 <mbrtowc@plt-0x890>
  404928:	lsl	x0, x19, #1
  40492c:	add	x2, x2, #0xacc
  404930:	add	x3, x3, #0xadc
  404934:	add	x4, x4, #0xbb0
  404938:	mov	x1, xzr
  40493c:	bl	406d5c <ferror@plt+0x505c>
  404940:	cbz	x0, 404ac8 <ferror@plt+0x2dc8>
  404944:	lsr	x8, x19, #60
  404948:	cbnz	x8, 404ac8 <ferror@plt+0x2dc8>
  40494c:	mov	x22, x0
  404950:	lsl	x0, x19, #3
  404954:	bl	405a04 <ferror@plt+0x3d04>
  404958:	mov	x21, x0
  40495c:	mov	w26, #0x1                   	// #1
  404960:	b	4049ac <ferror@plt+0x2cac>
  404964:	lsl	x0, x23, #3
  404968:	bl	405a04 <ferror@plt+0x3d04>
  40496c:	mov	x21, x0
  404970:	cbnz	x23, 40498c <ferror@plt+0x2c8c>
  404974:	b	4049a4 <ferror@plt+0x2ca4>
  404978:	lsr	x8, x23, #60
  40497c:	cbnz	x8, 404ac8 <ferror@plt+0x2dc8>
  404980:	lsl	x0, x23, #3
  404984:	bl	405a04 <ferror@plt+0x3d04>
  404988:	mov	x21, x0
  40498c:	mov	x8, xzr
  404990:	str	x8, [x21, x8, lsl #3]
  404994:	add	x8, x8, #0x1
  404998:	cmp	x23, x8
  40499c:	b.ne	404990 <ferror@plt+0x2c90>  // b.any
  4049a0:	cbz	x19, 404a94 <ferror@plt+0x2d94>
  4049a4:	mov	x22, xzr
  4049a8:	mov	w26, wzr
  4049ac:	mov	x27, xzr
  4049b0:	sub	x23, x23, #0x1
  4049b4:	mov	x0, x20
  4049b8:	mov	x1, x23
  4049bc:	bl	404710 <ferror@plt+0x2a10>
  4049c0:	add	x28, x0, x27
  4049c4:	cbz	w26, 404a00 <ferror@plt+0x2d00>
  4049c8:	add	x1, sp, #0x10
  4049cc:	mov	x0, x22
  4049d0:	stp	x27, xzr, [sp, #16]
  4049d4:	bl	40762c <ferror@plt+0x592c>
  4049d8:	mov	x24, x0
  4049dc:	mov	x1, sp
  4049e0:	mov	x0, x22
  4049e4:	stp	x28, xzr, [sp]
  4049e8:	bl	40762c <ferror@plt+0x592c>
  4049ec:	mov	x25, x0
  4049f0:	cbz	x24, 404a14 <ferror@plt+0x2d14>
  4049f4:	cbz	x25, 404a28 <ferror@plt+0x2d28>
  4049f8:	ldr	x28, [x25, #8]
  4049fc:	b	404a38 <ferror@plt+0x2d38>
  404a00:	ldr	x8, [x21, x28, lsl #3]
  404a04:	ldr	x9, [x21, x27, lsl #3]
  404a08:	str	x8, [x21, x27, lsl #3]
  404a0c:	str	x9, [x21, x28, lsl #3]
  404a10:	b	404a6c <ferror@plt+0x2d6c>
  404a14:	mov	w0, #0x10                  	// #16
  404a18:	bl	405a04 <ferror@plt+0x3d04>
  404a1c:	mov	x24, x0
  404a20:	stp	x27, x27, [x0]
  404a24:	cbnz	x25, 4049f8 <ferror@plt+0x2cf8>
  404a28:	mov	w0, #0x10                  	// #16
  404a2c:	bl	405a04 <ferror@plt+0x3d04>
  404a30:	mov	x25, x0
  404a34:	stp	x28, x28, [x0]
  404a38:	ldr	x8, [x24, #8]
  404a3c:	mov	x0, x22
  404a40:	mov	x1, x24
  404a44:	str	x28, [x24, #8]
  404a48:	str	x8, [x25, #8]
  404a4c:	bl	4075f4 <ferror@plt+0x58f4>
  404a50:	cbz	x0, 404ac8 <ferror@plt+0x2dc8>
  404a54:	mov	x0, x22
  404a58:	mov	x1, x25
  404a5c:	bl	4075f4 <ferror@plt+0x58f4>
  404a60:	cbz	x0, 404ac8 <ferror@plt+0x2dc8>
  404a64:	ldr	x8, [x24, #8]
  404a68:	str	x8, [x21, x27, lsl #3]
  404a6c:	add	x27, x27, #0x1
  404a70:	cmp	x19, x27
  404a74:	sub	x23, x23, #0x1
  404a78:	b.ne	4049b4 <ferror@plt+0x2cb4>  // b.any
  404a7c:	cbz	w26, 404a8c <ferror@plt+0x2d8c>
  404a80:	mov	x0, x22
  404a84:	bl	407024 <ferror@plt+0x5324>
  404a88:	b	404aa4 <ferror@plt+0x2da4>
  404a8c:	lsr	x8, x19, #60
  404a90:	cbnz	x8, 404ac8 <ferror@plt+0x2dc8>
  404a94:	lsl	x1, x19, #3
  404a98:	mov	x0, x21
  404a9c:	bl	405a54 <ferror@plt+0x3d54>
  404aa0:	mov	x21, x0
  404aa4:	mov	x0, x21
  404aa8:	ldp	x20, x19, [sp, #112]
  404aac:	ldp	x22, x21, [sp, #96]
  404ab0:	ldp	x24, x23, [sp, #80]
  404ab4:	ldp	x26, x25, [sp, #64]
  404ab8:	ldp	x28, x27, [sp, #48]
  404abc:	ldp	x29, x30, [sp, #32]
  404ac0:	add	sp, sp, #0x80
  404ac4:	ret
  404ac8:	bl	405c40 <ferror@plt+0x3f40>
  404acc:	ldr	x8, [x0]
  404ad0:	udiv	x9, x8, x1
  404ad4:	msub	x0, x9, x1, x8
  404ad8:	ret
  404adc:	ldr	x8, [x0]
  404ae0:	ldr	x9, [x1]
  404ae4:	cmp	x8, x9
  404ae8:	cset	w0, eq  // eq = none
  404aec:	ret
  404af0:	sub	sp, sp, #0x40
  404af4:	stp	x29, x30, [sp, #16]
  404af8:	stp	x22, x21, [sp, #32]
  404afc:	stp	x20, x19, [sp, #48]
  404b00:	add	x29, sp, #0x10
  404b04:	cbz	x1, 404b34 <ferror@plt+0x2e34>
  404b08:	mov	x21, x1
  404b0c:	mov	x20, x0
  404b10:	cbz	x0, 404b54 <ferror@plt+0x2e54>
  404b14:	adrp	x1, 408000 <ferror@plt+0x6300>
  404b18:	add	x1, x1, #0x491
  404b1c:	mov	x0, x20
  404b20:	bl	4067d8 <ferror@plt+0x4ad8>
  404b24:	mov	x22, x0
  404b28:	cbnz	x0, 404b58 <ferror@plt+0x2e58>
  404b2c:	mov	x19, xzr
  404b30:	b	404d08 <ferror@plt+0x3008>
  404b34:	mov	w0, #0x1038                	// #4152
  404b38:	bl	405a04 <ferror@plt+0x3d04>
  404b3c:	adrp	x8, 404000 <ferror@plt+0x2300>
  404b40:	add	x8, x8, #0xed0
  404b44:	mov	x19, x0
  404b48:	stp	xzr, x8, [x0]
  404b4c:	str	xzr, [x0, #16]
  404b50:	b	404d08 <ferror@plt+0x3008>
  404b54:	mov	x22, xzr
  404b58:	mov	w0, #0x1038                	// #4152
  404b5c:	bl	405a04 <ferror@plt+0x3d04>
  404b60:	adrp	x8, 404000 <ferror@plt+0x2300>
  404b64:	mov	x19, x0
  404b68:	add	x8, x8, #0xed0
  404b6c:	stp	x22, x8, [x0]
  404b70:	str	x20, [x0, #16]
  404b74:	cbz	x22, 404b98 <ferror@plt+0x2e98>
  404b78:	cmp	x21, #0x1, lsl #12
  404b7c:	mov	w8, #0x1000                	// #4096
  404b80:	add	x1, x19, #0x18
  404b84:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  404b88:	mov	x0, x22
  404b8c:	mov	w2, wzr
  404b90:	bl	401950 <setvbuf@plt>
  404b94:	b	404d08 <ferror@plt+0x3008>
  404b98:	adrp	x0, 408000 <ferror@plt+0x6300>
  404b9c:	add	x0, x0, #0x4b3
  404ba0:	mov	w1, wzr
  404ba4:	str	xzr, [x19, #24]
  404ba8:	add	x20, x19, #0x20
  404bac:	bl	4019f0 <open@plt>
  404bb0:	tbnz	w0, #31, 404bec <ferror@plt+0x2eec>
  404bb4:	cmp	x21, #0x800
  404bb8:	mov	w8, #0x800                 	// #2048
  404bbc:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  404bc0:	mov	x1, x20
  404bc4:	mov	w22, w0
  404bc8:	bl	401c50 <read@plt>
  404bcc:	mov	x21, x0
  404bd0:	mov	w0, w22
  404bd4:	bl	401ac0 <close@plt>
  404bd8:	cmp	x21, #0x1
  404bdc:	b.lt	404bec <ferror@plt+0x2eec>  // b.tstop
  404be0:	cmp	x21, #0x7ff
  404be4:	b.ls	404bf0 <ferror@plt+0x2ef0>  // b.plast
  404be8:	b	404d00 <ferror@plt+0x3000>
  404bec:	mov	x21, xzr
  404bf0:	mov	w8, #0x800                 	// #2048
  404bf4:	sub	x8, x8, x21
  404bf8:	cmp	x8, #0x10
  404bfc:	mov	w9, #0x10                  	// #16
  404c00:	mov	x0, sp
  404c04:	mov	x1, xzr
  404c08:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  404c0c:	bl	401a70 <gettimeofday@plt>
  404c10:	add	x0, x20, x21
  404c14:	mov	x1, sp
  404c18:	mov	x2, x22
  404c1c:	bl	4018a0 <memcpy@plt>
  404c20:	add	x22, x22, x21
  404c24:	cmp	x22, #0x7ff
  404c28:	b.hi	404d00 <ferror@plt+0x3000>  // b.pmore
  404c2c:	mov	w8, #0x800                 	// #2048
  404c30:	sub	x8, x8, x22
  404c34:	cmp	x8, #0x4
  404c38:	mov	w9, #0x4                   	// #4
  404c3c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  404c40:	bl	4019b0 <getpid@plt>
  404c44:	str	w0, [sp]
  404c48:	add	x0, x20, x22
  404c4c:	mov	x1, sp
  404c50:	mov	x2, x21
  404c54:	bl	4018a0 <memcpy@plt>
  404c58:	add	x22, x21, x22
  404c5c:	cmp	x22, #0x7ff
  404c60:	b.hi	404d00 <ferror@plt+0x3000>  // b.pmore
  404c64:	mov	w8, #0x800                 	// #2048
  404c68:	sub	x8, x8, x22
  404c6c:	cmp	x8, #0x4
  404c70:	mov	w9, #0x4                   	// #4
  404c74:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  404c78:	bl	401a00 <getppid@plt>
  404c7c:	str	w0, [sp]
  404c80:	add	x0, x20, x22
  404c84:	mov	x1, sp
  404c88:	mov	x2, x21
  404c8c:	bl	4018a0 <memcpy@plt>
  404c90:	add	x22, x21, x22
  404c94:	cmp	x22, #0x7ff
  404c98:	b.hi	404d00 <ferror@plt+0x3000>  // b.pmore
  404c9c:	mov	w8, #0x800                 	// #2048
  404ca0:	sub	x8, x8, x22
  404ca4:	cmp	x8, #0x4
  404ca8:	mov	w9, #0x4                   	// #4
  404cac:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  404cb0:	bl	401930 <getuid@plt>
  404cb4:	str	w0, [sp]
  404cb8:	add	x0, x20, x22
  404cbc:	mov	x1, sp
  404cc0:	mov	x2, x21
  404cc4:	bl	4018a0 <memcpy@plt>
  404cc8:	add	x22, x21, x22
  404ccc:	cmp	x22, #0x7ff
  404cd0:	b.hi	404d00 <ferror@plt+0x3000>  // b.pmore
  404cd4:	mov	w8, #0x800                 	// #2048
  404cd8:	sub	x8, x8, x22
  404cdc:	cmp	x8, #0x4
  404ce0:	mov	w9, #0x4                   	// #4
  404ce4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  404ce8:	bl	401bd0 <getgid@plt>
  404cec:	str	w0, [sp]
  404cf0:	add	x0, x20, x22
  404cf4:	mov	x1, sp
  404cf8:	mov	x2, x21
  404cfc:	bl	4018a0 <memcpy@plt>
  404d00:	mov	x0, x20
  404d04:	bl	405188 <ferror@plt+0x3488>
  404d08:	mov	x0, x19
  404d0c:	ldp	x20, x19, [sp, #48]
  404d10:	ldp	x22, x21, [sp, #32]
  404d14:	ldp	x29, x30, [sp, #16]
  404d18:	add	sp, sp, #0x40
  404d1c:	ret
  404d20:	str	x1, [x0, #8]
  404d24:	ret
  404d28:	str	x1, [x0, #16]
  404d2c:	ret
  404d30:	stp	x29, x30, [sp, #-80]!
  404d34:	stp	x24, x23, [sp, #32]
  404d38:	stp	x22, x21, [sp, #48]
  404d3c:	stp	x20, x19, [sp, #64]
  404d40:	ldr	x3, [x0]
  404d44:	mov	x21, x2
  404d48:	mov	x19, x0
  404d4c:	mov	x20, x1
  404d50:	str	x25, [sp, #16]
  404d54:	mov	x29, sp
  404d58:	cbz	x3, 404dc8 <ferror@plt+0x30c8>
  404d5c:	mov	w1, #0x1                   	// #1
  404d60:	mov	x0, x20
  404d64:	mov	x2, x21
  404d68:	bl	401b30 <fread_unlocked@plt>
  404d6c:	mov	x23, x0
  404d70:	bl	401ce0 <__errno_location@plt>
  404d74:	subs	x21, x21, x23
  404d78:	b.eq	404e6c <ferror@plt+0x316c>  // b.none
  404d7c:	mov	x22, x0
  404d80:	ldr	x0, [x19]
  404d84:	ldr	w24, [x22]
  404d88:	add	x20, x20, x23
  404d8c:	bl	401920 <ferror_unlocked@plt>
  404d90:	cmp	w0, #0x0
  404d94:	csel	w8, wzr, w24, eq  // eq = none
  404d98:	str	w8, [x22]
  404d9c:	ldp	x8, x0, [x19, #8]
  404da0:	blr	x8
  404da4:	ldr	x3, [x19]
  404da8:	mov	w1, #0x1                   	// #1
  404dac:	mov	x0, x20
  404db0:	mov	x2, x21
  404db4:	bl	401b30 <fread_unlocked@plt>
  404db8:	mov	x23, x0
  404dbc:	subs	x21, x21, x0
  404dc0:	b.ne	404d80 <ferror@plt+0x3080>  // b.any
  404dc4:	b	404e6c <ferror@plt+0x316c>
  404dc8:	ldr	x24, [x19, #24]
  404dcc:	add	x22, x19, #0x838
  404dd0:	sub	x8, x22, x24
  404dd4:	cmp	x24, x21
  404dd8:	add	x1, x8, #0x800
  404ddc:	b.cs	404e4c <ferror@plt+0x314c>  // b.hs, b.nlast
  404de0:	add	x23, x19, #0x20
  404de4:	mov	w25, #0x800                 	// #2048
  404de8:	mov	x0, x20
  404dec:	mov	x2, x24
  404df0:	bl	4018a0 <memcpy@plt>
  404df4:	add	x20, x20, x24
  404df8:	tst	x20, #0x7
  404dfc:	sub	x21, x21, x24
  404e00:	b.eq	404e24 <ferror@plt+0x3124>  // b.none
  404e04:	mov	x0, x23
  404e08:	mov	x1, x22
  404e0c:	bl	404f40 <ferror@plt+0x3240>
  404e10:	cmp	x21, #0x800
  404e14:	mov	x1, x22
  404e18:	mov	w24, #0x800                 	// #2048
  404e1c:	b.hi	404de8 <ferror@plt+0x30e8>  // b.pmore
  404e20:	b	404e54 <ferror@plt+0x3154>
  404e24:	cmp	x21, #0x800
  404e28:	b.cc	404e04 <ferror@plt+0x3104>  // b.lo, b.ul, b.last
  404e2c:	mov	x0, x23
  404e30:	mov	x1, x20
  404e34:	bl	404f40 <ferror@plt+0x3240>
  404e38:	subs	x21, x21, #0x800
  404e3c:	add	x20, x20, #0x800
  404e40:	b.ne	404e24 <ferror@plt+0x3124>  // b.any
  404e44:	mov	x8, xzr
  404e48:	b	404e68 <ferror@plt+0x3168>
  404e4c:	mov	x25, x24
  404e50:	mov	x22, x1
  404e54:	mov	x0, x20
  404e58:	mov	x1, x22
  404e5c:	mov	x2, x21
  404e60:	bl	4018a0 <memcpy@plt>
  404e64:	sub	x8, x25, x21
  404e68:	str	x8, [x19, #24]
  404e6c:	ldp	x20, x19, [sp, #64]
  404e70:	ldp	x22, x21, [sp, #48]
  404e74:	ldp	x24, x23, [sp, #32]
  404e78:	ldr	x25, [sp, #16]
  404e7c:	ldp	x29, x30, [sp], #80
  404e80:	ret
  404e84:	stp	x29, x30, [sp, #-32]!
  404e88:	stp	x20, x19, [sp, #16]
  404e8c:	ldr	x19, [x0]
  404e90:	mov	w1, #0x1038                	// #4152
  404e94:	mov	x2, #0xffffffffffffffff    	// #-1
  404e98:	mov	x29, sp
  404e9c:	mov	x20, x0
  404ea0:	bl	401c40 <__explicit_bzero_chk@plt>
  404ea4:	mov	x0, x20
  404ea8:	bl	401bb0 <free@plt>
  404eac:	cbz	x19, 404ec0 <ferror@plt+0x31c0>
  404eb0:	mov	x0, x19
  404eb4:	ldp	x20, x19, [sp, #16]
  404eb8:	ldp	x29, x30, [sp], #32
  404ebc:	b	406574 <ferror@plt+0x4874>
  404ec0:	ldp	x20, x19, [sp, #16]
  404ec4:	mov	w0, wzr
  404ec8:	ldp	x29, x30, [sp], #32
  404ecc:	ret
  404ed0:	stp	x29, x30, [sp, #-48]!
  404ed4:	stp	x22, x21, [sp, #16]
  404ed8:	stp	x20, x19, [sp, #32]
  404edc:	mov	x29, sp
  404ee0:	cbz	x0, 404f3c <ferror@plt+0x323c>
  404ee4:	adrp	x8, 419000 <ferror@plt+0x17300>
  404ee8:	ldr	w20, [x8, #600]
  404eec:	mov	x19, x0
  404ef0:	bl	401ce0 <__errno_location@plt>
  404ef4:	ldr	w21, [x0]
  404ef8:	adrp	x8, 408000 <ferror@plt+0x6300>
  404efc:	adrp	x9, 408000 <ferror@plt+0x6300>
  404f00:	add	x8, x8, #0x4a4
  404f04:	add	x9, x9, #0x494
  404f08:	cmp	w21, #0x0
  404f0c:	csel	x1, x9, x8, eq  // eq = none
  404f10:	mov	w2, #0x5                   	// #5
  404f14:	mov	x0, xzr
  404f18:	bl	401c80 <dcgettext@plt>
  404f1c:	mov	x22, x0
  404f20:	mov	x0, x19
  404f24:	bl	404558 <ferror@plt+0x2858>
  404f28:	mov	x3, x0
  404f2c:	mov	w0, w20
  404f30:	mov	w1, w21
  404f34:	mov	x2, x22
  404f38:	bl	401910 <error@plt>
  404f3c:	bl	401b00 <abort@plt>
  404f40:	ldr	x9, [x0, #2064]
  404f44:	ldr	x10, [x0, #2056]
  404f48:	ldr	x13, [x0, #2048]
  404f4c:	mov	x8, xzr
  404f50:	add	x9, x9, #0x1
  404f54:	add	x15, x9, x10
  404f58:	add	x10, x0, #0x400
  404f5c:	str	x9, [x0, #2064]
  404f60:	add	x9, x0, x8
  404f64:	ldr	x11, [x9]
  404f68:	ldr	x12, [x9, #1024]
  404f6c:	eon	x13, x13, x13, lsl #21
  404f70:	and	x14, x11, #0x7f8
  404f74:	ldr	x14, [x0, x14]
  404f78:	add	x12, x13, x12
  404f7c:	add	x13, x12, x15
  404f80:	eor	x12, x12, x12, lsr #5
  404f84:	add	x13, x13, x14
  404f88:	str	x13, [x9]
  404f8c:	lsr	x13, x13, #8
  404f90:	and	x13, x13, #0x7f8
  404f94:	ldr	x13, [x0, x13]
  404f98:	add	x14, x1, x8
  404f9c:	add	x8, x8, #0x20
  404fa0:	add	x11, x13, x11
  404fa4:	str	x11, [x14]
  404fa8:	ldr	x13, [x9, #8]
  404fac:	ldr	x15, [x9, #1032]
  404fb0:	and	x16, x13, #0x7f8
  404fb4:	ldr	x16, [x0, x16]
  404fb8:	add	x12, x15, x12
  404fbc:	add	x11, x12, x11
  404fc0:	eor	x12, x12, x12, lsl #12
  404fc4:	add	x11, x11, x16
  404fc8:	str	x11, [x9, #8]
  404fcc:	lsr	x11, x11, #8
  404fd0:	and	x11, x11, #0x7f8
  404fd4:	ldr	x11, [x0, x11]
  404fd8:	add	x11, x11, x13
  404fdc:	str	x11, [x14, #8]
  404fe0:	ldr	x13, [x9, #16]
  404fe4:	ldr	x15, [x9, #1040]
  404fe8:	and	x16, x13, #0x7f8
  404fec:	ldr	x16, [x0, x16]
  404ff0:	add	x12, x15, x12
  404ff4:	add	x11, x12, x11
  404ff8:	eor	x12, x12, x12, lsr #33
  404ffc:	add	x11, x11, x16
  405000:	str	x11, [x9, #16]
  405004:	lsr	x11, x11, #8
  405008:	and	x11, x11, #0x7f8
  40500c:	ldr	x11, [x0, x11]
  405010:	add	x11, x11, x13
  405014:	str	x11, [x14, #16]
  405018:	ldr	x15, [x9, #24]
  40501c:	ldr	x13, [x9, #1048]
  405020:	and	x16, x15, #0x7f8
  405024:	ldr	x16, [x0, x16]
  405028:	add	x13, x13, x12
  40502c:	add	x11, x13, x11
  405030:	add	x11, x11, x16
  405034:	str	x11, [x9, #24]
  405038:	lsr	x9, x11, #8
  40503c:	and	x9, x9, #0x7f8
  405040:	ldr	x11, [x0, x9]
  405044:	add	x9, x0, x8
  405048:	cmp	x9, x10
  40504c:	add	x15, x11, x15
  405050:	str	x15, [x14, #24]
  405054:	b.cc	404f60 <ferror@plt+0x3260>  // b.lo, b.ul, b.last
  405058:	mov	x10, xzr
  40505c:	add	x11, x0, #0x800
  405060:	add	x12, x1, x8
  405064:	ldr	x16, [x9, x10]
  405068:	add	x14, x9, x10
  40506c:	sub	x17, x14, #0x400
  405070:	ldr	x17, [x17]
  405074:	and	x18, x16, #0x7f8
  405078:	ldr	x18, [x0, x18]
  40507c:	eon	x13, x13, x13, lsl #21
  405080:	add	x13, x13, x17
  405084:	add	x15, x13, x15
  405088:	add	x15, x15, x18
  40508c:	str	x15, [x9, x10]
  405090:	lsr	x15, x15, #8
  405094:	and	x15, x15, #0x7f8
  405098:	ldr	x15, [x0, x15]
  40509c:	add	x17, x0, x10
  4050a0:	add	x17, x17, x8
  4050a4:	sub	x18, x14, #0x3f8
  4050a8:	add	x15, x15, x16
  4050ac:	str	x15, [x12, x10]
  4050b0:	ldr	x16, [x17, #8]
  4050b4:	ldr	x18, [x18]
  4050b8:	eor	x13, x13, x13, lsr #5
  4050bc:	and	x2, x16, #0x7f8
  4050c0:	ldr	x2, [x0, x2]
  4050c4:	add	x13, x18, x13
  4050c8:	add	x15, x13, x15
  4050cc:	add	x18, x1, x10
  4050d0:	add	x15, x15, x2
  4050d4:	str	x15, [x17, #8]
  4050d8:	lsr	x15, x15, #8
  4050dc:	and	x15, x15, #0x7f8
  4050e0:	ldr	x15, [x0, x15]
  4050e4:	add	x18, x18, x8
  4050e8:	sub	x2, x14, #0x3f0
  4050ec:	eor	x13, x13, x13, lsl #12
  4050f0:	add	x15, x15, x16
  4050f4:	str	x15, [x18, #8]
  4050f8:	ldr	x16, [x17, #16]
  4050fc:	ldr	x2, [x2]
  405100:	and	x3, x16, #0x7f8
  405104:	ldr	x3, [x0, x3]
  405108:	add	x13, x2, x13
  40510c:	add	x15, x13, x15
  405110:	eor	x13, x13, x13, lsr #33
  405114:	add	x15, x15, x3
  405118:	str	x15, [x17, #16]
  40511c:	lsr	x15, x15, #8
  405120:	and	x15, x15, #0x7f8
  405124:	ldr	x15, [x0, x15]
  405128:	add	x15, x15, x16
  40512c:	str	x15, [x18, #16]
  405130:	ldr	x16, [x17, #24]
  405134:	sub	x18, x14, #0x3e8
  405138:	ldr	x18, [x18]
  40513c:	add	x14, x14, #0x20
  405140:	and	x2, x16, #0x7f8
  405144:	ldr	x2, [x0, x2]
  405148:	add	x13, x18, x13
  40514c:	add	x15, x13, x15
  405150:	cmp	x14, x11
  405154:	add	x15, x15, x2
  405158:	str	x15, [x17, #24]
  40515c:	lsr	x15, x15, #8
  405160:	and	x15, x15, #0x7f8
  405164:	ldr	x15, [x0, x15]
  405168:	add	x17, x12, x10
  40516c:	add	x10, x10, #0x20
  405170:	add	x15, x15, x16
  405174:	str	x15, [x17, #24]
  405178:	b.cc	405064 <ferror@plt+0x3364>  // b.lo, b.ul, b.last
  40517c:	str	x13, [x0, #2048]
  405180:	str	x15, [x0, #2056]
  405184:	ret
  405188:	mov	x11, #0x4b7c                	// #19324
  40518c:	mov	x12, #0xc862                	// #51298
  405190:	mov	x15, #0x12a0                	// #4768
  405194:	mov	x13, #0x5524                	// #21796
  405198:	mov	x16, #0xe0ce                	// #57550
  40519c:	mov	x14, #0x9315                	// #37653
  4051a0:	mov	x17, #0x89ed                	// #35309
  4051a4:	mov	x8, #0xc0ab                	// #49323
  4051a8:	movk	x11, #0xa288, lsl #16
  4051ac:	movk	x12, #0xc73a, lsl #16
  4051b0:	movk	x15, #0x3d47, lsl #16
  4051b4:	movk	x13, #0x4a59, lsl #16
  4051b8:	movk	x16, #0x8355, lsl #16
  4051bc:	movk	x14, #0xa5a0, lsl #16
  4051c0:	movk	x17, #0xcbfc, lsl #16
  4051c4:	movk	x8, #0x6c44, lsl #16
  4051c8:	movk	x11, #0x4677, lsl #32
  4051cc:	movk	x12, #0xb322, lsl #32
  4051d0:	movk	x15, #0xa505, lsl #32
  4051d4:	movk	x13, #0x2e82, lsl #32
  4051d8:	movk	x16, #0x53db, lsl #32
  4051dc:	movk	x14, #0x4a0f, lsl #32
  4051e0:	movk	x17, #0x5bf2, lsl #32
  4051e4:	movk	x8, #0x704f, lsl #32
  4051e8:	add	x9, x0, #0x20
  4051ec:	movk	x11, #0x647c, lsl #48
  4051f0:	movk	x12, #0xb9f8, lsl #48
  4051f4:	movk	x15, #0x8c0e, lsl #48
  4051f8:	movk	x13, #0xb29b, lsl #48
  4051fc:	movk	x16, #0x82f0, lsl #48
  405200:	movk	x14, #0x48fe, lsl #48
  405204:	movk	x17, #0xae98, lsl #48
  405208:	movk	x8, #0x98f5, lsl #48
  40520c:	mov	x10, #0xfffffffffffffff8    	// #-8
  405210:	ldp	x18, x1, [x9, #-32]
  405214:	add	x10, x10, #0x8
  405218:	cmp	x10, #0xf8
  40521c:	add	x11, x18, x11
  405220:	ldp	x2, x18, [x9, #-16]
  405224:	add	x12, x1, x12
  405228:	add	x15, x2, x15
  40522c:	ldp	x1, x2, [x9]
  405230:	add	x13, x18, x13
  405234:	add	x16, x1, x16
  405238:	ldp	x18, x1, [x9, #16]
  40523c:	add	x14, x2, x14
  405240:	sub	x11, x11, x16
  405244:	add	x8, x1, x8
  405248:	add	x17, x18, x17
  40524c:	eor	x14, x14, x8, lsr #9
  405250:	add	x8, x8, x11
  405254:	sub	x12, x12, x14
  405258:	eor	x17, x17, x11, lsl #9
  40525c:	add	x11, x12, x11
  405260:	sub	x15, x15, x17
  405264:	eor	x8, x8, x12, lsr #23
  405268:	add	x12, x12, x15
  40526c:	sub	x13, x13, x8
  405270:	eor	x11, x11, x15, lsl #15
  405274:	sub	x16, x16, x11
  405278:	eor	x12, x12, x13, lsr #14
  40527c:	add	x15, x13, x15
  405280:	add	x13, x13, x16
  405284:	sub	x14, x14, x12
  405288:	eor	x15, x15, x16, lsl #20
  40528c:	eor	x13, x13, x14, lsr #17
  405290:	add	x16, x14, x16
  405294:	sub	x17, x17, x15
  405298:	sub	x8, x8, x13
  40529c:	add	x14, x14, x17
  4052a0:	eor	x16, x16, x17, lsl #14
  4052a4:	add	x17, x8, x17
  4052a8:	stp	x11, x12, [x9, #-32]
  4052ac:	stp	x15, x13, [x9, #-16]
  4052b0:	stp	x16, x14, [x9]
  4052b4:	stp	x17, x8, [x9, #16]
  4052b8:	add	x9, x9, #0x40
  4052bc:	b.cc	405210 <ferror@plt+0x3510>  // b.lo, b.ul, b.last
  4052c0:	add	x9, x0, #0x20
  4052c4:	mov	x10, #0xfffffffffffffff8    	// #-8
  4052c8:	ldp	x18, x1, [x9, #-32]
  4052cc:	add	x10, x10, #0x8
  4052d0:	cmp	x10, #0xf8
  4052d4:	add	x11, x18, x11
  4052d8:	ldp	x2, x18, [x9, #-16]
  4052dc:	add	x12, x1, x12
  4052e0:	add	x15, x2, x15
  4052e4:	ldp	x1, x2, [x9]
  4052e8:	add	x13, x18, x13
  4052ec:	add	x16, x1, x16
  4052f0:	ldp	x18, x1, [x9, #16]
  4052f4:	add	x14, x2, x14
  4052f8:	sub	x11, x11, x16
  4052fc:	add	x8, x1, x8
  405300:	add	x17, x18, x17
  405304:	eor	x14, x14, x8, lsr #9
  405308:	add	x8, x8, x11
  40530c:	sub	x12, x12, x14
  405310:	eor	x17, x17, x11, lsl #9
  405314:	add	x11, x12, x11
  405318:	sub	x15, x15, x17
  40531c:	eor	x8, x8, x12, lsr #23
  405320:	add	x12, x12, x15
  405324:	sub	x13, x13, x8
  405328:	eor	x11, x11, x15, lsl #15
  40532c:	sub	x16, x16, x11
  405330:	eor	x12, x12, x13, lsr #14
  405334:	add	x15, x13, x15
  405338:	add	x13, x13, x16
  40533c:	sub	x14, x14, x12
  405340:	eor	x15, x15, x16, lsl #20
  405344:	eor	x13, x13, x14, lsr #17
  405348:	add	x16, x14, x16
  40534c:	sub	x17, x17, x15
  405350:	sub	x8, x8, x13
  405354:	add	x14, x14, x17
  405358:	eor	x16, x16, x17, lsl #14
  40535c:	add	x17, x8, x17
  405360:	stp	x11, x12, [x9, #-32]
  405364:	stp	x15, x13, [x9, #-16]
  405368:	stp	x16, x14, [x9]
  40536c:	stp	x17, x8, [x9, #16]
  405370:	add	x9, x9, #0x40
  405374:	b.cc	4052c8 <ferror@plt+0x35c8>  // b.lo, b.ul, b.last
  405378:	movi	v0.2d, #0x0
  40537c:	str	xzr, [x0, #2064]
  405380:	str	q0, [x0, #2048]
  405384:	ret
  405388:	sub	sp, sp, #0xc0
  40538c:	stp	x29, x30, [sp, #128]
  405390:	stp	x24, x23, [sp, #144]
  405394:	stp	x22, x21, [sp, #160]
  405398:	stp	x20, x19, [sp, #176]
  40539c:	add	x29, sp, #0x80
  4053a0:	mov	x19, x1
  4053a4:	mov	x20, x0
  4053a8:	bl	401990 <fileno@plt>
  4053ac:	mov	x1, sp
  4053b0:	bl	407aa0 <ferror@plt+0x5da0>
  4053b4:	tbnz	w0, #31, 4053f0 <ferror@plt+0x36f0>
  4053b8:	ldr	w8, [sp, #16]
  4053bc:	and	w8, w8, #0xf000
  4053c0:	cmp	w8, #0x8, lsl #12
  4053c4:	b.ne	4053f0 <ferror@plt+0x36f0>  // b.any
  4053c8:	mov	x0, x20
  4053cc:	bl	401c20 <ftello@plt>
  4053d0:	tbnz	x0, #63, 4053f0 <ferror@plt+0x36f0>
  4053d4:	ldr	x8, [sp, #48]
  4053d8:	subs	x8, x8, x0
  4053dc:	b.le	4053f0 <ferror@plt+0x36f0>
  4053e0:	cmn	x8, #0x1
  4053e4:	b.eq	4054d4 <ferror@plt+0x37d4>  // b.none
  4053e8:	add	x22, x8, #0x1
  4053ec:	b	4053f4 <ferror@plt+0x36f4>
  4053f0:	mov	w22, #0x2000                	// #8192
  4053f4:	mov	x0, x22
  4053f8:	bl	4019e0 <malloc@plt>
  4053fc:	cbz	x0, 405458 <ferror@plt+0x3758>
  405400:	mov	x24, xzr
  405404:	sub	x23, x22, x24
  405408:	mov	x21, x0
  40540c:	add	x0, x0, x24
  405410:	mov	w1, #0x1                   	// #1
  405414:	mov	x2, x23
  405418:	mov	x3, x20
  40541c:	bl	401ba0 <fread@plt>
  405420:	cmp	x0, x23
  405424:	add	x24, x0, x24
  405428:	b.ne	405460 <ferror@plt+0x3760>  // b.any
  40542c:	cmn	x22, #0x1
  405430:	b.eq	4054a0 <ferror@plt+0x37a0>  // b.none
  405434:	adds	x8, x22, x22, lsr #1
  405438:	csinv	x22, x8, xzr, cc  // cc = lo, ul, last
  40543c:	mov	x0, x21
  405440:	mov	x1, x22
  405444:	bl	401aa0 <realloc@plt>
  405448:	cbnz	x0, 405404 <ferror@plt+0x3704>
  40544c:	bl	401ce0 <__errno_location@plt>
  405450:	ldr	w23, [x0]
  405454:	b	4054a4 <ferror@plt+0x37a4>
  405458:	mov	x21, xzr
  40545c:	b	4054b8 <ferror@plt+0x37b8>
  405460:	bl	401ce0 <__errno_location@plt>
  405464:	ldr	w23, [x0]
  405468:	mov	x0, x20
  40546c:	bl	401d00 <ferror@plt>
  405470:	cbnz	w0, 4054a4 <ferror@plt+0x37a4>
  405474:	sub	x8, x22, #0x1
  405478:	cmp	x24, x8
  40547c:	b.cs	405494 <ferror@plt+0x3794>  // b.hs, b.nlast
  405480:	add	x1, x24, #0x1
  405484:	mov	x0, x21
  405488:	bl	401aa0 <realloc@plt>
  40548c:	cmp	x0, #0x0
  405490:	csel	x21, x21, x0, eq  // eq = none
  405494:	strb	wzr, [x21, x24]
  405498:	str	x24, [x19]
  40549c:	b	4054b8 <ferror@plt+0x37b8>
  4054a0:	mov	w23, #0xc                   	// #12
  4054a4:	mov	x0, x21
  4054a8:	bl	401bb0 <free@plt>
  4054ac:	bl	401ce0 <__errno_location@plt>
  4054b0:	mov	x21, xzr
  4054b4:	str	w23, [x0]
  4054b8:	mov	x0, x21
  4054bc:	ldp	x20, x19, [sp, #176]
  4054c0:	ldp	x22, x21, [sp, #160]
  4054c4:	ldp	x24, x23, [sp, #144]
  4054c8:	ldp	x29, x30, [sp, #128]
  4054cc:	add	sp, sp, #0xc0
  4054d0:	ret
  4054d4:	bl	401ce0 <__errno_location@plt>
  4054d8:	mov	w8, #0xc                   	// #12
  4054dc:	mov	x21, xzr
  4054e0:	str	w8, [x0]
  4054e4:	b	4054b8 <ferror@plt+0x37b8>
  4054e8:	adrp	x2, 408000 <ferror@plt+0x6300>
  4054ec:	add	x2, x2, #0x4b1
  4054f0:	b	4054f4 <ferror@plt+0x37f4>
  4054f4:	stp	x29, x30, [sp, #-48]!
  4054f8:	stp	x20, x19, [sp, #32]
  4054fc:	mov	x19, x1
  405500:	mov	x1, x2
  405504:	stp	x22, x21, [sp, #16]
  405508:	mov	x29, sp
  40550c:	bl	4019d0 <fopen@plt>
  405510:	cbz	x0, 405558 <ferror@plt+0x3858>
  405514:	mov	x1, x19
  405518:	mov	x21, x0
  40551c:	bl	405388 <ferror@plt+0x3688>
  405520:	mov	x19, x0
  405524:	bl	401ce0 <__errno_location@plt>
  405528:	ldr	w22, [x0]
  40552c:	mov	x20, x0
  405530:	mov	x0, x21
  405534:	bl	406574 <ferror@plt+0x4874>
  405538:	cbz	w0, 40555c <ferror@plt+0x385c>
  40553c:	cbz	x19, 40554c <ferror@plt+0x384c>
  405540:	ldr	w22, [x20]
  405544:	mov	x0, x19
  405548:	bl	401bb0 <free@plt>
  40554c:	mov	x19, xzr
  405550:	str	w22, [x20]
  405554:	b	40555c <ferror@plt+0x385c>
  405558:	mov	x19, xzr
  40555c:	mov	x0, x19
  405560:	ldp	x20, x19, [sp, #32]
  405564:	ldp	x22, x21, [sp, #16]
  405568:	ldp	x29, x30, [sp], #48
  40556c:	ret
  405570:	adrp	x2, 408000 <ferror@plt+0x6300>
  405574:	add	x2, x2, #0x491
  405578:	b	4054f4 <ferror@plt+0x37f4>
  40557c:	sub	sp, sp, #0x50
  405580:	str	x21, [sp, #48]
  405584:	stp	x20, x19, [sp, #64]
  405588:	mov	x21, x5
  40558c:	mov	x20, x4
  405590:	mov	x5, x3
  405594:	mov	x4, x2
  405598:	mov	x19, x0
  40559c:	stp	x29, x30, [sp, #32]
  4055a0:	add	x29, sp, #0x20
  4055a4:	cbz	x1, 4055c4 <ferror@plt+0x38c4>
  4055a8:	adrp	x2, 408000 <ferror@plt+0x6300>
  4055ac:	mov	x3, x1
  4055b0:	add	x2, x2, #0x4ca
  4055b4:	mov	w1, #0x1                   	// #1
  4055b8:	mov	x0, x19
  4055bc:	bl	401b60 <__fprintf_chk@plt>
  4055c0:	b	4055e0 <ferror@plt+0x38e0>
  4055c4:	adrp	x2, 408000 <ferror@plt+0x6300>
  4055c8:	add	x2, x2, #0x4d6
  4055cc:	mov	w1, #0x1                   	// #1
  4055d0:	mov	x0, x19
  4055d4:	mov	x3, x4
  4055d8:	mov	x4, x5
  4055dc:	bl	401b60 <__fprintf_chk@plt>
  4055e0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4055e4:	add	x1, x1, #0x4dd
  4055e8:	mov	w2, #0x5                   	// #5
  4055ec:	mov	x0, xzr
  4055f0:	bl	401c80 <dcgettext@plt>
  4055f4:	adrp	x2, 408000 <ferror@plt+0x6300>
  4055f8:	mov	x3, x0
  4055fc:	add	x2, x2, #0x7a8
  405600:	mov	w1, #0x1                   	// #1
  405604:	mov	w4, #0x7e3                 	// #2019
  405608:	mov	x0, x19
  40560c:	bl	401b60 <__fprintf_chk@plt>
  405610:	adrp	x1, 408000 <ferror@plt+0x6300>
  405614:	add	x1, x1, #0x4e1
  405618:	mov	w2, #0x5                   	// #5
  40561c:	mov	x0, xzr
  405620:	bl	401c80 <dcgettext@plt>
  405624:	mov	x1, x19
  405628:	bl	401c90 <fputs_unlocked@plt>
  40562c:	cmp	x21, #0x9
  405630:	b.hi	405684 <ferror@plt+0x3984>  // b.pmore
  405634:	adrp	x8, 408000 <ferror@plt+0x6300>
  405638:	add	x8, x8, #0x4c0
  40563c:	adr	x9, 40564c <ferror@plt+0x394c>
  405640:	ldrb	w10, [x8, x21]
  405644:	add	x9, x9, x10, lsl #2
  405648:	br	x9
  40564c:	adrp	x1, 408000 <ferror@plt+0x6300>
  405650:	add	x1, x1, #0x5ad
  405654:	mov	w2, #0x5                   	// #5
  405658:	mov	x0, xzr
  40565c:	bl	401c80 <dcgettext@plt>
  405660:	ldr	x3, [x20]
  405664:	mov	x2, x0
  405668:	mov	x0, x19
  40566c:	ldp	x20, x19, [sp, #64]
  405670:	ldr	x21, [sp, #48]
  405674:	ldp	x29, x30, [sp, #32]
  405678:	mov	w1, #0x1                   	// #1
  40567c:	add	sp, sp, #0x50
  405680:	b	401b60 <__fprintf_chk@plt>
  405684:	adrp	x1, 408000 <ferror@plt+0x6300>
  405688:	add	x1, x1, #0x6ec
  40568c:	b	4057e8 <ferror@plt+0x3ae8>
  405690:	adrp	x1, 408000 <ferror@plt+0x6300>
  405694:	add	x1, x1, #0x5bd
  405698:	mov	w2, #0x5                   	// #5
  40569c:	mov	x0, xzr
  4056a0:	bl	401c80 <dcgettext@plt>
  4056a4:	ldp	x3, x4, [x20]
  4056a8:	mov	x2, x0
  4056ac:	mov	x0, x19
  4056b0:	ldp	x20, x19, [sp, #64]
  4056b4:	ldr	x21, [sp, #48]
  4056b8:	ldp	x29, x30, [sp, #32]
  4056bc:	mov	w1, #0x1                   	// #1
  4056c0:	add	sp, sp, #0x50
  4056c4:	b	401b60 <__fprintf_chk@plt>
  4056c8:	adrp	x1, 408000 <ferror@plt+0x6300>
  4056cc:	add	x1, x1, #0x5d4
  4056d0:	mov	w2, #0x5                   	// #5
  4056d4:	mov	x0, xzr
  4056d8:	bl	401c80 <dcgettext@plt>
  4056dc:	ldp	x3, x4, [x20]
  4056e0:	ldr	x5, [x20, #16]
  4056e4:	mov	x2, x0
  4056e8:	mov	x0, x19
  4056ec:	ldp	x20, x19, [sp, #64]
  4056f0:	ldr	x21, [sp, #48]
  4056f4:	ldp	x29, x30, [sp, #32]
  4056f8:	mov	w1, #0x1                   	// #1
  4056fc:	add	sp, sp, #0x50
  405700:	b	401b60 <__fprintf_chk@plt>
  405704:	adrp	x1, 408000 <ferror@plt+0x6300>
  405708:	add	x1, x1, #0x5f0
  40570c:	mov	w2, #0x5                   	// #5
  405710:	mov	x0, xzr
  405714:	bl	401c80 <dcgettext@plt>
  405718:	ldp	x3, x4, [x20]
  40571c:	ldp	x5, x6, [x20, #16]
  405720:	mov	x2, x0
  405724:	mov	x0, x19
  405728:	ldp	x20, x19, [sp, #64]
  40572c:	ldr	x21, [sp, #48]
  405730:	ldp	x29, x30, [sp, #32]
  405734:	mov	w1, #0x1                   	// #1
  405738:	add	sp, sp, #0x50
  40573c:	b	401b60 <__fprintf_chk@plt>
  405740:	adrp	x1, 408000 <ferror@plt+0x6300>
  405744:	add	x1, x1, #0x610
  405748:	mov	w2, #0x5                   	// #5
  40574c:	mov	x0, xzr
  405750:	bl	401c80 <dcgettext@plt>
  405754:	ldp	x3, x4, [x20]
  405758:	ldp	x5, x6, [x20, #16]
  40575c:	ldr	x7, [x20, #32]
  405760:	mov	x2, x0
  405764:	mov	x0, x19
  405768:	ldp	x20, x19, [sp, #64]
  40576c:	ldr	x21, [sp, #48]
  405770:	ldp	x29, x30, [sp, #32]
  405774:	mov	w1, #0x1                   	// #1
  405778:	add	sp, sp, #0x50
  40577c:	b	401b60 <__fprintf_chk@plt>
  405780:	adrp	x1, 408000 <ferror@plt+0x6300>
  405784:	add	x1, x1, #0x634
  405788:	mov	w2, #0x5                   	// #5
  40578c:	mov	x0, xzr
  405790:	bl	401c80 <dcgettext@plt>
  405794:	ldp	x3, x4, [x20]
  405798:	ldp	x5, x6, [x20, #16]
  40579c:	ldp	x7, x8, [x20, #32]
  4057a0:	mov	x2, x0
  4057a4:	b	4057d4 <ferror@plt+0x3ad4>
  4057a8:	adrp	x1, 408000 <ferror@plt+0x6300>
  4057ac:	add	x1, x1, #0x65c
  4057b0:	mov	w2, #0x5                   	// #5
  4057b4:	mov	x0, xzr
  4057b8:	bl	401c80 <dcgettext@plt>
  4057bc:	ldr	x9, [x20, #48]
  4057c0:	ldp	x3, x4, [x20]
  4057c4:	ldp	x5, x6, [x20, #16]
  4057c8:	ldp	x7, x8, [x20, #32]
  4057cc:	mov	x2, x0
  4057d0:	str	x9, [sp, #8]
  4057d4:	mov	w1, #0x1                   	// #1
  4057d8:	str	x8, [sp]
  4057dc:	b	40584c <ferror@plt+0x3b4c>
  4057e0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4057e4:	add	x1, x1, #0x6b8
  4057e8:	mov	w2, #0x5                   	// #5
  4057ec:	mov	x0, xzr
  4057f0:	bl	401c80 <dcgettext@plt>
  4057f4:	ldp	x8, x9, [x20, #56]
  4057f8:	ldp	x3, x4, [x20]
  4057fc:	ldp	x5, x6, [x20, #16]
  405800:	ldr	x7, [x20, #32]
  405804:	ldur	q0, [x20, #40]
  405808:	mov	x2, x0
  40580c:	str	x9, [sp, #24]
  405810:	b	405840 <ferror@plt+0x3b40>
  405814:	adrp	x1, 408000 <ferror@plt+0x6300>
  405818:	add	x1, x1, #0x688
  40581c:	mov	w2, #0x5                   	// #5
  405820:	mov	x0, xzr
  405824:	bl	401c80 <dcgettext@plt>
  405828:	ldp	x3, x4, [x20]
  40582c:	ldp	x5, x6, [x20, #16]
  405830:	ldr	x7, [x20, #32]
  405834:	ldur	q0, [x20, #40]
  405838:	ldr	x8, [x20, #56]
  40583c:	mov	x2, x0
  405840:	str	x8, [sp, #16]
  405844:	mov	w1, #0x1                   	// #1
  405848:	str	q0, [sp]
  40584c:	mov	x0, x19
  405850:	bl	401b60 <__fprintf_chk@plt>
  405854:	ldp	x20, x19, [sp, #64]
  405858:	ldr	x21, [sp, #48]
  40585c:	ldp	x29, x30, [sp, #32]
  405860:	add	sp, sp, #0x50
  405864:	ret
  405868:	mov	x8, xzr
  40586c:	ldr	x9, [x4, x8, lsl #3]
  405870:	add	x8, x8, #0x1
  405874:	cbnz	x9, 40586c <ferror@plt+0x3b6c>
  405878:	sub	x5, x8, #0x1
  40587c:	b	40557c <ferror@plt+0x387c>
  405880:	sub	sp, sp, #0x60
  405884:	stp	x29, x30, [sp, #80]
  405888:	ldr	w8, [x4, #24]
  40588c:	mov	x5, xzr
  405890:	mov	x9, sp
  405894:	add	x29, sp, #0x50
  405898:	tbz	w8, #31, 4058c0 <ferror@plt+0x3bc0>
  40589c:	add	w11, w8, #0x8
  4058a0:	cmn	w8, #0x8
  4058a4:	str	w11, [x4, #24]
  4058a8:	b.gt	4058bc <ferror@plt+0x3bbc>
  4058ac:	ldr	x10, [x4, #8]
  4058b0:	add	x10, x10, w8, sxtw
  4058b4:	mov	w8, w11
  4058b8:	b	4058cc <ferror@plt+0x3bcc>
  4058bc:	mov	w8, w11
  4058c0:	ldr	x10, [x4]
  4058c4:	add	x11, x10, #0x8
  4058c8:	str	x11, [x4]
  4058cc:	ldr	x10, [x10]
  4058d0:	str	x10, [x9, x5, lsl #3]
  4058d4:	cbz	x10, 4058e4 <ferror@plt+0x3be4>
  4058d8:	add	x5, x5, #0x1
  4058dc:	cmp	x5, #0xa
  4058e0:	b.ne	405898 <ferror@plt+0x3b98>  // b.any
  4058e4:	mov	x4, sp
  4058e8:	bl	40557c <ferror@plt+0x387c>
  4058ec:	ldp	x29, x30, [sp, #80]
  4058f0:	add	sp, sp, #0x60
  4058f4:	ret
  4058f8:	sub	sp, sp, #0xf0
  4058fc:	stp	x29, x30, [sp, #224]
  405900:	add	x29, sp, #0xe0
  405904:	mov	x8, #0xffffffffffffffe0    	// #-32
  405908:	mov	x9, sp
  40590c:	sub	x10, x29, #0x60
  405910:	movk	x8, #0xff80, lsl #32
  405914:	add	x11, x29, #0x10
  405918:	add	x9, x9, #0x80
  40591c:	add	x10, x10, #0x20
  405920:	stp	x9, x8, [x29, #-16]
  405924:	stp	x11, x10, [x29, #-32]
  405928:	stp	x4, x5, [x29, #-96]
  40592c:	stp	x6, x7, [x29, #-80]
  405930:	stp	q0, q1, [sp]
  405934:	ldp	q0, q1, [x29, #-32]
  405938:	sub	x4, x29, #0x40
  40593c:	stp	q2, q3, [sp, #32]
  405940:	stp	q4, q5, [sp, #64]
  405944:	stp	q6, q7, [sp, #96]
  405948:	stp	q0, q1, [x29, #-64]
  40594c:	bl	405880 <ferror@plt+0x3b80>
  405950:	ldp	x29, x30, [sp, #224]
  405954:	add	sp, sp, #0xf0
  405958:	ret
  40595c:	stp	x29, x30, [sp, #-16]!
  405960:	adrp	x1, 408000 <ferror@plt+0x6300>
  405964:	add	x1, x1, #0x728
  405968:	mov	w2, #0x5                   	// #5
  40596c:	mov	x0, xzr
  405970:	mov	x29, sp
  405974:	bl	401c80 <dcgettext@plt>
  405978:	adrp	x2, 408000 <ferror@plt+0x6300>
  40597c:	mov	x1, x0
  405980:	add	x2, x2, #0x73d
  405984:	mov	w0, #0x1                   	// #1
  405988:	bl	401a40 <__printf_chk@plt>
  40598c:	adrp	x1, 408000 <ferror@plt+0x6300>
  405990:	add	x1, x1, #0x753
  405994:	mov	w2, #0x5                   	// #5
  405998:	mov	x0, xzr
  40599c:	bl	401c80 <dcgettext@plt>
  4059a0:	adrp	x2, 408000 <ferror@plt+0x6300>
  4059a4:	adrp	x3, 408000 <ferror@plt+0x6300>
  4059a8:	mov	x1, x0
  4059ac:	add	x2, x2, #0x3c
  4059b0:	add	x3, x3, #0x1a2
  4059b4:	mov	w0, #0x1                   	// #1
  4059b8:	bl	401a40 <__printf_chk@plt>
  4059bc:	adrp	x1, 408000 <ferror@plt+0x6300>
  4059c0:	add	x1, x1, #0x767
  4059c4:	mov	w2, #0x5                   	// #5
  4059c8:	mov	x0, xzr
  4059cc:	bl	401c80 <dcgettext@plt>
  4059d0:	adrp	x8, 419000 <ferror@plt+0x17300>
  4059d4:	ldr	x1, [x8, #728]
  4059d8:	ldp	x29, x30, [sp], #16
  4059dc:	b	401c90 <fputs_unlocked@plt>
  4059e0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4059e4:	udiv	x8, x8, x1
  4059e8:	cmp	x8, x0
  4059ec:	b.cc	4059f8 <ferror@plt+0x3cf8>  // b.lo, b.ul, b.last
  4059f0:	mul	x0, x1, x0
  4059f4:	b	405a04 <ferror@plt+0x3d04>
  4059f8:	stp	x29, x30, [sp, #-16]!
  4059fc:	mov	x29, sp
  405a00:	bl	405c40 <ferror@plt+0x3f40>
  405a04:	stp	x29, x30, [sp, #-32]!
  405a08:	str	x19, [sp, #16]
  405a0c:	mov	x29, sp
  405a10:	mov	x19, x0
  405a14:	bl	4019e0 <malloc@plt>
  405a18:	cbz	x19, 405a20 <ferror@plt+0x3d20>
  405a1c:	cbz	x0, 405a2c <ferror@plt+0x3d2c>
  405a20:	ldr	x19, [sp, #16]
  405a24:	ldp	x29, x30, [sp], #32
  405a28:	ret
  405a2c:	bl	405c40 <ferror@plt+0x3f40>
  405a30:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405a34:	udiv	x8, x8, x2
  405a38:	cmp	x8, x1
  405a3c:	b.cc	405a48 <ferror@plt+0x3d48>  // b.lo, b.ul, b.last
  405a40:	mul	x1, x2, x1
  405a44:	b	405a54 <ferror@plt+0x3d54>
  405a48:	stp	x29, x30, [sp, #-16]!
  405a4c:	mov	x29, sp
  405a50:	bl	405c40 <ferror@plt+0x3f40>
  405a54:	stp	x29, x30, [sp, #-32]!
  405a58:	str	x19, [sp, #16]
  405a5c:	mov	x19, x1
  405a60:	mov	x29, sp
  405a64:	cbz	x0, 405a78 <ferror@plt+0x3d78>
  405a68:	cbnz	x19, 405a78 <ferror@plt+0x3d78>
  405a6c:	bl	401bb0 <free@plt>
  405a70:	mov	x0, xzr
  405a74:	b	405a88 <ferror@plt+0x3d88>
  405a78:	mov	x1, x19
  405a7c:	bl	401aa0 <realloc@plt>
  405a80:	cbz	x19, 405a88 <ferror@plt+0x3d88>
  405a84:	cbz	x0, 405a94 <ferror@plt+0x3d94>
  405a88:	ldr	x19, [sp, #16]
  405a8c:	ldp	x29, x30, [sp], #32
  405a90:	ret
  405a94:	bl	405c40 <ferror@plt+0x3f40>
  405a98:	stp	x29, x30, [sp, #-16]!
  405a9c:	ldr	x9, [x1]
  405aa0:	mov	x29, sp
  405aa4:	cbz	x0, 405ac8 <ferror@plt+0x3dc8>
  405aa8:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  405aac:	movk	x8, #0x5554
  405ab0:	udiv	x8, x8, x2
  405ab4:	cmp	x8, x9
  405ab8:	b.ls	405b00 <ferror@plt+0x3e00>  // b.plast
  405abc:	add	x8, x9, x9, lsr #1
  405ac0:	add	x9, x8, #0x1
  405ac4:	b	405aec <ferror@plt+0x3dec>
  405ac8:	cbnz	x9, 405adc <ferror@plt+0x3ddc>
  405acc:	mov	w8, #0x80                  	// #128
  405ad0:	udiv	x8, x8, x2
  405ad4:	cmp	x2, #0x80
  405ad8:	cinc	x9, x8, hi  // hi = pmore
  405adc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405ae0:	udiv	x8, x8, x2
  405ae4:	cmp	x8, x9
  405ae8:	b.cc	405b00 <ferror@plt+0x3e00>  // b.lo, b.ul, b.last
  405aec:	mul	x8, x9, x2
  405af0:	str	x9, [x1]
  405af4:	mov	x1, x8
  405af8:	ldp	x29, x30, [sp], #16
  405afc:	b	405a54 <ferror@plt+0x3d54>
  405b00:	bl	405c40 <ferror@plt+0x3f40>
  405b04:	b	405a04 <ferror@plt+0x3d04>
  405b08:	stp	x29, x30, [sp, #-16]!
  405b0c:	ldr	x8, [x1]
  405b10:	mov	x29, sp
  405b14:	cbz	x0, 405b34 <ferror@plt+0x3e34>
  405b18:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405b1c:	movk	x9, #0x5554
  405b20:	cmp	x8, x9
  405b24:	b.cs	405b3c <ferror@plt+0x3e3c>  // b.hs, b.nlast
  405b28:	add	x8, x8, x8, lsr #1
  405b2c:	add	x8, x8, #0x1
  405b30:	b	405b44 <ferror@plt+0x3e44>
  405b34:	cbz	x8, 405b40 <ferror@plt+0x3e40>
  405b38:	tbz	x8, #63, 405b44 <ferror@plt+0x3e44>
  405b3c:	bl	405c40 <ferror@plt+0x3f40>
  405b40:	mov	w8, #0x80                  	// #128
  405b44:	str	x8, [x1]
  405b48:	mov	x1, x8
  405b4c:	ldp	x29, x30, [sp], #16
  405b50:	b	405a54 <ferror@plt+0x3d54>
  405b54:	stp	x29, x30, [sp, #-32]!
  405b58:	stp	x20, x19, [sp, #16]
  405b5c:	mov	x29, sp
  405b60:	mov	x19, x0
  405b64:	bl	405a04 <ferror@plt+0x3d04>
  405b68:	mov	w1, wzr
  405b6c:	mov	x2, x19
  405b70:	mov	x20, x0
  405b74:	bl	401a50 <memset@plt>
  405b78:	mov	x0, x20
  405b7c:	ldp	x20, x19, [sp, #16]
  405b80:	ldp	x29, x30, [sp], #32
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-16]!
  405b8c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405b90:	udiv	x8, x8, x1
  405b94:	cmp	x8, x0
  405b98:	mov	x29, sp
  405b9c:	b.cc	405bb0 <ferror@plt+0x3eb0>  // b.lo, b.ul, b.last
  405ba0:	bl	406528 <ferror@plt+0x4828>
  405ba4:	cbz	x0, 405bb0 <ferror@plt+0x3eb0>
  405ba8:	ldp	x29, x30, [sp], #16
  405bac:	ret
  405bb0:	bl	405c40 <ferror@plt+0x3f40>
  405bb4:	stp	x29, x30, [sp, #-48]!
  405bb8:	stp	x20, x19, [sp, #32]
  405bbc:	mov	x20, x0
  405bc0:	mov	x0, x1
  405bc4:	str	x21, [sp, #16]
  405bc8:	mov	x29, sp
  405bcc:	mov	x19, x1
  405bd0:	bl	405a04 <ferror@plt+0x3d04>
  405bd4:	mov	x1, x20
  405bd8:	mov	x2, x19
  405bdc:	mov	x21, x0
  405be0:	bl	4018a0 <memcpy@plt>
  405be4:	mov	x0, x21
  405be8:	ldp	x20, x19, [sp, #32]
  405bec:	ldr	x21, [sp, #16]
  405bf0:	ldp	x29, x30, [sp], #48
  405bf4:	ret
  405bf8:	stp	x29, x30, [sp, #-48]!
  405bfc:	str	x21, [sp, #16]
  405c00:	stp	x20, x19, [sp, #32]
  405c04:	mov	x29, sp
  405c08:	mov	x19, x0
  405c0c:	bl	4018e0 <strlen@plt>
  405c10:	add	x20, x0, #0x1
  405c14:	mov	x0, x20
  405c18:	bl	405a04 <ferror@plt+0x3d04>
  405c1c:	mov	x1, x19
  405c20:	mov	x2, x20
  405c24:	mov	x21, x0
  405c28:	bl	4018a0 <memcpy@plt>
  405c2c:	mov	x0, x21
  405c30:	ldp	x20, x19, [sp, #32]
  405c34:	ldr	x21, [sp, #16]
  405c38:	ldp	x29, x30, [sp], #48
  405c3c:	ret
  405c40:	stp	x29, x30, [sp, #-32]!
  405c44:	str	x19, [sp, #16]
  405c48:	adrp	x8, 419000 <ferror@plt+0x17300>
  405c4c:	ldr	w19, [x8, #600]
  405c50:	adrp	x1, 408000 <ferror@plt+0x6300>
  405c54:	add	x1, x1, #0x7d7
  405c58:	mov	w2, #0x5                   	// #5
  405c5c:	mov	x0, xzr
  405c60:	mov	x29, sp
  405c64:	bl	401c80 <dcgettext@plt>
  405c68:	adrp	x2, 407000 <ferror@plt+0x5300>
  405c6c:	mov	x3, x0
  405c70:	add	x2, x2, #0xfe0
  405c74:	mov	w0, w19
  405c78:	mov	w1, wzr
  405c7c:	bl	401910 <error@plt>
  405c80:	bl	401b00 <abort@plt>
  405c84:	sub	sp, sp, #0x50
  405c88:	stp	x24, x23, [sp, #32]
  405c8c:	stp	x22, x21, [sp, #48]
  405c90:	mov	x22, x3
  405c94:	mov	x24, x2
  405c98:	mov	w2, w1
  405c9c:	add	x3, sp, #0x8
  405ca0:	mov	x1, xzr
  405ca4:	stp	x29, x30, [sp, #16]
  405ca8:	stp	x20, x19, [sp, #64]
  405cac:	add	x29, sp, #0x10
  405cb0:	mov	w20, w6
  405cb4:	mov	x19, x5
  405cb8:	mov	x21, x0
  405cbc:	bl	40615c <ferror@plt+0x445c>
  405cc0:	cbz	w0, 405cf0 <ferror@plt+0x3ff0>
  405cc4:	cmp	w0, #0x1
  405cc8:	b.eq	405ce0 <ferror@plt+0x3fe0>  // b.none
  405ccc:	cmp	w0, #0x3
  405cd0:	b.ne	405d18 <ferror@plt+0x4018>  // b.any
  405cd4:	bl	401ce0 <__errno_location@plt>
  405cd8:	str	wzr, [x0]
  405cdc:	b	405d1c <ferror@plt+0x401c>
  405ce0:	bl	401ce0 <__errno_location@plt>
  405ce4:	mov	w8, #0x4b                  	// #75
  405ce8:	str	w8, [x0]
  405cec:	b	405d1c <ferror@plt+0x401c>
  405cf0:	ldr	x23, [sp, #8]
  405cf4:	cmp	x23, x24
  405cf8:	b.cc	405d04 <ferror@plt+0x4004>  // b.lo, b.ul, b.last
  405cfc:	cmp	x23, x22
  405d00:	b.ls	405d58 <ferror@plt+0x4058>  // b.plast
  405d04:	bl	401ce0 <__errno_location@plt>
  405d08:	lsr	x8, x23, #30
  405d0c:	cbnz	x8, 405ce4 <ferror@plt+0x3fe4>
  405d10:	mov	w8, #0x22                  	// #34
  405d14:	b	405ce8 <ferror@plt+0x3fe8>
  405d18:	bl	401ce0 <__errno_location@plt>
  405d1c:	ldr	w8, [x0]
  405d20:	cmp	w20, #0x0
  405d24:	csinc	w20, w20, wzr, ne  // ne = any
  405d28:	mov	x0, x21
  405d2c:	cmp	w8, #0x16
  405d30:	csel	w22, wzr, w8, eq  // eq = none
  405d34:	bl	404558 <ferror@plt+0x2858>
  405d38:	adrp	x2, 407000 <ferror@plt+0x5300>
  405d3c:	mov	x4, x0
  405d40:	add	x2, x2, #0xfdc
  405d44:	mov	w0, w20
  405d48:	mov	w1, w22
  405d4c:	mov	x3, x19
  405d50:	bl	401910 <error@plt>
  405d54:	ldr	x23, [sp, #8]
  405d58:	mov	x0, x23
  405d5c:	ldp	x20, x19, [sp, #64]
  405d60:	ldp	x22, x21, [sp, #48]
  405d64:	ldp	x24, x23, [sp, #32]
  405d68:	ldp	x29, x30, [sp, #16]
  405d6c:	add	sp, sp, #0x50
  405d70:	ret
  405d74:	mov	w6, w5
  405d78:	mov	x5, x4
  405d7c:	mov	x4, x3
  405d80:	mov	x3, x2
  405d84:	mov	x2, x1
  405d88:	mov	w1, #0xa                   	// #10
  405d8c:	b	405c84 <ferror@plt+0x3f84>
  405d90:	stp	x29, x30, [sp, #-80]!
  405d94:	cmp	w2, #0x25
  405d98:	str	x25, [sp, #16]
  405d9c:	stp	x24, x23, [sp, #32]
  405da0:	stp	x22, x21, [sp, #48]
  405da4:	stp	x20, x19, [sp, #64]
  405da8:	mov	x29, sp
  405dac:	b.cs	40613c <ferror@plt+0x443c>  // b.hs, b.nlast
  405db0:	mov	x23, x4
  405db4:	mov	x19, x3
  405db8:	mov	w22, w2
  405dbc:	mov	x21, x1
  405dc0:	mov	x20, x0
  405dc4:	bl	401ce0 <__errno_location@plt>
  405dc8:	mov	x24, x0
  405dcc:	str	wzr, [x0]
  405dd0:	bl	401b80 <__ctype_b_loc@plt>
  405dd4:	ldr	x8, [x0]
  405dd8:	mov	x10, x20
  405ddc:	ldrb	w9, [x10], #1
  405de0:	ldrh	w11, [x8, x9, lsl #1]
  405de4:	tbnz	w11, #13, 405ddc <ferror@plt+0x40dc>
  405de8:	cmp	x21, #0x0
  405dec:	add	x8, x29, #0x18
  405df0:	csel	x21, x8, x21, eq  // eq = none
  405df4:	cmp	w9, #0x2d
  405df8:	b.ne	405e04 <ferror@plt+0x4104>  // b.any
  405dfc:	mov	w20, #0x4                   	// #4
  405e00:	b	406120 <ferror@plt+0x4420>
  405e04:	mov	x0, x20
  405e08:	mov	x1, x21
  405e0c:	mov	w2, w22
  405e10:	bl	4018d0 <strtoul@plt>
  405e14:	ldr	x25, [x21]
  405e18:	cmp	x25, x20
  405e1c:	b.eq	405e40 <ferror@plt+0x4140>  // b.none
  405e20:	ldr	w20, [x24]
  405e24:	mov	x22, x0
  405e28:	cbz	w20, 405e38 <ferror@plt+0x4138>
  405e2c:	cmp	w20, #0x22
  405e30:	b.ne	405dfc <ferror@plt+0x40fc>  // b.any
  405e34:	mov	w20, #0x1                   	// #1
  405e38:	cbnz	x23, 405e60 <ferror@plt+0x4160>
  405e3c:	b	40611c <ferror@plt+0x441c>
  405e40:	cbz	x23, 405dfc <ferror@plt+0x40fc>
  405e44:	ldrb	w1, [x20]
  405e48:	cbz	w1, 405dfc <ferror@plt+0x40fc>
  405e4c:	mov	x0, x23
  405e50:	bl	401bf0 <strchr@plt>
  405e54:	cbz	x0, 405dfc <ferror@plt+0x40fc>
  405e58:	mov	w20, wzr
  405e5c:	mov	w22, #0x1                   	// #1
  405e60:	ldrb	w24, [x25]
  405e64:	cbz	w24, 40611c <ferror@plt+0x441c>
  405e68:	mov	x0, x23
  405e6c:	mov	w1, w24
  405e70:	bl	401bf0 <strchr@plt>
  405e74:	cbz	x0, 4060a0 <ferror@plt+0x43a0>
  405e78:	sub	w10, w24, #0x45
  405e7c:	mov	w8, #0x1                   	// #1
  405e80:	cmp	w10, #0x2f
  405e84:	mov	w9, #0x400                 	// #1024
  405e88:	b.hi	405efc <ferror@plt+0x41fc>  // b.pmore
  405e8c:	mov	w11, #0x1                   	// #1
  405e90:	lsl	x10, x11, x10
  405e94:	mov	x11, #0x8945                	// #35141
  405e98:	movk	x11, #0x30, lsl #16
  405e9c:	movk	x11, #0x8144, lsl #32
  405ea0:	tst	x10, x11
  405ea4:	b.eq	405efc <ferror@plt+0x41fc>  // b.none
  405ea8:	mov	w1, #0x30                  	// #48
  405eac:	mov	x0, x23
  405eb0:	bl	401bf0 <strchr@plt>
  405eb4:	cbz	x0, 405ee8 <ferror@plt+0x41e8>
  405eb8:	ldrb	w8, [x25, #1]
  405ebc:	cmp	w8, #0x42
  405ec0:	b.eq	405ef4 <ferror@plt+0x41f4>  // b.none
  405ec4:	cmp	w8, #0x44
  405ec8:	b.eq	405ef4 <ferror@plt+0x41f4>  // b.none
  405ecc:	cmp	w8, #0x69
  405ed0:	b.ne	405ee8 <ferror@plt+0x41e8>  // b.any
  405ed4:	ldrb	w8, [x25, #2]
  405ed8:	mov	w9, #0x3                   	// #3
  405edc:	cmp	w8, #0x42
  405ee0:	csinc	x8, x9, xzr, eq  // eq = none
  405ee4:	b	405eec <ferror@plt+0x41ec>
  405ee8:	mov	w8, #0x1                   	// #1
  405eec:	mov	w9, #0x400                 	// #1024
  405ef0:	b	405efc <ferror@plt+0x41fc>
  405ef4:	mov	w8, #0x2                   	// #2
  405ef8:	mov	w9, #0x3e8                 	// #1000
  405efc:	cmp	w24, #0x59
  405f00:	b.gt	405f34 <ferror@plt+0x4234>
  405f04:	sub	w10, w24, #0x42
  405f08:	cmp	w10, #0xe
  405f0c:	b.hi	405f70 <ferror@plt+0x4270>  // b.pmore
  405f10:	adrp	x11, 408000 <ferror@plt+0x6300>
  405f14:	add	x11, x11, #0x7e8
  405f18:	adr	x12, 405f28 <ferror@plt+0x4228>
  405f1c:	ldrb	w13, [x11, x10]
  405f20:	add	x12, x12, x13, lsl #2
  405f24:	br	x12
  405f28:	cmp	xzr, x22, lsr #54
  405f2c:	lsl	x9, x22, #10
  405f30:	b	406008 <ferror@plt+0x4308>
  405f34:	cmp	w24, #0x73
  405f38:	b.gt	405fac <ferror@plt+0x42ac>
  405f3c:	sub	w10, w24, #0x62
  405f40:	cmp	w10, #0xb
  405f44:	b.hi	40606c <ferror@plt+0x436c>  // b.pmore
  405f48:	adrp	x11, 408000 <ferror@plt+0x6300>
  405f4c:	add	x11, x11, #0x7f7
  405f50:	adr	x12, 405f64 <ferror@plt+0x4264>
  405f54:	ldrb	w13, [x11, x10]
  405f58:	add	x12, x12, x13, lsl #2
  405f5c:	mov	w10, wzr
  405f60:	br	x12
  405f64:	cmp	xzr, x22, lsr #55
  405f68:	lsl	x9, x22, #9
  405f6c:	b	406008 <ferror@plt+0x4308>
  405f70:	cmp	w24, #0x54
  405f74:	b.eq	406040 <ferror@plt+0x4340>  // b.none
  405f78:	cmp	w24, #0x59
  405f7c:	b.ne	4060a0 <ferror@plt+0x43a0>  // b.any
  405f80:	mov	w10, wzr
  405f84:	mov	w11, #0xfffffff8            	// #-8
  405f88:	umulh	x12, x9, x22
  405f8c:	cmp	xzr, x12
  405f90:	mul	x13, x22, x9
  405f94:	cset	w12, ne  // ne = any
  405f98:	csinv	x22, x13, xzr, eq  // eq = none
  405f9c:	adds	w11, w11, #0x1
  405fa0:	orr	w10, w10, w12
  405fa4:	b.cc	405f88 <ferror@plt+0x4288>  // b.lo, b.ul, b.last
  405fa8:	b	406100 <ferror@plt+0x4400>
  405fac:	cmp	w24, #0x74
  405fb0:	b.eq	406040 <ferror@plt+0x4340>  // b.none
  405fb4:	cmp	w24, #0x77
  405fb8:	b.ne	4060a0 <ferror@plt+0x43a0>  // b.any
  405fbc:	cmn	x22, x22
  405fc0:	lsl	x9, x22, #1
  405fc4:	cset	w10, cs  // cs = hs, nlast
  405fc8:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  405fcc:	b	406100 <ferror@plt+0x4400>
  405fd0:	mov	w10, wzr
  405fd4:	mov	w11, #0xfffffffd            	// #-3
  405fd8:	umulh	x12, x9, x22
  405fdc:	cmp	xzr, x12
  405fe0:	mul	x13, x22, x9
  405fe4:	cset	w12, ne  // ne = any
  405fe8:	csinv	x22, x13, xzr, eq  // eq = none
  405fec:	adds	w11, w11, #0x1
  405ff0:	orr	w10, w10, w12
  405ff4:	b.cc	405fd8 <ferror@plt+0x42d8>  // b.lo, b.ul, b.last
  405ff8:	b	406100 <ferror@plt+0x4400>
  405ffc:	umulh	x10, x9, x22
  406000:	mul	x9, x22, x9
  406004:	cmp	xzr, x10
  406008:	cset	w10, ne  // ne = any
  40600c:	csinv	x22, x9, xzr, eq  // eq = none
  406010:	b	406100 <ferror@plt+0x4400>
  406014:	mov	w10, wzr
  406018:	mov	w11, #0xfffffffe            	// #-2
  40601c:	umulh	x12, x9, x22
  406020:	cmp	xzr, x12
  406024:	mul	x13, x22, x9
  406028:	cset	w12, ne  // ne = any
  40602c:	csinv	x22, x13, xzr, eq  // eq = none
  406030:	adds	w11, w11, #0x1
  406034:	orr	w10, w10, w12
  406038:	b.cc	40601c <ferror@plt+0x431c>  // b.lo, b.ul, b.last
  40603c:	b	406100 <ferror@plt+0x4400>
  406040:	mov	w10, wzr
  406044:	mov	w11, #0xfffffffc            	// #-4
  406048:	umulh	x12, x9, x22
  40604c:	cmp	xzr, x12
  406050:	mul	x13, x22, x9
  406054:	cset	w12, ne  // ne = any
  406058:	csinv	x22, x13, xzr, eq  // eq = none
  40605c:	adds	w11, w11, #0x1
  406060:	orr	w10, w10, w12
  406064:	b.cc	406048 <ferror@plt+0x4348>  // b.lo, b.ul, b.last
  406068:	b	406100 <ferror@plt+0x4400>
  40606c:	cmp	w24, #0x5a
  406070:	b.ne	4060a0 <ferror@plt+0x43a0>  // b.any
  406074:	mov	w10, wzr
  406078:	mov	w11, #0xfffffff9            	// #-7
  40607c:	umulh	x12, x9, x22
  406080:	cmp	xzr, x12
  406084:	mul	x13, x22, x9
  406088:	cset	w12, ne  // ne = any
  40608c:	csinv	x22, x13, xzr, eq  // eq = none
  406090:	adds	w11, w11, #0x1
  406094:	orr	w10, w10, w12
  406098:	b.cc	40607c <ferror@plt+0x437c>  // b.lo, b.ul, b.last
  40609c:	b	406100 <ferror@plt+0x4400>
  4060a0:	str	x22, [x19]
  4060a4:	orr	w20, w20, #0x2
  4060a8:	b	406120 <ferror@plt+0x4420>
  4060ac:	mov	w10, wzr
  4060b0:	mov	w11, #0xfffffffa            	// #-6
  4060b4:	umulh	x12, x9, x22
  4060b8:	cmp	xzr, x12
  4060bc:	mul	x13, x22, x9
  4060c0:	cset	w12, ne  // ne = any
  4060c4:	csinv	x22, x13, xzr, eq  // eq = none
  4060c8:	adds	w11, w11, #0x1
  4060cc:	orr	w10, w10, w12
  4060d0:	b.cc	4060b4 <ferror@plt+0x43b4>  // b.lo, b.ul, b.last
  4060d4:	b	406100 <ferror@plt+0x4400>
  4060d8:	mov	w10, wzr
  4060dc:	mov	w11, #0xfffffffb            	// #-5
  4060e0:	umulh	x12, x9, x22
  4060e4:	cmp	xzr, x12
  4060e8:	mul	x13, x22, x9
  4060ec:	cset	w12, ne  // ne = any
  4060f0:	csinv	x22, x13, xzr, eq  // eq = none
  4060f4:	adds	w11, w11, #0x1
  4060f8:	orr	w10, w10, w12
  4060fc:	b.cc	4060e0 <ferror@plt+0x43e0>  // b.lo, b.ul, b.last
  406100:	add	x9, x25, x8
  406104:	str	x9, [x21]
  406108:	ldrb	w8, [x25, x8]
  40610c:	orr	w9, w10, w20
  406110:	orr	w10, w9, #0x2
  406114:	cmp	w8, #0x0
  406118:	csel	w20, w9, w10, eq  // eq = none
  40611c:	str	x22, [x19]
  406120:	mov	w0, w20
  406124:	ldp	x20, x19, [sp, #64]
  406128:	ldp	x22, x21, [sp, #48]
  40612c:	ldp	x24, x23, [sp, #32]
  406130:	ldr	x25, [sp, #16]
  406134:	ldp	x29, x30, [sp], #80
  406138:	ret
  40613c:	adrp	x0, 408000 <ferror@plt+0x6300>
  406140:	adrp	x1, 408000 <ferror@plt+0x6300>
  406144:	adrp	x3, 408000 <ferror@plt+0x6300>
  406148:	add	x0, x0, #0x803
  40614c:	add	x1, x1, #0x829
  406150:	add	x3, x3, #0x839
  406154:	mov	w2, #0x54                  	// #84
  406158:	bl	401cd0 <__assert_fail@plt>
  40615c:	stp	x29, x30, [sp, #-80]!
  406160:	cmp	w2, #0x25
  406164:	str	x25, [sp, #16]
  406168:	stp	x24, x23, [sp, #32]
  40616c:	stp	x22, x21, [sp, #48]
  406170:	stp	x20, x19, [sp, #64]
  406174:	mov	x29, sp
  406178:	b.cs	406508 <ferror@plt+0x4808>  // b.hs, b.nlast
  40617c:	mov	x23, x4
  406180:	mov	x19, x3
  406184:	mov	w22, w2
  406188:	mov	x21, x1
  40618c:	mov	x20, x0
  406190:	bl	401ce0 <__errno_location@plt>
  406194:	mov	x24, x0
  406198:	str	wzr, [x0]
  40619c:	bl	401b80 <__ctype_b_loc@plt>
  4061a0:	ldr	x8, [x0]
  4061a4:	mov	x10, x20
  4061a8:	ldrb	w9, [x10], #1
  4061ac:	ldrh	w11, [x8, x9, lsl #1]
  4061b0:	tbnz	w11, #13, 4061a8 <ferror@plt+0x44a8>
  4061b4:	cmp	x21, #0x0
  4061b8:	add	x8, x29, #0x18
  4061bc:	csel	x21, x8, x21, eq  // eq = none
  4061c0:	cmp	w9, #0x2d
  4061c4:	b.ne	4061d0 <ferror@plt+0x44d0>  // b.any
  4061c8:	mov	w20, #0x4                   	// #4
  4061cc:	b	4064ec <ferror@plt+0x47ec>
  4061d0:	mov	x0, x20
  4061d4:	mov	x1, x21
  4061d8:	mov	w2, w22
  4061dc:	bl	401af0 <strtoumax@plt>
  4061e0:	ldr	x25, [x21]
  4061e4:	cmp	x25, x20
  4061e8:	b.eq	40620c <ferror@plt+0x450c>  // b.none
  4061ec:	ldr	w20, [x24]
  4061f0:	mov	x22, x0
  4061f4:	cbz	w20, 406204 <ferror@plt+0x4504>
  4061f8:	cmp	w20, #0x22
  4061fc:	b.ne	4061c8 <ferror@plt+0x44c8>  // b.any
  406200:	mov	w20, #0x1                   	// #1
  406204:	cbnz	x23, 40622c <ferror@plt+0x452c>
  406208:	b	4064e8 <ferror@plt+0x47e8>
  40620c:	cbz	x23, 4061c8 <ferror@plt+0x44c8>
  406210:	ldrb	w1, [x20]
  406214:	cbz	w1, 4061c8 <ferror@plt+0x44c8>
  406218:	mov	x0, x23
  40621c:	bl	401bf0 <strchr@plt>
  406220:	cbz	x0, 4061c8 <ferror@plt+0x44c8>
  406224:	mov	w20, wzr
  406228:	mov	w22, #0x1                   	// #1
  40622c:	ldrb	w24, [x25]
  406230:	cbz	w24, 4064e8 <ferror@plt+0x47e8>
  406234:	mov	x0, x23
  406238:	mov	w1, w24
  40623c:	bl	401bf0 <strchr@plt>
  406240:	cbz	x0, 40646c <ferror@plt+0x476c>
  406244:	sub	w10, w24, #0x45
  406248:	mov	w8, #0x1                   	// #1
  40624c:	cmp	w10, #0x2f
  406250:	mov	w9, #0x400                 	// #1024
  406254:	b.hi	4062c8 <ferror@plt+0x45c8>  // b.pmore
  406258:	mov	w11, #0x1                   	// #1
  40625c:	lsl	x10, x11, x10
  406260:	mov	x11, #0x8945                	// #35141
  406264:	movk	x11, #0x30, lsl #16
  406268:	movk	x11, #0x8144, lsl #32
  40626c:	tst	x10, x11
  406270:	b.eq	4062c8 <ferror@plt+0x45c8>  // b.none
  406274:	mov	w1, #0x30                  	// #48
  406278:	mov	x0, x23
  40627c:	bl	401bf0 <strchr@plt>
  406280:	cbz	x0, 4062b4 <ferror@plt+0x45b4>
  406284:	ldrb	w8, [x25, #1]
  406288:	cmp	w8, #0x42
  40628c:	b.eq	4062c0 <ferror@plt+0x45c0>  // b.none
  406290:	cmp	w8, #0x44
  406294:	b.eq	4062c0 <ferror@plt+0x45c0>  // b.none
  406298:	cmp	w8, #0x69
  40629c:	b.ne	4062b4 <ferror@plt+0x45b4>  // b.any
  4062a0:	ldrb	w8, [x25, #2]
  4062a4:	mov	w9, #0x3                   	// #3
  4062a8:	cmp	w8, #0x42
  4062ac:	csinc	x8, x9, xzr, eq  // eq = none
  4062b0:	b	4062b8 <ferror@plt+0x45b8>
  4062b4:	mov	w8, #0x1                   	// #1
  4062b8:	mov	w9, #0x400                 	// #1024
  4062bc:	b	4062c8 <ferror@plt+0x45c8>
  4062c0:	mov	w8, #0x2                   	// #2
  4062c4:	mov	w9, #0x3e8                 	// #1000
  4062c8:	cmp	w24, #0x59
  4062cc:	b.gt	406300 <ferror@plt+0x4600>
  4062d0:	sub	w10, w24, #0x42
  4062d4:	cmp	w10, #0xe
  4062d8:	b.hi	40633c <ferror@plt+0x463c>  // b.pmore
  4062dc:	adrp	x11, 408000 <ferror@plt+0x6300>
  4062e0:	add	x11, x11, #0x88a
  4062e4:	adr	x12, 4062f4 <ferror@plt+0x45f4>
  4062e8:	ldrb	w13, [x11, x10]
  4062ec:	add	x12, x12, x13, lsl #2
  4062f0:	br	x12
  4062f4:	cmp	xzr, x22, lsr #54
  4062f8:	lsl	x9, x22, #10
  4062fc:	b	4063d4 <ferror@plt+0x46d4>
  406300:	cmp	w24, #0x73
  406304:	b.gt	406378 <ferror@plt+0x4678>
  406308:	sub	w10, w24, #0x62
  40630c:	cmp	w10, #0xb
  406310:	b.hi	406438 <ferror@plt+0x4738>  // b.pmore
  406314:	adrp	x11, 408000 <ferror@plt+0x6300>
  406318:	add	x11, x11, #0x899
  40631c:	adr	x12, 406330 <ferror@plt+0x4630>
  406320:	ldrb	w13, [x11, x10]
  406324:	add	x12, x12, x13, lsl #2
  406328:	mov	w10, wzr
  40632c:	br	x12
  406330:	cmp	xzr, x22, lsr #55
  406334:	lsl	x9, x22, #9
  406338:	b	4063d4 <ferror@plt+0x46d4>
  40633c:	cmp	w24, #0x54
  406340:	b.eq	40640c <ferror@plt+0x470c>  // b.none
  406344:	cmp	w24, #0x59
  406348:	b.ne	40646c <ferror@plt+0x476c>  // b.any
  40634c:	mov	w10, wzr
  406350:	mov	w11, #0xfffffff8            	// #-8
  406354:	umulh	x12, x9, x22
  406358:	cmp	xzr, x12
  40635c:	mul	x13, x22, x9
  406360:	cset	w12, ne  // ne = any
  406364:	csinv	x22, x13, xzr, eq  // eq = none
  406368:	adds	w11, w11, #0x1
  40636c:	orr	w10, w10, w12
  406370:	b.cc	406354 <ferror@plt+0x4654>  // b.lo, b.ul, b.last
  406374:	b	4064cc <ferror@plt+0x47cc>
  406378:	cmp	w24, #0x74
  40637c:	b.eq	40640c <ferror@plt+0x470c>  // b.none
  406380:	cmp	w24, #0x77
  406384:	b.ne	40646c <ferror@plt+0x476c>  // b.any
  406388:	cmn	x22, x22
  40638c:	lsl	x9, x22, #1
  406390:	cset	w10, cs  // cs = hs, nlast
  406394:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  406398:	b	4064cc <ferror@plt+0x47cc>
  40639c:	mov	w10, wzr
  4063a0:	mov	w11, #0xfffffffd            	// #-3
  4063a4:	umulh	x12, x9, x22
  4063a8:	cmp	xzr, x12
  4063ac:	mul	x13, x22, x9
  4063b0:	cset	w12, ne  // ne = any
  4063b4:	csinv	x22, x13, xzr, eq  // eq = none
  4063b8:	adds	w11, w11, #0x1
  4063bc:	orr	w10, w10, w12
  4063c0:	b.cc	4063a4 <ferror@plt+0x46a4>  // b.lo, b.ul, b.last
  4063c4:	b	4064cc <ferror@plt+0x47cc>
  4063c8:	umulh	x10, x9, x22
  4063cc:	mul	x9, x22, x9
  4063d0:	cmp	xzr, x10
  4063d4:	cset	w10, ne  // ne = any
  4063d8:	csinv	x22, x9, xzr, eq  // eq = none
  4063dc:	b	4064cc <ferror@plt+0x47cc>
  4063e0:	mov	w10, wzr
  4063e4:	mov	w11, #0xfffffffe            	// #-2
  4063e8:	umulh	x12, x9, x22
  4063ec:	cmp	xzr, x12
  4063f0:	mul	x13, x22, x9
  4063f4:	cset	w12, ne  // ne = any
  4063f8:	csinv	x22, x13, xzr, eq  // eq = none
  4063fc:	adds	w11, w11, #0x1
  406400:	orr	w10, w10, w12
  406404:	b.cc	4063e8 <ferror@plt+0x46e8>  // b.lo, b.ul, b.last
  406408:	b	4064cc <ferror@plt+0x47cc>
  40640c:	mov	w10, wzr
  406410:	mov	w11, #0xfffffffc            	// #-4
  406414:	umulh	x12, x9, x22
  406418:	cmp	xzr, x12
  40641c:	mul	x13, x22, x9
  406420:	cset	w12, ne  // ne = any
  406424:	csinv	x22, x13, xzr, eq  // eq = none
  406428:	adds	w11, w11, #0x1
  40642c:	orr	w10, w10, w12
  406430:	b.cc	406414 <ferror@plt+0x4714>  // b.lo, b.ul, b.last
  406434:	b	4064cc <ferror@plt+0x47cc>
  406438:	cmp	w24, #0x5a
  40643c:	b.ne	40646c <ferror@plt+0x476c>  // b.any
  406440:	mov	w10, wzr
  406444:	mov	w11, #0xfffffff9            	// #-7
  406448:	umulh	x12, x9, x22
  40644c:	cmp	xzr, x12
  406450:	mul	x13, x22, x9
  406454:	cset	w12, ne  // ne = any
  406458:	csinv	x22, x13, xzr, eq  // eq = none
  40645c:	adds	w11, w11, #0x1
  406460:	orr	w10, w10, w12
  406464:	b.cc	406448 <ferror@plt+0x4748>  // b.lo, b.ul, b.last
  406468:	b	4064cc <ferror@plt+0x47cc>
  40646c:	str	x22, [x19]
  406470:	orr	w20, w20, #0x2
  406474:	b	4064ec <ferror@plt+0x47ec>
  406478:	mov	w10, wzr
  40647c:	mov	w11, #0xfffffffa            	// #-6
  406480:	umulh	x12, x9, x22
  406484:	cmp	xzr, x12
  406488:	mul	x13, x22, x9
  40648c:	cset	w12, ne  // ne = any
  406490:	csinv	x22, x13, xzr, eq  // eq = none
  406494:	adds	w11, w11, #0x1
  406498:	orr	w10, w10, w12
  40649c:	b.cc	406480 <ferror@plt+0x4780>  // b.lo, b.ul, b.last
  4064a0:	b	4064cc <ferror@plt+0x47cc>
  4064a4:	mov	w10, wzr
  4064a8:	mov	w11, #0xfffffffb            	// #-5
  4064ac:	umulh	x12, x9, x22
  4064b0:	cmp	xzr, x12
  4064b4:	mul	x13, x22, x9
  4064b8:	cset	w12, ne  // ne = any
  4064bc:	csinv	x22, x13, xzr, eq  // eq = none
  4064c0:	adds	w11, w11, #0x1
  4064c4:	orr	w10, w10, w12
  4064c8:	b.cc	4064ac <ferror@plt+0x47ac>  // b.lo, b.ul, b.last
  4064cc:	add	x9, x25, x8
  4064d0:	str	x9, [x21]
  4064d4:	ldrb	w8, [x25, x8]
  4064d8:	orr	w9, w10, w20
  4064dc:	orr	w10, w9, #0x2
  4064e0:	cmp	w8, #0x0
  4064e4:	csel	w20, w9, w10, eq  // eq = none
  4064e8:	str	x22, [x19]
  4064ec:	mov	w0, w20
  4064f0:	ldp	x20, x19, [sp, #64]
  4064f4:	ldp	x22, x21, [sp, #48]
  4064f8:	ldp	x24, x23, [sp, #32]
  4064fc:	ldr	x25, [sp, #16]
  406500:	ldp	x29, x30, [sp], #80
  406504:	ret
  406508:	adrp	x0, 408000 <ferror@plt+0x6300>
  40650c:	adrp	x1, 408000 <ferror@plt+0x6300>
  406510:	adrp	x3, 408000 <ferror@plt+0x6300>
  406514:	add	x0, x0, #0x803
  406518:	add	x1, x1, #0x829
  40651c:	add	x3, x3, #0x8a5
  406520:	mov	w2, #0x54                  	// #84
  406524:	bl	401cd0 <__assert_fail@plt>
  406528:	mov	x8, x1
  40652c:	mov	w1, #0x1                   	// #1
  406530:	mov	w9, #0x1                   	// #1
  406534:	cbz	x0, 40656c <ferror@plt+0x486c>
  406538:	cbz	x8, 40656c <ferror@plt+0x486c>
  40653c:	umulh	x10, x8, x0
  406540:	mov	x1, x8
  406544:	mov	x9, x0
  406548:	cbz	x10, 40656c <ferror@plt+0x486c>
  40654c:	stp	x29, x30, [sp, #-16]!
  406550:	mov	x29, sp
  406554:	bl	401ce0 <__errno_location@plt>
  406558:	mov	w8, #0xc                   	// #12
  40655c:	str	w8, [x0]
  406560:	mov	x0, xzr
  406564:	ldp	x29, x30, [sp], #16
  406568:	ret
  40656c:	mov	x0, x9
  406570:	b	401a80 <calloc@plt>
  406574:	stp	x29, x30, [sp, #-48]!
  406578:	str	x21, [sp, #16]
  40657c:	stp	x20, x19, [sp, #32]
  406580:	mov	x29, sp
  406584:	mov	x19, x0
  406588:	bl	401990 <fileno@plt>
  40658c:	tbnz	w0, #31, 4065f4 <ferror@plt+0x48f4>
  406590:	mov	x0, x19
  406594:	bl	401ca0 <__freading@plt>
  406598:	cbz	w0, 4065b8 <ferror@plt+0x48b8>
  40659c:	mov	x0, x19
  4065a0:	bl	401990 <fileno@plt>
  4065a4:	mov	w2, #0x1                   	// #1
  4065a8:	mov	x1, xzr
  4065ac:	bl	401960 <lseek@plt>
  4065b0:	cmn	x0, #0x1
  4065b4:	b.eq	4065f4 <ferror@plt+0x48f4>  // b.none
  4065b8:	mov	x0, x19
  4065bc:	bl	406608 <ferror@plt+0x4908>
  4065c0:	cbz	w0, 4065f4 <ferror@plt+0x48f4>
  4065c4:	bl	401ce0 <__errno_location@plt>
  4065c8:	ldr	w21, [x0]
  4065cc:	mov	x20, x0
  4065d0:	mov	x0, x19
  4065d4:	bl	4019a0 <fclose@plt>
  4065d8:	cbz	w21, 4065e4 <ferror@plt+0x48e4>
  4065dc:	mov	w0, #0xffffffff            	// #-1
  4065e0:	str	w21, [x20]
  4065e4:	ldp	x20, x19, [sp, #32]
  4065e8:	ldr	x21, [sp, #16]
  4065ec:	ldp	x29, x30, [sp], #48
  4065f0:	ret
  4065f4:	mov	x0, x19
  4065f8:	ldp	x20, x19, [sp, #32]
  4065fc:	ldr	x21, [sp, #16]
  406600:	ldp	x29, x30, [sp], #48
  406604:	b	4019a0 <fclose@plt>
  406608:	stp	x29, x30, [sp, #-32]!
  40660c:	str	x19, [sp, #16]
  406610:	mov	x19, x0
  406614:	mov	x29, sp
  406618:	cbz	x0, 406640 <ferror@plt+0x4940>
  40661c:	mov	x0, x19
  406620:	bl	401ca0 <__freading@plt>
  406624:	cbz	w0, 406640 <ferror@plt+0x4940>
  406628:	ldrb	w8, [x19, #1]
  40662c:	tbz	w8, #0, 406640 <ferror@plt+0x4940>
  406630:	mov	w2, #0x1                   	// #1
  406634:	mov	x0, x19
  406638:	mov	x1, xzr
  40663c:	bl	406650 <ferror@plt+0x4950>
  406640:	mov	x0, x19
  406644:	ldr	x19, [sp, #16]
  406648:	ldp	x29, x30, [sp], #32
  40664c:	b	401c30 <fflush@plt>
  406650:	stp	x29, x30, [sp, #-48]!
  406654:	str	x21, [sp, #16]
  406658:	stp	x20, x19, [sp, #32]
  40665c:	ldp	x9, x8, [x0, #8]
  406660:	mov	w20, w2
  406664:	mov	x19, x0
  406668:	mov	x21, x1
  40666c:	cmp	x8, x9
  406670:	mov	x29, sp
  406674:	b.ne	40668c <ferror@plt+0x498c>  // b.any
  406678:	ldp	x9, x8, [x19, #32]
  40667c:	cmp	x8, x9
  406680:	b.ne	40668c <ferror@plt+0x498c>  // b.any
  406684:	ldr	x8, [x19, #72]
  406688:	cbz	x8, 4066a8 <ferror@plt+0x49a8>
  40668c:	mov	x0, x19
  406690:	mov	x1, x21
  406694:	mov	w2, w20
  406698:	ldp	x20, x19, [sp, #32]
  40669c:	ldr	x21, [sp, #16]
  4066a0:	ldp	x29, x30, [sp], #48
  4066a4:	b	401b90 <fseeko@plt>
  4066a8:	mov	x0, x19
  4066ac:	bl	401990 <fileno@plt>
  4066b0:	mov	x1, x21
  4066b4:	mov	w2, w20
  4066b8:	bl	401960 <lseek@plt>
  4066bc:	cmn	x0, #0x1
  4066c0:	b.eq	4066dc <ferror@plt+0x49dc>  // b.none
  4066c4:	ldr	w9, [x19]
  4066c8:	mov	x8, x0
  4066cc:	mov	w0, wzr
  4066d0:	str	x8, [x19, #144]
  4066d4:	and	w9, w9, #0xffffffef
  4066d8:	str	w9, [x19]
  4066dc:	ldp	x20, x19, [sp, #32]
  4066e0:	ldr	x21, [sp, #16]
  4066e4:	ldp	x29, x30, [sp], #48
  4066e8:	ret
  4066ec:	sub	sp, sp, #0x40
  4066f0:	stp	x29, x30, [sp, #16]
  4066f4:	add	x29, sp, #0x10
  4066f8:	cmp	x0, #0x0
  4066fc:	sub	x8, x29, #0x4
  406700:	stp	x20, x19, [sp, #48]
  406704:	csel	x20, x8, x0, eq  // eq = none
  406708:	mov	x0, x20
  40670c:	stp	x22, x21, [sp, #32]
  406710:	mov	x22, x2
  406714:	mov	x19, x1
  406718:	bl	401890 <mbrtowc@plt>
  40671c:	mov	x21, x0
  406720:	cbz	x22, 406744 <ferror@plt+0x4a44>
  406724:	cmn	x21, #0x2
  406728:	b.cc	406744 <ferror@plt+0x4a44>  // b.lo, b.ul, b.last
  40672c:	mov	w0, wzr
  406730:	bl	406884 <ferror@plt+0x4b84>
  406734:	tbnz	w0, #0, 406744 <ferror@plt+0x4a44>
  406738:	ldrb	w8, [x19]
  40673c:	mov	w21, #0x1                   	// #1
  406740:	str	w8, [x20]
  406744:	mov	x0, x21
  406748:	ldp	x20, x19, [sp, #48]
  40674c:	ldp	x22, x21, [sp, #32]
  406750:	ldp	x29, x30, [sp, #16]
  406754:	add	sp, sp, #0x40
  406758:	ret
  40675c:	stp	x29, x30, [sp, #-48]!
  406760:	str	x21, [sp, #16]
  406764:	stp	x20, x19, [sp, #32]
  406768:	mov	x29, sp
  40676c:	mov	x20, x0
  406770:	bl	401970 <__fpending@plt>
  406774:	mov	x19, x0
  406778:	mov	x0, x20
  40677c:	bl	401920 <ferror_unlocked@plt>
  406780:	mov	w21, w0
  406784:	mov	x0, x20
  406788:	bl	406574 <ferror@plt+0x4874>
  40678c:	mov	w8, w0
  406790:	cbz	w21, 4067a8 <ferror@plt+0x4aa8>
  406794:	cbnz	w8, 4067a0 <ferror@plt+0x4aa0>
  406798:	bl	401ce0 <__errno_location@plt>
  40679c:	str	wzr, [x0]
  4067a0:	mov	w0, #0xffffffff            	// #-1
  4067a4:	b	4067c8 <ferror@plt+0x4ac8>
  4067a8:	cmp	w8, #0x0
  4067ac:	csetm	w0, ne  // ne = any
  4067b0:	cbnz	x19, 4067c8 <ferror@plt+0x4ac8>
  4067b4:	cbz	w8, 4067c8 <ferror@plt+0x4ac8>
  4067b8:	bl	401ce0 <__errno_location@plt>
  4067bc:	ldr	w8, [x0]
  4067c0:	cmp	w8, #0x9
  4067c4:	csetm	w0, ne  // ne = any
  4067c8:	ldp	x20, x19, [sp, #32]
  4067cc:	ldr	x21, [sp, #16]
  4067d0:	ldp	x29, x30, [sp], #48
  4067d4:	ret
  4067d8:	stp	x29, x30, [sp, #-48]!
  4067dc:	stp	x22, x21, [sp, #16]
  4067e0:	stp	x20, x19, [sp, #32]
  4067e4:	mov	x29, sp
  4067e8:	mov	x20, x1
  4067ec:	bl	4019d0 <fopen@plt>
  4067f0:	mov	x19, x0
  4067f4:	cbz	x0, 406870 <ferror@plt+0x4b70>
  4067f8:	mov	x0, x19
  4067fc:	bl	401990 <fileno@plt>
  406800:	cmp	w0, #0x2
  406804:	b.hi	406870 <ferror@plt+0x4b70>  // b.pmore
  406808:	bl	407750 <ferror@plt+0x5a50>
  40680c:	tbnz	w0, #31, 406854 <ferror@plt+0x4b54>
  406810:	mov	w21, w0
  406814:	mov	x0, x19
  406818:	bl	406574 <ferror@plt+0x4874>
  40681c:	cbnz	w0, 406834 <ferror@plt+0x4b34>
  406820:	mov	w0, w21
  406824:	mov	x1, x20
  406828:	bl	401a60 <fdopen@plt>
  40682c:	mov	x19, x0
  406830:	cbnz	x0, 406870 <ferror@plt+0x4b70>
  406834:	bl	401ce0 <__errno_location@plt>
  406838:	ldr	w22, [x0]
  40683c:	mov	x20, x0
  406840:	mov	w0, w21
  406844:	bl	401ac0 <close@plt>
  406848:	mov	x19, xzr
  40684c:	str	w22, [x20]
  406850:	b	406870 <ferror@plt+0x4b70>
  406854:	bl	401ce0 <__errno_location@plt>
  406858:	ldr	w21, [x0]
  40685c:	mov	x20, x0
  406860:	mov	x0, x19
  406864:	bl	406574 <ferror@plt+0x4874>
  406868:	mov	x19, xzr
  40686c:	str	w21, [x20]
  406870:	mov	x0, x19
  406874:	ldp	x20, x19, [sp, #32]
  406878:	ldp	x22, x21, [sp, #16]
  40687c:	ldp	x29, x30, [sp], #48
  406880:	ret
  406884:	stp	x29, x30, [sp, #-32]!
  406888:	mov	x1, xzr
  40688c:	str	x19, [sp, #16]
  406890:	mov	x29, sp
  406894:	bl	401cf0 <setlocale@plt>
  406898:	cbz	x0, 4068c4 <ferror@plt+0x4bc4>
  40689c:	adrp	x1, 408000 <ferror@plt+0x6300>
  4068a0:	add	x1, x1, #0x8f4
  4068a4:	mov	x19, x0
  4068a8:	bl	401b70 <strcmp@plt>
  4068ac:	cbz	w0, 4068cc <ferror@plt+0x4bcc>
  4068b0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4068b4:	add	x1, x1, #0x8f6
  4068b8:	mov	x0, x19
  4068bc:	bl	401b70 <strcmp@plt>
  4068c0:	cbz	w0, 4068cc <ferror@plt+0x4bcc>
  4068c4:	mov	w0, #0x1                   	// #1
  4068c8:	b	4068d0 <ferror@plt+0x4bd0>
  4068cc:	mov	w0, wzr
  4068d0:	ldr	x19, [sp, #16]
  4068d4:	ldp	x29, x30, [sp], #32
  4068d8:	ret
  4068dc:	ldr	x0, [x0, #16]
  4068e0:	ret
  4068e4:	ldr	x0, [x0, #24]
  4068e8:	ret
  4068ec:	ldr	x0, [x0, #32]
  4068f0:	ret
  4068f4:	ldp	x8, x9, [x0]
  4068f8:	cmp	x8, x9
  4068fc:	b.cs	406938 <ferror@plt+0x4c38>  // b.hs, b.nlast
  406900:	mov	x0, xzr
  406904:	ldr	x10, [x8]
  406908:	cbz	x10, 406928 <ferror@plt+0x4c28>
  40690c:	mov	x10, xzr
  406910:	mov	x11, x8
  406914:	ldr	x11, [x11, #8]
  406918:	add	x10, x10, #0x1
  40691c:	cbnz	x11, 406914 <ferror@plt+0x4c14>
  406920:	cmp	x10, x0
  406924:	csel	x0, x10, x0, hi  // hi = pmore
  406928:	add	x8, x8, #0x10
  40692c:	cmp	x8, x9
  406930:	b.cc	406904 <ferror@plt+0x4c04>  // b.lo, b.ul, b.last
  406934:	ret
  406938:	mov	x0, xzr
  40693c:	ret
  406940:	ldp	x9, x10, [x0]
  406944:	cmp	x9, x10
  406948:	b.cs	406980 <ferror@plt+0x4c80>  // b.hs, b.nlast
  40694c:	mov	x8, xzr
  406950:	mov	x11, xzr
  406954:	ldr	x12, [x9]
  406958:	cbz	x12, 406970 <ferror@plt+0x4c70>
  40695c:	mov	x12, x9
  406960:	ldr	x12, [x12, #8]
  406964:	add	x8, x8, #0x1
  406968:	cbnz	x12, 406960 <ferror@plt+0x4c60>
  40696c:	add	x11, x11, #0x1
  406970:	add	x9, x9, #0x10
  406974:	cmp	x9, x10
  406978:	b.cc	406954 <ferror@plt+0x4c54>  // b.lo, b.ul, b.last
  40697c:	b	406988 <ferror@plt+0x4c88>
  406980:	mov	x11, xzr
  406984:	mov	x8, xzr
  406988:	ldr	x9, [x0, #24]
  40698c:	cmp	x11, x9
  406990:	b.ne	4069a8 <ferror@plt+0x4ca8>  // b.any
  406994:	ldr	x9, [x0, #32]
  406998:	cmp	x8, x9
  40699c:	b.ne	4069a8 <ferror@plt+0x4ca8>  // b.any
  4069a0:	mov	w0, #0x1                   	// #1
  4069a4:	ret
  4069a8:	mov	w0, wzr
  4069ac:	ret
  4069b0:	stp	x29, x30, [sp, #-48]!
  4069b4:	stp	x22, x21, [sp, #16]
  4069b8:	stp	x20, x19, [sp, #32]
  4069bc:	ldp	x8, x9, [x0]
  4069c0:	ldp	x20, x3, [x0, #24]
  4069c4:	ldr	x22, [x0, #16]
  4069c8:	mov	x19, x1
  4069cc:	cmp	x8, x9
  4069d0:	mov	x21, xzr
  4069d4:	mov	x29, sp
  4069d8:	b.cs	406a0c <ferror@plt+0x4d0c>  // b.hs, b.nlast
  4069dc:	ldr	x10, [x8]
  4069e0:	cbz	x10, 406a00 <ferror@plt+0x4d00>
  4069e4:	mov	x10, xzr
  4069e8:	mov	x11, x8
  4069ec:	ldr	x11, [x11, #8]
  4069f0:	add	x10, x10, #0x1
  4069f4:	cbnz	x11, 4069ec <ferror@plt+0x4cec>
  4069f8:	cmp	x10, x21
  4069fc:	csel	x21, x10, x21, hi  // hi = pmore
  406a00:	add	x8, x8, #0x10
  406a04:	cmp	x8, x9
  406a08:	b.cc	4069dc <ferror@plt+0x4cdc>  // b.lo, b.ul, b.last
  406a0c:	adrp	x2, 408000 <ferror@plt+0x6300>
  406a10:	add	x2, x2, #0x908
  406a14:	mov	w1, #0x1                   	// #1
  406a18:	mov	x0, x19
  406a1c:	bl	401b60 <__fprintf_chk@plt>
  406a20:	adrp	x2, 408000 <ferror@plt+0x6300>
  406a24:	add	x2, x2, #0x920
  406a28:	mov	w1, #0x1                   	// #1
  406a2c:	mov	x0, x19
  406a30:	mov	x3, x22
  406a34:	bl	401b60 <__fprintf_chk@plt>
  406a38:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  406a3c:	ucvtf	d0, x20
  406a40:	fmov	d1, x8
  406a44:	fmul	d0, d0, d1
  406a48:	ucvtf	d1, x22
  406a4c:	adrp	x2, 408000 <ferror@plt+0x6300>
  406a50:	fdiv	d0, d0, d1
  406a54:	add	x2, x2, #0x938
  406a58:	mov	w1, #0x1                   	// #1
  406a5c:	mov	x0, x19
  406a60:	mov	x3, x20
  406a64:	bl	401b60 <__fprintf_chk@plt>
  406a68:	mov	x0, x19
  406a6c:	mov	x3, x21
  406a70:	ldp	x20, x19, [sp, #32]
  406a74:	ldp	x22, x21, [sp, #16]
  406a78:	adrp	x2, 408000 <ferror@plt+0x6300>
  406a7c:	add	x2, x2, #0x959
  406a80:	mov	w1, #0x1                   	// #1
  406a84:	ldp	x29, x30, [sp], #48
  406a88:	b	401b60 <__fprintf_chk@plt>
  406a8c:	stp	x29, x30, [sp, #-48]!
  406a90:	stp	x20, x19, [sp, #32]
  406a94:	ldr	x8, [x0, #16]
  406a98:	ldr	x9, [x0, #48]
  406a9c:	mov	x19, x0
  406aa0:	mov	x20, x1
  406aa4:	mov	x0, x1
  406aa8:	mov	x1, x8
  406aac:	str	x21, [sp, #16]
  406ab0:	mov	x29, sp
  406ab4:	blr	x9
  406ab8:	ldr	x8, [x19, #16]
  406abc:	cmp	x0, x8
  406ac0:	b.cs	406b28 <ferror@plt+0x4e28>  // b.hs, b.nlast
  406ac4:	ldr	x8, [x19]
  406ac8:	add	x21, x8, x0, lsl #4
  406acc:	ldr	x1, [x21]
  406ad0:	mov	x0, xzr
  406ad4:	cbz	x1, 406b18 <ferror@plt+0x4e18>
  406ad8:	cbz	x8, 406b18 <ferror@plt+0x4e18>
  406adc:	cmp	x1, x20
  406ae0:	b.eq	406b04 <ferror@plt+0x4e04>  // b.none
  406ae4:	ldr	x8, [x19, #56]
  406ae8:	mov	x0, x20
  406aec:	blr	x8
  406af0:	tbnz	w0, #0, 406b0c <ferror@plt+0x4e0c>
  406af4:	ldr	x21, [x21, #8]
  406af8:	cbz	x21, 406b14 <ferror@plt+0x4e14>
  406afc:	ldr	x1, [x21]
  406b00:	b	406adc <ferror@plt+0x4ddc>
  406b04:	mov	x0, x20
  406b08:	b	406b18 <ferror@plt+0x4e18>
  406b0c:	ldr	x0, [x21]
  406b10:	b	406b18 <ferror@plt+0x4e18>
  406b14:	mov	x0, xzr
  406b18:	ldp	x20, x19, [sp, #32]
  406b1c:	ldr	x21, [sp, #16]
  406b20:	ldp	x29, x30, [sp], #48
  406b24:	ret
  406b28:	bl	401b00 <abort@plt>
  406b2c:	stp	x29, x30, [sp, #-16]!
  406b30:	ldr	x8, [x0, #32]
  406b34:	mov	x29, sp
  406b38:	cbz	x8, 406b54 <ferror@plt+0x4e54>
  406b3c:	ldp	x8, x9, [x0]
  406b40:	cmp	x8, x9
  406b44:	b.cs	406b60 <ferror@plt+0x4e60>  // b.hs, b.nlast
  406b48:	ldr	x0, [x8], #16
  406b4c:	cbz	x0, 406b40 <ferror@plt+0x4e40>
  406b50:	b	406b58 <ferror@plt+0x4e58>
  406b54:	mov	x0, xzr
  406b58:	ldp	x29, x30, [sp], #16
  406b5c:	ret
  406b60:	bl	401b00 <abort@plt>
  406b64:	stp	x29, x30, [sp, #-32]!
  406b68:	stp	x20, x19, [sp, #16]
  406b6c:	ldr	x8, [x0, #16]
  406b70:	ldr	x9, [x0, #48]
  406b74:	mov	x19, x0
  406b78:	mov	x20, x1
  406b7c:	mov	x0, x1
  406b80:	mov	x1, x8
  406b84:	mov	x29, sp
  406b88:	blr	x9
  406b8c:	ldr	x8, [x19, #16]
  406b90:	cmp	x0, x8
  406b94:	b.cs	406bf0 <ferror@plt+0x4ef0>  // b.hs, b.nlast
  406b98:	ldr	x8, [x19]
  406b9c:	add	x9, x8, x0, lsl #4
  406ba0:	ldp	x10, x9, [x9]
  406ba4:	cmp	x10, x20
  406ba8:	b.eq	406bb4 <ferror@plt+0x4eb4>  // b.none
  406bac:	cbnz	x9, 406ba0 <ferror@plt+0x4ea0>
  406bb0:	b	406bc0 <ferror@plt+0x4ec0>
  406bb4:	cbz	x9, 406bc0 <ferror@plt+0x4ec0>
  406bb8:	ldr	x0, [x9]
  406bbc:	b	406be4 <ferror@plt+0x4ee4>
  406bc0:	ldr	x9, [x19, #8]
  406bc4:	add	x8, x8, x0, lsl #4
  406bc8:	add	x8, x8, #0x10
  406bcc:	cmp	x8, x9
  406bd0:	b.cs	406be0 <ferror@plt+0x4ee0>  // b.hs, b.nlast
  406bd4:	ldr	x0, [x8], #16
  406bd8:	cbz	x0, 406bcc <ferror@plt+0x4ecc>
  406bdc:	b	406be4 <ferror@plt+0x4ee4>
  406be0:	mov	x0, xzr
  406be4:	ldp	x20, x19, [sp, #16]
  406be8:	ldp	x29, x30, [sp], #32
  406bec:	ret
  406bf0:	bl	401b00 <abort@plt>
  406bf4:	ldp	x9, x10, [x0]
  406bf8:	cmp	x9, x10
  406bfc:	b.cs	406c54 <ferror@plt+0x4f54>  // b.hs, b.nlast
  406c00:	mov	x11, xzr
  406c04:	ldr	x8, [x9]
  406c08:	cbz	x8, 406c3c <ferror@plt+0x4f3c>
  406c0c:	cbz	x9, 406c3c <ferror@plt+0x4f3c>
  406c10:	mov	x10, x9
  406c14:	cmp	x11, x2
  406c18:	b.cs	406c5c <ferror@plt+0x4f5c>  // b.hs, b.nlast
  406c1c:	ldr	x8, [x10]
  406c20:	str	x8, [x1, x11, lsl #3]
  406c24:	ldr	x10, [x10, #8]
  406c28:	add	x8, x11, #0x1
  406c2c:	mov	x11, x8
  406c30:	cbnz	x10, 406c14 <ferror@plt+0x4f14>
  406c34:	ldr	x10, [x0, #8]
  406c38:	b	406c40 <ferror@plt+0x4f40>
  406c3c:	mov	x8, x11
  406c40:	add	x9, x9, #0x10
  406c44:	cmp	x9, x10
  406c48:	mov	x11, x8
  406c4c:	b.cc	406c04 <ferror@plt+0x4f04>  // b.lo, b.ul, b.last
  406c50:	b	406c60 <ferror@plt+0x4f60>
  406c54:	mov	x8, xzr
  406c58:	b	406c60 <ferror@plt+0x4f60>
  406c5c:	mov	x8, x11
  406c60:	mov	x0, x8
  406c64:	ret
  406c68:	stp	x29, x30, [sp, #-64]!
  406c6c:	stp	x24, x23, [sp, #16]
  406c70:	stp	x22, x21, [sp, #32]
  406c74:	stp	x20, x19, [sp, #48]
  406c78:	ldp	x23, x8, [x0]
  406c7c:	mov	x29, sp
  406c80:	cmp	x23, x8
  406c84:	b.cs	406ce8 <ferror@plt+0x4fe8>  // b.hs, b.nlast
  406c88:	mov	x19, x2
  406c8c:	mov	x20, x0
  406c90:	mov	x21, x1
  406c94:	mov	x22, xzr
  406c98:	ldr	x0, [x23]
  406c9c:	cbz	x0, 406cd8 <ferror@plt+0x4fd8>
  406ca0:	cbz	x23, 406cd8 <ferror@plt+0x4fd8>
  406ca4:	mov	x1, x19
  406ca8:	blr	x21
  406cac:	tbz	w0, #0, 406cec <ferror@plt+0x4fec>
  406cb0:	mov	x24, x23
  406cb4:	ldr	x24, [x24, #8]
  406cb8:	add	x22, x22, #0x1
  406cbc:	cbz	x24, 406cd4 <ferror@plt+0x4fd4>
  406cc0:	ldr	x0, [x24]
  406cc4:	mov	x1, x19
  406cc8:	blr	x21
  406ccc:	tbnz	w0, #0, 406cb4 <ferror@plt+0x4fb4>
  406cd0:	b	406cec <ferror@plt+0x4fec>
  406cd4:	ldr	x8, [x20, #8]
  406cd8:	add	x23, x23, #0x10
  406cdc:	cmp	x23, x8
  406ce0:	b.cc	406c98 <ferror@plt+0x4f98>  // b.lo, b.ul, b.last
  406ce4:	b	406cec <ferror@plt+0x4fec>
  406ce8:	mov	x22, xzr
  406cec:	mov	x0, x22
  406cf0:	ldp	x20, x19, [sp, #48]
  406cf4:	ldp	x22, x21, [sp, #32]
  406cf8:	ldp	x24, x23, [sp, #16]
  406cfc:	ldp	x29, x30, [sp], #64
  406d00:	ret
  406d04:	ldrb	w9, [x0]
  406d08:	cbz	w9, 406d38 <ferror@plt+0x5038>
  406d0c:	mov	x8, x0
  406d10:	mov	x0, xzr
  406d14:	add	x8, x8, #0x1
  406d18:	lsl	x10, x0, #5
  406d1c:	sub	x10, x10, x0
  406d20:	add	x10, x10, w9, uxtb
  406d24:	ldrb	w9, [x8], #1
  406d28:	udiv	x11, x10, x1
  406d2c:	msub	x0, x11, x1, x10
  406d30:	cbnz	w9, 406d18 <ferror@plt+0x5018>
  406d34:	ret
  406d38:	mov	x0, xzr
  406d3c:	ret
  406d40:	adrp	x8, 408000 <ferror@plt+0x6300>
  406d44:	add	x8, x8, #0x974
  406d48:	ldr	w9, [x8, #16]
  406d4c:	ldr	q0, [x8]
  406d50:	str	w9, [x0, #16]
  406d54:	str	q0, [x0]
  406d58:	ret
  406d5c:	stp	x29, x30, [sp, #-64]!
  406d60:	adrp	x8, 406000 <ferror@plt+0x4300>
  406d64:	add	x8, x8, #0xe30
  406d68:	cmp	x2, #0x0
  406d6c:	adrp	x9, 406000 <ferror@plt+0x4300>
  406d70:	stp	x24, x23, [sp, #16]
  406d74:	stp	x22, x21, [sp, #32]
  406d78:	mov	x21, x0
  406d7c:	add	x9, x9, #0xe40
  406d80:	csel	x23, x8, x2, eq  // eq = none
  406d84:	cmp	x3, #0x0
  406d88:	mov	w0, #0x50                  	// #80
  406d8c:	stp	x20, x19, [sp, #48]
  406d90:	mov	x29, sp
  406d94:	mov	x19, x4
  406d98:	mov	x22, x1
  406d9c:	csel	x24, x9, x3, eq  // eq = none
  406da0:	bl	4019e0 <malloc@plt>
  406da4:	mov	x20, x0
  406da8:	cbz	x0, 406e18 <ferror@plt+0x5118>
  406dac:	adrp	x8, 408000 <ferror@plt+0x6300>
  406db0:	add	x8, x8, #0x974
  406db4:	cmp	x22, #0x0
  406db8:	csel	x22, x8, x22, eq  // eq = none
  406dbc:	mov	x0, x20
  406dc0:	str	x22, [x20, #40]
  406dc4:	bl	406e4c <ferror@plt+0x514c>
  406dc8:	tbz	w0, #0, 406e0c <ferror@plt+0x510c>
  406dcc:	mov	x0, x21
  406dd0:	mov	x1, x22
  406dd4:	bl	406ee0 <ferror@plt+0x51e0>
  406dd8:	str	x0, [x20, #16]
  406ddc:	cbz	x0, 406e0c <ferror@plt+0x510c>
  406de0:	mov	w1, #0x10                  	// #16
  406de4:	mov	x21, x0
  406de8:	bl	406528 <ferror@plt+0x4828>
  406dec:	str	x0, [x20]
  406df0:	cbz	x0, 406e0c <ferror@plt+0x510c>
  406df4:	add	x8, x0, x21, lsl #4
  406df8:	stp	xzr, xzr, [x20, #24]
  406dfc:	stp	x23, x24, [x20, #48]
  406e00:	str	x8, [x20, #8]
  406e04:	stp	x19, xzr, [x20, #64]
  406e08:	b	406e18 <ferror@plt+0x5118>
  406e0c:	mov	x0, x20
  406e10:	bl	401bb0 <free@plt>
  406e14:	mov	x20, xzr
  406e18:	mov	x0, x20
  406e1c:	ldp	x20, x19, [sp, #48]
  406e20:	ldp	x22, x21, [sp, #32]
  406e24:	ldp	x24, x23, [sp, #16]
  406e28:	ldp	x29, x30, [sp], #64
  406e2c:	ret
  406e30:	ror	x8, x0, #3
  406e34:	udiv	x9, x8, x1
  406e38:	msub	x0, x9, x1, x8
  406e3c:	ret
  406e40:	cmp	x0, x1
  406e44:	cset	w0, eq  // eq = none
  406e48:	ret
  406e4c:	ldr	x8, [x0, #40]
  406e50:	adrp	x9, 408000 <ferror@plt+0x6300>
  406e54:	add	x9, x9, #0x974
  406e58:	cmp	x8, x9
  406e5c:	b.eq	406ec8 <ferror@plt+0x51c8>  // b.none
  406e60:	adrp	x10, 408000 <ferror@plt+0x6300>
  406e64:	ldr	s0, [x8, #8]
  406e68:	ldr	s1, [x10, #2300]
  406e6c:	fcmp	s0, s1
  406e70:	b.le	406ed0 <ferror@plt+0x51d0>
  406e74:	adrp	x10, 408000 <ferror@plt+0x6300>
  406e78:	ldr	s2, [x10, #2304]
  406e7c:	fcmp	s0, s2
  406e80:	b.pl	406ed0 <ferror@plt+0x51d0>  // b.nfrst
  406e84:	adrp	x10, 408000 <ferror@plt+0x6300>
  406e88:	ldr	s2, [x8, #12]
  406e8c:	ldr	s3, [x10, #2308]
  406e90:	fcmp	s2, s3
  406e94:	b.le	406ed0 <ferror@plt+0x51d0>
  406e98:	ldr	s2, [x8]
  406e9c:	fcmp	s2, #0.0
  406ea0:	b.lt	406ed0 <ferror@plt+0x51d0>  // b.tstop
  406ea4:	fadd	s1, s2, s1
  406ea8:	fcmp	s1, s0
  406eac:	b.pl	406ed0 <ferror@plt+0x51d0>  // b.nfrst
  406eb0:	ldr	s0, [x8, #4]
  406eb4:	fmov	s2, #1.000000000000000000e+00
  406eb8:	fcmp	s0, s2
  406ebc:	b.hi	406ed0 <ferror@plt+0x51d0>  // b.pmore
  406ec0:	fcmp	s1, s0
  406ec4:	b.pl	406ed0 <ferror@plt+0x51d0>  // b.nfrst
  406ec8:	mov	w8, #0x1                   	// #1
  406ecc:	b	406ed8 <ferror@plt+0x51d8>
  406ed0:	mov	w8, wzr
  406ed4:	str	x9, [x0, #40]
  406ed8:	mov	w0, w8
  406edc:	ret
  406ee0:	ldrb	w8, [x1, #16]
  406ee4:	cbnz	w8, 406f08 <ferror@plt+0x5208>
  406ee8:	ldr	s0, [x1, #8]
  406eec:	ucvtf	s1, x0
  406ef0:	mov	w8, #0x5f800000            	// #1602224128
  406ef4:	fdiv	s0, s1, s0
  406ef8:	fmov	s1, w8
  406efc:	fcmp	s0, s1
  406f00:	b.ge	406f7c <ferror@plt+0x527c>  // b.tcont
  406f04:	fcvtzu	x0, s0
  406f08:	cmp	x0, #0xa
  406f0c:	mov	w8, #0xa                   	// #10
  406f10:	csel	x8, x0, x8, hi  // hi = pmore
  406f14:	orr	x0, x8, #0x1
  406f18:	cmn	x0, #0x1
  406f1c:	b.eq	406f7c <ferror@plt+0x527c>  // b.none
  406f20:	cmp	x0, #0xa
  406f24:	b.cc	406f5c <ferror@plt+0x525c>  // b.lo, b.ul, b.last
  406f28:	mov	w9, #0xc                   	// #12
  406f2c:	mov	w10, #0x9                   	// #9
  406f30:	mov	w8, #0x3                   	// #3
  406f34:	udiv	x11, x0, x8
  406f38:	msub	x11, x11, x8, x0
  406f3c:	cbz	x11, 406f60 <ferror@plt+0x5260>
  406f40:	add	x10, x10, x9
  406f44:	add	x10, x10, #0x4
  406f48:	add	x8, x8, #0x2
  406f4c:	cmp	x10, x0
  406f50:	add	x9, x9, #0x8
  406f54:	b.cc	406f34 <ferror@plt+0x5234>  // b.lo, b.ul, b.last
  406f58:	b	406f60 <ferror@plt+0x5260>
  406f5c:	mov	w8, #0x3                   	// #3
  406f60:	udiv	x9, x0, x8
  406f64:	msub	x8, x9, x8, x0
  406f68:	cbnz	x8, 406f74 <ferror@plt+0x5274>
  406f6c:	add	x0, x0, #0x2
  406f70:	b	406f18 <ferror@plt+0x5218>
  406f74:	lsr	x8, x0, #60
  406f78:	cbz	x8, 406f80 <ferror@plt+0x5280>
  406f7c:	mov	x0, xzr
  406f80:	ret
  406f84:	stp	x29, x30, [sp, #-48]!
  406f88:	str	x21, [sp, #16]
  406f8c:	stp	x20, x19, [sp, #32]
  406f90:	ldp	x20, x8, [x0]
  406f94:	mov	x19, x0
  406f98:	mov	x29, sp
  406f9c:	cmp	x20, x8
  406fa0:	b.cs	407010 <ferror@plt+0x5310>  // b.hs, b.nlast
  406fa4:	ldr	x9, [x20]
  406fa8:	cbz	x9, 407008 <ferror@plt+0x5308>
  406fac:	ldr	x8, [x19, #64]
  406fb0:	ldr	x21, [x20, #8]
  406fb4:	cmp	x8, #0x0
  406fb8:	cset	w9, ne  // ne = any
  406fbc:	cbz	x21, 406ff4 <ferror@plt+0x52f4>
  406fc0:	tbz	w9, #0, 406fd0 <ferror@plt+0x52d0>
  406fc4:	ldr	x0, [x21]
  406fc8:	blr	x8
  406fcc:	ldr	x8, [x19, #64]
  406fd0:	str	xzr, [x21]
  406fd4:	ldr	x9, [x19, #72]
  406fd8:	ldr	x10, [x21, #8]
  406fdc:	cmp	x8, #0x0
  406fe0:	str	x9, [x21, #8]
  406fe4:	str	x21, [x19, #72]
  406fe8:	cset	w9, ne  // ne = any
  406fec:	mov	x21, x10
  406ff0:	cbnz	x10, 406fc0 <ferror@plt+0x52c0>
  406ff4:	cbz	w9, 407000 <ferror@plt+0x5300>
  406ff8:	ldr	x0, [x20]
  406ffc:	blr	x8
  407000:	stp	xzr, xzr, [x20]
  407004:	ldr	x8, [x19, #8]
  407008:	add	x20, x20, #0x10
  40700c:	b	406f9c <ferror@plt+0x529c>
  407010:	stp	xzr, xzr, [x19, #24]
  407014:	ldp	x20, x19, [sp, #32]
  407018:	ldr	x21, [sp, #16]
  40701c:	ldp	x29, x30, [sp], #48
  407020:	ret
  407024:	stp	x29, x30, [sp, #-48]!
  407028:	stp	x20, x19, [sp, #32]
  40702c:	ldr	x8, [x0, #64]
  407030:	mov	x19, x0
  407034:	str	x21, [sp, #16]
  407038:	mov	x29, sp
  40703c:	cbz	x8, 407090 <ferror@plt+0x5390>
  407040:	ldr	x8, [x19, #32]
  407044:	cbz	x8, 407090 <ferror@plt+0x5390>
  407048:	ldp	x20, x8, [x19]
  40704c:	cmp	x20, x8
  407050:	b.cs	407090 <ferror@plt+0x5390>  // b.hs, b.nlast
  407054:	ldr	x0, [x20]
  407058:	cbz	x0, 407088 <ferror@plt+0x5388>
  40705c:	cbz	x20, 407088 <ferror@plt+0x5388>
  407060:	ldr	x8, [x19, #64]
  407064:	blr	x8
  407068:	ldr	x21, [x20, #8]
  40706c:	cbz	x21, 407084 <ferror@plt+0x5384>
  407070:	ldr	x0, [x21]
  407074:	ldr	x8, [x19, #64]
  407078:	blr	x8
  40707c:	ldr	x21, [x21, #8]
  407080:	cbnz	x21, 407070 <ferror@plt+0x5370>
  407084:	ldr	x8, [x19, #8]
  407088:	add	x20, x20, #0x10
  40708c:	b	40704c <ferror@plt+0x534c>
  407090:	ldp	x20, x8, [x19]
  407094:	cmp	x20, x8
  407098:	b.cs	4070c0 <ferror@plt+0x53c0>  // b.hs, b.nlast
  40709c:	ldr	x0, [x20, #8]
  4070a0:	cbz	x0, 4070b8 <ferror@plt+0x53b8>
  4070a4:	ldr	x21, [x0, #8]
  4070a8:	bl	401bb0 <free@plt>
  4070ac:	mov	x0, x21
  4070b0:	cbnz	x21, 4070a4 <ferror@plt+0x53a4>
  4070b4:	ldr	x8, [x19, #8]
  4070b8:	add	x20, x20, #0x10
  4070bc:	b	407094 <ferror@plt+0x5394>
  4070c0:	ldr	x0, [x19, #72]
  4070c4:	cbz	x0, 4070d8 <ferror@plt+0x53d8>
  4070c8:	ldr	x20, [x0, #8]
  4070cc:	bl	401bb0 <free@plt>
  4070d0:	mov	x0, x20
  4070d4:	cbnz	x20, 4070c8 <ferror@plt+0x53c8>
  4070d8:	ldr	x0, [x19]
  4070dc:	bl	401bb0 <free@plt>
  4070e0:	mov	x0, x19
  4070e4:	ldp	x20, x19, [sp, #32]
  4070e8:	ldr	x21, [sp, #16]
  4070ec:	ldp	x29, x30, [sp], #48
  4070f0:	b	401bb0 <free@plt>
  4070f4:	sub	sp, sp, #0x70
  4070f8:	stp	x29, x30, [sp, #80]
  4070fc:	stp	x20, x19, [sp, #96]
  407100:	ldr	x8, [x0, #40]
  407104:	mov	x19, x0
  407108:	mov	x0, x1
  40710c:	add	x29, sp, #0x50
  407110:	mov	x1, x8
  407114:	bl	406ee0 <ferror@plt+0x51e0>
  407118:	cbz	x0, 40719c <ferror@plt+0x549c>
  40711c:	ldr	x8, [x19, #16]
  407120:	mov	x20, x0
  407124:	cmp	x0, x8
  407128:	b.eq	407198 <ferror@plt+0x5498>  // b.none
  40712c:	mov	w1, #0x10                  	// #16
  407130:	mov	x0, x20
  407134:	bl	406528 <ferror@plt+0x4828>
  407138:	str	x0, [sp]
  40713c:	cbz	x0, 40719c <ferror@plt+0x549c>
  407140:	add	x8, x0, x20, lsl #4
  407144:	stp	x8, x20, [sp, #8]
  407148:	stp	xzr, xzr, [sp, #24]
  40714c:	ldur	q0, [x19, #40]
  407150:	mov	x0, sp
  407154:	mov	x1, x19
  407158:	mov	w2, wzr
  40715c:	stur	q0, [sp, #40]
  407160:	ldur	q0, [x19, #56]
  407164:	stur	q0, [sp, #56]
  407168:	ldr	x8, [x19, #72]
  40716c:	str	x8, [sp, #72]
  407170:	bl	4071f0 <ferror@plt+0x54f0>
  407174:	tbz	w0, #0, 4071ac <ferror@plt+0x54ac>
  407178:	ldr	x0, [x19]
  40717c:	bl	401bb0 <free@plt>
  407180:	ldr	q0, [sp]
  407184:	str	q0, [x19]
  407188:	ldr	q0, [sp, #16]
  40718c:	str	q0, [x19, #16]
  407190:	ldr	x8, [sp, #72]
  407194:	str	x8, [x19, #72]
  407198:	mov	w0, #0x1                   	// #1
  40719c:	ldp	x20, x19, [sp, #96]
  4071a0:	ldp	x29, x30, [sp, #80]
  4071a4:	add	sp, sp, #0x70
  4071a8:	ret
  4071ac:	ldr	x8, [sp, #72]
  4071b0:	mov	x1, sp
  4071b4:	mov	w2, #0x1                   	// #1
  4071b8:	mov	x0, x19
  4071bc:	str	x8, [x19, #72]
  4071c0:	bl	4071f0 <ferror@plt+0x54f0>
  4071c4:	tbz	w0, #0, 4071ec <ferror@plt+0x54ec>
  4071c8:	mov	x1, sp
  4071cc:	mov	x0, x19
  4071d0:	mov	w2, wzr
  4071d4:	bl	4071f0 <ferror@plt+0x54f0>
  4071d8:	tbz	w0, #0, 4071ec <ferror@plt+0x54ec>
  4071dc:	ldr	x0, [sp]
  4071e0:	bl	401bb0 <free@plt>
  4071e4:	mov	w0, wzr
  4071e8:	b	40719c <ferror@plt+0x549c>
  4071ec:	bl	401b00 <abort@plt>
  4071f0:	stp	x29, x30, [sp, #-80]!
  4071f4:	stp	x26, x25, [sp, #16]
  4071f8:	stp	x24, x23, [sp, #32]
  4071fc:	stp	x22, x21, [sp, #48]
  407200:	stp	x20, x19, [sp, #64]
  407204:	ldp	x24, x8, [x1]
  407208:	mov	x29, sp
  40720c:	cmp	x24, x8
  407210:	b.cs	407340 <ferror@plt+0x5640>  // b.hs, b.nlast
  407214:	mov	w19, w2
  407218:	mov	x20, x1
  40721c:	mov	x21, x0
  407220:	add	x25, x0, #0x48
  407224:	ldr	x22, [x24]
  407228:	cbz	x22, 407330 <ferror@plt+0x5630>
  40722c:	ldr	x23, [x24, #8]
  407230:	cbz	x23, 4072a0 <ferror@plt+0x55a0>
  407234:	ldr	x1, [x21, #16]
  407238:	ldr	x22, [x23]
  40723c:	ldr	x8, [x21, #48]
  407240:	mov	x0, x22
  407244:	blr	x8
  407248:	ldr	x1, [x21, #16]
  40724c:	cmp	x0, x1
  407250:	b.cs	40735c <ferror@plt+0x565c>  // b.hs, b.nlast
  407254:	ldr	x8, [x21]
  407258:	add	x9, x8, x0, lsl #4
  40725c:	ldr	x10, [x9]
  407260:	ldr	x8, [x23, #8]
  407264:	cbz	x10, 407270 <ferror@plt+0x5570>
  407268:	add	x9, x9, #0x8
  40726c:	b	407288 <ferror@plt+0x5588>
  407270:	str	x22, [x9]
  407274:	ldr	x9, [x21, #24]
  407278:	add	x9, x9, #0x1
  40727c:	str	x9, [x21, #24]
  407280:	mov	x9, x25
  407284:	str	xzr, [x23]
  407288:	ldr	x10, [x9]
  40728c:	str	x10, [x23, #8]
  407290:	str	x23, [x9]
  407294:	mov	x23, x8
  407298:	cbnz	x8, 407238 <ferror@plt+0x5538>
  40729c:	ldr	x22, [x24]
  4072a0:	str	xzr, [x24, #8]
  4072a4:	tbnz	w19, #0, 407330 <ferror@plt+0x5630>
  4072a8:	ldr	x8, [x21, #48]
  4072ac:	ldr	x1, [x21, #16]
  4072b0:	mov	x0, x22
  4072b4:	blr	x8
  4072b8:	ldr	x8, [x21, #16]
  4072bc:	cmp	x0, x8
  4072c0:	b.cs	40735c <ferror@plt+0x565c>  // b.hs, b.nlast
  4072c4:	ldr	x26, [x21]
  4072c8:	mov	x23, x0
  4072cc:	add	x8, x26, x0, lsl #4
  4072d0:	ldr	x9, [x8]
  4072d4:	cbz	x9, 4072ec <ferror@plt+0x55ec>
  4072d8:	ldr	x0, [x25]
  4072dc:	cbz	x0, 407300 <ferror@plt+0x5600>
  4072e0:	ldr	x8, [x0, #8]
  4072e4:	str	x8, [x25]
  4072e8:	b	40730c <ferror@plt+0x560c>
  4072ec:	str	x22, [x8]
  4072f0:	ldr	x8, [x21, #24]
  4072f4:	add	x8, x8, #0x1
  4072f8:	str	x8, [x21, #24]
  4072fc:	b	407320 <ferror@plt+0x5620>
  407300:	mov	w0, #0x10                  	// #16
  407304:	bl	4019e0 <malloc@plt>
  407308:	cbz	x0, 407344 <ferror@plt+0x5644>
  40730c:	str	x22, [x0]
  407310:	add	x8, x26, x23, lsl #4
  407314:	ldr	x9, [x8, #8]
  407318:	str	x9, [x0, #8]
  40731c:	str	x0, [x8, #8]
  407320:	str	xzr, [x24]
  407324:	ldr	x8, [x20, #24]
  407328:	sub	x8, x8, #0x1
  40732c:	str	x8, [x20, #24]
  407330:	ldr	x8, [x20, #8]
  407334:	add	x24, x24, #0x10
  407338:	cmp	x24, x8
  40733c:	b.cc	407224 <ferror@plt+0x5524>  // b.lo, b.ul, b.last
  407340:	mov	w0, #0x1                   	// #1
  407344:	ldp	x20, x19, [sp, #64]
  407348:	ldp	x22, x21, [sp, #48]
  40734c:	ldp	x24, x23, [sp, #32]
  407350:	ldp	x26, x25, [sp, #16]
  407354:	ldp	x29, x30, [sp], #80
  407358:	ret
  40735c:	bl	401b00 <abort@plt>
  407360:	stp	x29, x30, [sp, #-48]!
  407364:	str	x21, [sp, #16]
  407368:	stp	x20, x19, [sp, #32]
  40736c:	mov	x29, sp
  407370:	cbz	x1, 4074c4 <ferror@plt+0x57c4>
  407374:	mov	x21, x2
  407378:	add	x2, x29, #0x18
  40737c:	mov	w3, wzr
  407380:	mov	x20, x1
  407384:	mov	x19, x0
  407388:	bl	4074c8 <ferror@plt+0x57c8>
  40738c:	cbz	x0, 4073a4 <ferror@plt+0x56a4>
  407390:	cbz	x21, 40745c <ferror@plt+0x575c>
  407394:	mov	x8, x0
  407398:	mov	w0, wzr
  40739c:	str	x8, [x21]
  4073a0:	b	4074b4 <ferror@plt+0x57b4>
  4073a4:	ldr	x8, [x19, #40]
  4073a8:	ldp	x10, x9, [x19, #16]
  4073ac:	ldr	s0, [x8, #8]
  4073b0:	ucvtf	s2, x10
  4073b4:	ucvtf	s1, x9
  4073b8:	fmul	s0, s0, s2
  4073bc:	fcmp	s0, s1
  4073c0:	b.pl	40743c <ferror@plt+0x573c>  // b.nfrst
  4073c4:	mov	x0, x19
  4073c8:	bl	406e4c <ferror@plt+0x514c>
  4073cc:	ldr	x8, [x19, #40]
  4073d0:	ldp	x10, x9, [x19, #16]
  4073d4:	ldr	s0, [x8, #8]
  4073d8:	ucvtf	s1, x10
  4073dc:	ucvtf	s2, x9
  4073e0:	fmul	s3, s0, s1
  4073e4:	fcmp	s3, s2
  4073e8:	b.pl	40743c <ferror@plt+0x573c>  // b.nfrst
  4073ec:	ldr	s2, [x8, #12]
  4073f0:	ldrb	w8, [x8, #16]
  4073f4:	fmul	s1, s2, s1
  4073f8:	cmp	w8, #0x0
  4073fc:	fmul	s0, s0, s1
  407400:	mov	w8, #0x5f800000            	// #1602224128
  407404:	fcsel	s0, s0, s1, eq  // eq = none
  407408:	fmov	s1, w8
  40740c:	fcmp	s0, s1
  407410:	b.ge	4074b0 <ferror@plt+0x57b0>  // b.tcont
  407414:	fcvtzu	x1, s0
  407418:	mov	x0, x19
  40741c:	bl	4070f4 <ferror@plt+0x53f4>
  407420:	tbz	w0, #0, 4074b0 <ferror@plt+0x57b0>
  407424:	add	x2, x29, #0x18
  407428:	mov	x0, x19
  40742c:	mov	x1, x20
  407430:	mov	w3, wzr
  407434:	bl	4074c8 <ferror@plt+0x57c8>
  407438:	cbnz	x0, 4074c4 <ferror@plt+0x57c4>
  40743c:	ldr	x21, [x29, #24]
  407440:	ldr	x8, [x21]
  407444:	cbz	x8, 407464 <ferror@plt+0x5764>
  407448:	ldr	x0, [x19, #72]
  40744c:	cbz	x0, 407480 <ferror@plt+0x5780>
  407450:	ldr	x8, [x0, #8]
  407454:	str	x8, [x19, #72]
  407458:	b	40748c <ferror@plt+0x578c>
  40745c:	mov	w0, wzr
  407460:	b	4074b4 <ferror@plt+0x57b4>
  407464:	str	x20, [x21]
  407468:	ldur	q0, [x19, #24]
  40746c:	mov	w0, #0x1                   	// #1
  407470:	dup	v1.2d, x0
  407474:	add	v0.2d, v0.2d, v1.2d
  407478:	stur	q0, [x19, #24]
  40747c:	b	4074b4 <ferror@plt+0x57b4>
  407480:	mov	w0, #0x10                  	// #16
  407484:	bl	4019e0 <malloc@plt>
  407488:	cbz	x0, 4074b0 <ferror@plt+0x57b0>
  40748c:	str	x20, [x0]
  407490:	ldr	x8, [x21, #8]
  407494:	str	x8, [x0, #8]
  407498:	str	x0, [x21, #8]
  40749c:	ldr	x8, [x19, #32]
  4074a0:	mov	w0, #0x1                   	// #1
  4074a4:	add	x8, x8, #0x1
  4074a8:	str	x8, [x19, #32]
  4074ac:	b	4074b4 <ferror@plt+0x57b4>
  4074b0:	mov	w0, #0xffffffff            	// #-1
  4074b4:	ldp	x20, x19, [sp, #32]
  4074b8:	ldr	x21, [sp, #16]
  4074bc:	ldp	x29, x30, [sp], #48
  4074c0:	ret
  4074c4:	bl	401b00 <abort@plt>
  4074c8:	stp	x29, x30, [sp, #-80]!
  4074cc:	stp	x24, x23, [sp, #32]
  4074d0:	stp	x22, x21, [sp, #48]
  4074d4:	stp	x20, x19, [sp, #64]
  4074d8:	ldr	x8, [x0, #16]
  4074dc:	ldr	x9, [x0, #48]
  4074e0:	mov	x20, x0
  4074e4:	mov	x19, x1
  4074e8:	mov	x0, x1
  4074ec:	mov	x1, x8
  4074f0:	str	x25, [sp, #16]
  4074f4:	mov	x29, sp
  4074f8:	mov	w21, w3
  4074fc:	mov	x23, x2
  407500:	blr	x9
  407504:	ldr	x8, [x20, #16]
  407508:	cmp	x0, x8
  40750c:	b.cs	4075f0 <ferror@plt+0x58f0>  // b.hs, b.nlast
  407510:	ldr	x25, [x20]
  407514:	mov	x22, x0
  407518:	add	x24, x25, x0, lsl #4
  40751c:	str	x24, [x23]
  407520:	ldr	x1, [x24]
  407524:	cbz	x1, 407598 <ferror@plt+0x5898>
  407528:	cmp	x1, x19
  40752c:	b.eq	407544 <ferror@plt+0x5844>  // b.none
  407530:	ldr	x8, [x20, #56]
  407534:	mov	x0, x19
  407538:	blr	x8
  40753c:	tbz	w0, #0, 407560 <ferror@plt+0x5860>
  407540:	ldr	x19, [x24]
  407544:	tbz	w21, #0, 4075d4 <ferror@plt+0x58d4>
  407548:	add	x8, x25, x22, lsl #4
  40754c:	ldr	x8, [x8, #8]
  407550:	cbz	x8, 4075a0 <ferror@plt+0x58a0>
  407554:	ldr	q0, [x8]
  407558:	str	q0, [x24]
  40755c:	b	4075c4 <ferror@plt+0x58c4>
  407560:	add	x22, x25, x22, lsl #4
  407564:	ldr	x9, [x22, #8]!
  407568:	cbz	x9, 407598 <ferror@plt+0x5898>
  40756c:	ldr	x1, [x9]
  407570:	cmp	x1, x19
  407574:	b.eq	4075a8 <ferror@plt+0x58a8>  // b.none
  407578:	ldr	x8, [x20, #56]
  40757c:	mov	x0, x19
  407580:	blr	x8
  407584:	ldr	x8, [x22]
  407588:	tbnz	w0, #0, 4075b4 <ferror@plt+0x58b4>
  40758c:	ldr	x9, [x8, #8]!
  407590:	mov	x22, x8
  407594:	cbnz	x9, 40756c <ferror@plt+0x586c>
  407598:	mov	x19, xzr
  40759c:	b	4075d4 <ferror@plt+0x58d4>
  4075a0:	str	xzr, [x24]
  4075a4:	b	4075d4 <ferror@plt+0x58d4>
  4075a8:	mov	x8, x9
  4075ac:	tbnz	w21, #0, 4075bc <ferror@plt+0x58bc>
  4075b0:	b	4075d4 <ferror@plt+0x58d4>
  4075b4:	ldr	x19, [x8]
  4075b8:	tbz	w21, #0, 4075d4 <ferror@plt+0x58d4>
  4075bc:	ldr	x9, [x8, #8]
  4075c0:	str	x9, [x22]
  4075c4:	str	xzr, [x8]
  4075c8:	ldr	x9, [x20, #72]
  4075cc:	str	x9, [x8, #8]
  4075d0:	str	x8, [x20, #72]
  4075d4:	mov	x0, x19
  4075d8:	ldp	x20, x19, [sp, #64]
  4075dc:	ldp	x22, x21, [sp, #48]
  4075e0:	ldp	x24, x23, [sp, #32]
  4075e4:	ldr	x25, [sp, #16]
  4075e8:	ldp	x29, x30, [sp], #80
  4075ec:	ret
  4075f0:	bl	401b00 <abort@plt>
  4075f4:	stp	x29, x30, [sp, #-32]!
  4075f8:	mov	x29, sp
  4075fc:	add	x2, x29, #0x18
  407600:	str	x19, [sp, #16]
  407604:	mov	x19, x1
  407608:	bl	407360 <ferror@plt+0x5660>
  40760c:	ldr	x8, [x29, #24]
  407610:	cmp	w0, #0x0
  407614:	csel	x8, x8, x19, eq  // eq = none
  407618:	ldr	x19, [sp, #16]
  40761c:	cmn	w0, #0x1
  407620:	csel	x0, xzr, x8, eq  // eq = none
  407624:	ldp	x29, x30, [sp], #32
  407628:	ret
  40762c:	stp	x29, x30, [sp, #-48]!
  407630:	mov	x29, sp
  407634:	add	x2, x29, #0x18
  407638:	mov	w3, #0x1                   	// #1
  40763c:	str	x21, [sp, #16]
  407640:	stp	x20, x19, [sp, #32]
  407644:	mov	x19, x0
  407648:	bl	4074c8 <ferror@plt+0x57c8>
  40764c:	mov	x20, x0
  407650:	cbz	x0, 407700 <ferror@plt+0x5a00>
  407654:	ldr	x8, [x19, #32]
  407658:	sub	x8, x8, #0x1
  40765c:	str	x8, [x19, #32]
  407660:	ldr	x8, [x29, #24]
  407664:	ldr	x8, [x8]
  407668:	cbnz	x8, 407700 <ferror@plt+0x5a00>
  40766c:	ldp	x10, x8, [x19, #16]
  407670:	ldr	x9, [x19, #40]
  407674:	sub	x8, x8, #0x1
  407678:	str	x8, [x19, #24]
  40767c:	ldr	s0, [x9]
  407680:	ucvtf	s2, x10
  407684:	ucvtf	s1, x8
  407688:	fmul	s0, s0, s2
  40768c:	fcmp	s0, s1
  407690:	b.le	407700 <ferror@plt+0x5a00>
  407694:	mov	x0, x19
  407698:	bl	406e4c <ferror@plt+0x514c>
  40769c:	ldr	x8, [x19, #40]
  4076a0:	ldp	x10, x9, [x19, #16]
  4076a4:	ldr	s1, [x8]
  4076a8:	ucvtf	s0, x10
  4076ac:	ucvtf	s2, x9
  4076b0:	fmul	s1, s1, s0
  4076b4:	fcmp	s1, s2
  4076b8:	b.le	407700 <ferror@plt+0x5a00>
  4076bc:	ldr	s1, [x8, #4]
  4076c0:	ldrb	w9, [x8, #16]
  4076c4:	fmul	s0, s1, s0
  4076c8:	cbnz	w9, 4076d4 <ferror@plt+0x59d4>
  4076cc:	ldr	s1, [x8, #8]
  4076d0:	fmul	s0, s0, s1
  4076d4:	fcvtzu	x1, s0
  4076d8:	mov	x0, x19
  4076dc:	bl	4070f4 <ferror@plt+0x53f4>
  4076e0:	tbnz	w0, #0, 407700 <ferror@plt+0x5a00>
  4076e4:	ldr	x0, [x19, #72]
  4076e8:	cbz	x0, 4076fc <ferror@plt+0x59fc>
  4076ec:	ldr	x21, [x0, #8]
  4076f0:	bl	401bb0 <free@plt>
  4076f4:	mov	x0, x21
  4076f8:	cbnz	x21, 4076ec <ferror@plt+0x59ec>
  4076fc:	str	xzr, [x19, #72]
  407700:	mov	x0, x20
  407704:	ldp	x20, x19, [sp, #32]
  407708:	ldr	x21, [sp, #16]
  40770c:	ldp	x29, x30, [sp], #48
  407710:	ret
  407714:	stp	x29, x30, [sp, #-16]!
  407718:	mov	w0, #0xe                   	// #14
  40771c:	mov	x29, sp
  407720:	bl	4019c0 <nl_langinfo@plt>
  407724:	adrp	x8, 408000 <ferror@plt+0x6300>
  407728:	add	x8, x8, #0x5ac
  40772c:	cmp	x0, #0x0
  407730:	csel	x8, x8, x0, eq  // eq = none
  407734:	ldrb	w9, [x8]
  407738:	adrp	x10, 408000 <ferror@plt+0x6300>
  40773c:	add	x10, x10, #0x988
  407740:	cmp	w9, #0x0
  407744:	csel	x0, x10, x8, eq  // eq = none
  407748:	ldp	x29, x30, [sp], #16
  40774c:	ret
  407750:	mov	w2, #0x3                   	// #3
  407754:	mov	w1, wzr
  407758:	b	40775c <ferror@plt+0x5a5c>
  40775c:	sub	sp, sp, #0x100
  407760:	stp	x29, x30, [sp, #208]
  407764:	add	x29, sp, #0xd0
  407768:	mov	x8, #0xffffffffffffffd0    	// #-48
  40776c:	mov	x9, sp
  407770:	sub	x10, x29, #0x50
  407774:	stp	x20, x19, [sp, #240]
  407778:	mov	w19, w0
  40777c:	movk	x8, #0xff80, lsl #32
  407780:	add	x11, x29, #0x30
  407784:	cmp	w1, #0xb
  407788:	add	x9, x9, #0x80
  40778c:	add	x10, x10, #0x30
  407790:	stp	x22, x21, [sp, #224]
  407794:	stp	x2, x3, [x29, #-80]
  407798:	stp	x4, x5, [x29, #-64]
  40779c:	stp	x6, x7, [x29, #-48]
  4077a0:	stp	q1, q2, [sp, #16]
  4077a4:	stp	q3, q4, [sp, #48]
  4077a8:	str	q0, [sp]
  4077ac:	stp	q5, q6, [sp, #80]
  4077b0:	str	q7, [sp, #112]
  4077b4:	stp	x9, x8, [x29, #-16]
  4077b8:	stp	x11, x10, [x29, #-32]
  4077bc:	b.hi	407808 <ferror@plt+0x5b08>  // b.pmore
  4077c0:	mov	w8, #0x1                   	// #1
  4077c4:	lsl	w8, w8, w1
  4077c8:	mov	w9, #0x514                 	// #1300
  4077cc:	tst	w8, w9
  4077d0:	b.ne	407840 <ferror@plt+0x5b40>  // b.any
  4077d4:	mov	w9, #0xa0a                 	// #2570
  4077d8:	tst	w8, w9
  4077dc:	b.ne	407834 <ferror@plt+0x5b34>  // b.any
  4077e0:	cbnz	w1, 407808 <ferror@plt+0x5b08>
  4077e4:	ldursw	x8, [x29, #-8]
  4077e8:	tbz	w8, #31, 4078e8 <ferror@plt+0x5be8>
  4077ec:	add	w9, w8, #0x8
  4077f0:	cmn	w8, #0x8
  4077f4:	stur	w9, [x29, #-8]
  4077f8:	b.gt	4078e8 <ferror@plt+0x5be8>
  4077fc:	ldur	x9, [x29, #-24]
  407800:	add	x8, x9, x8
  407804:	b	4078f4 <ferror@plt+0x5bf4>
  407808:	sub	w8, w1, #0x400
  40780c:	cmp	w8, #0xa
  407810:	b.hi	4078c4 <ferror@plt+0x5bc4>  // b.pmore
  407814:	mov	w9, #0x1                   	// #1
  407818:	lsl	w9, w9, w8
  40781c:	mov	w10, #0x285                 	// #645
  407820:	tst	w9, w10
  407824:	b.ne	407840 <ferror@plt+0x5b40>  // b.any
  407828:	mov	w10, #0x502                 	// #1282
  40782c:	tst	w9, w10
  407830:	b.eq	407898 <ferror@plt+0x5b98>  // b.none
  407834:	mov	w0, w19
  407838:	bl	401c10 <fcntl@plt>
  40783c:	b	40787c <ferror@plt+0x5b7c>
  407840:	ldursw	x8, [x29, #-8]
  407844:	tbz	w8, #31, 407864 <ferror@plt+0x5b64>
  407848:	add	w9, w8, #0x8
  40784c:	cmn	w8, #0x8
  407850:	stur	w9, [x29, #-8]
  407854:	b.gt	407864 <ferror@plt+0x5b64>
  407858:	ldur	x9, [x29, #-24]
  40785c:	add	x8, x9, x8
  407860:	b	407870 <ferror@plt+0x5b70>
  407864:	ldur	x8, [x29, #-32]
  407868:	add	x9, x8, #0x8
  40786c:	stur	x9, [x29, #-32]
  407870:	ldr	w2, [x8]
  407874:	mov	w0, w19
  407878:	bl	401c10 <fcntl@plt>
  40787c:	mov	w20, w0
  407880:	mov	w0, w20
  407884:	ldp	x20, x19, [sp, #240]
  407888:	ldp	x22, x21, [sp, #224]
  40788c:	ldp	x29, x30, [sp, #208]
  407890:	add	sp, sp, #0x100
  407894:	ret
  407898:	cmp	w8, #0x6
  40789c:	b.ne	4078c4 <ferror@plt+0x5bc4>  // b.any
  4078a0:	ldursw	x8, [x29, #-8]
  4078a4:	tbz	w8, #31, 407904 <ferror@plt+0x5c04>
  4078a8:	add	w9, w8, #0x8
  4078ac:	cmn	w8, #0x8
  4078b0:	stur	w9, [x29, #-8]
  4078b4:	b.gt	407904 <ferror@plt+0x5c04>
  4078b8:	ldur	x9, [x29, #-24]
  4078bc:	add	x8, x9, x8
  4078c0:	b	407910 <ferror@plt+0x5c10>
  4078c4:	ldursw	x8, [x29, #-8]
  4078c8:	tbz	w8, #31, 407970 <ferror@plt+0x5c70>
  4078cc:	add	w9, w8, #0x8
  4078d0:	cmn	w8, #0x8
  4078d4:	stur	w9, [x29, #-8]
  4078d8:	b.gt	407970 <ferror@plt+0x5c70>
  4078dc:	ldur	x9, [x29, #-24]
  4078e0:	add	x8, x9, x8
  4078e4:	b	40797c <ferror@plt+0x5c7c>
  4078e8:	ldur	x8, [x29, #-32]
  4078ec:	add	x9, x8, #0x8
  4078f0:	stur	x9, [x29, #-32]
  4078f4:	ldr	w2, [x8]
  4078f8:	mov	w0, w19
  4078fc:	mov	w1, wzr
  407900:	b	407878 <ferror@plt+0x5b78>
  407904:	ldur	x8, [x29, #-32]
  407908:	add	x9, x8, #0x8
  40790c:	stur	x9, [x29, #-32]
  407910:	adrp	x22, 419000 <ferror@plt+0x17300>
  407914:	ldr	w9, [x22, #1096]
  407918:	ldr	w21, [x8]
  40791c:	tbnz	w9, #31, 407998 <ferror@plt+0x5c98>
  407920:	mov	w1, #0x406                 	// #1030
  407924:	mov	w0, w19
  407928:	mov	w2, w21
  40792c:	bl	401c10 <fcntl@plt>
  407930:	mov	w20, w0
  407934:	tbz	w0, #31, 40798c <ferror@plt+0x5c8c>
  407938:	bl	401ce0 <__errno_location@plt>
  40793c:	ldr	w8, [x0]
  407940:	cmp	w8, #0x16
  407944:	b.ne	40798c <ferror@plt+0x5c8c>  // b.any
  407948:	mov	w0, w19
  40794c:	mov	w1, wzr
  407950:	mov	w2, w21
  407954:	bl	401c10 <fcntl@plt>
  407958:	mov	w20, w0
  40795c:	tbnz	w0, #31, 407880 <ferror@plt+0x5b80>
  407960:	mov	w8, #0xffffffff            	// #-1
  407964:	str	w8, [x22, #1096]
  407968:	mov	w8, #0x1                   	// #1
  40796c:	b	4079b8 <ferror@plt+0x5cb8>
  407970:	ldur	x8, [x29, #-32]
  407974:	add	x9, x8, #0x8
  407978:	stur	x9, [x29, #-32]
  40797c:	ldr	x2, [x8]
  407980:	mov	w0, w19
  407984:	bl	401c10 <fcntl@plt>
  407988:	b	40787c <ferror@plt+0x5b7c>
  40798c:	mov	w8, #0x1                   	// #1
  407990:	str	w8, [x22, #1096]
  407994:	b	407880 <ferror@plt+0x5b80>
  407998:	mov	w0, w19
  40799c:	mov	w1, wzr
  4079a0:	mov	w2, w21
  4079a4:	bl	401c10 <fcntl@plt>
  4079a8:	ldr	w8, [x22, #1096]
  4079ac:	mov	w20, w0
  4079b0:	cmn	w8, #0x1
  4079b4:	cset	w8, eq  // eq = none
  4079b8:	cbz	w8, 407880 <ferror@plt+0x5b80>
  4079bc:	tbnz	w20, #31, 407880 <ferror@plt+0x5b80>
  4079c0:	mov	w1, #0x1                   	// #1
  4079c4:	mov	w0, w20
  4079c8:	bl	401c10 <fcntl@plt>
  4079cc:	tbnz	w0, #31, 4079e8 <ferror@plt+0x5ce8>
  4079d0:	orr	w2, w0, #0x1
  4079d4:	mov	w1, #0x2                   	// #2
  4079d8:	mov	w0, w20
  4079dc:	bl	401c10 <fcntl@plt>
  4079e0:	cmn	w0, #0x1
  4079e4:	b.ne	407880 <ferror@plt+0x5b80>  // b.any
  4079e8:	bl	401ce0 <__errno_location@plt>
  4079ec:	ldr	w21, [x0]
  4079f0:	mov	x19, x0
  4079f4:	mov	w0, w20
  4079f8:	bl	401ac0 <close@plt>
  4079fc:	str	w21, [x19]
  407a00:	mov	w20, #0xffffffff            	// #-1
  407a04:	b	407880 <ferror@plt+0x5b80>
  407a08:	stp	x29, x30, [sp, #-64]!
  407a0c:	mov	x29, sp
  407a10:	stp	x19, x20, [sp, #16]
  407a14:	adrp	x20, 418000 <ferror@plt+0x16300>
  407a18:	add	x20, x20, #0xdf0
  407a1c:	stp	x21, x22, [sp, #32]
  407a20:	adrp	x21, 418000 <ferror@plt+0x16300>
  407a24:	add	x21, x21, #0xde8
  407a28:	sub	x20, x20, x21
  407a2c:	mov	w22, w0
  407a30:	stp	x23, x24, [sp, #48]
  407a34:	mov	x23, x1
  407a38:	mov	x24, x2
  407a3c:	bl	401850 <mbrtowc@plt-0x40>
  407a40:	cmp	xzr, x20, asr #3
  407a44:	b.eq	407a70 <ferror@plt+0x5d70>  // b.none
  407a48:	asr	x20, x20, #3
  407a4c:	mov	x19, #0x0                   	// #0
  407a50:	ldr	x3, [x21, x19, lsl #3]
  407a54:	mov	x2, x24
  407a58:	add	x19, x19, #0x1
  407a5c:	mov	x1, x23
  407a60:	mov	w0, w22
  407a64:	blr	x3
  407a68:	cmp	x20, x19
  407a6c:	b.ne	407a50 <ferror@plt+0x5d50>  // b.any
  407a70:	ldp	x19, x20, [sp, #16]
  407a74:	ldp	x21, x22, [sp, #32]
  407a78:	ldp	x23, x24, [sp, #48]
  407a7c:	ldp	x29, x30, [sp], #64
  407a80:	ret
  407a84:	nop
  407a88:	ret
  407a8c:	nop
  407a90:	adrp	x2, 419000 <ferror@plt+0x17300>
  407a94:	mov	x1, #0x0                   	// #0
  407a98:	ldr	x2, [x2, #584]
  407a9c:	b	401940 <__cxa_atexit@plt>
  407aa0:	mov	x2, x1
  407aa4:	mov	w1, w0
  407aa8:	mov	w0, #0x0                   	// #0
  407aac:	b	401c70 <__fxstat@plt>

Disassembly of section .fini:

0000000000407ab0 <.fini>:
  407ab0:	stp	x29, x30, [sp, #-16]!
  407ab4:	mov	x29, sp
  407ab8:	ldp	x29, x30, [sp], #16
  407abc:	ret
