/* Generated by Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3) */

(* dynports =  1  *)
(* hdlname = "unified_buffer" *)
(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:6.1-100.10" *)
module \$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer (clk, reset, wr_valid, wr_data, wr_ready, rd_ready, rd_valid, rd_data, full, empty, count);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:11.34-11.37" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:12.34-12.39" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:15.34-15.42" *)
  input wr_valid;
  wire wr_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:16.34-16.41" *)
  input [15:0] wr_data;
  wire [15:0] wr_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:17.34-17.42" *)
  output wr_ready;
  wire wr_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:20.34-20.42" *)
  input rd_ready;
  wire rd_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:21.34-21.42" *)
  output rd_valid;
  wire rd_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:22.34-22.41" *)
  output [15:0] rd_data;
  wire [15:0] rd_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:25.34-25.38" *)
  output full;
  wire full;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:26.34-26.39" *)
  output empty;
  wire empty;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:27.34-27.39" *)
  output [4:0] count;
  wire [4:0] count;
  wire [15:0] _00_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _01_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _02_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _03_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _04_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _05_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _06_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _07_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _08_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _09_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _10_;
  wire _11_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83.27-83.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _12_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83.27-83.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _13_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83.27-83.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _14_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88.27-88.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _15_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88.27-88.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _16_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88.27-88.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _17_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _18_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _19_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _20_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _21_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _22_;
  (* unused_bits = "4 5" *)
  wire [5:0] _23_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:62.11-62.18" *)
  wire do_read;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:61.11-61.19" *)
  wire do_write;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:44.23-44.34" *)
  wire [15:0] rd_data_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:32.24-32.30" *)
  wire [3:0] rd_ptr;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:41.22-41.35" *)
  wire rd_valid_comb;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:45.23-45.35" *)
  wire rd_valid_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:31.24-31.30" *)
  wire [3:0] wr_ptr;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffe00000000)
  ) _24_ (
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[3]),
    .I3(count[0]),
    .I4(count[4]),
    .I5(rd_ready),
    .O(do_read)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffeffff00000000)
  ) _25_ (
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[3]),
    .I3(count[0]),
    .I4(count[4]),
    .I5(wr_valid),
    .O(do_write)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _26_ (
    .I0(count[1]),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff01000000fffe)
  ) _27_ (
    .I0(count[2]),
    .I1(count[3]),
    .I2(count[0]),
    .I3(count[4]),
    .I4(count[1]),
    .I5(wr_valid),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _28_ (
    .I0(_01_),
    .I1(_02_),
    .O(_19_[1]),
    .S(rd_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _29_ (
    .I0(count[2]),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff01000000fffe)
  ) _30_ (
    .I0(count[1]),
    .I1(count[3]),
    .I2(count[0]),
    .I3(count[4]),
    .I4(count[2]),
    .I5(wr_valid),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _31_ (
    .I0(_03_),
    .I1(_04_),
    .O(_19_[2]),
    .S(rd_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _32_ (
    .I0(count[3]),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff01000000fffe)
  ) _33_ (
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[0]),
    .I3(count[4]),
    .I4(count[3]),
    .I5(wr_valid),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _34_ (
    .I0(_05_),
    .I1(_06_),
    .O(_19_[3]),
    .S(rd_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _35_ (
    .I0(count[4]),
    .O(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe00000000fffe)
  ) _36_ (
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[3]),
    .I3(count[0]),
    .I4(wr_valid),
    .I5(count[4]),
    .O(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _37_ (
    .I0(_07_),
    .I1(_08_),
    .O(_19_[4]),
    .S(rd_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffe00000000)
  ) _38_ (
    .I0(count[4]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(count[3]),
    .I4(count[0]),
    .I5(rd_ready),
    .O(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000003fffffffd)
  ) _39_ (
    .I0(count[4]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(count[3]),
    .I4(count[0]),
    .I5(rd_ready),
    .O(_10_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _40_ (
    .I0(_09_),
    .I1(_10_),
    .O(_11_),
    .S(wr_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _41_ (
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[3]),
    .I3(count[0]),
    .I4(count[4]),
    .O(full)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _42_ (
    .I0(count[4]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(count[3]),
    .I4(count[0]),
    .O(empty)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _43_ (
    .I(wr_ptr[0]),
    .O(_13_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294901759)
  ) _44_ (
    .I0(count[1]),
    .I1(count[2]),
    .I2(count[3]),
    .I3(count[0]),
    .I4(count[4]),
    .O(wr_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294967294)
  ) _45_ (
    .I0(count[4]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(count[3]),
    .I4(count[0]),
    .O(rd_valid_comb)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _46_ (
    .I(rd_ptr[0]),
    .O(_16_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:83.27-83.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _47_ (
    .CI(1'h0),
    .CO(_12_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_14_),
    .S({ wr_ptr[3:1], _13_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:88.27-88.40|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _48_ (
    .CI(1'h0),
    .CO(_15_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_17_),
    .S({ rd_ptr[3:1], _16_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _49_ (
    .CI(1'h0),
    .CO(_18_[3:0]),
    .CYINIT(1'h1),
    .DI(count[3:0]),
    .O(_20_[3:0]),
    .S({ _19_[3:1], count[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:94.33-94.45|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _50_ (
    .CI(_18_[3]),
    .CO({ _21_[7:5], _18_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, count[4] }),
    .O({ _22_[7:5], _20_[4] }),
    .S({ 3'h0, _19_[4] })
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _51_ (
    .C(clk),
    .CE(do_write),
    .D(_14_[0]),
    .Q(wr_ptr[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _52_ (
    .C(clk),
    .CE(do_write),
    .D(_14_[1]),
    .Q(wr_ptr[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _53_ (
    .C(clk),
    .CE(do_write),
    .D(_14_[2]),
    .Q(wr_ptr[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _54_ (
    .C(clk),
    .CE(do_write),
    .D(_14_[3]),
    .Q(wr_ptr[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _55_ (
    .C(clk),
    .CE(do_read),
    .D(_17_[0]),
    .Q(rd_ptr[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _56_ (
    .C(clk),
    .CE(do_read),
    .D(_17_[1]),
    .Q(rd_ptr[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _57_ (
    .C(clk),
    .CE(do_read),
    .D(_17_[2]),
    .Q(rd_ptr[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _58_ (
    .C(clk),
    .CE(do_read),
    .D(_17_[3]),
    .Q(rd_ptr[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _59_ (
    .C(clk),
    .CE(_11_),
    .D(_20_[0]),
    .Q(count[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _60_ (
    .C(clk),
    .CE(_11_),
    .D(_20_[1]),
    .Q(count[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _61_ (
    .C(clk),
    .CE(_11_),
    .D(_20_[2]),
    .Q(count[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _62_ (
    .C(clk),
    .CE(_11_),
    .D(_20_[3]),
    .Q(count[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:75.5-98.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _63_ (
    .C(clk),
    .CE(_11_),
    .D(_20_[4]),
    .Q(count[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/unified_buffer.sv:47.5-55.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _64_ (
    .C(clk),
    .CE(1'h1),
    .D(rd_valid_comb),
    .Q(rd_valid_reg),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _65_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[0]),
    .Q(rd_data_reg[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _66_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[1]),
    .Q(rd_data_reg[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _67_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[2]),
    .Q(rd_data_reg[2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _68_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[3]),
    .Q(rd_data_reg[3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _69_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[4]),
    .Q(rd_data_reg[4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _70_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[5]),
    .Q(rd_data_reg[5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _71_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[6]),
    .Q(rd_data_reg[6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _72_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[7]),
    .Q(rd_data_reg[7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _73_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[8]),
    .Q(rd_data_reg[8]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _74_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[9]),
    .Q(rd_data_reg[9]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _75_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[10]),
    .Q(rd_data_reg[10]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _76_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[11]),
    .Q(rd_data_reg[11]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _77_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[12]),
    .Q(rd_data_reg[12]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _78_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[13]),
    .Q(rd_data_reg[13]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _79_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[14]),
    .Q(rd_data_reg[14]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _80_ (
    .C(clk),
    .CE(1'h1),
    .D(_00_[15]),
    .Q(rd_data_reg[15]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \mem.0.0  (
    .ADDRA({ 1'h0, rd_ptr }),
    .ADDRB({ 1'h0, rd_ptr }),
    .ADDRC({ 1'h0, rd_ptr }),
    .ADDRD({ 1'h0, wr_ptr }),
    .DIA(wr_data[5:4]),
    .DIB(wr_data[3:2]),
    .DIC(wr_data[1:0]),
    .DOA(_00_[5:4]),
    .DOB(_00_[3:2]),
    .DOC(_00_[1:0]),
    .WCLK(clk),
    .WE(do_write)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \mem.0.1  (
    .ADDRA({ 1'h0, rd_ptr }),
    .ADDRB({ 1'h0, rd_ptr }),
    .ADDRC({ 1'h0, rd_ptr }),
    .ADDRD({ 1'h0, wr_ptr }),
    .DIA(wr_data[11:10]),
    .DIB(wr_data[9:8]),
    .DIC(wr_data[7:6]),
    .DOA(_00_[11:10]),
    .DOB(_00_[9:8]),
    .DOC(_00_[7:6]),
    .WCLK(clk),
    .WE(do_write)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \mem.0.2  (
    .ADDRA({ 1'h0, rd_ptr }),
    .ADDRB({ 1'h0, rd_ptr }),
    .ADDRC({ 1'h0, rd_ptr }),
    .ADDRD({ 1'h0, wr_ptr }),
    .DIA(2'hx),
    .DIB(wr_data[15:14]),
    .DIC(wr_data[13:12]),
    .DOA(_23_[5:4]),
    .DOB(_00_[15:14]),
    .DOC(_00_[13:12]),
    .WCLK(clk),
    .WE(do_write)
  );
  assign _13_[3:1] = wr_ptr[3:1];
  assign _16_[3:1] = rd_ptr[3:1];
  assign _19_[0] = count[0];
  assign _21_[4:0] = _18_;
  assign _22_[4:0] = _20_;
  assign _23_[3:0] = _00_[15:12];
  assign rd_data = rd_data_reg;
  assign rd_valid = rd_valid_reg;
endmodule

(* hdlname = "tpu_top" *)
(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:6.1-213.10" *)
module \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top (clk, rst, uart_rx, uart_tx, mlp_state_dbg, mlp_cycle_cnt_dbg, mlp_layer_dbg, mlp_layer_complete_dbg, mlp_acc0_dbg, mlp_acc1_dbg, mlp_acc_valid_dbg, uart_state_dbg, uart_cmd_dbg, uart_byte_count_dbg, uart_resp_idx_dbg, uart_tx_valid_dbg, uart_tx_ready_dbg, uart_rx_valid_dbg, uart_rx_data_dbg, uart_weights_ready_dbg, uart_start_mlp_dbg
);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:10.18-10.21" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:11.18-11.21" *)
  input rst;
  wire rst;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:14.18-14.25" *)
  input uart_rx;
  wire uart_rx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:15.18-15.25" *)
  output uart_tx;
  wire uart_tx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:18.25-18.38" *)
  output [3:0] mlp_state_dbg;
  wire [3:0] mlp_state_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:19.25-19.42" *)
  output [4:0] mlp_cycle_cnt_dbg;
  wire [4:0] mlp_cycle_cnt_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:20.25-20.38" *)
  output [2:0] mlp_layer_dbg;
  wire [2:0] mlp_layer_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:21.25-21.47" *)
  output mlp_layer_complete_dbg;
  wire mlp_layer_complete_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:22.32-22.44" *)
  output [31:0] mlp_acc0_dbg;
  wire [31:0] mlp_acc0_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:23.32-23.44" *)
  output [31:0] mlp_acc1_dbg;
  wire [31:0] mlp_acc1_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:24.25-24.42" *)
  output mlp_acc_valid_dbg;
  wire mlp_acc_valid_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:25.25-25.39" *)
  output [3:0] uart_state_dbg;
  wire [3:0] uart_state_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:26.25-26.37" *)
  output [7:0] uart_cmd_dbg;
  wire [7:0] uart_cmd_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:27.25-27.44" *)
  output [2:0] uart_byte_count_dbg;
  wire [2:0] uart_byte_count_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:28.25-28.42" *)
  output [1:0] uart_resp_idx_dbg;
  wire [1:0] uart_resp_idx_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:29.25-29.42" *)
  output uart_tx_valid_dbg;
  wire uart_tx_valid_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:30.25-30.42" *)
  output uart_tx_ready_dbg;
  wire uart_tx_ready_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:31.25-31.42" *)
  output uart_rx_valid_dbg;
  wire uart_rx_valid_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:32.25-32.41" *)
  output [7:0] uart_rx_data_dbg;
  wire [7:0] uart_rx_data_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:33.25-33.47" *)
  output uart_weights_ready_dbg;
  wire uart_weights_ready_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:34.25-34.43" *)
  output uart_start_mlp_dbg;
  wire uart_start_mlp_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:43.18-43.31" *)
  wire [15:0] init_act_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:42.18-42.32" *)
  wire init_act_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:49.25-49.33" *)
  wire [31:0] mlp_acc0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:115.25-115.37" *)
  wire [31:0] mlp_acc0_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:50.25-50.33" *)
  wire [31:0] mlp_acc1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:116.25-116.37" *)
  wire [31:0] mlp_acc1_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:117.18-117.35" *)
  wire mlp_acc_valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:113.18-113.39" *)
  wire [2:0] mlp_current_layer_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:48.18-48.31" *)
  wire [4:0] mlp_cycle_cnt;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:112.18-112.35" *)
  wire [4:0] mlp_cycle_cnt_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:102.18-102.35" *)
  wire [15:0] mlp_init_act_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:101.18-101.36" *)
  wire mlp_init_act_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:114.18-114.40" *)
  wire mlp_layer_complete_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:106.25-106.38" *)
  wire [31:0] mlp_norm_bias;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:105.25-105.38" *)
  wire [15:0] mlp_norm_gain;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:107.18-107.32" *)
  wire [4:0] mlp_norm_shift;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:108.25-108.40" *)
  wire [15:0] mlp_q_inv_scale;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:109.25-109.41" *)
  wire [7:0] mlp_q_zero_point;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:103.18-103.31" *)
  wire mlp_start_mlp;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:47.18-47.32" *)
  wire [3:0] mlp_state_ctrl;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:111.18-111.31" *)
  wire [3:0] mlp_state_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:104.18-104.35" *)
  wire mlp_weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:99.18-99.32" *)
  wire [7:0] mlp_wf_data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:97.18-97.34" *)
  wire mlp_wf_push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:98.18-98.34" *)
  wire mlp_wf_push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:100.18-100.30" *)
  wire mlp_wf_reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:44.18-44.27" *)
  wire start_mlp;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:55.18-55.35" *)
  wire [2:0] uart_byte_cnt_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:54.18-54.30" *)
  wire [7:0] uart_cmd_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:56.18-56.35" *)
  wire [1:0] uart_resp_idx_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:60.18-60.34" *)
  wire [7:0] uart_rx_data_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:59.18-59.35" *)
  wire uart_rx_valid_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:62.18-62.36" *)
  wire uart_start_mlp_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:53.18-53.32" *)
  wire [3:0] uart_state_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:58.18-58.35" *)
  wire uart_tx_ready_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:57.18-57.35" *)
  wire uart_tx_valid_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:61.18-61.40" *)
  wire uart_weights_ready_int;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:45.18-45.31" *)
  wire weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:40.18-40.28" *)
  wire [7:0] wf_data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:38.18-38.30" *)
  wire wf_push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:39.18-39.30" *)
  wire wf_push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:41.18-41.26" *)
  wire wf_reset;
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:120.16-153.6" *)
  tpu_bridge bridge_u (
    .clk(clk),
    .ctrl_init_act_data(init_act_data),
    .ctrl_init_act_valid(init_act_valid),
    .ctrl_start_mlp(start_mlp),
    .ctrl_weights_ready(weights_ready),
    .ctrl_wf_data_in(wf_data_in),
    .ctrl_wf_push_col0(wf_push_col0),
    .ctrl_wf_push_col1(wf_push_col1),
    .ctrl_wf_reset(wf_reset),
    .mlp_acc0(mlp_acc0),
    .mlp_acc0_in(mlp_acc0_out),
    .mlp_acc1(mlp_acc1),
    .mlp_acc1_in(mlp_acc1_out),
    .mlp_cycle_cnt(mlp_cycle_cnt),
    .mlp_cycle_cnt_in(mlp_cycle_cnt_out),
    .mlp_init_act_data(mlp_init_act_data),
    .mlp_init_act_valid(mlp_init_act_valid),
    .mlp_norm_bias(mlp_norm_bias),
    .mlp_norm_gain(mlp_norm_gain),
    .mlp_norm_shift(mlp_norm_shift),
    .mlp_q_inv_scale(mlp_q_inv_scale),
    .mlp_q_zero_point(mlp_q_zero_point),
    .mlp_start_mlp(mlp_start_mlp),
    .mlp_state(mlp_state_ctrl),
    .mlp_state_in(mlp_state_out),
    .mlp_weights_ready(mlp_weights_ready),
    .mlp_wf_data_in(mlp_wf_data_in),
    .mlp_wf_push_col0(mlp_wf_push_col0),
    .mlp_wf_push_col1(mlp_wf_push_col1),
    .mlp_wf_reset(mlp_wf_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:156.13-187.6" *)
  mlp_top mlp_u (
    .acc0(mlp_acc0_out),
    .acc1(mlp_acc1_out),
    .acc_valid(mlp_acc_valid_out),
    .clk(clk),
    .current_layer(mlp_current_layer_out),
    .cycle_cnt(mlp_cycle_cnt_out),
    .init_act_data(mlp_init_act_data),
    .init_act_valid(mlp_init_act_valid),
    .layer_complete(mlp_layer_complete_out),
    .norm_bias(mlp_norm_bias),
    .norm_gain(mlp_norm_gain),
    .norm_shift(mlp_norm_shift),
    .q_inv_scale(mlp_q_inv_scale),
    .q_zero_point(mlp_q_zero_point),
    .reset(rst),
    .start_mlp(mlp_start_mlp),
    .state(mlp_state_out),
    .weights_ready(mlp_weights_ready),
    .wf_data_in(mlp_wf_data_in),
    .wf_push_col0(mlp_wf_push_col0),
    .wf_push_col1(mlp_wf_push_col1),
    .wf_reset(mlp_wf_reset)
  );
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_top.sv:67.7-94.6" *)
  \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller  uart_ctrl_u (
    .clk(clk),
    .dbg_byte_count(uart_byte_cnt_int),
    .dbg_cmd_reg(uart_cmd_int),
    .dbg_resp_byte_idx(uart_resp_idx_int),
    .dbg_rx_data(uart_rx_data_int),
    .dbg_rx_valid(uart_rx_valid_int),
    .dbg_start_mlp(uart_start_mlp_int),
    .dbg_state(uart_state_int),
    .dbg_tx_ready(uart_tx_ready_int),
    .dbg_tx_valid(uart_tx_valid_int),
    .dbg_weights_ready(uart_weights_ready_int),
    .init_act_data(init_act_data),
    .init_act_valid(init_act_valid),
    .mlp_acc0(mlp_acc0),
    .mlp_acc1(mlp_acc1),
    .mlp_cycle_cnt(mlp_cycle_cnt),
    .mlp_state(mlp_state_ctrl),
    .rst(rst),
    .start_mlp(start_mlp),
    .uart_rx(uart_rx),
    .uart_tx(uart_tx),
    .weights_ready(weights_ready),
    .wf_data_in(wf_data_in),
    .wf_push_col0(wf_push_col0),
    .wf_push_col1(wf_push_col1),
    .wf_reset(wf_reset)
  );
  assign mlp_acc0_dbg = mlp_acc0_out;
  assign mlp_acc1_dbg = mlp_acc1_out;
  assign mlp_acc_valid_dbg = mlp_acc_valid_out;
  assign mlp_cycle_cnt_dbg = mlp_cycle_cnt_out;
  assign mlp_layer_complete_dbg = mlp_layer_complete_out;
  assign mlp_layer_dbg = mlp_current_layer_out;
  assign mlp_state_dbg = mlp_state_out;
  assign uart_byte_count_dbg = uart_byte_cnt_int;
  assign uart_cmd_dbg = uart_cmd_int;
  assign uart_resp_idx_dbg = uart_resp_idx_int;
  assign uart_rx_data_dbg = uart_rx_data_int;
  assign uart_rx_valid_dbg = uart_rx_valid_int;
  assign uart_start_mlp_dbg = uart_start_mlp_int;
  assign uart_state_dbg = uart_state_int;
  assign uart_tx_ready_dbg = uart_tx_ready_int;
  assign uart_tx_valid_dbg = uart_tx_valid_int;
  assign uart_weights_ready_dbg = uart_weights_ready_int;
endmodule

(* hdlname = "uart_controller" *)
(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:6.1-455.10" *)
module \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_controller (clk, rst, uart_rx, uart_tx, wf_push_col0, wf_push_col1, wf_data_in, wf_reset, init_act_valid, init_act_data, start_mlp, weights_ready, mlp_state, mlp_cycle_cnt, mlp_acc0, mlp_acc1, dbg_state, dbg_cmd_reg, dbg_byte_count, dbg_resp_byte_idx, dbg_tx_valid
, dbg_tx_ready, dbg_rx_valid, dbg_rx_data, dbg_weights_ready, dbg_start_mlp);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:10.25-10.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:11.25-11.28" *)
  input rst;
  wire rst;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:14.25-14.32" *)
  input uart_rx;
  wire uart_rx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:15.25-15.32" *)
  output uart_tx;
  wire uart_tx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:18.25-18.37" *)
  output wf_push_col0;
  wire wf_push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:19.25-19.37" *)
  output wf_push_col1;
  wire wf_push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:20.25-20.35" *)
  output [7:0] wf_data_in;
  wire [7:0] wf_data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:21.25-21.33" *)
  output wf_reset;
  wire wf_reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:22.25-22.39" *)
  output init_act_valid;
  wire init_act_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:23.25-23.38" *)
  output [15:0] init_act_data;
  wire [15:0] init_act_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:24.25-24.34" *)
  output start_mlp;
  wire start_mlp;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:25.25-25.38" *)
  output weights_ready;
  wire weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:28.25-28.34" *)
  input [3:0] mlp_state;
  wire [3:0] mlp_state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:29.25-29.38" *)
  input [4:0] mlp_cycle_cnt;
  wire [4:0] mlp_cycle_cnt;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:30.32-30.40" *)
  input [31:0] mlp_acc0;
  wire [31:0] mlp_acc0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:31.32-31.40" *)
  input [31:0] mlp_acc1;
  wire [31:0] mlp_acc1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:34.25-34.34" *)
  output [3:0] dbg_state;
  wire [3:0] dbg_state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:35.25-35.36" *)
  output [7:0] dbg_cmd_reg;
  wire [7:0] dbg_cmd_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:36.25-36.39" *)
  output [2:0] dbg_byte_count;
  wire [2:0] dbg_byte_count;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:37.25-37.42" *)
  output [1:0] dbg_resp_byte_idx;
  wire [1:0] dbg_resp_byte_idx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:38.25-38.37" *)
  output dbg_tx_valid;
  wire dbg_tx_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:39.25-39.37" *)
  output dbg_tx_ready;
  wire dbg_tx_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:40.25-40.37" *)
  output dbg_rx_valid;
  wire dbg_rx_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:41.25-41.36" *)
  output [7:0] dbg_rx_data;
  wire [7:0] dbg_rx_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:42.25-42.42" *)
  output dbg_weights_ready;
  wire dbg_weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:43.25-43.38" *)
  output dbg_start_mlp;
  wire dbg_start_mlp;
  wire [2:0] _000_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _001_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _002_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _003_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _004_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _005_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _006_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _007_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _008_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389.45-389.65|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _080_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389.45-389.65|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [7:0] _081_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389.45-389.65|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [7:0] _082_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272.43-272.57|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _083_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272.43-272.57|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _084_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272.43-272.57|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _085_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272.43-272.57|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272.43-272.57|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:392.40-392.51|/opt/homebrew/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:366.28-366.28|/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:333.21-383.28|/opt/homebrew/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:299.28-299.28|/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:280.21-307.28|/opt/homebrew/bin/../share/yosys/techmap.v:583.21-583.22" *)
  (* unused_bits = "1 2 3 6 7" *)
  wire [7:0] _112_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _113_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _114_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _115_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _116_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _117_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _118_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _119_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _120_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _121_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _122_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _123_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _124_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _125_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _126_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _127_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _128_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _129_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _130_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _131_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _132_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _133_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _134_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _135_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _136_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _137_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _138_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _139_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _140_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _141_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _142_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _143_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _144_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _145_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _146_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _147_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _148_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _149_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _150_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _151_;
  (* onehot = 32'd1 *)
  wire [1:0] act_seq_idx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:103.18-103.28" *)
  wire [2:0] byte_count;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:109.18-109.27" *)
  wire byte_sent;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:102.18-102.25" *)
  wire [7:0] cmd_reg;
  wire [7:0] \data_buffer[0] ;
  wire [7:0] \data_buffer[1] ;
  wire [7:0] \data_buffer[2] ;
  wire [7:0] \data_buffer[3] ;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:125.18-125.35" *)
  wire [15:0] init_act_data_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:124.11-124.29" *)
  wire init_act_valid_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:115.17-115.31" *)
  wire [3:0] mlp_state_prev;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:106.18-106.29" *)
  wire [7:0] \resp_buffer[0] ;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:106.18-106.29" *)
  wire [7:0] \resp_buffer[1] ;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:106.18-106.29" *)
  wire [7:0] \resp_buffer[2] ;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:106.18-106.29" *)
  wire [7:0] \resp_buffer[3] ;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:105.18-105.31" *)
  wire [1:0] resp_byte_idx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:110.18-110.34" *)
  wire [7:0] resp_delay_count;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:58.17-58.24" *)
  wire [7:0] rx_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:152.17-152.33" *)
  wire [7:0] rx_data_captured;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:60.17-60.25" *)
  wire rx_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:59.17-59.25" *)
  wire rx_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:126.11-126.24" *)
  wire start_mlp_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:139.11-139.27" *)
  wire start_mlp_sticky;
  (* onehot = 32'd1 *)
  wire [6:0] state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:62.17-62.24" *)
  wire [7:0] tx_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:128.17-128.28" *)
  wire [7:0] tx_data_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:64.17-64.25" *)
  wire tx_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:63.17-63.25" *)
  wire tx_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:127.11-127.23" *)
  wire tx_valid_reg;
  (* onehot = 32'd1 *)
  wire [4:0] weight_seq_idx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:114.11-114.28" *)
  wire weights_ready_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:123.17-123.31" *)
  wire [7:0] wf_data_in_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:121.11-121.27" *)
  wire wf_push_col0_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:122.11-122.27" *)
  wire wf_push_col1_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:113.11-113.23" *)
  wire wf_reset_reg;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff10)
  ) _152_ (
    .I0(byte_count[1]),
    .I1(byte_count[0]),
    .I2(_127_[2]),
    .I3(rst),
    .O(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _153_ (
    .I0(_126_[0]),
    .I1(rx_valid),
    .O(_127_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _154_ (
    .I0(rst),
    .I1(state[2]),
    .O(_126_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _155_ (
    .I0(byte_count[1]),
    .I1(byte_count[0]),
    .I2(_127_[2]),
    .I3(rst),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _156_ (
    .I0(byte_count[0]),
    .I1(byte_count[1]),
    .I2(_127_[2]),
    .I3(rst),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _157_ (
    .I0(tx_valid_reg),
    .I1(byte_sent),
    .I2(tx_ready),
    .O(_128_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _158_ (
    .I0(_128_[0]),
    .I1(state[1]),
    .O(_137_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _159_ (
    .I0(rst),
    .I1(_129_[1]),
    .I2(_127_[2]),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _160_ (
    .I0(byte_count[1]),
    .I1(byte_count[0]),
    .O(_129_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _161_ (
    .I0(rx_valid),
    .I1(state[4]),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcfcf0000ffaa00aa)
  ) _162_ (
    .I0(state[0]),
    .I1(byte_count[2]),
    .I2(_129_[1]),
    .I3(state[4]),
    .I4(rx_valid),
    .I5(state[2]),
    .O(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0010)
  ) _163_ (
    .I0(_133_[0]),
    .I1(_133_[1]),
    .I2(_133_[2]),
    .I3(_116_[0]),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h04ff)
  ) _164_ (
    .I0(_130_[0]),
    .I1(_130_[1]),
    .I2(cmd_reg[0]),
    .I3(state[1]),
    .O(_133_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _165_ (
    .I0(cmd_reg[3]),
    .I1(cmd_reg[4]),
    .I2(cmd_reg[5]),
    .I3(cmd_reg[6]),
    .I4(cmd_reg[7]),
    .I5(cmd_reg[2]),
    .O(_130_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _166_ (
    .I0(resp_byte_idx[1]),
    .I1(resp_byte_idx[0]),
    .O(_130_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _167_ (
    .I0(tx_valid_reg),
    .I1(byte_sent),
    .I2(tx_ready),
    .O(_132_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4043247889)
  ) _168_ (
    .I0(state[0]),
    .I1(state[1]),
    .I2(_131_[2]),
    .I3(_130_[1]),
    .I4(state[6]),
    .O(_133_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _169_ (
    .I0(cmd_reg[0]),
    .I1(cmd_reg[1]),
    .O(_131_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000001f)
  ) _170_ (
    .I0(resp_delay_count[1]),
    .I1(resp_delay_count[2]),
    .I2(resp_delay_count[3]),
    .I3(resp_delay_count[4]),
    .I4(resp_delay_count[5]),
    .I5(resp_delay_count[6]),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _171_ (
    .I0(_001_),
    .I1(1'h0),
    .O(_115_[0]),
    .S(resp_delay_count[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h2)
  ) _172_ (
    .I0(state[1]),
    .I1(_132_[1]),
    .O(_133_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _173_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_002_),
    .S(cmd_reg[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000007)
  ) _174_ (
    .I0(resp_byte_idx[0]),
    .I1(resp_byte_idx[1]),
    .I2(cmd_reg[3]),
    .I3(cmd_reg[4]),
    .I4(cmd_reg[5]),
    .I5(cmd_reg[6]),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _175_ (
    .I0(_004_),
    .I1(1'h0),
    .O(_003_),
    .S(cmd_reg[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _176_ (
    .I0(_002_),
    .I1(_003_),
    .O(_134_[5]),
    .S(cmd_reg[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h04)
  ) _177_ (
    .I0(_133_[0]),
    .I1(_135_[1]),
    .I2(_135_[2]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _178_ (
    .I0(tx_ready),
    .I1(state[1]),
    .O(_135_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1515153f11111133)
  ) _179_ (
    .I0(state[1]),
    .I1(_134_[1]),
    .I2(cmd_reg[0]),
    .I3(_115_[0]),
    .I4(tx_valid_reg),
    .I5(_134_[5]),
    .O(_135_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _180_ (
    .I0(state[1]),
    .I1(byte_sent),
    .I2(tx_ready),
    .O(_134_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65008)
  ) _181_ (
    .I0(state[1]),
    .I1(_132_[1]),
    .I2(_115_[0]),
    .I3(_133_[2]),
    .I4(_133_[0]),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _182_ (
    .I0(weight_seq_idx[3]),
    .I1(_119_[0]),
    .I2(state[5]),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _183_ (
    .I0(_118_[0]),
    .I1(weight_seq_idx[4]),
    .O(_119_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _184_ (
    .I0(weight_seq_idx[2]),
    .I1(weight_seq_idx[1]),
    .O(_118_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _185_ (
    .I0(weight_seq_idx[4]),
    .I1(weight_seq_idx[3]),
    .O(_148_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _186_ (
    .I0(act_seq_idx[0]),
    .I1(act_seq_idx[1]),
    .O(_136_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd19922944)
  ) _187_ (
    .I0(byte_sent),
    .I1(_115_[0]),
    .I2(tx_valid_reg),
    .I3(tx_ready),
    .I4(state[1]),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _188_ (
    .I0(_115_[0]),
    .I1(_137_[1]),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _189_ (
    .I0(_138_[0]),
    .I1(state[6]),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _190_ (
    .I0(_131_[2]),
    .I1(_130_[1]),
    .O(_138_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _191_ (
    .I0(cmd_reg[0]),
    .I1(_130_[1]),
    .I2(state[6]),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294902016)
  ) _192_ (
    .I0(byte_count[0]),
    .I1(byte_count[1]),
    .I2(byte_count[2]),
    .I3(state[0]),
    .I4(rst),
    .O(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffba30303030)
  ) _193_ (
    .I0(_141_[0]),
    .I1(_141_[1]),
    .I2(weight_seq_idx[2]),
    .I3(_141_[3]),
    .I4(_141_[4]),
    .I5(weight_seq_idx[4]),
    .O(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _194_ (
    .I0(_005_[3]),
    .I1(_139_[1]),
    .I2(_005_[6]),
    .O(_141_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _195_ (
    .I0(cmd_reg[1]),
    .I1(cmd_reg[0]),
    .O(_139_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _196_ (
    .I0(cmd_reg[2]),
    .I1(cmd_reg[3]),
    .I2(cmd_reg[4]),
    .I3(cmd_reg[5]),
    .I4(cmd_reg[6]),
    .I5(cmd_reg[7]),
    .O(_005_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _197_ (
    .I0(rst),
    .I1(byte_count[2]),
    .I2(rx_valid),
    .I3(state[2]),
    .I4(byte_count[1]),
    .I5(byte_count[0]),
    .O(_005_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _198_ (
    .I0(state[2]),
    .I1(state[5]),
    .I2(_140_[2]),
    .O(_141_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _199_ (
    .I0(state[0]),
    .I1(rst),
    .O(_140_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _200_ (
    .I0(rst),
    .I1(state[5]),
    .O(_141_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000bfff00000000)
  ) _201_ (
    .I0(byte_count[2]),
    .I1(byte_count[1]),
    .I2(byte_count[0]),
    .I3(rx_valid),
    .I4(rst),
    .I5(state[2]),
    .O(_141_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffba30303030)
  ) _202_ (
    .I0(_141_[0]),
    .I1(_141_[1]),
    .I2(weight_seq_idx[0]),
    .I3(_141_[3]),
    .I4(_141_[4]),
    .I5(weight_seq_idx[3]),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffba30303030)
  ) _203_ (
    .I0(_141_[0]),
    .I1(_141_[1]),
    .I2(weight_seq_idx[3]),
    .I3(_141_[3]),
    .I4(_141_[4]),
    .I5(weight_seq_idx[2]),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfefe0000ffffff00)
  ) _204_ (
    .I0(_141_[3]),
    .I1(_141_[0]),
    .I2(_141_[4]),
    .I3(weight_seq_idx[4]),
    .I4(weight_seq_idx[1]),
    .I5(_141_[1]),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hddff00fffdfff0ff)
  ) _205_ (
    .I0(state[5]),
    .I1(_126_[0]),
    .I2(_005_[6]),
    .I3(_140_[2]),
    .I4(weight_seq_idx[0]),
    .I5(_141_[4]),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _206_ (
    .I0(_005_[3]),
    .I1(_005_[6]),
    .I2(_139_[1]),
    .I3(_142_[3]),
    .O(_145_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000fffe00000000)
  ) _207_ (
    .I0(weight_seq_idx[2]),
    .I1(weight_seq_idx[4]),
    .I2(weight_seq_idx[0]),
    .I3(weight_seq_idx[3]),
    .I4(rst),
    .I5(state[5]),
    .O(_142_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2155937664)
  ) _208_ (
    .I0(_005_[3]),
    .I1(_143_[1]),
    .I2(_005_[6]),
    .I3(act_seq_idx[0]),
    .I4(_008_[6]),
    .O(_145_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _209_ (
    .I0(rst),
    .I1(state[3]),
    .O(_008_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _210_ (
    .I0(cmd_reg[0]),
    .I1(cmd_reg[1]),
    .O(_143_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294967294)
  ) _211_ (
    .I0(_145_[0]),
    .I1(_145_[1]),
    .I2(_145_[2]),
    .I3(_145_[3]),
    .I4(_145_[4]),
    .O(_000_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000efff00000000)
  ) _212_ (
    .I0(_115_[0]),
    .I1(tx_valid_reg),
    .I2(byte_sent),
    .I3(tx_ready),
    .I4(rst),
    .I5(state[1]),
    .O(_145_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _213_ (
    .I0(_131_[2]),
    .I1(rst),
    .I2(state[6]),
    .I3(_130_[1]),
    .O(_145_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _214_ (
    .I0(cmd_reg[0]),
    .I1(_134_[1]),
    .I2(_144_[2]),
    .I3(_134_[5]),
    .O(_145_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _215_ (
    .I(rst),
    .O(_144_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _216_ (
    .I0(_005_[0]),
    .I1(_005_[1]),
    .I2(_005_[2]),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff80ff80ffffff)
  ) _217_ (
    .I0(_005_[0]),
    .I1(_005_[1]),
    .I2(_005_[2]),
    .I3(_005_[3]),
    .I4(cmd_reg[0]),
    .I5(cmd_reg[1]),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _218_ (
    .I0(_006_),
    .I1(_007_),
    .O(_146_[1]),
    .S(_005_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _219_ (
    .I0(rx_data[3]),
    .I1(rx_data[4]),
    .I2(rx_data[5]),
    .I3(rx_data[6]),
    .I4(rx_data[7]),
    .O(_005_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h78)
  ) _220_ (
    .I0(rx_data[0]),
    .I1(rx_data[1]),
    .I2(rx_data[2]),
    .O(_005_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _221_ (
    .I0(rst),
    .I1(state[4]),
    .I2(rx_valid),
    .O(_005_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'habbaaaaaaaaaaaaa)
  ) _222_ (
    .I0(_141_[0]),
    .I1(rx_data[2]),
    .I2(rx_data[0]),
    .I3(rx_data[1]),
    .I4(_005_[2]),
    .I5(_005_[0]),
    .O(_146_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hfe)
  ) _223_ (
    .I0(_145_[1]),
    .I1(_146_[1]),
    .I2(_146_[2]),
    .O(_000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd36744)
  ) _224_ (
    .I0(rx_ready),
    .I1(state[0]),
    .I2(rx_valid),
    .I3(state[4]),
    .I4(rst),
    .O(_147_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hfe)
  ) _225_ (
    .I0(_145_[0]),
    .I1(_146_[1]),
    .I2(_147_[2]),
    .O(_000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hfe)
  ) _226_ (
    .I0(_145_[2]),
    .I1(_145_[3]),
    .I2(_145_[4]),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff2ffffffff)
  ) _227_ (
    .I0(state[6]),
    .I1(_138_[0]),
    .I2(_149_[2]),
    .I3(_149_[3]),
    .I4(_149_[4]),
    .I5(_149_[5]),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd720896)
  ) _228_ (
    .I0(cmd_reg[0]),
    .I1(_134_[5]),
    .I2(tx_valid_reg),
    .I3(_115_[0]),
    .I4(_134_[1]),
    .O(_149_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3579248640)
  ) _229_ (
    .I0(_005_[0]),
    .I1(rx_data[2]),
    .I2(rx_data[0]),
    .I3(rx_data[1]),
    .I4(_005_[2]),
    .O(_149_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _230_ (
    .I0(_148_[0]),
    .I1(_141_[1]),
    .I2(weight_seq_idx[2]),
    .I3(weight_seq_idx[0]),
    .O(_149_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _231_ (
    .I0(act_seq_idx[0]),
    .I1(state[3]),
    .I2(state[0]),
    .I3(rx_ready),
    .I4(rst),
    .O(_149_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf000000ffff0000)
  ) _232_ (
    .I0(cmd_reg[0]),
    .I1(_005_[3]),
    .I2(cmd_reg[1]),
    .I3(_005_[6]),
    .I4(act_seq_idx[1]),
    .I5(_008_[5]),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _233_ (
    .I0(1'h1),
    .I1(_009_),
    .O(_011_),
    .S(_008_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1b)
  ) _234_ (
    .I0(state[2]),
    .I1(_140_[2]),
    .I2(_141_[0]),
    .O(_008_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdddfffff000ffff)
  ) _235_ (
    .I0(state[3]),
    .I1(_126_[0]),
    .I2(_150_[2]),
    .I3(_005_[6]),
    .I4(_140_[2]),
    .I5(act_seq_idx[0]),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _236_ (
    .I0(_005_[3]),
    .I1(_143_[1]),
    .O(_150_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _237_ (
    .I0(_127_[2]),
    .I1(rx_data[0]),
    .O(_033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _238_ (
    .I0(_127_[2]),
    .I1(rx_data[1]),
    .O(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _239_ (
    .I0(_127_[2]),
    .I1(rx_data[2]),
    .O(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _240_ (
    .I0(_127_[2]),
    .I1(rx_data[3]),
    .O(_036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _241_ (
    .I0(_127_[2]),
    .I1(rx_data[4]),
    .O(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _242_ (
    .I0(_127_[2]),
    .I1(rx_data[5]),
    .O(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _243_ (
    .I0(_127_[2]),
    .I1(rx_data[6]),
    .O(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _244_ (
    .I0(_127_[2]),
    .I1(rx_data[7]),
    .O(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _245_ (
    .I0(mlp_acc0[24]),
    .I1(mlp_acc1[24]),
    .I2(_151_[2]),
    .O(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _246_ (
    .I0(_130_[1]),
    .I1(_143_[1]),
    .O(_151_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _247_ (
    .I0(mlp_acc0[25]),
    .I1(mlp_acc1[25]),
    .I2(_151_[2]),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _248_ (
    .I0(mlp_acc0[26]),
    .I1(mlp_acc1[26]),
    .I2(_151_[2]),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _249_ (
    .I0(mlp_acc0[27]),
    .I1(mlp_acc1[27]),
    .I2(_151_[2]),
    .O(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _250_ (
    .I0(mlp_acc0[28]),
    .I1(mlp_acc1[28]),
    .I2(_151_[2]),
    .O(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _251_ (
    .I0(mlp_acc0[29]),
    .I1(mlp_acc1[29]),
    .I2(_151_[2]),
    .O(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _252_ (
    .I0(mlp_acc0[30]),
    .I1(mlp_acc1[30]),
    .I2(_151_[2]),
    .O(_048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _253_ (
    .I0(mlp_acc0[31]),
    .I1(mlp_acc1[31]),
    .I2(_151_[2]),
    .O(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _254_ (
    .I0(mlp_acc0[16]),
    .I1(mlp_acc1[16]),
    .I2(_151_[2]),
    .O(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _255_ (
    .I0(mlp_acc0[17]),
    .I1(mlp_acc1[17]),
    .I2(_151_[2]),
    .O(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _256_ (
    .I0(mlp_acc0[18]),
    .I1(mlp_acc1[18]),
    .I2(_151_[2]),
    .O(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _257_ (
    .I0(mlp_acc0[19]),
    .I1(mlp_acc1[19]),
    .I2(_151_[2]),
    .O(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _258_ (
    .I0(mlp_acc0[20]),
    .I1(mlp_acc1[20]),
    .I2(_151_[2]),
    .O(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _259_ (
    .I0(mlp_acc0[21]),
    .I1(mlp_acc1[21]),
    .I2(_151_[2]),
    .O(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _260_ (
    .I0(mlp_acc0[22]),
    .I1(mlp_acc1[22]),
    .I2(_151_[2]),
    .O(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _261_ (
    .I0(mlp_acc0[23]),
    .I1(mlp_acc1[23]),
    .I2(_151_[2]),
    .O(_057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _262_ (
    .I0(mlp_acc0[8]),
    .I1(mlp_acc1[8]),
    .I2(_151_[2]),
    .O(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _263_ (
    .I0(mlp_acc0[9]),
    .I1(mlp_acc1[9]),
    .I2(_151_[2]),
    .O(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _264_ (
    .I0(mlp_acc0[10]),
    .I1(mlp_acc1[10]),
    .I2(_151_[2]),
    .O(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _265_ (
    .I0(mlp_acc0[11]),
    .I1(mlp_acc1[11]),
    .I2(_151_[2]),
    .O(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _266_ (
    .I0(mlp_acc0[12]),
    .I1(mlp_acc1[12]),
    .I2(_151_[2]),
    .O(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _267_ (
    .I0(mlp_acc0[13]),
    .I1(mlp_acc1[13]),
    .I2(_151_[2]),
    .O(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _268_ (
    .I0(mlp_acc0[14]),
    .I1(mlp_acc1[14]),
    .I2(_151_[2]),
    .O(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _269_ (
    .I0(mlp_acc0[15]),
    .I1(mlp_acc1[15]),
    .I2(_151_[2]),
    .O(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2155937664)
  ) _270_ (
    .I0(_005_[3]),
    .I1(state[6]),
    .I2(_131_[2]),
    .I3(start_mlp_reg),
    .I4(_114_[2]),
    .O(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _271_ (
    .I0(mlp_state_prev[0]),
    .I1(mlp_state_prev[1]),
    .I2(mlp_state_prev[2]),
    .I3(_113_[3]),
    .O(_114_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000fffe0000)
  ) _272_ (
    .I0(mlp_state[2]),
    .I1(mlp_state[3]),
    .I2(mlp_state[0]),
    .I3(mlp_state[1]),
    .I4(start_mlp_reg),
    .I5(mlp_state_prev[3]),
    .O(_113_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) _273_ (
    .I0(weight_seq_idx[1]),
    .I1(state[5]),
    .I2(_114_[2]),
    .I3(weights_ready_reg),
    .O(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _274_ (
    .I0(_116_[0]),
    .I1(_082_[0]),
    .O(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _275_ (
    .I0(_115_[0]),
    .I1(state[1]),
    .O(_116_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _276_ (
    .I0(_082_[1]),
    .I1(_115_[0]),
    .I2(state[1]),
    .O(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _277_ (
    .I0(_116_[0]),
    .I1(_082_[2]),
    .O(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _278_ (
    .I0(_082_[3]),
    .I1(_115_[0]),
    .I2(state[1]),
    .O(_071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _279_ (
    .I0(_116_[0]),
    .I1(_082_[4]),
    .O(_072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _280_ (
    .I0(_116_[0]),
    .I1(_082_[5]),
    .O(_073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _281_ (
    .I0(_116_[0]),
    .I1(_082_[6]),
    .O(_074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _282_ (
    .I0(_116_[0]),
    .I1(_082_[7]),
    .O(_075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h60)
  ) _283_ (
    .I0(resp_byte_idx[1]),
    .I1(resp_byte_idx[0]),
    .I2(state[1]),
    .O(_076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _284_ (
    .I0(state[2]),
    .I1(_085_[0]),
    .O(_077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _285_ (
    .I0(state[2]),
    .I1(_085_[1]),
    .O(_078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _286_ (
    .I0(state[2]),
    .I1(_085_[2]),
    .O(_079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _287_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [0]),
    .I2(_117_[2]),
    .O(_112_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _288_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[0] [0]),
    .I2(\data_buffer[2] [0]),
    .I3(\data_buffer[1] [0]),
    .I4(weight_seq_idx[2]),
    .I5(weight_seq_idx[4]),
    .O(_117_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _289_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [1]),
    .I2(\data_buffer[2] [1]),
    .I3(weight_seq_idx[4]),
    .I4(weight_seq_idx[2]),
    .I5(\data_buffer[1] [1]),
    .O(_119_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _290_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [2]),
    .I2(\data_buffer[2] [2]),
    .I3(weight_seq_idx[4]),
    .I4(weight_seq_idx[2]),
    .I5(\data_buffer[1] [2]),
    .O(_120_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _291_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [3]),
    .I2(\data_buffer[2] [3]),
    .I3(weight_seq_idx[4]),
    .I4(weight_seq_idx[2]),
    .I5(\data_buffer[1] [3]),
    .O(_121_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _292_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [4]),
    .I2(_122_[2]),
    .O(_112_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _293_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[0] [4]),
    .I2(\data_buffer[2] [4]),
    .I3(\data_buffer[1] [4]),
    .I4(weight_seq_idx[2]),
    .I5(weight_seq_idx[4]),
    .O(_122_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _294_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [5]),
    .I2(_123_[2]),
    .O(_112_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _295_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[0] [5]),
    .I2(\data_buffer[2] [5]),
    .I3(\data_buffer[1] [5]),
    .I4(weight_seq_idx[2]),
    .I5(weight_seq_idx[4]),
    .O(_123_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _296_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [6]),
    .I2(\data_buffer[2] [6]),
    .I3(weight_seq_idx[4]),
    .I4(weight_seq_idx[2]),
    .I5(\data_buffer[1] [6]),
    .O(_124_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _297_ (
    .I0(weight_seq_idx[1]),
    .I1(\data_buffer[3] [7]),
    .I2(\data_buffer[2] [7]),
    .I3(weight_seq_idx[4]),
    .I4(weight_seq_idx[2]),
    .I5(\data_buffer[1] [7]),
    .O(_125_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _298_ (
    .I0(\resp_buffer[0] [0]),
    .I1(\resp_buffer[1] [0]),
    .I2(\resp_buffer[2] [0]),
    .I3(\resp_buffer[3] [0]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _299_ (
    .I0(\resp_buffer[0] [1]),
    .I1(\resp_buffer[1] [1]),
    .I2(\resp_buffer[2] [1]),
    .I3(\resp_buffer[3] [1]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _300_ (
    .I0(\resp_buffer[0] [2]),
    .I1(\resp_buffer[1] [2]),
    .I2(\resp_buffer[2] [2]),
    .I3(\resp_buffer[3] [2]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _301_ (
    .I0(\resp_buffer[0] [3]),
    .I1(\resp_buffer[1] [3]),
    .I2(\resp_buffer[2] [3]),
    .I3(\resp_buffer[3] [3]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _302_ (
    .I0(\resp_buffer[0] [4]),
    .I1(\resp_buffer[1] [4]),
    .I2(\resp_buffer[2] [4]),
    .I3(\resp_buffer[3] [4]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _303_ (
    .I0(\resp_buffer[0] [5]),
    .I1(\resp_buffer[1] [5]),
    .I2(\resp_buffer[2] [5]),
    .I3(\resp_buffer[3] [5]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _304_ (
    .I0(\resp_buffer[0] [6]),
    .I1(\resp_buffer[1] [6]),
    .I2(\resp_buffer[2] [6]),
    .I3(\resp_buffer[3] [6]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _305_ (
    .I0(\resp_buffer[0] [7]),
    .I1(\resp_buffer[1] [7]),
    .I2(\resp_buffer[2] [7]),
    .I3(\resp_buffer[3] [7]),
    .I4(resp_byte_idx[1]),
    .I5(resp_byte_idx[0]),
    .O(_088_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _306_ (
    .I0(mlp_acc0[0]),
    .I1(mlp_cycle_cnt[0]),
    .I2(mlp_acc1[0]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _307_ (
    .I0(mlp_acc0[1]),
    .I1(mlp_cycle_cnt[1]),
    .I2(mlp_acc1[1]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _308_ (
    .I0(mlp_acc0[2]),
    .I1(mlp_cycle_cnt[2]),
    .I2(mlp_acc1[2]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _309_ (
    .I0(mlp_acc0[3]),
    .I1(mlp_cycle_cnt[3]),
    .I2(mlp_acc1[3]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _310_ (
    .I0(mlp_acc0[4]),
    .I1(mlp_state[0]),
    .I2(mlp_acc1[4]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _311_ (
    .I0(mlp_acc0[5]),
    .I1(mlp_state[1]),
    .I2(mlp_acc1[5]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _312_ (
    .I0(mlp_acc0[6]),
    .I1(mlp_state[2]),
    .I2(mlp_acc1[6]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _313_ (
    .I0(mlp_acc0[7]),
    .I1(mlp_state[3]),
    .I2(mlp_acc1[7]),
    .I3(cmd_reg[0]),
    .I4(cmd_reg[1]),
    .O(_089_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _314_ (
    .I(byte_count[0]),
    .O(_084_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _315_ (
    .I(resp_delay_count[0]),
    .O(_081_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389.45-389.65|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _316_ (
    .CI(1'h0),
    .CO(_080_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_082_[3:0]),
    .S({ resp_delay_count[3:1], _081_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:389.45-389.65|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _317_ (
    .CI(_080_[3]),
    .CO(_080_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_082_[7:4]),
    .S(resp_delay_count[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:272.43-272.57|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _318_ (
    .CI(1'h0),
    .CO({ _086_[3], _083_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _087_[3], _085_ }),
    .S({ 1'h0, byte_count[2:1], _084_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _319_ (
    .C(clk),
    .CE(_019_),
    .D(_033_),
    .Q(\data_buffer[2] [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _320_ (
    .C(clk),
    .CE(_019_),
    .D(_034_),
    .Q(\data_buffer[2] [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _321_ (
    .C(clk),
    .CE(_019_),
    .D(_035_),
    .Q(\data_buffer[2] [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _322_ (
    .C(clk),
    .CE(_019_),
    .D(_036_),
    .Q(\data_buffer[2] [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _323_ (
    .C(clk),
    .CE(_019_),
    .D(_037_),
    .Q(\data_buffer[2] [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _324_ (
    .C(clk),
    .CE(_019_),
    .D(_038_),
    .Q(\data_buffer[2] [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _325_ (
    .C(clk),
    .CE(_019_),
    .D(_039_),
    .Q(\data_buffer[2] [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _326_ (
    .C(clk),
    .CE(_019_),
    .D(_040_),
    .Q(\data_buffer[2] [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _327_ (
    .C(clk),
    .CE(_020_),
    .D(_033_),
    .Q(\data_buffer[1] [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _328_ (
    .C(clk),
    .CE(_020_),
    .D(_034_),
    .Q(\data_buffer[1] [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _329_ (
    .C(clk),
    .CE(_020_),
    .D(_035_),
    .Q(\data_buffer[1] [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _330_ (
    .C(clk),
    .CE(_020_),
    .D(_036_),
    .Q(\data_buffer[1] [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _331_ (
    .C(clk),
    .CE(_020_),
    .D(_037_),
    .Q(\data_buffer[1] [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _332_ (
    .C(clk),
    .CE(_020_),
    .D(_038_),
    .Q(\data_buffer[1] [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _333_ (
    .C(clk),
    .CE(_020_),
    .D(_039_),
    .Q(\data_buffer[1] [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _334_ (
    .C(clk),
    .CE(_020_),
    .D(_040_),
    .Q(\data_buffer[1] [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _335_ (
    .C(clk),
    .CE(_021_),
    .D(_033_),
    .Q(\data_buffer[0] [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _336_ (
    .C(clk),
    .CE(_021_),
    .D(_034_),
    .Q(\data_buffer[0] [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _337_ (
    .C(clk),
    .CE(_021_),
    .D(_035_),
    .Q(\data_buffer[0] [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _338_ (
    .C(clk),
    .CE(_021_),
    .D(_036_),
    .Q(\data_buffer[0] [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _339_ (
    .C(clk),
    .CE(_021_),
    .D(_037_),
    .Q(\data_buffer[0] [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _340_ (
    .C(clk),
    .CE(_021_),
    .D(_038_),
    .Q(\data_buffer[0] [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _341_ (
    .C(clk),
    .CE(_021_),
    .D(_039_),
    .Q(\data_buffer[0] [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _342_ (
    .C(clk),
    .CE(_021_),
    .D(_040_),
    .Q(\data_buffer[0] [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _343_ (
    .C(clk),
    .CE(_041_),
    .D(_033_),
    .Q(\data_buffer[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _344_ (
    .C(clk),
    .CE(_041_),
    .D(_034_),
    .Q(\data_buffer[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _345_ (
    .C(clk),
    .CE(_041_),
    .D(_035_),
    .Q(\data_buffer[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _346_ (
    .C(clk),
    .CE(_041_),
    .D(_036_),
    .Q(\data_buffer[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _347_ (
    .C(clk),
    .CE(_041_),
    .D(_037_),
    .Q(\data_buffer[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _348_ (
    .C(clk),
    .CE(_041_),
    .D(_038_),
    .Q(\data_buffer[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _349_ (
    .C(clk),
    .CE(_041_),
    .D(_039_),
    .Q(\data_buffer[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _350_ (
    .C(clk),
    .CE(_041_),
    .D(_040_),
    .Q(\data_buffer[3] [7]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _351_ (
    .C(clk),
    .CE(1'h1),
    .D(_000_[0]),
    .Q(dbg_state[0]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _352_ (
    .C(clk),
    .CE(1'h1),
    .D(_000_[1]),
    .Q(dbg_state[1]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _353_ (
    .C(clk),
    .CE(1'h1),
    .D(_000_[2]),
    .Q(dbg_state[2]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _354_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[0]),
    .Q(cmd_reg[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _355_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[1]),
    .Q(cmd_reg[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _356_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[2]),
    .Q(cmd_reg[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _357_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[3]),
    .Q(cmd_reg[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _358_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[4]),
    .Q(cmd_reg[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _359_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[5]),
    .Q(cmd_reg[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _360_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[6]),
    .Q(cmd_reg[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _361_ (
    .C(clk),
    .CE(_031_),
    .D(rx_data[7]),
    .Q(cmd_reg[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _362_ (
    .C(clk),
    .CE(_030_),
    .D(_077_),
    .Q(byte_count[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _363_ (
    .C(clk),
    .CE(_030_),
    .D(_078_),
    .Q(byte_count[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _364_ (
    .C(clk),
    .CE(_030_),
    .D(_079_),
    .Q(byte_count[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _365_ (
    .C(clk),
    .CE(1'h1),
    .D(_090_),
    .Q(resp_byte_idx[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _366_ (
    .C(clk),
    .CE(_029_),
    .D(_076_),
    .Q(resp_byte_idx[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _367_ (
    .C(clk),
    .CE(_028_),
    .D(_137_[1]),
    .Q(byte_sent),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _368_ (
    .C(clk),
    .CE(_027_),
    .D(_068_),
    .Q(resp_delay_count[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _369_ (
    .C(clk),
    .CE(_027_),
    .D(_069_),
    .Q(resp_delay_count[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _370_ (
    .C(clk),
    .CE(_027_),
    .D(_070_),
    .Q(resp_delay_count[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _371_ (
    .C(clk),
    .CE(_027_),
    .D(_071_),
    .Q(resp_delay_count[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _372_ (
    .C(clk),
    .CE(_027_),
    .D(_072_),
    .Q(resp_delay_count[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _373_ (
    .C(clk),
    .CE(_027_),
    .D(_073_),
    .Q(resp_delay_count[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _374_ (
    .C(clk),
    .CE(_027_),
    .D(_074_),
    .Q(resp_delay_count[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _375_ (
    .C(clk),
    .CE(_027_),
    .D(_075_),
    .Q(resp_delay_count[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _376_ (
    .C(clk),
    .CE(1'h1),
    .D(weight_seq_idx[0]),
    .Q(wf_reset_reg),
    .R(_141_[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _377_ (
    .C(clk),
    .CE(1'h1),
    .D(_067_),
    .Q(weights_ready_reg),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _378_ (
    .C(clk),
    .CE(1'h1),
    .D(mlp_state[0]),
    .Q(mlp_state_prev[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _379_ (
    .C(clk),
    .CE(1'h1),
    .D(mlp_state[1]),
    .Q(mlp_state_prev[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _380_ (
    .C(clk),
    .CE(1'h1),
    .D(mlp_state[2]),
    .Q(mlp_state_prev[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _381_ (
    .C(clk),
    .CE(1'h1),
    .D(mlp_state[3]),
    .Q(mlp_state_prev[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _382_ (
    .C(clk),
    .CE(1'h1),
    .D(_148_[0]),
    .Q(wf_push_col0_reg),
    .R(_141_[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _383_ (
    .C(clk),
    .CE(1'h1),
    .D(_118_[0]),
    .Q(wf_push_col1_reg),
    .R(_141_[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _384_ (
    .C(clk),
    .CE(_026_),
    .D(_112_[0]),
    .Q(wf_data_in_reg[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _385_ (
    .C(clk),
    .CE(1'h1),
    .D(_091_),
    .Q(wf_data_in_reg[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _386_ (
    .C(clk),
    .CE(1'h1),
    .D(_092_),
    .Q(wf_data_in_reg[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _387_ (
    .C(clk),
    .CE(1'h1),
    .D(_093_),
    .Q(wf_data_in_reg[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _388_ (
    .C(clk),
    .CE(_026_),
    .D(_112_[4]),
    .Q(wf_data_in_reg[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _389_ (
    .C(clk),
    .CE(_026_),
    .D(_112_[5]),
    .Q(wf_data_in_reg[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _390_ (
    .C(clk),
    .CE(1'h1),
    .D(_094_),
    .Q(wf_data_in_reg[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _391_ (
    .C(clk),
    .CE(1'h1),
    .D(_095_),
    .Q(wf_data_in_reg[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _392_ (
    .C(clk),
    .CE(1'h1),
    .D(_136_[0]),
    .Q(init_act_valid_reg),
    .R(_008_[6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _393_ (
    .C(clk),
    .CE(1'h1),
    .D(_096_),
    .Q(init_act_data_reg[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _394_ (
    .C(clk),
    .CE(1'h1),
    .D(_097_),
    .Q(init_act_data_reg[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _395_ (
    .C(clk),
    .CE(1'h1),
    .D(_098_),
    .Q(init_act_data_reg[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _396_ (
    .C(clk),
    .CE(1'h1),
    .D(_099_),
    .Q(init_act_data_reg[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _397_ (
    .C(clk),
    .CE(1'h1),
    .D(_100_),
    .Q(init_act_data_reg[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _398_ (
    .C(clk),
    .CE(1'h1),
    .D(_101_),
    .Q(init_act_data_reg[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _399_ (
    .C(clk),
    .CE(1'h1),
    .D(_102_),
    .Q(init_act_data_reg[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _400_ (
    .C(clk),
    .CE(1'h1),
    .D(_103_),
    .Q(init_act_data_reg[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _401_ (
    .C(clk),
    .CE(1'h1),
    .D(_104_),
    .Q(init_act_data_reg[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _402_ (
    .C(clk),
    .CE(1'h1),
    .D(_105_),
    .Q(init_act_data_reg[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _403_ (
    .C(clk),
    .CE(1'h1),
    .D(_106_),
    .Q(init_act_data_reg[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _404_ (
    .C(clk),
    .CE(1'h1),
    .D(_107_),
    .Q(init_act_data_reg[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _405_ (
    .C(clk),
    .CE(1'h1),
    .D(_108_),
    .Q(init_act_data_reg[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _406_ (
    .C(clk),
    .CE(1'h1),
    .D(_109_),
    .Q(init_act_data_reg[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _407_ (
    .C(clk),
    .CE(1'h1),
    .D(_110_),
    .Q(init_act_data_reg[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _408_ (
    .C(clk),
    .CE(1'h1),
    .D(_111_),
    .Q(init_act_data_reg[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _409_ (
    .C(clk),
    .CE(1'h1),
    .D(_066_),
    .Q(start_mlp_reg),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _410_ (
    .C(clk),
    .CE(_025_),
    .D(_128_[0]),
    .Q(tx_valid_reg),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _411_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[0]),
    .Q(tx_data_reg[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _412_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[1]),
    .Q(tx_data_reg[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _413_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[2]),
    .Q(tx_data_reg[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _414_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[3]),
    .Q(tx_data_reg[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _415_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[4]),
    .Q(tx_data_reg[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _416_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[5]),
    .Q(tx_data_reg[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _417_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[6]),
    .Q(tx_data_reg[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _418_ (
    .C(clk),
    .CE(_024_),
    .D(_088_[7]),
    .Q(tx_data_reg[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _419_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[0]),
    .Q(\resp_buffer[0] [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _420_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[1]),
    .Q(\resp_buffer[0] [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _421_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[2]),
    .Q(\resp_buffer[0] [2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _422_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[3]),
    .Q(\resp_buffer[0] [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _423_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[4]),
    .Q(\resp_buffer[0] [4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _424_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[5]),
    .Q(\resp_buffer[0] [5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _425_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[6]),
    .Q(\resp_buffer[0] [6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _426_ (
    .C(clk),
    .CE(_023_),
    .D(_089_[7]),
    .Q(\resp_buffer[0] [7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _427_ (
    .C(clk),
    .CE(_022_),
    .D(_058_),
    .Q(\resp_buffer[1] [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _428_ (
    .C(clk),
    .CE(_022_),
    .D(_059_),
    .Q(\resp_buffer[1] [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _429_ (
    .C(clk),
    .CE(_022_),
    .D(_060_),
    .Q(\resp_buffer[1] [2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _430_ (
    .C(clk),
    .CE(_022_),
    .D(_061_),
    .Q(\resp_buffer[1] [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _431_ (
    .C(clk),
    .CE(_022_),
    .D(_062_),
    .Q(\resp_buffer[1] [4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _432_ (
    .C(clk),
    .CE(_022_),
    .D(_063_),
    .Q(\resp_buffer[1] [5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _433_ (
    .C(clk),
    .CE(_022_),
    .D(_064_),
    .Q(\resp_buffer[1] [6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _434_ (
    .C(clk),
    .CE(_022_),
    .D(_065_),
    .Q(\resp_buffer[1] [7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _435_ (
    .C(clk),
    .CE(_022_),
    .D(_050_),
    .Q(\resp_buffer[2] [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _436_ (
    .C(clk),
    .CE(_022_),
    .D(_051_),
    .Q(\resp_buffer[2] [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _437_ (
    .C(clk),
    .CE(_022_),
    .D(_052_),
    .Q(\resp_buffer[2] [2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _438_ (
    .C(clk),
    .CE(_022_),
    .D(_053_),
    .Q(\resp_buffer[2] [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _439_ (
    .C(clk),
    .CE(_022_),
    .D(_054_),
    .Q(\resp_buffer[2] [4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _440_ (
    .C(clk),
    .CE(_022_),
    .D(_055_),
    .Q(\resp_buffer[2] [5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _441_ (
    .C(clk),
    .CE(_022_),
    .D(_056_),
    .Q(\resp_buffer[2] [6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _442_ (
    .C(clk),
    .CE(_022_),
    .D(_057_),
    .Q(\resp_buffer[2] [7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _443_ (
    .C(clk),
    .CE(_022_),
    .D(_042_),
    .Q(\resp_buffer[3] [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _444_ (
    .C(clk),
    .CE(_022_),
    .D(_043_),
    .Q(\resp_buffer[3] [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _445_ (
    .C(clk),
    .CE(_022_),
    .D(_044_),
    .Q(\resp_buffer[3] [2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _446_ (
    .C(clk),
    .CE(_022_),
    .D(_045_),
    .Q(\resp_buffer[3] [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _447_ (
    .C(clk),
    .CE(_022_),
    .D(_046_),
    .Q(\resp_buffer[3] [4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _448_ (
    .C(clk),
    .CE(_022_),
    .D(_047_),
    .Q(\resp_buffer[3] [5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _449_ (
    .C(clk),
    .CE(_022_),
    .D(_048_),
    .Q(\resp_buffer[3] [6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:177.5-453.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _450_ (
    .C(clk),
    .CE(_022_),
    .D(_049_),
    .Q(\resp_buffer[3] [7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:163.5-175.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _451_ (
    .C(clk),
    .CE(start_mlp_reg),
    .D(1'h1),
    .Q(start_mlp_sticky),
    .R(_032_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _452_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[0]),
    .Q(rx_data_captured[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _453_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[1]),
    .Q(rx_data_captured[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _454_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[2]),
    .Q(rx_data_captured[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _455_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[3]),
    .Q(rx_data_captured[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _456_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[4]),
    .Q(rx_data_captured[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _457_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[5]),
    .Q(rx_data_captured[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _458_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[6]),
    .Q(rx_data_captured[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:153.5-159.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _459_ (
    .C(clk),
    .CE(rx_valid),
    .D(rx_data[7]),
    .Q(rx_data_captured[7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _460_ (
    .C(clk),
    .CE(1'h1),
    .D(_014_),
    .Q(weight_seq_idx[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _461_ (
    .C(clk),
    .CE(1'h1),
    .D(_015_),
    .Q(weight_seq_idx[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _462_ (
    .C(clk),
    .CE(1'h1),
    .D(_016_),
    .Q(weight_seq_idx[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _463_ (
    .C(clk),
    .CE(1'h1),
    .D(_017_),
    .Q(weight_seq_idx[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _464_ (
    .C(clk),
    .CE(1'h1),
    .D(_018_),
    .Q(weight_seq_idx[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _465_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_),
    .Q(state[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _466_ (
    .C(clk),
    .CE(1'h1),
    .D(_013_),
    .Q(state[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _467_ (
    .C(clk),
    .CE(1'h1),
    .D(_146_[2]),
    .Q(state[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _468_ (
    .C(clk),
    .CE(1'h1),
    .D(_145_[1]),
    .Q(state[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _469_ (
    .C(clk),
    .CE(1'h1),
    .D(_147_[2]),
    .Q(state[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _470_ (
    .C(clk),
    .CE(1'h1),
    .D(_145_[0]),
    .Q(state[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _471_ (
    .C(clk),
    .CE(1'h1),
    .D(_146_[1]),
    .Q(state[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _472_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_),
    .Q(act_seq_idx[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _473_ (
    .C(clk),
    .CE(1'h1),
    .D(_011_),
    .Q(act_seq_idx[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'hfffb0004fffb0000)
  ) _474_ (
    .I0(_116_[0]),
    .I1(_133_[2]),
    .I2(_133_[1]),
    .I3(_133_[0]),
    .I4(resp_byte_idx[0]),
    .I5(state[1]),
    .O(_090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea222a22eaeeeaee)
  ) _475_ (
    .I0(wf_data_in_reg[1]),
    .I1(state[5]),
    .I2(weight_seq_idx[3]),
    .I3(_119_[0]),
    .I4(\data_buffer[0] [1]),
    .I5(_119_[2]),
    .O(_091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea222a22eaeeeaee)
  ) _476_ (
    .I0(wf_data_in_reg[2]),
    .I1(state[5]),
    .I2(weight_seq_idx[3]),
    .I3(_119_[0]),
    .I4(\data_buffer[0] [2]),
    .I5(_120_[2]),
    .O(_092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea222a22eaeeeaee)
  ) _477_ (
    .I0(wf_data_in_reg[3]),
    .I1(state[5]),
    .I2(weight_seq_idx[3]),
    .I3(_119_[0]),
    .I4(\data_buffer[0] [3]),
    .I5(_121_[2]),
    .O(_093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea222a22eaeeeaee)
  ) _478_ (
    .I0(wf_data_in_reg[6]),
    .I1(state[5]),
    .I2(weight_seq_idx[3]),
    .I3(_119_[0]),
    .I4(\data_buffer[0] [6]),
    .I5(_124_[2]),
    .O(_094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea222a22eaeeeaee)
  ) _479_ (
    .I0(wf_data_in_reg[7]),
    .I1(state[5]),
    .I2(weight_seq_idx[3]),
    .I3(_119_[0]),
    .I4(\data_buffer[0] [7]),
    .I5(_125_[2]),
    .O(_095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _480_ (
    .I0(init_act_data_reg[0]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [0]),
    .I4(\data_buffer[1] [0]),
    .I5(act_seq_idx[1]),
    .O(_096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _481_ (
    .I0(init_act_data_reg[1]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [1]),
    .I4(\data_buffer[1] [1]),
    .I5(act_seq_idx[1]),
    .O(_097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _482_ (
    .I0(init_act_data_reg[2]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [2]),
    .I4(\data_buffer[1] [2]),
    .I5(act_seq_idx[1]),
    .O(_098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _483_ (
    .I0(init_act_data_reg[3]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [3]),
    .I4(\data_buffer[1] [3]),
    .I5(act_seq_idx[1]),
    .O(_099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _484_ (
    .I0(init_act_data_reg[4]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [4]),
    .I4(\data_buffer[1] [4]),
    .I5(act_seq_idx[1]),
    .O(_100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _485_ (
    .I0(init_act_data_reg[5]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [5]),
    .I4(\data_buffer[1] [5]),
    .I5(act_seq_idx[1]),
    .O(_101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _486_ (
    .I0(init_act_data_reg[6]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [6]),
    .I4(\data_buffer[1] [6]),
    .I5(act_seq_idx[1]),
    .O(_102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _487_ (
    .I0(init_act_data_reg[7]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[0] [7]),
    .I4(\data_buffer[1] [7]),
    .I5(act_seq_idx[1]),
    .O(_103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _488_ (
    .I0(init_act_data_reg[8]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [0]),
    .I4(\data_buffer[3] [0]),
    .I5(act_seq_idx[1]),
    .O(_104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _489_ (
    .I0(init_act_data_reg[9]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [1]),
    .I4(\data_buffer[3] [1]),
    .I5(act_seq_idx[1]),
    .O(_105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _490_ (
    .I0(init_act_data_reg[10]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [2]),
    .I4(\data_buffer[3] [2]),
    .I5(act_seq_idx[1]),
    .O(_106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _491_ (
    .I0(init_act_data_reg[11]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [3]),
    .I4(\data_buffer[3] [3]),
    .I5(act_seq_idx[1]),
    .O(_107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _492_ (
    .I0(init_act_data_reg[12]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [4]),
    .I4(\data_buffer[3] [4]),
    .I5(act_seq_idx[1]),
    .O(_108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _493_ (
    .I0(init_act_data_reg[13]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [5]),
    .I4(\data_buffer[3] [5]),
    .I5(act_seq_idx[1]),
    .O(_109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _494_ (
    .I0(init_act_data_reg[14]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [6]),
    .I4(\data_buffer[3] [6]),
    .I5(act_seq_idx[1]),
    .O(_110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _495_ (
    .I0(init_act_data_reg[15]),
    .I1(state[3]),
    .I2(_136_[0]),
    .I3(\data_buffer[2] [7]),
    .I4(\data_buffer[3] [7]),
    .I5(act_seq_idx[1]),
    .O(_111_)
  );
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:69.7-76.6" *)
  \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx  uart_rx_u (
    .clk(clk),
    .rst(rst),
    .rx(uart_rx),
    .rx_data(rx_data),
    .rx_ready(rx_ready),
    .rx_valid(rx_valid)
  );
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_controller.sv:81.7-88.6" *)
  \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx  uart_tx_u (
    .clk(clk),
    .rst(rst),
    .tx(uart_tx),
    .tx_data(tx_data_reg),
    .tx_ready(tx_ready),
    .tx_valid(tx_valid_reg)
  );
  assign _133_[3] = _116_[0];
  assign _138_[1] = state[6];
  assign _142_[2:0] = { _139_[1], _005_[6], _005_[3] };
  assign _148_[3:1] = { weight_seq_idx[0], weight_seq_idx[2], _141_[1] };
  assign { _129_[2], _129_[0] } = { _127_[2], rst };
  assign _118_[1] = weight_seq_idx[4];
  assign _149_[1:0] = { _138_[0], state[6] };
  assign _124_[1:0] = { \data_buffer[0] [6], _119_[0] };
  assign _121_[1:0] = { \data_buffer[0] [3], _119_[0] };
  assign { _143_[4:2], _143_[0] } = { _008_[6], act_seq_idx[0], _005_[6], _005_[3] };
  assign _126_[1] = rx_valid;
  assign _008_[4:0] = { act_seq_idx[1], _005_[6], cmd_reg[1], _005_[3], cmd_reg[0] };
  assign _117_[1:0] = { \data_buffer[3] [0], weight_seq_idx[1] };
  assign { _134_[4:2], _134_[0] } = { tx_valid_reg, _115_[0], cmd_reg[0], state[1] };
  assign { _127_[3], _127_[1:0] } = { rst, byte_count[0], byte_count[1] };
  assign { _150_[5:3], _150_[1:0] } = { act_seq_idx[0], _140_[2], _005_[6], _126_[0], state[3] };
  assign _135_[0] = _133_[0];
  assign { _139_[2], _139_[0] } = { _005_[6], _005_[3] };
  assign _119_[1] = \data_buffer[0] [1];
  assign { _144_[3], _144_[1:0] } = { _134_[5], _134_[1], cmd_reg[0] };
  assign _125_[1:0] = { \data_buffer[0] [7], _119_[0] };
  assign _115_[1] = state[1];
  assign _140_[1:0] = { state[5], state[2] };
  assign _130_[3:2] = { state[1], cmd_reg[0] };
  assign _122_[1:0] = { \data_buffer[3] [4], weight_seq_idx[1] };
  assign { _114_[3], _114_[1:0] } = { weights_ready_reg, state[5], weight_seq_idx[1] };
  assign _116_[1] = _082_[0];
  assign { _131_[4:3], _131_[1:0] } = { state[6], _130_[1], state[1:0] };
  assign _005_[5:4] = cmd_reg[1:0];
  assign { _141_[5], _141_[2] } = { weight_seq_idx[4], weight_seq_idx[2] };
  assign _120_[1:0] = { \data_buffer[0] [2], _119_[0] };
  assign _136_[1] = state[3];
  assign _151_[1:0] = { mlp_acc1[24], mlp_acc0[24] };
  assign _146_[0] = _145_[1];
  assign _128_[1] = state[1];
  assign _123_[1:0] = { \data_buffer[3] [5], weight_seq_idx[1] };
  assign _132_[0] = state[1];
  assign _147_[1:0] = { _146_[1], _145_[0] };
  assign _137_[0] = _115_[0];
  assign _113_[2:0] = mlp_state_prev[2:0];
  assign _081_[7:1] = resp_delay_count[7:1];
  assign _084_[2:1] = byte_count[2:1];
  assign _086_[2:0] = _083_;
  assign _087_[2:0] = _085_;
  assign dbg_byte_count = byte_count;
  assign dbg_cmd_reg = cmd_reg;
  assign dbg_resp_byte_idx = resp_byte_idx;
  assign dbg_rx_data = rx_data_captured;
  assign dbg_rx_valid = rx_valid;
  assign dbg_start_mlp = start_mlp_sticky;
  assign dbg_state[3] = 1'h0;
  assign dbg_tx_ready = tx_ready;
  assign dbg_tx_valid = tx_valid_reg;
  assign dbg_weights_ready = weights_ready_reg;
  assign init_act_data = init_act_data_reg;
  assign init_act_valid = init_act_valid_reg;
  assign start_mlp = start_mlp_reg;
  assign tx_data = tx_data_reg;
  assign tx_valid = tx_valid_reg;
  assign weights_ready = weights_ready_reg;
  assign wf_data_in = wf_data_in_reg;
  assign wf_push_col0 = wf_push_col0_reg;
  assign wf_push_col1 = wf_push_col1_reg;
  assign wf_reset = wf_reset_reg;
endmodule

(* hdlname = "uart_rx" *)
(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:7.1-117.10" *)
module \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_rx (clk, rst, rx, rx_data, rx_valid, rx_ready);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:11.24-11.27" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:12.24-12.27" *)
  input rst;
  wire rst;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:13.24-13.26" *)
  input rx;
  wire rx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:14.24-14.31" *)
  output [7:0] rx_data;
  wire [7:0] rx_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:15.24-15.32" *)
  output rx_valid;
  wire rx_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:16.24-16.32" *)
  output rx_ready;
  wire rx_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8" *)
  wire [7:0] _000_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _001_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _002_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _003_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _004_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _005_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _006_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _007_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _008_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _009_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _010_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _011_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _012_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _013_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _014_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _015_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _016_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _017_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _018_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _019_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _020_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _021_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _022_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _023_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _024_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _025_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _026_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _027_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _028_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _029_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _030_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _031_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _032_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _033_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _034_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _035_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _036_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _037_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _038_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _039_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _040_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _041_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _042_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _043_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _044_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _045_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _046_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _047_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _048_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _049_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _050_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _051_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _052_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _053_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _054_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _055_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108.38-108.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 15" *)
  wire [15:0] _069_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108.38-108.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [15:0] _070_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90.42-90.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _071_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90.42-90.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _072_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90.42-90.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90.42-90.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90.42-90.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84.25-84.56|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:128.21-128.23" *)
  wire [3:0] _076_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84.25-84.56|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _077_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84.25-84.56|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _078_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:95.20-95.20|/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:54.13-113.20|/opt/homebrew/bin/../share/yosys/techmap.v:583.21-583.22" *)
  wire [15:0] _079_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _080_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _081_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _082_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:31.18-31.27" *)
  wire [2:0] bit_index;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:30.18-30.27" *)
  wire [15:0] clk_count;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:32.18-32.25" *)
  wire [7:0] rx_byte;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:35.11-35.20" *)
  wire rx_sync_1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:35.22-35.31" *)
  wire rx_sync_2;
  (* onehot = 32'd1 *)
  wire [3:0] state;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffe00000002)
  ) _083_ (
    .I0(rx_sync_2),
    .I1(_078_[3]),
    .I2(_078_[0]),
    .I3(_078_[1]),
    .I4(_078_[2]),
    .I5(rx_byte[0]),
    .O(_000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfffffff80000000)
  ) _084_ (
    .I0(rx_sync_2),
    .I1(_078_[3]),
    .I2(_078_[0]),
    .I3(_078_[1]),
    .I4(_078_[2]),
    .I5(rx_byte[1]),
    .O(_000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hefffffff20000000)
  ) _085_ (
    .I0(rx_sync_2),
    .I1(_078_[0]),
    .I2(_078_[3]),
    .I3(_078_[1]),
    .I4(_078_[2]),
    .I5(rx_byte[2]),
    .O(_000_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hefffffff20000000)
  ) _086_ (
    .I0(rx_sync_2),
    .I1(_078_[1]),
    .I2(_078_[3]),
    .I3(_078_[0]),
    .I4(_078_[2]),
    .I5(rx_byte[3]),
    .O(_000_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffff02000000)
  ) _087_ (
    .I0(rx_sync_2),
    .I1(_078_[0]),
    .I2(_078_[1]),
    .I3(_078_[3]),
    .I4(_078_[2]),
    .I5(rx_byte[4]),
    .O(_000_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hefffffff20000000)
  ) _088_ (
    .I0(rx_sync_2),
    .I1(_078_[2]),
    .I2(_078_[3]),
    .I3(_078_[0]),
    .I4(_078_[1]),
    .I5(rx_byte[5]),
    .O(_000_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffff02000000)
  ) _089_ (
    .I0(rx_sync_2),
    .I1(_078_[0]),
    .I2(_078_[2]),
    .I3(_078_[3]),
    .I4(_078_[1]),
    .I5(rx_byte[6]),
    .O(_000_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffff02000000)
  ) _090_ (
    .I0(rx_sync_2),
    .I1(_078_[1]),
    .I2(_078_[2]),
    .I3(_078_[3]),
    .I4(_078_[0]),
    .I5(rx_byte[7]),
    .O(_000_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _091_ (
    .I0(_003_[4]),
    .I1(_003_[5]),
    .I2(_003_[3]),
    .I3(rx_sync_2),
    .I4(state[3]),
    .O(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _092_ (
    .I0(clk_count[12]),
    .I1(clk_count[13]),
    .I2(clk_count[14]),
    .I3(clk_count[15]),
    .I4(clk_count[0]),
    .O(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _093_ (
    .I0(clk_count[2]),
    .I1(clk_count[3]),
    .I2(clk_count[10]),
    .I3(clk_count[11]),
    .O(_003_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _094_ (
    .I0(clk_count[4]),
    .I1(clk_count[7]),
    .I2(clk_count[6]),
    .I3(clk_count[5]),
    .I4(clk_count[1]),
    .I5(clk_count[9]),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _095_ (
    .I0(1'h0),
    .I1(_001_),
    .O(_003_[3]),
    .S(clk_count[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) _096_ (
    .I0(_003_[4]),
    .I1(_003_[5]),
    .I2(_003_[3]),
    .I3(_006_[2]),
    .O(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _097_ (
    .I0(rst),
    .I1(state[3]),
    .O(_006_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd32767)
  ) _098_ (
    .I0(_003_[5]),
    .I1(_003_[4]),
    .I2(_003_[0]),
    .I3(_006_[1]),
    .I4(_080_[4]),
    .O(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _099_ (
    .I0(state[1]),
    .I1(state[2]),
    .I2(state[3]),
    .I3(rx_ready),
    .O(_080_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _100_ (
    .I0(clk_count[6]),
    .I1(clk_count[1]),
    .I2(clk_count[9]),
    .I3(clk_count[5]),
    .I4(clk_count[8]),
    .I5(clk_count[4]),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _101_ (
    .I0(1'h0),
    .I1(_002_),
    .O(_003_[0]),
    .S(clk_count[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _102_ (
    .I0(rx_sync_2),
    .I1(state[2]),
    .O(_006_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2155937536)
  ) _103_ (
    .I0(_003_[5]),
    .I1(_003_[3]),
    .I2(_003_[4]),
    .I3(rx_ready),
    .I4(state[1]),
    .O(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000080ff00000000)
  ) _104_ (
    .I0(_003_[5]),
    .I1(_003_[3]),
    .I2(_003_[4]),
    .I3(state[1]),
    .I4(state[3]),
    .I5(_081_[5]),
    .O(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _105_ (
    .I0(state[2]),
    .I1(rx_ready),
    .O(_081_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8fffffff80000000)
  ) _106_ (
    .I0(_003_[6]),
    .I1(_003_[2]),
    .I2(_003_[4]),
    .I3(_003_[5]),
    .I4(_003_[3]),
    .I5(_006_[2]),
    .O(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _107_ (
    .I0(rst),
    .I1(state[1]),
    .O(_003_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _108_ (
    .I0(bit_index[1]),
    .I1(bit_index[0]),
    .I2(bit_index[2]),
    .O(_003_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000ffff00007f00)
  ) _109_ (
    .I0(_003_[0]),
    .I1(_003_[5]),
    .I2(_003_[4]),
    .I3(state[2]),
    .I4(rst),
    .I5(_082_[5]),
    .O(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _110_ (
    .I0(rx_sync_2),
    .I1(rx_ready),
    .O(_082_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _111_ (
    .I0(_003_[0]),
    .I1(_003_[1]),
    .I2(_003_[4]),
    .I3(_003_[5]),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8fffffffffffffff)
  ) _112_ (
    .I0(_003_[0]),
    .I1(_003_[1]),
    .I2(_003_[2]),
    .I3(_003_[3]),
    .I4(_003_[4]),
    .I5(_003_[5]),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _113_ (
    .I0(_004_),
    .I1(_005_),
    .O(_058_),
    .S(_003_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _114_ (
    .I0(rx_sync_2),
    .I1(rst),
    .I2(state[2]),
    .O(_003_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _115_ (
    .I0(_006_[4]),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf888ffff0000ffff)
  ) _116_ (
    .I0(_003_[0]),
    .I1(_006_[1]),
    .I2(_006_[2]),
    .I3(_003_[3]),
    .I4(_006_[4]),
    .I5(_003_[5]),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _117_ (
    .I0(_007_),
    .I1(_008_),
    .O(_057_),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _118_ (
    .I0(rx_ready),
    .I1(rx_sync_2),
    .I2(rst),
    .O(_006_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _119_ (
    .I0(_003_[2]),
    .I1(state[1]),
    .I2(_073_[0]),
    .O(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _120_ (
    .I0(_003_[2]),
    .I1(state[1]),
    .I2(_073_[1]),
    .O(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _121_ (
    .I0(_003_[2]),
    .I1(state[1]),
    .I2(_073_[2]),
    .O(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _122_ (
    .I0(_009_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _123_ (
    .I0(_009_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _124_ (
    .I0(_010_),
    .I1(_011_),
    .O(_079_[0]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _125_ (
    .I0(state[1]),
    .I1(state[3]),
    .O(_009_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _126_ (
    .I0(_012_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _127_ (
    .I0(_012_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _128_ (
    .I0(_013_),
    .I1(_014_),
    .O(_079_[1]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _129_ (
    .I0(_015_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _130_ (
    .I0(_015_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _131_ (
    .I0(_016_),
    .I1(_017_),
    .O(_079_[2]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _132_ (
    .I0(_018_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _133_ (
    .I0(_018_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _134_ (
    .I0(_019_),
    .I1(_020_),
    .O(_079_[3]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _135_ (
    .I0(_021_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _136_ (
    .I0(_021_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _137_ (
    .I0(_022_),
    .I1(_023_),
    .O(_079_[4]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _138_ (
    .I0(_024_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _139_ (
    .I0(_024_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _140_ (
    .I0(_025_),
    .I1(_026_),
    .O(_079_[5]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _141_ (
    .I0(_027_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _142_ (
    .I0(_027_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _143_ (
    .I0(_028_),
    .I1(_029_),
    .O(_079_[6]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _144_ (
    .I0(_030_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _145_ (
    .I0(_030_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _146_ (
    .I0(_031_),
    .I1(_032_),
    .O(_079_[7]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _147_ (
    .I0(_033_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _148_ (
    .I0(_033_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _149_ (
    .I0(_034_),
    .I1(_035_),
    .O(_079_[8]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _150_ (
    .I0(_036_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _151_ (
    .I0(_036_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _152_ (
    .I0(_037_),
    .I1(_038_),
    .O(_079_[9]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _153_ (
    .I0(_039_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _154_ (
    .I0(_039_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _155_ (
    .I0(_040_),
    .I1(_041_),
    .O(_079_[10]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _156_ (
    .I0(_042_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _157_ (
    .I0(_042_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _158_ (
    .I0(_043_),
    .I1(_044_),
    .O(_079_[11]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _159_ (
    .I0(_045_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _160_ (
    .I0(_045_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _161_ (
    .I0(_046_),
    .I1(_047_),
    .O(_079_[12]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _162_ (
    .I0(_048_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _163_ (
    .I0(_048_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _164_ (
    .I0(_049_),
    .I1(_050_),
    .O(_079_[13]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _165_ (
    .I0(_051_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _166_ (
    .I0(_051_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _167_ (
    .I0(_052_),
    .I1(_053_),
    .O(_079_[14]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h8a)
  ) _168_ (
    .I0(_054_[0]),
    .I1(state[2]),
    .I2(_009_[3]),
    .O(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000a888a88aa88aa)
  ) _169_ (
    .I0(_054_[0]),
    .I1(state[2]),
    .I2(_003_[3]),
    .I3(_009_[3]),
    .I4(_003_[0]),
    .I5(_003_[5]),
    .O(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _170_ (
    .I0(_055_),
    .I1(_056_),
    .O(_079_[15]),
    .S(_003_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _171_ (
    .I(bit_index[1]),
    .O(_076_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _172_ (
    .I(bit_index[0]),
    .O(_072_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _173_ (
    .I(bit_index[2]),
    .O(_076_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _174_ (
    .I(clk_count[0]),
    .O(_070_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108.38-108.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _175_ (
    .CI(1'h0),
    .CO(_069_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _018_[0], _015_[0], _012_[0], _009_[0] }),
    .S({ clk_count[3:1], _070_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108.38-108.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _176_ (
    .CI(_069_[3]),
    .CO(_069_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _030_[0], _027_[0], _024_[0], _021_[0] }),
    .S(clk_count[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108.38-108.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _177_ (
    .CI(_069_[7]),
    .CO(_069_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _042_[0], _039_[0], _036_[0], _033_[0] }),
    .S(clk_count[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:108.38-108.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _178_ (
    .CI(_069_[11]),
    .CO(_069_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _054_[0], _051_[0], _048_[0], _045_[0] }),
    .S(clk_count[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:90.42-90.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _179_ (
    .CI(1'h0),
    .CO({ _074_[3], _071_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _075_[3], _073_ }),
    .S({ 1'h0, bit_index[2:1], _072_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:84.25-84.56|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _180_ (
    .CI(1'h0),
    .CO(_077_),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_078_),
    .S({ 1'h1, _076_[2:1], _072_[0] })
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _181_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[0]),
    .Q(rx_data[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _182_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[1]),
    .Q(rx_data[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _183_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[2]),
    .Q(rx_data[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _184_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[3]),
    .Q(rx_data[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _185_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[4]),
    .Q(rx_data[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _186_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[5]),
    .Q(rx_data[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _187_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[6]),
    .Q(rx_data[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _188_ (
    .C(clk),
    .CE(_064_),
    .D(rx_byte[7]),
    .Q(rx_data[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _189_ (
    .C(clk),
    .CE(1'h1),
    .D(rx_sync_2),
    .Q(rx_valid),
    .R(_065_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _190_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[0]),
    .Q(clk_count[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _191_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[1]),
    .Q(clk_count[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _192_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[2]),
    .Q(clk_count[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _193_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[3]),
    .Q(clk_count[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _194_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[4]),
    .Q(clk_count[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _195_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[5]),
    .Q(clk_count[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _196_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[6]),
    .Q(clk_count[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _197_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[7]),
    .Q(clk_count[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _198_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[8]),
    .Q(clk_count[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _199_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[9]),
    .Q(clk_count[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _200_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[10]),
    .Q(clk_count[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _201_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[11]),
    .Q(clk_count[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _202_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[12]),
    .Q(clk_count[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _203_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[13]),
    .Q(clk_count[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _204_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[14]),
    .Q(clk_count[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _205_ (
    .C(clk),
    .CE(_063_),
    .D(_079_[15]),
    .Q(clk_count[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _206_ (
    .C(clk),
    .CE(_062_),
    .D(_066_),
    .Q(bit_index[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _207_ (
    .C(clk),
    .CE(_062_),
    .D(_067_),
    .Q(bit_index[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _208_ (
    .C(clk),
    .CE(_062_),
    .D(_068_),
    .Q(bit_index[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _209_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[0]),
    .Q(rx_byte[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _210_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[1]),
    .Q(rx_byte[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _211_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[2]),
    .Q(rx_byte[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _212_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[3]),
    .Q(rx_byte[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _213_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[4]),
    .Q(rx_byte[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _214_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[5]),
    .Q(rx_byte[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _215_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[6]),
    .Q(rx_byte[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:43.5-115.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _216_ (
    .C(clk),
    .CE(_061_),
    .D(_000_[7]),
    .Q(rx_byte[7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _217_ (
    .C(clk),
    .CE(1'h1),
    .D(_057_),
    .Q(rx_ready),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _218_ (
    .C(clk),
    .CE(1'h1),
    .D(_058_),
    .Q(state[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _219_ (
    .C(clk),
    .CE(1'h1),
    .D(_059_),
    .Q(state[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _220_ (
    .C(clk),
    .CE(1'h1),
    .D(_060_),
    .Q(state[3]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:36.5-39.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _221_ (
    .C(clk),
    .CE(1'h1),
    .D(rx),
    .Q(rx_sync_1),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_rx.sv:36.5-39.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _222_ (
    .C(clk),
    .CE(1'h1),
    .D(rx_sync_1),
    .Q(rx_sync_2),
    .R(1'h0)
  );
  assign _080_[3:0] = { _006_[1], _003_[0], _003_[4], _003_[5] };
  assign _033_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _082_[4:0] = { rst, state[2], _003_[4], _003_[5], _003_[0] };
  assign _036_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _039_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _042_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _045_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _048_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign { _009_[6:4], _009_[2:1] } = { _003_[4], _003_[5], _003_[0], _003_[3], state[2] };
  assign _051_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _054_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _012_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign { _006_[6:5], _006_[3], _006_[0] } = { _003_[4], _003_[5], _003_[3], _003_[0] };
  assign _015_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _018_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _021_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _024_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _081_[4:0] = { state[3], state[1], _003_[4:3], _003_[5] };
  assign _027_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _030_[6:1] = { _003_[4], _003_[5], _003_[0], _009_[3], _003_[3], state[2] };
  assign _070_[15:1] = clk_count[15:1];
  assign _072_[2:1] = bit_index[2:1];
  assign _074_[2:0] = _071_;
  assign _075_[2:0] = _073_;
  assign { _076_[3], _076_[0] } = { 1'h1, _072_[0] };
  assign state[0] = rx_ready;
endmodule

(* hdlname = "uart_tx" *)
(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:6.1-98.10" *)
module \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\uart_tx (clk, rst, tx, tx_data, tx_valid, tx_ready);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:10.24-10.27" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:11.24-11.27" *)
  input rst;
  wire rst;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:12.24-12.26" *)
  output tx;
  wire tx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:13.24-13.31" *)
  input [7:0] tx_data;
  wire [7:0] tx_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:14.24-14.32" *)
  input tx_valid;
  wire tx_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:15.24-15.32" *)
  output tx_ready;
  wire tx_ready;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _00_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _01_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _02_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 15" *)
  wire [15:0] _13_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [15:0] _14_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [15:0] _15_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75.42-75.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _16_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75.42-75.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _17_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75.42-75.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _18_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75.42-75.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _19_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75.42-75.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _20_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:80.20-80.20|/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:42.13-94.20|/opt/homebrew/bin/../share/yosys/techmap.v:583.21-583.22" *)
  wire [0:0] _21_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _22_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _23_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _24_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _25_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _26_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _27_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:29.18-29.27" *)
  wire [2:0] bit_index;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:28.18-28.27" *)
  wire [15:0] clk_count;
  (* onehot = 32'd1 *)
  wire [3:0] state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:30.18-30.25" *)
  wire [7:0] tx_byte;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294967168)
  ) _28_ (
    .I0(_22_[0]),
    .I1(_22_[1]),
    .I2(_22_[2]),
    .I3(rst),
    .I4(_22_[4]),
    .O(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _29_ (
    .I0(clk_count[2]),
    .I1(clk_count[3]),
    .I2(clk_count[13]),
    .I3(clk_count[14]),
    .I4(clk_count[1]),
    .I5(clk_count[5]),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _30_ (
    .I0(1'h0),
    .I1(_00_),
    .O(_22_[1]),
    .S(clk_count[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _31_ (
    .I0(clk_count[7]),
    .I1(clk_count[10]),
    .I2(clk_count[12]),
    .I3(clk_count[15]),
    .O(_22_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _32_ (
    .I0(clk_count[4]),
    .I1(clk_count[11]),
    .I2(clk_count[0]),
    .I3(clk_count[6]),
    .I4(clk_count[8]),
    .O(_22_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _33_ (
    .I0(state[1]),
    .I1(state[3]),
    .I2(state[2]),
    .O(_22_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2155937536)
  ) _34_ (
    .I0(_22_[2]),
    .I1(_22_[0]),
    .I2(_22_[1]),
    .I3(tx_ready),
    .I4(state[1]),
    .O(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _35_ (
    .I0(tx_valid),
    .I1(tx_ready),
    .O(_24_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000bfff8000)
  ) _36_ (
    .I0(_23_[0]),
    .I1(_22_[1]),
    .I2(_22_[2]),
    .I3(_22_[0]),
    .I4(state[3]),
    .I5(rst),
    .O(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _37_ (
    .I0(bit_index[1]),
    .I1(bit_index[0]),
    .I2(bit_index[2]),
    .I3(state[1]),
    .O(_23_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000ffff00007f00)
  ) _38_ (
    .I0(_22_[0]),
    .I1(_22_[2]),
    .I2(_22_[1]),
    .I3(state[2]),
    .I4(rst),
    .I5(_24_[5]),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007fff4000)
  ) _39_ (
    .I0(_25_[0]),
    .I1(_22_[1]),
    .I2(_22_[2]),
    .I3(_22_[0]),
    .I4(state[1]),
    .I5(rst),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd33023)
  ) _40_ (
    .I0(bit_index[0]),
    .I1(bit_index[2]),
    .I2(bit_index[1]),
    .I3(state[1]),
    .I4(state[2]),
    .O(_25_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147549183)
  ) _41_ (
    .I0(_22_[2]),
    .I1(_22_[0]),
    .I2(_22_[1]),
    .I3(state[3]),
    .I4(_26_[4]),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _42_ (
    .I0(tx_ready),
    .I1(tx_valid),
    .I2(rst),
    .O(_26_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2130706432)
  ) _43_ (
    .I0(bit_index[2]),
    .I1(bit_index[0]),
    .I2(bit_index[1]),
    .I3(state[1]),
    .I4(_18_[0]),
    .O(_10_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2130706432)
  ) _44_ (
    .I0(bit_index[2]),
    .I1(bit_index[0]),
    .I2(bit_index[1]),
    .I3(state[1]),
    .I4(_18_[1]),
    .O(_11_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2130706432)
  ) _45_ (
    .I0(bit_index[2]),
    .I1(bit_index[0]),
    .I2(bit_index[1]),
    .I3(state[1]),
    .I4(_18_[2]),
    .O(_12_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294967056)
  ) _46_ (
    .I0(_27_[0]),
    .I1(_27_[1]),
    .I2(state[1]),
    .I3(tx_ready),
    .I4(state[3]),
    .O(_21_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0305)
  ) _47_ (
    .I0(tx_byte[0]),
    .I1(tx_byte[1]),
    .I2(bit_index[1]),
    .I3(bit_index[0]),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h0305)
  ) _48_ (
    .I0(tx_byte[4]),
    .I1(tx_byte[5]),
    .I2(bit_index[1]),
    .I3(bit_index[0]),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _49_ (
    .I0(_01_),
    .I1(_02_),
    .O(_27_[0]),
    .S(bit_index[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _50_ (
    .I0(tx_byte[2]),
    .I1(tx_byte[6]),
    .I2(tx_byte[3]),
    .I3(tx_byte[7]),
    .I4(bit_index[0]),
    .I5(bit_index[2]),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _51_ (
    .I0(1'h0),
    .I1(_03_),
    .O(_27_[1]),
    .S(bit_index[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _52_ (
    .I(bit_index[0]),
    .O(_17_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _53_ (
    .I(clk_count[0]),
    .O(_14_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _54_ (
    .CI(1'h0),
    .CO(_13_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_15_[3:0]),
    .S({ clk_count[3:1], _14_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _55_ (
    .CI(_13_[3]),
    .CO(_13_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_15_[7:4]),
    .S(clk_count[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _56_ (
    .CI(_13_[7]),
    .CO(_13_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_15_[11:8]),
    .S(clk_count[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:61.38-61.51|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _57_ (
    .CI(_13_[11]),
    .CO(_13_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_15_[15:12]),
    .S(clk_count[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:75.42-75.55|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _58_ (
    .CI(1'h0),
    .CO({ _19_[3], _16_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _20_[3], _18_ }),
    .S({ 1'h0, bit_index[2:1], _17_[0] })
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _59_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[0]),
    .Q(clk_count[0]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _60_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[1]),
    .Q(clk_count[1]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _61_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[2]),
    .Q(clk_count[2]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _62_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[3]),
    .Q(clk_count[3]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _63_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[4]),
    .Q(clk_count[4]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _64_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[5]),
    .Q(clk_count[5]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _65_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[6]),
    .Q(clk_count[6]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _66_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[7]),
    .Q(clk_count[7]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _67_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[8]),
    .Q(clk_count[8]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _68_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[9]),
    .Q(clk_count[9]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _69_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[10]),
    .Q(clk_count[10]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _70_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[11]),
    .Q(clk_count[11]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _71_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[12]),
    .Q(clk_count[12]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _72_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[13]),
    .Q(clk_count[13]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _73_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[14]),
    .Q(clk_count[14]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _74_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_[15]),
    .Q(clk_count[15]),
    .R(_09_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _75_ (
    .C(clk),
    .CE(_08_),
    .D(_10_),
    .Q(bit_index[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _76_ (
    .C(clk),
    .CE(_08_),
    .D(_11_),
    .Q(bit_index[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _77_ (
    .C(clk),
    .CE(_08_),
    .D(_12_),
    .Q(bit_index[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _78_ (
    .C(clk),
    .CE(1'h1),
    .D(_21_),
    .Q(tx),
    .S(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _79_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[0]),
    .Q(tx_byte[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _80_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[1]),
    .Q(tx_byte[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _81_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[2]),
    .Q(tx_byte[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _82_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[3]),
    .Q(tx_byte[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _83_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[4]),
    .Q(tx_byte[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _84_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[5]),
    .Q(tx_byte[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _85_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[6]),
    .Q(tx_byte[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/uart_tx.sv:34.5-96.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _86_ (
    .C(clk),
    .CE(_24_[5]),
    .D(tx_data[7]),
    .Q(tx_byte[7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _87_ (
    .C(clk),
    .CE(1'h1),
    .D(_04_),
    .Q(tx_ready),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _88_ (
    .C(clk),
    .CE(1'h1),
    .D(_05_),
    .Q(state[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _89_ (
    .C(clk),
    .CE(1'h1),
    .D(_06_),
    .Q(state[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _90_ (
    .C(clk),
    .CE(1'h1),
    .D(_07_),
    .Q(state[3]),
    .R(1'h0)
  );
  assign _23_[5:1] = { rst, state[3], _22_[0], _22_[2:1] };
  assign _26_[3:0] = { state[3], _22_[1:0], _22_[2] };
  assign _27_[4:2] = { state[3], tx_ready, state[1] };
  assign _22_[3] = rst;
  assign _25_[5:1] = { rst, state[1], _22_[0], _22_[2:1] };
  assign _24_[4:0] = { rst, state[2], _22_[1], _22_[2], _22_[0] };
  assign _14_[15:1] = clk_count[15:1];
  assign _17_[2:1] = bit_index[2:1];
  assign _19_[2:0] = _16_;
  assign _20_[2:0] = _18_;
  assign state[0] = tx_ready;
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:3.1-48.10" *)
module accumulator(clk, reset, clear, valid_in, accumulator_enable, addr_sel, mmu_col0_in, mmu_col1_in, acc_col0_out, acc_col1_out, valid_out);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:4.25-4.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:5.25-5.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:6.25-6.30" *)
  input clear;
  wire clear;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:7.25-7.33" *)
  input valid_in;
  wire valid_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:8.25-8.43" *)
  input accumulator_enable;
  wire accumulator_enable;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:9.25-9.33" *)
  input addr_sel;
  wire addr_sel;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:11.32-11.43" *)
  input [15:0] mmu_col0_in;
  wire [15:0] mmu_col0_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:12.32-12.43" *)
  input [15:0] mmu_col1_in;
  wire [15:0] mmu_col1_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:14.32-14.44" *)
  output [31:0] acc_col0_out;
  wire [31:0] acc_col0_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:15.32-15.44" *)
  output [31:0] acc_col1_out;
  wire [31:0] acc_col1_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:16.25-16.34" *)
  output valid_out;
  wire valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:20.25-20.35" *)
  wire [15:0] aligned_c0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:21.25-21.35" *)
  wire [15:0] aligned_c1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:19.18-19.31" *)
  wire aligned_valid;
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:23.23-33.6" *)
  accumulator_align u_align (
    .align_col0(aligned_c0),
    .align_col1(aligned_c1),
    .aligned_valid(aligned_valid),
    .clear(clear),
    .clk(clk),
    .raw_col0(mmu_col0_in),
    .raw_col1(mmu_col1_in),
    .reset(reset),
    .valid_in(valid_in)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator.sv:35.21-46.6" *)
  accumulator_mem u_mem (
    .accumulator_mode(accumulator_enable),
    .buffer_select(addr_sel),
    .clk(clk),
    .enable(aligned_valid),
    .in_col0(aligned_c0),
    .in_col1(aligned_c1),
    .out_col0(acc_col0_out),
    .out_col1(acc_col1_out),
    .reset(reset),
    .valid_out(valid_out)
  );
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:3.1-60.10" *)
module accumulator_align(clk, reset, clear, valid_in, raw_col0, raw_col1, aligned_valid, align_col0, align_col1);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:4.25-4.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:5.25-5.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:6.25-6.30" *)
  input clear;
  wire clear;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:8.25-8.33" *)
  input valid_in;
  wire valid_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:9.32-9.40" *)
  input [15:0] raw_col0;
  wire [15:0] raw_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:10.32-10.40" *)
  input [15:0] raw_col1;
  wire [15:0] raw_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:12.25-12.38" *)
  output aligned_valid;
  wire aligned_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:13.32-13.42" *)
  output [15:0] align_col0;
  wire [15:0] align_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:14.32-14.42" *)
  output [15:0] align_col1;
  wire [15:0] align_col1;
  wire _00_;
  wire _01_;
  wire _02_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:19.25-19.39" *)
  wire [15:0] col0_delay_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:20.11-20.18" *)
  wire pending;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hef)
  ) _03_ (
    .I0(reset),
    .I1(clear),
    .I2(valid_in),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _04_ (
    .I0(clear),
    .I1(valid_in),
    .I2(pending),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _05_ (
    .I0(reset),
    .I1(clear),
    .O(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _06_ (
    .C(clk),
    .CE(1'h1),
    .D(pending),
    .Q(aligned_valid),
    .R(_02_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _07_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[0]),
    .Q(align_col0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _08_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[1]),
    .Q(align_col0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _09_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[2]),
    .Q(align_col0[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _10_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[3]),
    .Q(align_col0[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _11_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[4]),
    .Q(align_col0[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _12_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[5]),
    .Q(align_col0[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _13_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[6]),
    .Q(align_col0[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _14_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[7]),
    .Q(align_col0[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _15_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[8]),
    .Q(align_col0[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _16_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[9]),
    .Q(align_col0[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _17_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[10]),
    .Q(align_col0[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _18_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[11]),
    .Q(align_col0[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _19_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[12]),
    .Q(align_col0[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _20_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[13]),
    .Q(align_col0[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _21_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[14]),
    .Q(align_col0[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _22_ (
    .C(clk),
    .CE(_00_),
    .D(col0_delay_reg[15]),
    .Q(align_col0[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _23_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[0]),
    .Q(align_col1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _24_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[1]),
    .Q(align_col1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _25_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[2]),
    .Q(align_col1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _26_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[3]),
    .Q(align_col1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _27_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[4]),
    .Q(align_col1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _28_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[5]),
    .Q(align_col1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _29_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[6]),
    .Q(align_col1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _30_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[7]),
    .Q(align_col1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _31_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[8]),
    .Q(align_col1[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _32_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[9]),
    .Q(align_col1[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _33_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[10]),
    .Q(align_col1[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _34_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[11]),
    .Q(align_col1[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _35_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[12]),
    .Q(align_col1[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _36_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[13]),
    .Q(align_col1[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _37_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[14]),
    .Q(align_col1[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _38_ (
    .C(clk),
    .CE(_00_),
    .D(raw_col1[15]),
    .Q(align_col1[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _39_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[0]),
    .Q(col0_delay_reg[0]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _40_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[1]),
    .Q(col0_delay_reg[1]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _41_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[2]),
    .Q(col0_delay_reg[2]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _42_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[3]),
    .Q(col0_delay_reg[3]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _43_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[4]),
    .Q(col0_delay_reg[4]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _44_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[5]),
    .Q(col0_delay_reg[5]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _45_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[6]),
    .Q(col0_delay_reg[6]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _46_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[7]),
    .Q(col0_delay_reg[7]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _47_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[8]),
    .Q(col0_delay_reg[8]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _48_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[9]),
    .Q(col0_delay_reg[9]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _49_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[10]),
    .Q(col0_delay_reg[10]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _50_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[11]),
    .Q(col0_delay_reg[11]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _51_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[12]),
    .Q(col0_delay_reg[12]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _52_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[13]),
    .Q(col0_delay_reg[13]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _53_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[14]),
    .Q(col0_delay_reg[14]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _54_ (
    .C(clk),
    .CE(valid_in),
    .D(raw_col0[15]),
    .Q(col0_delay_reg[15]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_align.sv:22.5-58.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _55_ (
    .C(clk),
    .CE(1'h1),
    .D(valid_in),
    .Q(pending),
    .R(_01_)
  );
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:3.1-95.10" *)
module accumulator_mem(clk, reset, enable, accumulator_mode, buffer_select, in_col0, in_col1, valid_out, out_col0, out_col1);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:6.25-6.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:7.25-7.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:9.25-9.31" *)
  input enable;
  wire enable;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:10.25-10.41" *)
  input accumulator_mode;
  wire accumulator_mode;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:11.25-11.38" *)
  input buffer_select;
  wire buffer_select;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:13.32-13.39" *)
  input [15:0] in_col0;
  wire [15:0] in_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:14.32-14.39" *)
  input [15:0] in_col1;
  wire [15:0] in_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:16.25-16.34" *)
  output valid_out;
  wire valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:17.32-17.40" *)
  output [31:0] out_col0;
  wire [31:0] out_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:18.32-18.40" *)
  output [31:0] out_col1;
  wire [31:0] out_col1;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _064_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _065_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _066_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _067_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _068_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _069_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _070_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _071_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _072_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _076_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _077_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _078_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _079_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _080_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _081_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _082_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:22.25-22.39" *)
  wire [31:0] mem_buff0_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:23.25-23.39" *)
  wire [31:0] mem_buff0_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:24.25-24.39" *)
  wire [31:0] mem_buff1_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:25.25-25.39" *)
  wire [31:0] mem_buff1_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:28.25-28.38" *)
  wire [31:0] sign_ext_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:29.25-29.38" *)
  wire [31:0] sign_ext_col1;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _212_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[29]),
    .O(_065_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _213_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[30]),
    .O(_065_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _214_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[31]),
    .O(_065_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _215_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[29]),
    .O(_068_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _216_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[30]),
    .O(_068_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _217_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[31]),
    .O(_068_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _218_ (
    .I0(in_col0[0]),
    .I1(mem_buff0_col0[0]),
    .O(_065_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _219_ (
    .I0(in_col0[1]),
    .I1(mem_buff0_col0[1]),
    .O(_065_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _220_ (
    .I0(in_col0[2]),
    .I1(mem_buff0_col0[2]),
    .O(_065_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _221_ (
    .I0(in_col0[3]),
    .I1(mem_buff0_col0[3]),
    .O(_065_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _222_ (
    .I0(in_col0[4]),
    .I1(mem_buff0_col0[4]),
    .O(_065_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _223_ (
    .I0(in_col0[5]),
    .I1(mem_buff0_col0[5]),
    .O(_065_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _224_ (
    .I0(in_col0[6]),
    .I1(mem_buff0_col0[6]),
    .O(_065_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _225_ (
    .I0(in_col0[7]),
    .I1(mem_buff0_col0[7]),
    .O(_065_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _226_ (
    .I0(in_col0[8]),
    .I1(mem_buff0_col0[8]),
    .O(_065_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _227_ (
    .I0(in_col0[9]),
    .I1(mem_buff0_col0[9]),
    .O(_065_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _228_ (
    .I0(in_col0[10]),
    .I1(mem_buff0_col0[10]),
    .O(_065_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _229_ (
    .I0(in_col0[11]),
    .I1(mem_buff0_col0[11]),
    .O(_065_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _230_ (
    .I0(in_col0[12]),
    .I1(mem_buff0_col0[12]),
    .O(_065_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _231_ (
    .I0(in_col0[13]),
    .I1(mem_buff0_col0[13]),
    .O(_065_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _232_ (
    .I0(in_col0[14]),
    .I1(mem_buff0_col0[14]),
    .O(_065_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _233_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[15]),
    .O(_065_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _234_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[16]),
    .O(_065_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _235_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[17]),
    .O(_065_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _236_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[18]),
    .O(_065_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _237_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[19]),
    .O(_065_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _238_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[20]),
    .O(_065_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _239_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[21]),
    .O(_065_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _240_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[22]),
    .O(_065_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _241_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[23]),
    .O(_065_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _242_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[24]),
    .O(_065_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _243_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[25]),
    .O(_065_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _244_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[26]),
    .O(_065_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _245_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[27]),
    .O(_065_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _246_ (
    .I0(in_col0[15]),
    .I1(mem_buff0_col0[28]),
    .O(_065_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _247_ (
    .I0(in_col1[0]),
    .I1(mem_buff0_col1[0]),
    .O(_068_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _248_ (
    .I0(in_col1[1]),
    .I1(mem_buff0_col1[1]),
    .O(_068_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _249_ (
    .I0(in_col1[2]),
    .I1(mem_buff0_col1[2]),
    .O(_068_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _250_ (
    .I0(in_col1[3]),
    .I1(mem_buff0_col1[3]),
    .O(_068_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _251_ (
    .I0(in_col1[4]),
    .I1(mem_buff0_col1[4]),
    .O(_068_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _252_ (
    .I0(in_col1[5]),
    .I1(mem_buff0_col1[5]),
    .O(_068_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _253_ (
    .I0(in_col1[6]),
    .I1(mem_buff0_col1[6]),
    .O(_068_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _254_ (
    .I0(in_col1[7]),
    .I1(mem_buff0_col1[7]),
    .O(_068_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _255_ (
    .I0(in_col1[8]),
    .I1(mem_buff0_col1[8]),
    .O(_068_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _256_ (
    .I0(in_col1[9]),
    .I1(mem_buff0_col1[9]),
    .O(_068_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _257_ (
    .I0(in_col1[10]),
    .I1(mem_buff0_col1[10]),
    .O(_068_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _258_ (
    .I0(in_col1[11]),
    .I1(mem_buff0_col1[11]),
    .O(_068_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _259_ (
    .I0(in_col1[12]),
    .I1(mem_buff0_col1[12]),
    .O(_068_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _260_ (
    .I0(in_col1[13]),
    .I1(mem_buff0_col1[13]),
    .O(_068_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _261_ (
    .I0(in_col1[14]),
    .I1(mem_buff0_col1[14]),
    .O(_068_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _262_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[15]),
    .O(_068_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _263_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[16]),
    .O(_068_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _264_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[17]),
    .O(_068_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _265_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[18]),
    .O(_068_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _266_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[19]),
    .O(_068_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _267_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[20]),
    .O(_068_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _268_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[21]),
    .O(_068_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _269_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[22]),
    .O(_068_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _270_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[23]),
    .O(_068_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _271_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[24]),
    .O(_068_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _272_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[25]),
    .O(_068_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _273_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[26]),
    .O(_068_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _274_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[27]),
    .O(_068_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _275_ (
    .I0(in_col1[15]),
    .I1(mem_buff0_col1[28]),
    .O(_068_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _276_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[25]),
    .O(_075_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _277_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[26]),
    .O(_075_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _278_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[27]),
    .O(_075_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _279_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[28]),
    .O(_075_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _280_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[29]),
    .O(_075_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _281_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[30]),
    .O(_075_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _282_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[31]),
    .O(_075_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _283_ (
    .I0(in_col1[0]),
    .I1(mem_buff1_col1[0]),
    .O(_078_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _284_ (
    .I0(in_col1[1]),
    .I1(mem_buff1_col1[1]),
    .O(_078_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _285_ (
    .I0(in_col1[2]),
    .I1(mem_buff1_col1[2]),
    .O(_078_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _286_ (
    .I0(in_col1[3]),
    .I1(mem_buff1_col1[3]),
    .O(_078_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _287_ (
    .I0(in_col1[4]),
    .I1(mem_buff1_col1[4]),
    .O(_078_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _288_ (
    .I0(in_col1[5]),
    .I1(mem_buff1_col1[5]),
    .O(_078_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _289_ (
    .I0(in_col1[6]),
    .I1(mem_buff1_col1[6]),
    .O(_078_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _290_ (
    .I0(in_col1[7]),
    .I1(mem_buff1_col1[7]),
    .O(_078_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _291_ (
    .I0(in_col1[8]),
    .I1(mem_buff1_col1[8]),
    .O(_078_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _292_ (
    .I0(in_col1[9]),
    .I1(mem_buff1_col1[9]),
    .O(_078_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _293_ (
    .I0(in_col1[10]),
    .I1(mem_buff1_col1[10]),
    .O(_078_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _294_ (
    .I0(in_col1[11]),
    .I1(mem_buff1_col1[11]),
    .O(_078_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _295_ (
    .I0(in_col1[12]),
    .I1(mem_buff1_col1[12]),
    .O(_078_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _296_ (
    .I0(in_col1[13]),
    .I1(mem_buff1_col1[13]),
    .O(_078_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _297_ (
    .I0(in_col1[14]),
    .I1(mem_buff1_col1[14]),
    .O(_078_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _298_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[15]),
    .O(_078_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _299_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[16]),
    .O(_078_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _300_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[17]),
    .O(_078_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _301_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[18]),
    .O(_078_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _302_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[21]),
    .O(_078_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _303_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[28]),
    .O(_078_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _304_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[30]),
    .O(_078_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _305_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[31]),
    .O(_078_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _306_ (
    .I0(in_col0[0]),
    .I1(mem_buff1_col0[0]),
    .O(_075_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _307_ (
    .I0(in_col0[1]),
    .I1(mem_buff1_col0[1]),
    .O(_075_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _308_ (
    .I0(in_col0[2]),
    .I1(mem_buff1_col0[2]),
    .O(_075_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _309_ (
    .I0(in_col0[3]),
    .I1(mem_buff1_col0[3]),
    .O(_075_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _310_ (
    .I0(in_col0[4]),
    .I1(mem_buff1_col0[4]),
    .O(_075_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _311_ (
    .I0(in_col0[5]),
    .I1(mem_buff1_col0[5]),
    .O(_075_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _312_ (
    .I0(in_col0[6]),
    .I1(mem_buff1_col0[6]),
    .O(_075_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _313_ (
    .I0(in_col0[7]),
    .I1(mem_buff1_col0[7]),
    .O(_075_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _314_ (
    .I0(in_col0[8]),
    .I1(mem_buff1_col0[8]),
    .O(_075_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _315_ (
    .I0(in_col0[9]),
    .I1(mem_buff1_col0[9]),
    .O(_075_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _316_ (
    .I0(in_col0[10]),
    .I1(mem_buff1_col0[10]),
    .O(_075_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _317_ (
    .I0(in_col0[11]),
    .I1(mem_buff1_col0[11]),
    .O(_075_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _318_ (
    .I0(in_col0[12]),
    .I1(mem_buff1_col0[12]),
    .O(_075_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _319_ (
    .I0(in_col0[13]),
    .I1(mem_buff1_col0[13]),
    .O(_075_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _320_ (
    .I0(in_col0[14]),
    .I1(mem_buff1_col0[14]),
    .O(_075_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _321_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[15]),
    .O(_075_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _322_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[16]),
    .O(_075_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _323_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[17]),
    .O(_075_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _324_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[18]),
    .O(_075_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _325_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[19]),
    .O(_075_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _326_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[20]),
    .O(_075_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _327_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[21]),
    .O(_075_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _328_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[22]),
    .O(_075_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _329_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[23]),
    .O(_075_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _330_ (
    .I0(in_col0[15]),
    .I1(mem_buff1_col0[24]),
    .O(_075_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _331_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[19]),
    .O(_078_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _332_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[20]),
    .O(_078_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _333_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[22]),
    .O(_078_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _334_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[23]),
    .O(_078_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _335_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[24]),
    .O(_078_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _336_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[25]),
    .O(_078_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _337_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[26]),
    .O(_078_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _338_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[27]),
    .O(_078_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _339_ (
    .I0(in_col1[15]),
    .I1(mem_buff1_col1[29]),
    .O(_078_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _340_ (
    .I0(_073_[0]),
    .I1(_083_[0]),
    .I2(in_col1[0]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _341_ (
    .I0(_073_[1]),
    .I1(_083_[1]),
    .I2(in_col1[1]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _342_ (
    .I0(_073_[2]),
    .I1(_083_[2]),
    .I2(in_col1[2]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _343_ (
    .I0(_073_[3]),
    .I1(_083_[3]),
    .I2(in_col1[3]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _344_ (
    .I0(_073_[4]),
    .I1(_083_[4]),
    .I2(in_col1[4]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _345_ (
    .I0(_073_[5]),
    .I1(_083_[5]),
    .I2(in_col1[5]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _346_ (
    .I0(_073_[6]),
    .I1(_083_[6]),
    .I2(in_col1[6]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _347_ (
    .I0(_073_[7]),
    .I1(_083_[7]),
    .I2(in_col1[7]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _348_ (
    .I0(_073_[8]),
    .I1(_083_[8]),
    .I2(in_col1[8]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _349_ (
    .I0(_073_[9]),
    .I1(_083_[9]),
    .I2(in_col1[9]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _350_ (
    .I0(_073_[10]),
    .I1(_083_[10]),
    .I2(in_col1[10]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _351_ (
    .I0(_073_[11]),
    .I1(_083_[11]),
    .I2(in_col1[11]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _352_ (
    .I0(_073_[12]),
    .I1(_083_[12]),
    .I2(in_col1[12]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _353_ (
    .I0(_073_[13]),
    .I1(_083_[13]),
    .I2(in_col1[13]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _354_ (
    .I0(_073_[14]),
    .I1(_083_[14]),
    .I2(in_col1[14]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _355_ (
    .I0(_073_[15]),
    .I1(_083_[15]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _356_ (
    .I0(_073_[16]),
    .I1(_083_[16]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _357_ (
    .I0(_073_[17]),
    .I1(_083_[17]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _358_ (
    .I0(_073_[18]),
    .I1(_083_[18]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _359_ (
    .I0(_073_[19]),
    .I1(_083_[19]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _360_ (
    .I0(_073_[20]),
    .I1(_083_[20]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _361_ (
    .I0(_073_[21]),
    .I1(_083_[21]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _362_ (
    .I0(_073_[22]),
    .I1(_083_[22]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _363_ (
    .I0(_073_[23]),
    .I1(_083_[23]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _364_ (
    .I0(_073_[24]),
    .I1(_083_[24]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _365_ (
    .I0(_073_[25]),
    .I1(_083_[25]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _366_ (
    .I0(_073_[26]),
    .I1(_083_[26]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _367_ (
    .I0(_073_[27]),
    .I1(_083_[27]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _368_ (
    .I0(_073_[28]),
    .I1(_083_[28]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _369_ (
    .I0(_073_[29]),
    .I1(_083_[29]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _370_ (
    .I0(_073_[30]),
    .I1(_083_[30]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _371_ (
    .I0(_073_[31]),
    .I1(_083_[31]),
    .I2(in_col1[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _372_ (
    .I0(_071_[0]),
    .I1(_081_[0]),
    .I2(in_col0[0]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _373_ (
    .I0(_071_[1]),
    .I1(_081_[1]),
    .I2(in_col0[1]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _374_ (
    .I0(_071_[2]),
    .I1(_081_[2]),
    .I2(in_col0[2]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _375_ (
    .I0(_071_[3]),
    .I1(_081_[3]),
    .I2(in_col0[3]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _376_ (
    .I0(_071_[4]),
    .I1(_081_[4]),
    .I2(in_col0[4]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _377_ (
    .I0(_071_[5]),
    .I1(_081_[5]),
    .I2(in_col0[5]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _378_ (
    .I0(_071_[6]),
    .I1(_081_[6]),
    .I2(in_col0[6]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _379_ (
    .I0(_071_[7]),
    .I1(_081_[7]),
    .I2(in_col0[7]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _380_ (
    .I0(_071_[8]),
    .I1(_081_[8]),
    .I2(in_col0[8]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _381_ (
    .I0(_071_[9]),
    .I1(_081_[9]),
    .I2(in_col0[9]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _382_ (
    .I0(_071_[10]),
    .I1(_081_[10]),
    .I2(in_col0[10]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _383_ (
    .I0(_071_[11]),
    .I1(_081_[11]),
    .I2(in_col0[11]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _384_ (
    .I0(_071_[12]),
    .I1(_081_[12]),
    .I2(in_col0[12]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _385_ (
    .I0(_071_[13]),
    .I1(_081_[13]),
    .I2(in_col0[13]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _386_ (
    .I0(_071_[14]),
    .I1(_081_[14]),
    .I2(in_col0[14]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _387_ (
    .I0(_071_[15]),
    .I1(_081_[15]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _388_ (
    .I0(_071_[16]),
    .I1(_081_[16]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _389_ (
    .I0(_071_[17]),
    .I1(_081_[17]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _390_ (
    .I0(_071_[18]),
    .I1(_081_[18]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _391_ (
    .I0(_071_[19]),
    .I1(_081_[19]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _392_ (
    .I0(_071_[20]),
    .I1(_081_[20]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _393_ (
    .I0(_071_[21]),
    .I1(_081_[21]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _394_ (
    .I0(_071_[22]),
    .I1(_081_[22]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _395_ (
    .I0(_071_[23]),
    .I1(_081_[23]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _396_ (
    .I0(_071_[24]),
    .I1(_081_[24]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _397_ (
    .I0(_071_[25]),
    .I1(_081_[25]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _398_ (
    .I0(_071_[26]),
    .I1(_081_[26]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _399_ (
    .I0(_071_[27]),
    .I1(_081_[27]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _400_ (
    .I0(_071_[28]),
    .I1(_081_[28]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _401_ (
    .I0(_071_[29]),
    .I1(_081_[29]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _402_ (
    .I0(_071_[30]),
    .I1(_081_[30]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _403_ (
    .I0(_071_[31]),
    .I1(_081_[31]),
    .I2(in_col0[15]),
    .I3(buffer_select),
    .I4(accumulator_mode),
    .O(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _404_ (
    .CI(1'h0),
    .CO(_064_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col0[3:0]),
    .O(_066_[3:0]),
    .S(_065_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _405_ (
    .CI(_064_[3]),
    .CO(_064_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col0[7:4]),
    .O(_066_[7:4]),
    .S(_065_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _406_ (
    .CI(_064_[7]),
    .CO(_064_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col0[11:8]),
    .O(_066_[11:8]),
    .S(_065_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _407_ (
    .CI(_064_[11]),
    .CO(_064_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col0[15:12]),
    .O(_066_[15:12]),
    .S(_065_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _408_ (
    .CI(_064_[15]),
    .CO(_064_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_066_[19:16]),
    .S(_065_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _409_ (
    .CI(_064_[19]),
    .CO(_064_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_066_[23:20]),
    .S(_065_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _410_ (
    .CI(_064_[23]),
    .CO(_064_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_066_[27:24]),
    .S(_065_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:50.47-50.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _411_ (
    .CI(_064_[27]),
    .CO(_064_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_066_[31:28]),
    .S(_065_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _412_ (
    .CI(1'h0),
    .CO(_067_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col1[3:0]),
    .O(_069_[3:0]),
    .S(_068_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _413_ (
    .CI(_067_[3]),
    .CO(_067_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col1[7:4]),
    .O(_069_[7:4]),
    .S(_068_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _414_ (
    .CI(_067_[7]),
    .CO(_067_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col1[11:8]),
    .O(_069_[11:8]),
    .S(_068_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _415_ (
    .CI(_067_[11]),
    .CO(_067_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col1[15:12]),
    .O(_069_[15:12]),
    .S(_068_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _416_ (
    .CI(_067_[15]),
    .CO(_067_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_069_[19:16]),
    .S(_068_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _417_ (
    .CI(_067_[19]),
    .CO(_067_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_069_[23:20]),
    .S(_068_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _418_ (
    .CI(_067_[23]),
    .CO(_067_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_069_[27:24]),
    .S(_068_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:51.47-51.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _419_ (
    .CI(_067_[27]),
    .CO(_067_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_069_[31:28]),
    .S(_068_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _420_ (
    .CI(1'h0),
    .CO(_070_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col0[3:0]),
    .O(_071_[3:0]),
    .S(_065_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _421_ (
    .CI(_070_[3]),
    .CO(_070_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col0[7:4]),
    .O(_071_[7:4]),
    .S(_065_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _422_ (
    .CI(_070_[7]),
    .CO(_070_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col0[11:8]),
    .O(_071_[11:8]),
    .S(_065_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _423_ (
    .CI(_070_[11]),
    .CO(_070_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col0[15:12]),
    .O(_071_[15:12]),
    .S(_065_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _424_ (
    .CI(_070_[15]),
    .CO(_070_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_071_[19:16]),
    .S(_065_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _425_ (
    .CI(_070_[19]),
    .CO(_070_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_071_[23:20]),
    .S(_065_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _426_ (
    .CI(_070_[23]),
    .CO(_070_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_071_[27:24]),
    .S(_065_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:59.61-59.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _427_ (
    .CI(_070_[27]),
    .CO(_070_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_071_[31:28]),
    .S(_065_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _428_ (
    .CI(1'h0),
    .CO(_072_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col1[3:0]),
    .O(_073_[3:0]),
    .S(_068_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _429_ (
    .CI(_072_[3]),
    .CO(_072_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col1[7:4]),
    .O(_073_[7:4]),
    .S(_068_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _430_ (
    .CI(_072_[7]),
    .CO(_072_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col1[11:8]),
    .O(_073_[11:8]),
    .S(_068_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _431_ (
    .CI(_072_[11]),
    .CO(_072_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col1[15:12]),
    .O(_073_[15:12]),
    .S(_068_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _432_ (
    .CI(_072_[15]),
    .CO(_072_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_073_[19:16]),
    .S(_068_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _433_ (
    .CI(_072_[19]),
    .CO(_072_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_073_[23:20]),
    .S(_068_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _434_ (
    .CI(_072_[23]),
    .CO(_072_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_073_[27:24]),
    .S(_068_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:60.61-60.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _435_ (
    .CI(_072_[27]),
    .CO(_072_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_073_[31:28]),
    .S(_068_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _436_ (
    .CI(1'h0),
    .CO(_074_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col0[3:0]),
    .O(_076_[3:0]),
    .S(_075_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _437_ (
    .CI(_074_[3]),
    .CO(_074_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col0[7:4]),
    .O(_076_[7:4]),
    .S(_075_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _438_ (
    .CI(_074_[7]),
    .CO(_074_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col0[11:8]),
    .O(_076_[11:8]),
    .S(_075_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _439_ (
    .CI(_074_[11]),
    .CO(_074_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col0[15:12]),
    .O(_076_[15:12]),
    .S(_075_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _440_ (
    .CI(_074_[15]),
    .CO(_074_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_076_[19:16]),
    .S(_075_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _441_ (
    .CI(_074_[19]),
    .CO(_074_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_076_[23:20]),
    .S(_075_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _442_ (
    .CI(_074_[23]),
    .CO(_074_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_076_[27:24]),
    .S(_075_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:70.47-70.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _443_ (
    .CI(_074_[27]),
    .CO(_074_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_076_[31:28]),
    .S(_075_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _444_ (
    .CI(1'h0),
    .CO(_077_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col1[3:0]),
    .O(_079_[3:0]),
    .S(_078_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _445_ (
    .CI(_077_[3]),
    .CO(_077_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col1[7:4]),
    .O(_079_[7:4]),
    .S(_078_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _446_ (
    .CI(_077_[7]),
    .CO(_077_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col1[11:8]),
    .O(_079_[11:8]),
    .S(_078_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _447_ (
    .CI(_077_[11]),
    .CO(_077_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col1[15:12]),
    .O(_079_[15:12]),
    .S(_078_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _448_ (
    .CI(_077_[15]),
    .CO(_077_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_079_[19:16]),
    .S(_078_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _449_ (
    .CI(_077_[19]),
    .CO(_077_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_079_[23:20]),
    .S(_078_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _450_ (
    .CI(_077_[23]),
    .CO(_077_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_079_[27:24]),
    .S(_078_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:71.47-71.92|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _451_ (
    .CI(_077_[27]),
    .CO(_077_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_079_[31:28]),
    .S(_078_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _452_ (
    .CI(1'h0),
    .CO(_080_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col0[3:0]),
    .O(_081_[3:0]),
    .S(_075_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _453_ (
    .CI(_080_[3]),
    .CO(_080_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col0[7:4]),
    .O(_081_[7:4]),
    .S(_075_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _454_ (
    .CI(_080_[7]),
    .CO(_080_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col0[11:8]),
    .O(_081_[11:8]),
    .S(_075_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _455_ (
    .CI(_080_[11]),
    .CO(_080_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col0[15:12]),
    .O(_081_[15:12]),
    .S(_075_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _456_ (
    .CI(_080_[15]),
    .CO(_080_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_081_[19:16]),
    .S(_075_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _457_ (
    .CI(_080_[19]),
    .CO(_080_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_081_[23:20]),
    .S(_075_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _458_ (
    .CI(_080_[23]),
    .CO(_080_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_081_[27:24]),
    .S(_075_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:79.61-79.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _459_ (
    .CI(_080_[27]),
    .CO(_080_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col0[15], in_col0[15], in_col0[15], in_col0[15] }),
    .O(_081_[31:28]),
    .S(_075_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _460_ (
    .CI(1'h0),
    .CO(_082_[3:0]),
    .CYINIT(1'h0),
    .DI(in_col1[3:0]),
    .O(_083_[3:0]),
    .S(_078_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _461_ (
    .CI(_082_[3]),
    .CO(_082_[7:4]),
    .CYINIT(1'h0),
    .DI(in_col1[7:4]),
    .O(_083_[7:4]),
    .S(_078_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _462_ (
    .CI(_082_[7]),
    .CO(_082_[11:8]),
    .CYINIT(1'h0),
    .DI(in_col1[11:8]),
    .O(_083_[11:8]),
    .S(_078_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _463_ (
    .CI(_082_[11]),
    .CO(_082_[15:12]),
    .CYINIT(1'h0),
    .DI(in_col1[15:12]),
    .O(_083_[15:12]),
    .S(_078_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _464_ (
    .CI(_082_[15]),
    .CO(_082_[19:16]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_083_[19:16]),
    .S(_078_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _465_ (
    .CI(_082_[19]),
    .CO(_082_[23:20]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_083_[23:20]),
    .S(_078_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _466_ (
    .CI(_082_[23]),
    .CO(_082_[27:24]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_083_[27:24]),
    .S(_078_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:80.61-80.91|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _467_ (
    .CI(_082_[27]),
    .CO(_082_[31:28]),
    .CYINIT(1'h0),
    .DI({ in_col1[15], in_col1[15], in_col1[15], in_col1[15] }),
    .O(_083_[31:28]),
    .S(_078_[31:28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _468_ (
    .C(clk),
    .CE(1'h1),
    .D(enable),
    .Q(valid_out),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _469_ (
    .C(clk),
    .CE(enable),
    .D(_032_),
    .Q(out_col0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _470_ (
    .C(clk),
    .CE(enable),
    .D(_043_),
    .Q(out_col0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _471_ (
    .C(clk),
    .CE(enable),
    .D(_054_),
    .Q(out_col0[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _472_ (
    .C(clk),
    .CE(enable),
    .D(_057_),
    .Q(out_col0[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _473_ (
    .C(clk),
    .CE(enable),
    .D(_058_),
    .Q(out_col0[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _474_ (
    .C(clk),
    .CE(enable),
    .D(_059_),
    .Q(out_col0[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _475_ (
    .C(clk),
    .CE(enable),
    .D(_060_),
    .Q(out_col0[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _476_ (
    .C(clk),
    .CE(enable),
    .D(_061_),
    .Q(out_col0[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _477_ (
    .C(clk),
    .CE(enable),
    .D(_062_),
    .Q(out_col0[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _478_ (
    .C(clk),
    .CE(enable),
    .D(_063_),
    .Q(out_col0[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _479_ (
    .C(clk),
    .CE(enable),
    .D(_033_),
    .Q(out_col0[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _480_ (
    .C(clk),
    .CE(enable),
    .D(_034_),
    .Q(out_col0[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _481_ (
    .C(clk),
    .CE(enable),
    .D(_035_),
    .Q(out_col0[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _482_ (
    .C(clk),
    .CE(enable),
    .D(_036_),
    .Q(out_col0[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _483_ (
    .C(clk),
    .CE(enable),
    .D(_037_),
    .Q(out_col0[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _484_ (
    .C(clk),
    .CE(enable),
    .D(_038_),
    .Q(out_col0[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _485_ (
    .C(clk),
    .CE(enable),
    .D(_039_),
    .Q(out_col0[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _486_ (
    .C(clk),
    .CE(enable),
    .D(_040_),
    .Q(out_col0[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _487_ (
    .C(clk),
    .CE(enable),
    .D(_041_),
    .Q(out_col0[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _488_ (
    .C(clk),
    .CE(enable),
    .D(_042_),
    .Q(out_col0[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _489_ (
    .C(clk),
    .CE(enable),
    .D(_044_),
    .Q(out_col0[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _490_ (
    .C(clk),
    .CE(enable),
    .D(_045_),
    .Q(out_col0[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _491_ (
    .C(clk),
    .CE(enable),
    .D(_046_),
    .Q(out_col0[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _492_ (
    .C(clk),
    .CE(enable),
    .D(_047_),
    .Q(out_col0[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _493_ (
    .C(clk),
    .CE(enable),
    .D(_048_),
    .Q(out_col0[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _494_ (
    .C(clk),
    .CE(enable),
    .D(_049_),
    .Q(out_col0[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _495_ (
    .C(clk),
    .CE(enable),
    .D(_050_),
    .Q(out_col0[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _496_ (
    .C(clk),
    .CE(enable),
    .D(_051_),
    .Q(out_col0[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _497_ (
    .C(clk),
    .CE(enable),
    .D(_052_),
    .Q(out_col0[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _498_ (
    .C(clk),
    .CE(enable),
    .D(_053_),
    .Q(out_col0[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _499_ (
    .C(clk),
    .CE(enable),
    .D(_055_),
    .Q(out_col0[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _500_ (
    .C(clk),
    .CE(enable),
    .D(_056_),
    .Q(out_col0[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _501_ (
    .C(clk),
    .CE(enable),
    .D(_000_),
    .Q(out_col1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _502_ (
    .C(clk),
    .CE(enable),
    .D(_011_),
    .Q(out_col1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _503_ (
    .C(clk),
    .CE(enable),
    .D(_022_),
    .Q(out_col1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _504_ (
    .C(clk),
    .CE(enable),
    .D(_025_),
    .Q(out_col1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _505_ (
    .C(clk),
    .CE(enable),
    .D(_026_),
    .Q(out_col1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _506_ (
    .C(clk),
    .CE(enable),
    .D(_027_),
    .Q(out_col1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _507_ (
    .C(clk),
    .CE(enable),
    .D(_028_),
    .Q(out_col1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _508_ (
    .C(clk),
    .CE(enable),
    .D(_029_),
    .Q(out_col1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _509_ (
    .C(clk),
    .CE(enable),
    .D(_030_),
    .Q(out_col1[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _510_ (
    .C(clk),
    .CE(enable),
    .D(_031_),
    .Q(out_col1[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _511_ (
    .C(clk),
    .CE(enable),
    .D(_001_),
    .Q(out_col1[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _512_ (
    .C(clk),
    .CE(enable),
    .D(_002_),
    .Q(out_col1[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _513_ (
    .C(clk),
    .CE(enable),
    .D(_003_),
    .Q(out_col1[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _514_ (
    .C(clk),
    .CE(enable),
    .D(_004_),
    .Q(out_col1[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _515_ (
    .C(clk),
    .CE(enable),
    .D(_005_),
    .Q(out_col1[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _516_ (
    .C(clk),
    .CE(enable),
    .D(_006_),
    .Q(out_col1[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _517_ (
    .C(clk),
    .CE(enable),
    .D(_007_),
    .Q(out_col1[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _518_ (
    .C(clk),
    .CE(enable),
    .D(_008_),
    .Q(out_col1[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _519_ (
    .C(clk),
    .CE(enable),
    .D(_009_),
    .Q(out_col1[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _520_ (
    .C(clk),
    .CE(enable),
    .D(_010_),
    .Q(out_col1[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _521_ (
    .C(clk),
    .CE(enable),
    .D(_012_),
    .Q(out_col1[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _522_ (
    .C(clk),
    .CE(enable),
    .D(_013_),
    .Q(out_col1[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _523_ (
    .C(clk),
    .CE(enable),
    .D(_014_),
    .Q(out_col1[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _524_ (
    .C(clk),
    .CE(enable),
    .D(_015_),
    .Q(out_col1[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _525_ (
    .C(clk),
    .CE(enable),
    .D(_016_),
    .Q(out_col1[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _526_ (
    .C(clk),
    .CE(enable),
    .D(_017_),
    .Q(out_col1[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _527_ (
    .C(clk),
    .CE(enable),
    .D(_018_),
    .Q(out_col1[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _528_ (
    .C(clk),
    .CE(enable),
    .D(_019_),
    .Q(out_col1[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _529_ (
    .C(clk),
    .CE(enable),
    .D(_020_),
    .Q(out_col1[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _530_ (
    .C(clk),
    .CE(enable),
    .D(_021_),
    .Q(out_col1[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _531_ (
    .C(clk),
    .CE(enable),
    .D(_023_),
    .Q(out_col1[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _532_ (
    .C(clk),
    .CE(enable),
    .D(_024_),
    .Q(out_col1[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _533_ (
    .C(clk),
    .CE(1'h1),
    .D(_084_),
    .Q(mem_buff0_col0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _534_ (
    .C(clk),
    .CE(1'h1),
    .D(_085_),
    .Q(mem_buff0_col0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _535_ (
    .C(clk),
    .CE(1'h1),
    .D(_086_),
    .Q(mem_buff0_col0[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _536_ (
    .C(clk),
    .CE(1'h1),
    .D(_087_),
    .Q(mem_buff0_col0[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _537_ (
    .C(clk),
    .CE(1'h1),
    .D(_088_),
    .Q(mem_buff0_col0[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _538_ (
    .C(clk),
    .CE(1'h1),
    .D(_089_),
    .Q(mem_buff0_col0[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _539_ (
    .C(clk),
    .CE(1'h1),
    .D(_090_),
    .Q(mem_buff0_col0[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _540_ (
    .C(clk),
    .CE(1'h1),
    .D(_091_),
    .Q(mem_buff0_col0[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _541_ (
    .C(clk),
    .CE(1'h1),
    .D(_092_),
    .Q(mem_buff0_col0[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _542_ (
    .C(clk),
    .CE(1'h1),
    .D(_093_),
    .Q(mem_buff0_col0[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _543_ (
    .C(clk),
    .CE(1'h1),
    .D(_094_),
    .Q(mem_buff0_col0[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _544_ (
    .C(clk),
    .CE(1'h1),
    .D(_095_),
    .Q(mem_buff0_col0[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _545_ (
    .C(clk),
    .CE(1'h1),
    .D(_096_),
    .Q(mem_buff0_col0[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _546_ (
    .C(clk),
    .CE(1'h1),
    .D(_097_),
    .Q(mem_buff0_col0[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _547_ (
    .C(clk),
    .CE(1'h1),
    .D(_098_),
    .Q(mem_buff0_col0[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _548_ (
    .C(clk),
    .CE(1'h1),
    .D(_099_),
    .Q(mem_buff0_col0[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _549_ (
    .C(clk),
    .CE(1'h1),
    .D(_100_),
    .Q(mem_buff0_col0[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _550_ (
    .C(clk),
    .CE(1'h1),
    .D(_101_),
    .Q(mem_buff0_col0[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _551_ (
    .C(clk),
    .CE(1'h1),
    .D(_102_),
    .Q(mem_buff0_col0[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _552_ (
    .C(clk),
    .CE(1'h1),
    .D(_103_),
    .Q(mem_buff0_col0[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _553_ (
    .C(clk),
    .CE(1'h1),
    .D(_104_),
    .Q(mem_buff0_col0[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _554_ (
    .C(clk),
    .CE(1'h1),
    .D(_105_),
    .Q(mem_buff0_col0[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _555_ (
    .C(clk),
    .CE(1'h1),
    .D(_106_),
    .Q(mem_buff0_col0[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _556_ (
    .C(clk),
    .CE(1'h1),
    .D(_107_),
    .Q(mem_buff0_col0[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _557_ (
    .C(clk),
    .CE(1'h1),
    .D(_108_),
    .Q(mem_buff0_col0[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _558_ (
    .C(clk),
    .CE(1'h1),
    .D(_109_),
    .Q(mem_buff0_col0[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _559_ (
    .C(clk),
    .CE(1'h1),
    .D(_110_),
    .Q(mem_buff0_col0[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _560_ (
    .C(clk),
    .CE(1'h1),
    .D(_111_),
    .Q(mem_buff0_col0[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _561_ (
    .C(clk),
    .CE(1'h1),
    .D(_112_),
    .Q(mem_buff0_col0[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _562_ (
    .C(clk),
    .CE(1'h1),
    .D(_113_),
    .Q(mem_buff0_col0[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _563_ (
    .C(clk),
    .CE(1'h1),
    .D(_114_),
    .Q(mem_buff0_col0[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _564_ (
    .C(clk),
    .CE(1'h1),
    .D(_115_),
    .Q(mem_buff0_col0[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _565_ (
    .C(clk),
    .CE(1'h1),
    .D(_116_),
    .Q(mem_buff0_col1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _566_ (
    .C(clk),
    .CE(1'h1),
    .D(_117_),
    .Q(mem_buff0_col1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _567_ (
    .C(clk),
    .CE(1'h1),
    .D(_118_),
    .Q(mem_buff0_col1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _568_ (
    .C(clk),
    .CE(1'h1),
    .D(_119_),
    .Q(mem_buff0_col1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _569_ (
    .C(clk),
    .CE(1'h1),
    .D(_120_),
    .Q(mem_buff0_col1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _570_ (
    .C(clk),
    .CE(1'h1),
    .D(_121_),
    .Q(mem_buff0_col1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _571_ (
    .C(clk),
    .CE(1'h1),
    .D(_122_),
    .Q(mem_buff0_col1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _572_ (
    .C(clk),
    .CE(1'h1),
    .D(_123_),
    .Q(mem_buff0_col1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _573_ (
    .C(clk),
    .CE(1'h1),
    .D(_124_),
    .Q(mem_buff0_col1[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _574_ (
    .C(clk),
    .CE(1'h1),
    .D(_125_),
    .Q(mem_buff0_col1[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _575_ (
    .C(clk),
    .CE(1'h1),
    .D(_126_),
    .Q(mem_buff0_col1[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _576_ (
    .C(clk),
    .CE(1'h1),
    .D(_127_),
    .Q(mem_buff0_col1[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _577_ (
    .C(clk),
    .CE(1'h1),
    .D(_128_),
    .Q(mem_buff0_col1[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _578_ (
    .C(clk),
    .CE(1'h1),
    .D(_129_),
    .Q(mem_buff0_col1[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _579_ (
    .C(clk),
    .CE(1'h1),
    .D(_130_),
    .Q(mem_buff0_col1[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _580_ (
    .C(clk),
    .CE(1'h1),
    .D(_131_),
    .Q(mem_buff0_col1[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _581_ (
    .C(clk),
    .CE(1'h1),
    .D(_132_),
    .Q(mem_buff0_col1[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _582_ (
    .C(clk),
    .CE(1'h1),
    .D(_133_),
    .Q(mem_buff0_col1[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _583_ (
    .C(clk),
    .CE(1'h1),
    .D(_134_),
    .Q(mem_buff0_col1[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _584_ (
    .C(clk),
    .CE(1'h1),
    .D(_135_),
    .Q(mem_buff0_col1[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _585_ (
    .C(clk),
    .CE(1'h1),
    .D(_136_),
    .Q(mem_buff0_col1[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _586_ (
    .C(clk),
    .CE(1'h1),
    .D(_137_),
    .Q(mem_buff0_col1[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _587_ (
    .C(clk),
    .CE(1'h1),
    .D(_138_),
    .Q(mem_buff0_col1[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _588_ (
    .C(clk),
    .CE(1'h1),
    .D(_139_),
    .Q(mem_buff0_col1[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _589_ (
    .C(clk),
    .CE(1'h1),
    .D(_140_),
    .Q(mem_buff0_col1[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _590_ (
    .C(clk),
    .CE(1'h1),
    .D(_141_),
    .Q(mem_buff0_col1[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _591_ (
    .C(clk),
    .CE(1'h1),
    .D(_142_),
    .Q(mem_buff0_col1[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _592_ (
    .C(clk),
    .CE(1'h1),
    .D(_143_),
    .Q(mem_buff0_col1[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _593_ (
    .C(clk),
    .CE(1'h1),
    .D(_144_),
    .Q(mem_buff0_col1[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _594_ (
    .C(clk),
    .CE(1'h1),
    .D(_145_),
    .Q(mem_buff0_col1[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _595_ (
    .C(clk),
    .CE(1'h1),
    .D(_146_),
    .Q(mem_buff0_col1[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _596_ (
    .C(clk),
    .CE(1'h1),
    .D(_147_),
    .Q(mem_buff0_col1[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _597_ (
    .C(clk),
    .CE(1'h1),
    .D(_148_),
    .Q(mem_buff1_col0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _598_ (
    .C(clk),
    .CE(1'h1),
    .D(_149_),
    .Q(mem_buff1_col0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _599_ (
    .C(clk),
    .CE(1'h1),
    .D(_150_),
    .Q(mem_buff1_col0[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _600_ (
    .C(clk),
    .CE(1'h1),
    .D(_151_),
    .Q(mem_buff1_col0[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _601_ (
    .C(clk),
    .CE(1'h1),
    .D(_152_),
    .Q(mem_buff1_col0[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _602_ (
    .C(clk),
    .CE(1'h1),
    .D(_153_),
    .Q(mem_buff1_col0[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _603_ (
    .C(clk),
    .CE(1'h1),
    .D(_154_),
    .Q(mem_buff1_col0[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _604_ (
    .C(clk),
    .CE(1'h1),
    .D(_155_),
    .Q(mem_buff1_col0[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _605_ (
    .C(clk),
    .CE(1'h1),
    .D(_156_),
    .Q(mem_buff1_col0[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _606_ (
    .C(clk),
    .CE(1'h1),
    .D(_157_),
    .Q(mem_buff1_col0[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _607_ (
    .C(clk),
    .CE(1'h1),
    .D(_158_),
    .Q(mem_buff1_col0[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _608_ (
    .C(clk),
    .CE(1'h1),
    .D(_159_),
    .Q(mem_buff1_col0[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _609_ (
    .C(clk),
    .CE(1'h1),
    .D(_160_),
    .Q(mem_buff1_col0[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _610_ (
    .C(clk),
    .CE(1'h1),
    .D(_161_),
    .Q(mem_buff1_col0[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _611_ (
    .C(clk),
    .CE(1'h1),
    .D(_162_),
    .Q(mem_buff1_col0[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _612_ (
    .C(clk),
    .CE(1'h1),
    .D(_163_),
    .Q(mem_buff1_col0[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _613_ (
    .C(clk),
    .CE(1'h1),
    .D(_164_),
    .Q(mem_buff1_col0[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _614_ (
    .C(clk),
    .CE(1'h1),
    .D(_165_),
    .Q(mem_buff1_col0[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _615_ (
    .C(clk),
    .CE(1'h1),
    .D(_166_),
    .Q(mem_buff1_col0[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _616_ (
    .C(clk),
    .CE(1'h1),
    .D(_167_),
    .Q(mem_buff1_col0[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _617_ (
    .C(clk),
    .CE(1'h1),
    .D(_168_),
    .Q(mem_buff1_col0[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _618_ (
    .C(clk),
    .CE(1'h1),
    .D(_169_),
    .Q(mem_buff1_col0[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _619_ (
    .C(clk),
    .CE(1'h1),
    .D(_170_),
    .Q(mem_buff1_col0[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _620_ (
    .C(clk),
    .CE(1'h1),
    .D(_171_),
    .Q(mem_buff1_col0[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _621_ (
    .C(clk),
    .CE(1'h1),
    .D(_172_),
    .Q(mem_buff1_col0[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _622_ (
    .C(clk),
    .CE(1'h1),
    .D(_173_),
    .Q(mem_buff1_col0[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _623_ (
    .C(clk),
    .CE(1'h1),
    .D(_174_),
    .Q(mem_buff1_col0[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _624_ (
    .C(clk),
    .CE(1'h1),
    .D(_175_),
    .Q(mem_buff1_col0[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _625_ (
    .C(clk),
    .CE(1'h1),
    .D(_176_),
    .Q(mem_buff1_col0[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _626_ (
    .C(clk),
    .CE(1'h1),
    .D(_177_),
    .Q(mem_buff1_col0[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _627_ (
    .C(clk),
    .CE(1'h1),
    .D(_178_),
    .Q(mem_buff1_col0[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _628_ (
    .C(clk),
    .CE(1'h1),
    .D(_179_),
    .Q(mem_buff1_col0[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _629_ (
    .C(clk),
    .CE(1'h1),
    .D(_180_),
    .Q(mem_buff1_col1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _630_ (
    .C(clk),
    .CE(1'h1),
    .D(_181_),
    .Q(mem_buff1_col1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _631_ (
    .C(clk),
    .CE(1'h1),
    .D(_182_),
    .Q(mem_buff1_col1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _632_ (
    .C(clk),
    .CE(1'h1),
    .D(_183_),
    .Q(mem_buff1_col1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _633_ (
    .C(clk),
    .CE(1'h1),
    .D(_184_),
    .Q(mem_buff1_col1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _634_ (
    .C(clk),
    .CE(1'h1),
    .D(_185_),
    .Q(mem_buff1_col1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _635_ (
    .C(clk),
    .CE(1'h1),
    .D(_186_),
    .Q(mem_buff1_col1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _636_ (
    .C(clk),
    .CE(1'h1),
    .D(_187_),
    .Q(mem_buff1_col1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _637_ (
    .C(clk),
    .CE(1'h1),
    .D(_188_),
    .Q(mem_buff1_col1[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _638_ (
    .C(clk),
    .CE(1'h1),
    .D(_189_),
    .Q(mem_buff1_col1[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _639_ (
    .C(clk),
    .CE(1'h1),
    .D(_190_),
    .Q(mem_buff1_col1[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _640_ (
    .C(clk),
    .CE(1'h1),
    .D(_191_),
    .Q(mem_buff1_col1[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _641_ (
    .C(clk),
    .CE(1'h1),
    .D(_192_),
    .Q(mem_buff1_col1[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _642_ (
    .C(clk),
    .CE(1'h1),
    .D(_193_),
    .Q(mem_buff1_col1[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _643_ (
    .C(clk),
    .CE(1'h1),
    .D(_194_),
    .Q(mem_buff1_col1[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _644_ (
    .C(clk),
    .CE(1'h1),
    .D(_195_),
    .Q(mem_buff1_col1[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _645_ (
    .C(clk),
    .CE(1'h1),
    .D(_196_),
    .Q(mem_buff1_col1[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _646_ (
    .C(clk),
    .CE(1'h1),
    .D(_197_),
    .Q(mem_buff1_col1[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _647_ (
    .C(clk),
    .CE(1'h1),
    .D(_198_),
    .Q(mem_buff1_col1[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _648_ (
    .C(clk),
    .CE(1'h1),
    .D(_199_),
    .Q(mem_buff1_col1[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _649_ (
    .C(clk),
    .CE(1'h1),
    .D(_200_),
    .Q(mem_buff1_col1[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _650_ (
    .C(clk),
    .CE(1'h1),
    .D(_201_),
    .Q(mem_buff1_col1[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _651_ (
    .C(clk),
    .CE(1'h1),
    .D(_202_),
    .Q(mem_buff1_col1[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _652_ (
    .C(clk),
    .CE(1'h1),
    .D(_203_),
    .Q(mem_buff1_col1[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _653_ (
    .C(clk),
    .CE(1'h1),
    .D(_204_),
    .Q(mem_buff1_col1[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _654_ (
    .C(clk),
    .CE(1'h1),
    .D(_205_),
    .Q(mem_buff1_col1[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _655_ (
    .C(clk),
    .CE(1'h1),
    .D(_206_),
    .Q(mem_buff1_col1[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _656_ (
    .C(clk),
    .CE(1'h1),
    .D(_207_),
    .Q(mem_buff1_col1[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _657_ (
    .C(clk),
    .CE(1'h1),
    .D(_208_),
    .Q(mem_buff1_col1[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _658_ (
    .C(clk),
    .CE(1'h1),
    .D(_209_),
    .Q(mem_buff1_col1[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _659_ (
    .C(clk),
    .CE(1'h1),
    .D(_210_),
    .Q(mem_buff1_col1[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/accumulator_mem.sv:34.5-93.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _660_ (
    .C(clk),
    .CE(1'h1),
    .D(_211_),
    .Q(mem_buff1_col1[31]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _661_ (
    .I0(mem_buff0_col0[0]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[0]),
    .I4(in_col0[0]),
    .I5(accumulator_mode),
    .O(_084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _662_ (
    .I0(mem_buff0_col0[1]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[1]),
    .I4(in_col0[1]),
    .I5(accumulator_mode),
    .O(_085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _663_ (
    .I0(mem_buff0_col0[2]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[2]),
    .I4(in_col0[2]),
    .I5(accumulator_mode),
    .O(_086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _664_ (
    .I0(mem_buff0_col0[3]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[3]),
    .I4(in_col0[3]),
    .I5(accumulator_mode),
    .O(_087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _665_ (
    .I0(mem_buff0_col0[4]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[4]),
    .I4(in_col0[4]),
    .I5(accumulator_mode),
    .O(_088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _666_ (
    .I0(mem_buff0_col0[5]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[5]),
    .I4(in_col0[5]),
    .I5(accumulator_mode),
    .O(_089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _667_ (
    .I0(mem_buff0_col0[6]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[6]),
    .I4(in_col0[6]),
    .I5(accumulator_mode),
    .O(_090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _668_ (
    .I0(mem_buff0_col0[7]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[7]),
    .I4(in_col0[7]),
    .I5(accumulator_mode),
    .O(_091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _669_ (
    .I0(mem_buff0_col0[8]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[8]),
    .I4(in_col0[8]),
    .I5(accumulator_mode),
    .O(_092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _670_ (
    .I0(mem_buff0_col0[9]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[9]),
    .I4(in_col0[9]),
    .I5(accumulator_mode),
    .O(_093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _671_ (
    .I0(mem_buff0_col0[10]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[10]),
    .I4(in_col0[10]),
    .I5(accumulator_mode),
    .O(_094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _672_ (
    .I0(mem_buff0_col0[11]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[11]),
    .I4(in_col0[11]),
    .I5(accumulator_mode),
    .O(_095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _673_ (
    .I0(mem_buff0_col0[12]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[12]),
    .I4(in_col0[12]),
    .I5(accumulator_mode),
    .O(_096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _674_ (
    .I0(mem_buff0_col0[13]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[13]),
    .I4(in_col0[13]),
    .I5(accumulator_mode),
    .O(_097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _675_ (
    .I0(mem_buff0_col0[14]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[14]),
    .I4(in_col0[14]),
    .I5(accumulator_mode),
    .O(_098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _676_ (
    .I0(mem_buff0_col0[15]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[15]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _677_ (
    .I0(mem_buff0_col0[16]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[16]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _678_ (
    .I0(mem_buff0_col0[17]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[17]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _679_ (
    .I0(mem_buff0_col0[18]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[18]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _680_ (
    .I0(mem_buff0_col0[19]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[19]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _681_ (
    .I0(mem_buff0_col0[20]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[20]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _682_ (
    .I0(mem_buff0_col0[21]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[21]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _683_ (
    .I0(mem_buff0_col0[22]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[22]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _684_ (
    .I0(mem_buff0_col0[23]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[23]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _685_ (
    .I0(mem_buff0_col0[24]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[24]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _686_ (
    .I0(mem_buff0_col0[25]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[25]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _687_ (
    .I0(mem_buff0_col0[26]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[26]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _688_ (
    .I0(mem_buff0_col0[27]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[27]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _689_ (
    .I0(mem_buff0_col0[28]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[28]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _690_ (
    .I0(mem_buff0_col0[29]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[29]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _691_ (
    .I0(mem_buff0_col0[30]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[30]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _692_ (
    .I0(mem_buff0_col0[31]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_066_[31]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _693_ (
    .I0(mem_buff0_col1[0]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[0]),
    .I4(in_col1[0]),
    .I5(accumulator_mode),
    .O(_116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _694_ (
    .I0(mem_buff0_col1[1]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[1]),
    .I4(in_col1[1]),
    .I5(accumulator_mode),
    .O(_117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _695_ (
    .I0(mem_buff0_col1[2]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[2]),
    .I4(in_col1[2]),
    .I5(accumulator_mode),
    .O(_118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _696_ (
    .I0(mem_buff0_col1[3]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[3]),
    .I4(in_col1[3]),
    .I5(accumulator_mode),
    .O(_119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _697_ (
    .I0(mem_buff0_col1[4]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[4]),
    .I4(in_col1[4]),
    .I5(accumulator_mode),
    .O(_120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _698_ (
    .I0(mem_buff0_col1[5]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[5]),
    .I4(in_col1[5]),
    .I5(accumulator_mode),
    .O(_121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _699_ (
    .I0(mem_buff0_col1[6]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[6]),
    .I4(in_col1[6]),
    .I5(accumulator_mode),
    .O(_122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _700_ (
    .I0(mem_buff0_col1[7]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[7]),
    .I4(in_col1[7]),
    .I5(accumulator_mode),
    .O(_123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _701_ (
    .I0(mem_buff0_col1[8]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[8]),
    .I4(in_col1[8]),
    .I5(accumulator_mode),
    .O(_124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _702_ (
    .I0(mem_buff0_col1[9]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[9]),
    .I4(in_col1[9]),
    .I5(accumulator_mode),
    .O(_125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _703_ (
    .I0(mem_buff0_col1[10]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[10]),
    .I4(in_col1[10]),
    .I5(accumulator_mode),
    .O(_126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _704_ (
    .I0(mem_buff0_col1[11]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[11]),
    .I4(in_col1[11]),
    .I5(accumulator_mode),
    .O(_127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _705_ (
    .I0(mem_buff0_col1[12]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[12]),
    .I4(in_col1[12]),
    .I5(accumulator_mode),
    .O(_128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _706_ (
    .I0(mem_buff0_col1[13]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[13]),
    .I4(in_col1[13]),
    .I5(accumulator_mode),
    .O(_129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _707_ (
    .I0(mem_buff0_col1[14]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[14]),
    .I4(in_col1[14]),
    .I5(accumulator_mode),
    .O(_130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _708_ (
    .I0(mem_buff0_col1[15]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[15]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _709_ (
    .I0(mem_buff0_col1[16]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[16]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _710_ (
    .I0(mem_buff0_col1[17]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[17]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _711_ (
    .I0(mem_buff0_col1[18]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[18]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _712_ (
    .I0(mem_buff0_col1[19]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[19]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _713_ (
    .I0(mem_buff0_col1[20]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[20]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _714_ (
    .I0(mem_buff0_col1[21]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[21]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _715_ (
    .I0(mem_buff0_col1[22]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[22]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _716_ (
    .I0(mem_buff0_col1[23]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[23]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _717_ (
    .I0(mem_buff0_col1[24]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[24]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _718_ (
    .I0(mem_buff0_col1[25]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[25]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _719_ (
    .I0(mem_buff0_col1[26]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[26]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _720_ (
    .I0(mem_buff0_col1[27]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[27]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _721_ (
    .I0(mem_buff0_col1[28]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[28]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _722_ (
    .I0(mem_buff0_col1[29]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[29]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _723_ (
    .I0(mem_buff0_col1[30]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[30]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haea2aea2aeaea2a2)
  ) _724_ (
    .I0(mem_buff0_col1[31]),
    .I1(enable),
    .I2(buffer_select),
    .I3(_069_[31]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _725_ (
    .I0(mem_buff1_col0[0]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[0]),
    .I4(in_col0[0]),
    .I5(accumulator_mode),
    .O(_148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _726_ (
    .I0(mem_buff1_col0[1]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[1]),
    .I4(in_col0[1]),
    .I5(accumulator_mode),
    .O(_149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _727_ (
    .I0(mem_buff1_col0[2]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[2]),
    .I4(in_col0[2]),
    .I5(accumulator_mode),
    .O(_150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _728_ (
    .I0(mem_buff1_col0[3]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[3]),
    .I4(in_col0[3]),
    .I5(accumulator_mode),
    .O(_151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _729_ (
    .I0(mem_buff1_col0[4]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[4]),
    .I4(in_col0[4]),
    .I5(accumulator_mode),
    .O(_152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _730_ (
    .I0(mem_buff1_col0[5]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[5]),
    .I4(in_col0[5]),
    .I5(accumulator_mode),
    .O(_153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _731_ (
    .I0(mem_buff1_col0[6]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[6]),
    .I4(in_col0[6]),
    .I5(accumulator_mode),
    .O(_154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _732_ (
    .I0(mem_buff1_col0[7]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[7]),
    .I4(in_col0[7]),
    .I5(accumulator_mode),
    .O(_155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _733_ (
    .I0(mem_buff1_col0[8]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[8]),
    .I4(in_col0[8]),
    .I5(accumulator_mode),
    .O(_156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _734_ (
    .I0(mem_buff1_col0[9]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[9]),
    .I4(in_col0[9]),
    .I5(accumulator_mode),
    .O(_157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _735_ (
    .I0(mem_buff1_col0[10]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[10]),
    .I4(in_col0[10]),
    .I5(accumulator_mode),
    .O(_158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _736_ (
    .I0(mem_buff1_col0[11]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[11]),
    .I4(in_col0[11]),
    .I5(accumulator_mode),
    .O(_159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _737_ (
    .I0(mem_buff1_col0[12]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[12]),
    .I4(in_col0[12]),
    .I5(accumulator_mode),
    .O(_160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _738_ (
    .I0(mem_buff1_col0[13]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[13]),
    .I4(in_col0[13]),
    .I5(accumulator_mode),
    .O(_161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _739_ (
    .I0(mem_buff1_col0[14]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[14]),
    .I4(in_col0[14]),
    .I5(accumulator_mode),
    .O(_162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _740_ (
    .I0(mem_buff1_col0[15]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[15]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _741_ (
    .I0(mem_buff1_col0[16]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[16]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _742_ (
    .I0(mem_buff1_col0[17]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[17]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _743_ (
    .I0(mem_buff1_col0[18]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[18]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _744_ (
    .I0(mem_buff1_col0[19]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[19]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _745_ (
    .I0(mem_buff1_col0[20]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[20]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _746_ (
    .I0(mem_buff1_col0[21]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[21]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _747_ (
    .I0(mem_buff1_col0[22]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[22]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _748_ (
    .I0(mem_buff1_col0[23]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[23]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _749_ (
    .I0(mem_buff1_col0[24]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[24]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _750_ (
    .I0(mem_buff1_col0[25]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[25]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _751_ (
    .I0(mem_buff1_col0[26]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[26]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _752_ (
    .I0(mem_buff1_col0[27]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[27]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _753_ (
    .I0(mem_buff1_col0[28]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[28]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _754_ (
    .I0(mem_buff1_col0[29]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[29]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _755_ (
    .I0(mem_buff1_col0[30]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[30]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _756_ (
    .I0(mem_buff1_col0[31]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_076_[31]),
    .I4(in_col0[15]),
    .I5(accumulator_mode),
    .O(_179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _757_ (
    .I0(mem_buff1_col1[0]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[0]),
    .I4(in_col1[0]),
    .I5(accumulator_mode),
    .O(_180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _758_ (
    .I0(mem_buff1_col1[1]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[1]),
    .I4(in_col1[1]),
    .I5(accumulator_mode),
    .O(_181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _759_ (
    .I0(mem_buff1_col1[2]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[2]),
    .I4(in_col1[2]),
    .I5(accumulator_mode),
    .O(_182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _760_ (
    .I0(mem_buff1_col1[3]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[3]),
    .I4(in_col1[3]),
    .I5(accumulator_mode),
    .O(_183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _761_ (
    .I0(mem_buff1_col1[4]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[4]),
    .I4(in_col1[4]),
    .I5(accumulator_mode),
    .O(_184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _762_ (
    .I0(mem_buff1_col1[5]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[5]),
    .I4(in_col1[5]),
    .I5(accumulator_mode),
    .O(_185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _763_ (
    .I0(mem_buff1_col1[6]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[6]),
    .I4(in_col1[6]),
    .I5(accumulator_mode),
    .O(_186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _764_ (
    .I0(mem_buff1_col1[7]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[7]),
    .I4(in_col1[7]),
    .I5(accumulator_mode),
    .O(_187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _765_ (
    .I0(mem_buff1_col1[8]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[8]),
    .I4(in_col1[8]),
    .I5(accumulator_mode),
    .O(_188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _766_ (
    .I0(mem_buff1_col1[9]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[9]),
    .I4(in_col1[9]),
    .I5(accumulator_mode),
    .O(_189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _767_ (
    .I0(mem_buff1_col1[10]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[10]),
    .I4(in_col1[10]),
    .I5(accumulator_mode),
    .O(_190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _768_ (
    .I0(mem_buff1_col1[11]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[11]),
    .I4(in_col1[11]),
    .I5(accumulator_mode),
    .O(_191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _769_ (
    .I0(mem_buff1_col1[12]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[12]),
    .I4(in_col1[12]),
    .I5(accumulator_mode),
    .O(_192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _770_ (
    .I0(mem_buff1_col1[13]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[13]),
    .I4(in_col1[13]),
    .I5(accumulator_mode),
    .O(_193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _771_ (
    .I0(mem_buff1_col1[14]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[14]),
    .I4(in_col1[14]),
    .I5(accumulator_mode),
    .O(_194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _772_ (
    .I0(mem_buff1_col1[15]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[15]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _773_ (
    .I0(mem_buff1_col1[16]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[16]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _774_ (
    .I0(mem_buff1_col1[17]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[17]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _775_ (
    .I0(mem_buff1_col1[18]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[18]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _776_ (
    .I0(mem_buff1_col1[19]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[19]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _777_ (
    .I0(mem_buff1_col1[20]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[20]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _778_ (
    .I0(mem_buff1_col1[21]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[21]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _779_ (
    .I0(mem_buff1_col1[22]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[22]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _780_ (
    .I0(mem_buff1_col1[23]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[23]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _781_ (
    .I0(mem_buff1_col1[24]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[24]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _782_ (
    .I0(mem_buff1_col1[25]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[25]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _783_ (
    .I0(mem_buff1_col1[26]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[26]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _784_ (
    .I0(mem_buff1_col1[27]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[27]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _785_ (
    .I0(mem_buff1_col1[28]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[28]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _786_ (
    .I0(mem_buff1_col1[29]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[29]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _787_ (
    .I0(mem_buff1_col1[30]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[30]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hea2aea2aeaea2a2a)
  ) _788_ (
    .I0(mem_buff1_col1[31]),
    .I1(buffer_select),
    .I2(enable),
    .I3(_079_[31]),
    .I4(in_col1[15]),
    .I5(accumulator_mode),
    .O(_211_)
  );
  assign sign_ext_col0 = { in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0[15], in_col0 };
  assign sign_ext_col1 = { in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1[15], in_col1 };
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:5.1-38.10" *)
module activation_func(clk, reset, valid_in, data_in, valid_out, data_out);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:8.25-8.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:9.25-9.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:10.25-10.33" *)
  input valid_in;
  wire valid_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:11.32-11.39" *)
  input [31:0] data_in;
  wire [31:0] data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:12.25-12.34" *)
  output valid_out;
  wire valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:13.32-13.40" *)
  output [31:0] data_out;
  wire [31:0] data_out;
  wire _00_;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _01_ (
    .I0(reset),
    .I1(data_in[31]),
    .O(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _02_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[0]),
    .Q(data_out[0]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _03_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[1]),
    .Q(data_out[1]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _04_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[2]),
    .Q(data_out[2]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _05_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[3]),
    .Q(data_out[3]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _06_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[4]),
    .Q(data_out[4]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _07_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[5]),
    .Q(data_out[5]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _08_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[6]),
    .Q(data_out[6]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _09_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[7]),
    .Q(data_out[7]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _10_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[8]),
    .Q(data_out[8]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _11_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[9]),
    .Q(data_out[9]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _12_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[10]),
    .Q(data_out[10]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _13_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[11]),
    .Q(data_out[11]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _14_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[12]),
    .Q(data_out[12]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _15_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[13]),
    .Q(data_out[13]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _16_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[14]),
    .Q(data_out[14]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _17_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[15]),
    .Q(data_out[15]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _18_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[16]),
    .Q(data_out[16]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _19_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[17]),
    .Q(data_out[17]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _20_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[18]),
    .Q(data_out[18]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _21_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[19]),
    .Q(data_out[19]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _22_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[20]),
    .Q(data_out[20]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _23_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[21]),
    .Q(data_out[21]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _24_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[22]),
    .Q(data_out[22]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _25_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[23]),
    .Q(data_out[23]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _26_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[24]),
    .Q(data_out[24]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _27_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[25]),
    .Q(data_out[25]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _28_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[26]),
    .Q(data_out[26]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _29_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[27]),
    .Q(data_out[27]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _30_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[28]),
    .Q(data_out[28]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _31_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[29]),
    .Q(data_out[29]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _32_ (
    .C(clk),
    .CE(1'h1),
    .D(data_in[30]),
    .Q(data_out[30]),
    .R(_00_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_func.sv:16.5-36.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _33_ (
    .C(clk),
    .CE(1'h1),
    .D(valid_in),
    .Q(valid_out),
    .R(reset)
  );
  assign data_out[31] = 1'h0;
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:4.1-177.10" *)
module activation_pipeline(clk, reset, valid_in, acc_in, target_in, norm_gain, norm_bias, norm_shift, q_inv_scale, q_zero_point, valid_out, ub_data_out, loss_valid, loss_out);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:5.25-5.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:6.25-6.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:7.25-7.33" *)
  input valid_in;
  wire valid_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:8.32-8.38" *)
  input [31:0] acc_in;
  wire [31:0] acc_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:9.32-9.41" *)
  input [31:0] target_in;
  wire [31:0] target_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:12.32-12.41" *)
  input [15:0] norm_gain;
  wire [15:0] norm_gain;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:13.32-13.41" *)
  input [31:0] norm_bias;
  wire [31:0] norm_bias;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:14.25-14.35" *)
  input [4:0] norm_shift;
  wire [4:0] norm_shift;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:15.32-15.43" *)
  input [15:0] q_inv_scale;
  wire [15:0] q_inv_scale;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:16.31-16.43" *)
  input [7:0] q_zero_point;
  wire [7:0] q_zero_point;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:19.25-19.34" *)
  output valid_out;
  wire valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:20.31-20.42" *)
  output [7:0] ub_data_out;
  wire [7:0] ub_data_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:21.25-21.35" *)
  output loss_valid;
  wire loss_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:22.32-22.40" *)
  output [31:0] loss_out;
  wire [31:0] loss_out;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 32" *)
  wire [32:0] _000_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [32:0] _001_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  (* unused_bits = "0" *)
  wire [32:0] _002_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 32 33 34 35" *)
  wire [35:0] _003_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "0 33 34 35" *)
  wire [35:0] _004_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:110.22-110.23" *)
  wire [31:0] _005_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _006_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _007_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _008_;
  wire _009_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _010_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [13:0] _011_;
  wire [47:0] _012_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4" *)
  wire [5:0] _013_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [5:0] _014_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:28.20-28.21" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] _015_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 6 7" *)
  wire [7:0] _016_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [7:0] _017_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4" *)
  wire [5:0] _018_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [5:0] _019_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:28.20-28.21" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [5:0] _020_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 6 7" *)
  wire [7:0] _021_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [7:0] _022_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113.32-113.58|/opt/homebrew/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  wire [47:0] _023_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113.32-113.58|/opt/homebrew/bin/../share/yosys/mul2dsp.v:126.39-126.46" *)
  (* unused_bits = "17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33" *)
  wire [33:0] _024_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:20.22-20.23" *)
  wire [0:0] _025_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:20.22-20.23" *)
  wire [0:0] _026_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:105.38-105.40" *)
  wire [0:0] _027_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:105.38-105.40" *)
  wire [0:0] _028_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:141.25-141.35" *)
  wire [31:0] biased_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:101.47-101.55" *)
  (* use_dsp = "yes" *)
  wire [47:0] mult_raw;
  (* keep = "true" *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:102.45-102.53" *)
  (* unused_bits = "0 1 2 3 4 5 6 40 41 42 43 44 45 46 47" *)
  wire [47:0] mult_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:80.23-80.33" *)
  wire q_s1_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:100.23-100.33" *)
  wire q_s2_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:120.23-120.33" *)
  wire q_s3_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:140.23-140.33" *)
  wire q_s4_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:83.25-83.40" *)
  wire [7:0] q_zero_point_d0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:103.25-103.40" *)
  wire [7:0] q_zero_point_d1;
  wire q_zero_point_d2;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:27.25-27.32" *)
  wire [31:0] s1_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:26.18-26.26" *)
  wire s1_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:49.25-49.32" *)
  wire [31:0] s2_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:48.18-48.26" *)
  wire s2_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:154.24-154.34" *)
  wire [7:0] sat_result;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:121.25-121.35" *)
  wire [31:0] scaled_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:28.25-28.34" *)
  wire [31:0] target_d1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:76.24-76.32" *)
  wire [7:0] ub_q_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:77.23-77.32" *)
  wire valid_reg;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _029_ (
    .I0(biased_reg[1]),
    .I1(biased_reg[0]),
    .O(_015_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _030_ (
    .I0(biased_reg[1]),
    .I1(biased_reg[0]),
    .O(_020_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _031_ (
    .I0(biased_reg[3]),
    .I1(biased_reg[2]),
    .I2(biased_reg[6]),
    .I3(biased_reg[5]),
    .I4(biased_reg[4]),
    .I5(biased_reg[7]),
    .O(_022_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _032_ (
    .I0(biased_reg[9]),
    .I1(biased_reg[11]),
    .I2(biased_reg[10]),
    .I3(biased_reg[13]),
    .I4(biased_reg[12]),
    .I5(biased_reg[8]),
    .O(_022_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _033_ (
    .I0(biased_reg[14]),
    .I1(biased_reg[15]),
    .I2(biased_reg[16]),
    .I3(biased_reg[17]),
    .I4(biased_reg[19]),
    .I5(biased_reg[18]),
    .O(_022_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _034_ (
    .I0(biased_reg[20]),
    .I1(biased_reg[21]),
    .I2(biased_reg[22]),
    .I3(biased_reg[23]),
    .I4(biased_reg[25]),
    .I5(biased_reg[24]),
    .O(_022_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _035_ (
    .I0(biased_reg[27]),
    .I1(biased_reg[26]),
    .I2(biased_reg[28]),
    .I3(biased_reg[29]),
    .I4(biased_reg[31]),
    .I5(biased_reg[30]),
    .O(_022_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _036_ (
    .I0(biased_reg[7]),
    .I1(biased_reg[2]),
    .I2(biased_reg[3]),
    .I3(biased_reg[6]),
    .I4(biased_reg[5]),
    .I5(biased_reg[4]),
    .O(_017_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _037_ (
    .I0(biased_reg[9]),
    .I1(biased_reg[11]),
    .I2(biased_reg[10]),
    .I3(biased_reg[13]),
    .I4(biased_reg[12]),
    .I5(biased_reg[8]),
    .O(_017_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _038_ (
    .I0(biased_reg[14]),
    .I1(biased_reg[15]),
    .I2(biased_reg[16]),
    .I3(biased_reg[17]),
    .I4(biased_reg[19]),
    .I5(biased_reg[18]),
    .O(_017_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _039_ (
    .I0(biased_reg[20]),
    .I1(biased_reg[21]),
    .I2(biased_reg[22]),
    .I3(biased_reg[23]),
    .I4(biased_reg[25]),
    .I5(biased_reg[24]),
    .O(_017_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _040_ (
    .I0(biased_reg[27]),
    .I1(biased_reg[26]),
    .I2(biased_reg[28]),
    .I3(biased_reg[29]),
    .I4(biased_reg[31]),
    .I5(biased_reg[30]),
    .O(_017_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _041_ (
    .I0(scaled_reg[0]),
    .I1(q_zero_point_d2),
    .O(_007_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _042_ (
    .I0(scaled_reg[1]),
    .I1(_005_[1]),
    .O(_007_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _043_ (
    .I0(scaled_reg[2]),
    .I1(_005_[2]),
    .O(_007_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _044_ (
    .I0(scaled_reg[3]),
    .I1(_005_[3]),
    .O(_007_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _045_ (
    .I0(scaled_reg[4]),
    .I1(_005_[4]),
    .O(_007_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _046_ (
    .I0(scaled_reg[5]),
    .I1(_005_[5]),
    .O(_007_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _047_ (
    .I0(scaled_reg[6]),
    .I1(_005_[6]),
    .O(_007_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _048_ (
    .I0(scaled_reg[7]),
    .I1(_005_[31]),
    .O(_007_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _049_ (
    .I0(_005_[31]),
    .I1(scaled_reg[8]),
    .O(_007_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _050_ (
    .I0(_005_[31]),
    .I1(scaled_reg[9]),
    .O(_007_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _051_ (
    .I0(_005_[31]),
    .I1(scaled_reg[10]),
    .O(_007_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _052_ (
    .I0(_005_[31]),
    .I1(scaled_reg[11]),
    .O(_007_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _053_ (
    .I0(_005_[31]),
    .I1(scaled_reg[12]),
    .O(_007_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _054_ (
    .I0(_005_[31]),
    .I1(scaled_reg[13]),
    .O(_007_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _055_ (
    .I0(_005_[31]),
    .I1(scaled_reg[14]),
    .O(_007_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _056_ (
    .I0(_005_[31]),
    .I1(scaled_reg[15]),
    .O(_007_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _057_ (
    .I0(_005_[31]),
    .I1(scaled_reg[16]),
    .O(_007_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _058_ (
    .I0(_005_[31]),
    .I1(scaled_reg[17]),
    .O(_007_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _059_ (
    .I0(_005_[31]),
    .I1(scaled_reg[18]),
    .O(_007_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _060_ (
    .I0(_005_[31]),
    .I1(scaled_reg[19]),
    .O(_007_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _061_ (
    .I0(_005_[31]),
    .I1(scaled_reg[20]),
    .O(_007_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _062_ (
    .I0(_005_[31]),
    .I1(scaled_reg[21]),
    .O(_007_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _063_ (
    .I0(_005_[31]),
    .I1(scaled_reg[22]),
    .O(_007_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _064_ (
    .I0(_005_[31]),
    .I1(scaled_reg[23]),
    .O(_007_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _065_ (
    .I0(_005_[31]),
    .I1(scaled_reg[24]),
    .O(_007_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _066_ (
    .I0(_005_[31]),
    .I1(scaled_reg[25]),
    .O(_007_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _067_ (
    .I0(_005_[31]),
    .I1(scaled_reg[26]),
    .O(_007_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _068_ (
    .I0(_005_[31]),
    .I1(scaled_reg[27]),
    .O(_007_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _069_ (
    .I0(_005_[31]),
    .I1(scaled_reg[28]),
    .O(_007_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _070_ (
    .I0(_005_[31]),
    .I1(scaled_reg[29]),
    .O(_007_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _071_ (
    .I0(_005_[31]),
    .I1(scaled_reg[30]),
    .O(_007_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _072_ (
    .I0(_005_[31]),
    .I1(scaled_reg[31]),
    .O(_007_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000fffffffe)
  ) _073_ (
    .I0(biased_reg[26]),
    .I1(biased_reg[28]),
    .I2(biased_reg[29]),
    .I3(biased_reg[27]),
    .I4(biased_reg[30]),
    .I5(biased_reg[31]),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffff00000000)
  ) _074_ (
    .I0(biased_reg[26]),
    .I1(biased_reg[28]),
    .I2(biased_reg[29]),
    .I3(biased_reg[27]),
    .I4(biased_reg[30]),
    .I5(biased_reg[31]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _075_ (
    .I0(_026_),
    .I1(biased_reg[0]),
    .I2(_025_),
    .O(sat_result[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _076_ (
    .I0(_026_),
    .I1(biased_reg[1]),
    .I2(_025_),
    .O(sat_result[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _077_ (
    .I0(_026_),
    .I1(biased_reg[2]),
    .I2(_025_),
    .O(sat_result[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _078_ (
    .I0(_026_),
    .I1(biased_reg[3]),
    .I2(_025_),
    .O(sat_result[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _079_ (
    .I0(_026_),
    .I1(biased_reg[4]),
    .I2(_025_),
    .O(sat_result[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _080_ (
    .I0(_026_),
    .I1(biased_reg[5]),
    .I2(_025_),
    .O(sat_result[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _081_ (
    .I0(_026_),
    .I1(biased_reg[6]),
    .I2(_025_),
    .O(sat_result[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _082_ (
    .I(mult_reg[7]),
    .O(_001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _083_ (
    .I(biased_reg[7]),
    .O(_019_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _084_ (
    .I0(biased_reg[14]),
    .I1(biased_reg[15]),
    .I2(biased_reg[16]),
    .I3(biased_reg[17]),
    .I4(biased_reg[19]),
    .I5(biased_reg[18]),
    .O(_019_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffffe)
  ) _085_ (
    .I0(biased_reg[14]),
    .I1(biased_reg[15]),
    .I2(biased_reg[16]),
    .I3(biased_reg[17]),
    .I4(biased_reg[19]),
    .I5(biased_reg[18]),
    .O(_014_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _086_ (
    .I0(biased_reg[20]),
    .I1(biased_reg[21]),
    .I2(biased_reg[22]),
    .I3(biased_reg[23]),
    .I4(biased_reg[25]),
    .I5(biased_reg[24]),
    .O(_019_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffffe)
  ) _087_ (
    .I0(biased_reg[20]),
    .I1(biased_reg[21]),
    .I2(biased_reg[22]),
    .I3(biased_reg[23]),
    .I4(biased_reg[25]),
    .I5(biased_reg[24]),
    .O(_014_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffffe)
  ) _088_ (
    .I0(biased_reg[9]),
    .I1(biased_reg[11]),
    .I2(biased_reg[10]),
    .I3(biased_reg[13]),
    .I4(biased_reg[12]),
    .I5(biased_reg[8]),
    .O(_014_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _089_ (
    .I0(biased_reg[9]),
    .I1(biased_reg[11]),
    .I2(biased_reg[10]),
    .I3(biased_reg[13]),
    .I4(biased_reg[12]),
    .I5(biased_reg[8]),
    .O(_019_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _090_ (
    .CI(1'h0),
    .CO(_000_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_002_[3:0]),
    .S({ mult_reg[10:8], _001_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _091_ (
    .CI(_000_[3]),
    .CO(_000_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[7:4]),
    .S(mult_reg[14:11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _092_ (
    .CI(_000_[7]),
    .CO(_000_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[11:8]),
    .S(mult_reg[18:15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _093_ (
    .CI(_000_[11]),
    .CO(_000_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[15:12]),
    .S(mult_reg[22:19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _094_ (
    .CI(_000_[15]),
    .CO(_000_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[19:16]),
    .S(mult_reg[26:23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _095_ (
    .CI(_000_[19]),
    .CO(_000_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[23:20]),
    .S(mult_reg[30:27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _096_ (
    .CI(_000_[23]),
    .CO(_000_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[27:24]),
    .S(mult_reg[34:31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _097_ (
    .CI(_000_[27]),
    .CO(_000_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_002_[31:28]),
    .S(mult_reg[38:35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:131.34-131.52|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _098_ (
    .CI(_000_[31]),
    .CO({ _003_[35:33], _000_[32] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _004_[35:33], _002_[32] }),
    .S({ 3'h0, mult_reg[39] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _099_ (
    .CI(1'h0),
    .CO(_006_[3:0]),
    .CYINIT(1'h0),
    .DI(scaled_reg[3:0]),
    .O(_008_[3:0]),
    .S(_007_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _100_ (
    .CI(_006_[3]),
    .CO(_006_[7:4]),
    .CYINIT(1'h0),
    .DI(scaled_reg[7:4]),
    .O(_008_[7:4]),
    .S(_007_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _101_ (
    .CI(_006_[7]),
    .CO(_006_[11:8]),
    .CYINIT(1'h0),
    .DI(scaled_reg[11:8]),
    .O(_008_[11:8]),
    .S(_007_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _102_ (
    .CI(_006_[11]),
    .CO(_006_[15:12]),
    .CYINIT(1'h0),
    .DI(scaled_reg[15:12]),
    .O(_008_[15:12]),
    .S(_007_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _103_ (
    .CI(_006_[15]),
    .CO(_006_[19:16]),
    .CYINIT(1'h0),
    .DI(scaled_reg[19:16]),
    .O(_008_[19:16]),
    .S(_007_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _104_ (
    .CI(_006_[19]),
    .CO(_006_[23:20]),
    .CYINIT(1'h0),
    .DI(scaled_reg[23:20]),
    .O(_008_[23:20]),
    .S(_007_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _105_ (
    .CI(_006_[23]),
    .CO(_006_[27:24]),
    .CYINIT(1'h0),
    .DI(scaled_reg[27:24]),
    .O(_008_[27:24]),
    .S(_007_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:149.27-149.83|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _106_ (
    .CI(_006_[27]),
    .CO(_006_[31:28]),
    .CYINIT(1'h0),
    .DI(scaled_reg[31:28]),
    .O(_008_[31:28]),
    .S(_007_[31:28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _107_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[0]),
    .Q(mult_raw[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _108_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[1]),
    .Q(mult_raw[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _109_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[2]),
    .Q(mult_raw[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _110_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[3]),
    .Q(mult_raw[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _111_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[4]),
    .Q(mult_raw[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _112_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[5]),
    .Q(mult_raw[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _113_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[6]),
    .Q(mult_raw[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _114_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[7]),
    .Q(mult_raw[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _115_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[8]),
    .Q(mult_raw[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _116_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[9]),
    .Q(mult_raw[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _117_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[10]),
    .Q(mult_raw[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _118_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[11]),
    .Q(mult_raw[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _119_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[12]),
    .Q(mult_raw[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _120_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[13]),
    .Q(mult_raw[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _121_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[14]),
    .Q(mult_raw[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _122_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[15]),
    .Q(mult_raw[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _123_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_[16]),
    .Q(mult_raw[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _124_ (
    .C(clk),
    .CE(1'h1),
    .D(_009_),
    .Q(ub_q_reg[7]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _125_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[0]),
    .Q(ub_q_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _126_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[1]),
    .Q(ub_q_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _127_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[2]),
    .Q(ub_q_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _128_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[3]),
    .Q(ub_q_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _129_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[4]),
    .Q(ub_q_reg[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _130_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[5]),
    .Q(ub_q_reg[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _131_ (
    .C(clk),
    .CE(1'h1),
    .D(sat_result[6]),
    .Q(ub_q_reg[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:164.5-172.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _132_ (
    .C(clk),
    .CE(1'h1),
    .D(q_s4_valid),
    .Q(valid_reg),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _133_ (
    .C(clk),
    .CE(1'h1),
    .D(q_s3_valid),
    .Q(q_s4_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _134_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[0]),
    .Q(biased_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _135_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[1]),
    .Q(biased_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _136_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[2]),
    .Q(biased_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _137_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[3]),
    .Q(biased_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _138_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[4]),
    .Q(biased_reg[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _139_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[5]),
    .Q(biased_reg[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _140_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[6]),
    .Q(biased_reg[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _141_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[7]),
    .Q(biased_reg[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _142_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[8]),
    .Q(biased_reg[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _143_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[9]),
    .Q(biased_reg[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _144_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[10]),
    .Q(biased_reg[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _145_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[11]),
    .Q(biased_reg[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _146_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[12]),
    .Q(biased_reg[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _147_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[13]),
    .Q(biased_reg[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _148_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[14]),
    .Q(biased_reg[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _149_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[15]),
    .Q(biased_reg[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _150_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[16]),
    .Q(biased_reg[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _151_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[17]),
    .Q(biased_reg[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _152_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[18]),
    .Q(biased_reg[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _153_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[19]),
    .Q(biased_reg[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _154_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[20]),
    .Q(biased_reg[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _155_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[21]),
    .Q(biased_reg[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _156_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[22]),
    .Q(biased_reg[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _157_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[23]),
    .Q(biased_reg[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _158_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[24]),
    .Q(biased_reg[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _159_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[25]),
    .Q(biased_reg[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _160_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[26]),
    .Q(biased_reg[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _161_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[27]),
    .Q(biased_reg[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _162_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[28]),
    .Q(biased_reg[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _163_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[29]),
    .Q(biased_reg[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _164_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[30]),
    .Q(biased_reg[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:143.5-151.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _165_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_[31]),
    .Q(biased_reg[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _166_ (
    .C(clk),
    .CE(1'h1),
    .D(q_s2_valid),
    .Q(q_s3_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _167_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[1]),
    .Q(scaled_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _168_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[2]),
    .Q(scaled_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _169_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[3]),
    .Q(scaled_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _170_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[4]),
    .Q(scaled_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _171_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[5]),
    .Q(scaled_reg[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _172_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[6]),
    .Q(scaled_reg[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _173_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[7]),
    .Q(scaled_reg[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _174_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[8]),
    .Q(scaled_reg[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _175_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[9]),
    .Q(scaled_reg[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _176_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[10]),
    .Q(scaled_reg[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _177_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[11]),
    .Q(scaled_reg[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _178_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[12]),
    .Q(scaled_reg[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _179_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[13]),
    .Q(scaled_reg[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _180_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[14]),
    .Q(scaled_reg[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _181_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[15]),
    .Q(scaled_reg[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _182_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[16]),
    .Q(scaled_reg[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _183_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[17]),
    .Q(scaled_reg[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _184_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[18]),
    .Q(scaled_reg[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _185_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[19]),
    .Q(scaled_reg[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _186_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[20]),
    .Q(scaled_reg[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _187_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[21]),
    .Q(scaled_reg[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _188_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[22]),
    .Q(scaled_reg[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _189_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[23]),
    .Q(scaled_reg[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _190_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[24]),
    .Q(scaled_reg[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _191_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[25]),
    .Q(scaled_reg[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _192_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[26]),
    .Q(scaled_reg[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _193_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[27]),
    .Q(scaled_reg[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _194_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[28]),
    .Q(scaled_reg[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _195_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[29]),
    .Q(scaled_reg[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _196_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[30]),
    .Q(scaled_reg[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _197_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[31]),
    .Q(scaled_reg[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _198_ (
    .C(clk),
    .CE(1'h1),
    .D(_002_[32]),
    .Q(scaled_reg[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _199_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[0]),
    .Q(q_zero_point_d2),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _200_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[1]),
    .Q(_005_[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _201_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[2]),
    .Q(_005_[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _202_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[3]),
    .Q(_005_[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _203_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[4]),
    .Q(_005_[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _204_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[5]),
    .Q(_005_[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _205_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[6]),
    .Q(_005_[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:124.5-137.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _206_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d1[7]),
    .Q(_005_[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _207_ (
    .C(clk),
    .CE(1'h1),
    .D(q_s1_valid),
    .Q(q_s2_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _208_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[0]),
    .Q(mult_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _209_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[1]),
    .Q(mult_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _210_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[2]),
    .Q(mult_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _211_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[3]),
    .Q(mult_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _212_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[4]),
    .Q(mult_reg[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _213_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[5]),
    .Q(mult_reg[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _214_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[6]),
    .Q(mult_reg[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _215_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[7]),
    .Q(mult_reg[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _216_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[8]),
    .Q(mult_reg[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _217_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[9]),
    .Q(mult_reg[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _218_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[10]),
    .Q(mult_reg[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _219_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[11]),
    .Q(mult_reg[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _220_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[12]),
    .Q(mult_reg[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _221_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[13]),
    .Q(mult_reg[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _222_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[14]),
    .Q(mult_reg[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _223_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[15]),
    .Q(mult_reg[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _224_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[16]),
    .Q(mult_reg[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _225_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[17]),
    .Q(mult_reg[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _226_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[18]),
    .Q(mult_reg[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _227_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[19]),
    .Q(mult_reg[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _228_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[20]),
    .Q(mult_reg[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _229_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[21]),
    .Q(mult_reg[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _230_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[22]),
    .Q(mult_reg[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _231_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[23]),
    .Q(mult_reg[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _232_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[24]),
    .Q(mult_reg[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _233_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[25]),
    .Q(mult_reg[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _234_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[26]),
    .Q(mult_reg[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _235_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[27]),
    .Q(mult_reg[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _236_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[28]),
    .Q(mult_reg[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _237_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[29]),
    .Q(mult_reg[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _238_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[30]),
    .Q(mult_reg[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _239_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[31]),
    .Q(mult_reg[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _240_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[32]),
    .Q(mult_reg[32]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _241_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[33]),
    .Q(mult_reg[33]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _242_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[34]),
    .Q(mult_reg[34]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _243_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[35]),
    .Q(mult_reg[35]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _244_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[36]),
    .Q(mult_reg[36]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _245_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[37]),
    .Q(mult_reg[37]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _246_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[38]),
    .Q(mult_reg[38]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _247_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[39]),
    .Q(mult_reg[39]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _248_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[40]),
    .Q(mult_reg[40]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _249_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[41]),
    .Q(mult_reg[41]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _250_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[42]),
    .Q(mult_reg[42]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _251_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[43]),
    .Q(mult_reg[43]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _252_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[44]),
    .Q(mult_reg[44]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _253_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[45]),
    .Q(mult_reg[45]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _254_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[46]),
    .Q(mult_reg[46]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _255_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[47]),
    .Q(mult_reg[47]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _256_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[0]),
    .Q(q_zero_point_d1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _257_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[1]),
    .Q(q_zero_point_d1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _258_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[2]),
    .Q(q_zero_point_d1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _259_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[3]),
    .Q(q_zero_point_d1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _260_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[4]),
    .Q(q_zero_point_d1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _261_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[5]),
    .Q(q_zero_point_d1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _262_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[6]),
    .Q(q_zero_point_d1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:105.5-117.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _263_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point_d0[7]),
    .Q(q_zero_point_d1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _264_ (
    .C(clk),
    .CE(1'h1),
    .D(s2_valid),
    .Q(q_s1_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _265_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[0]),
    .Q(q_zero_point_d0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _266_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[1]),
    .Q(q_zero_point_d0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _267_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[2]),
    .Q(q_zero_point_d0[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _268_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[3]),
    .Q(q_zero_point_d0[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _269_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[4]),
    .Q(q_zero_point_d0[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _270_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[5]),
    .Q(q_zero_point_d0[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _271_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[6]),
    .Q(q_zero_point_d0[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:85.5-97.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _272_ (
    .C(clk),
    .CE(1'h1),
    .D(q_zero_point[7]),
    .Q(q_zero_point_d0[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _273_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[0]),
    .Q(target_d1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _274_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[1]),
    .Q(target_d1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _275_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[2]),
    .Q(target_d1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _276_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[3]),
    .Q(target_d1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _277_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[4]),
    .Q(target_d1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _278_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[5]),
    .Q(target_d1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _279_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[6]),
    .Q(target_d1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _280_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[7]),
    .Q(target_d1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _281_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[8]),
    .Q(target_d1[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _282_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[9]),
    .Q(target_d1[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _283_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[10]),
    .Q(target_d1[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _284_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[11]),
    .Q(target_d1[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _285_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[12]),
    .Q(target_d1[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _286_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[13]),
    .Q(target_d1[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _287_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[14]),
    .Q(target_d1[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _288_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[15]),
    .Q(target_d1[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _289_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[16]),
    .Q(target_d1[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _290_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[17]),
    .Q(target_d1[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _291_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[18]),
    .Q(target_d1[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _292_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[19]),
    .Q(target_d1[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _293_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[20]),
    .Q(target_d1[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _294_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[21]),
    .Q(target_d1[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _295_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[22]),
    .Q(target_d1[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _296_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[23]),
    .Q(target_d1[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _297_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[24]),
    .Q(target_d1[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _298_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[25]),
    .Q(target_d1[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _299_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[26]),
    .Q(target_d1[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _300_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[27]),
    .Q(target_d1[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _301_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[28]),
    .Q(target_d1[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _302_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[29]),
    .Q(target_d1[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _303_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[30]),
    .Q(target_d1[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:40.5-45.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _304_ (
    .C(clk),
    .CE(valid_in),
    .D(target_in[31]),
    .Q(target_d1[31]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h1110)
  ) _305_ (
    .I0(_025_),
    .I1(reset),
    .I2(biased_reg[7]),
    .I3(_026_),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _306_ (
    .CI(1'h0),
    .CO(_013_[3:0]),
    .CYINIT(1'h0),
    .DI({ _014_[3:2], biased_reg[7], 1'h0 }),
    .S({ _017_[3:1], _015_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156.13-156.29|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _307_ (
    .CI(_013_[3]),
    .CO({ _016_[7:6], _025_, _013_[4] }),
    .CYINIT(1'h0),
    .DI({ 2'h0, _027_, _014_[4] }),
    .S({ 2'h0, _017_[5:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _308_ (
    .CI(1'h0),
    .CO(_018_[3:0]),
    .CYINIT(1'h0),
    .DI({ _019_[3:1], 1'h0 }),
    .S({ _022_[3:1], _020_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158.18-158.35|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/opt/homebrew/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _309_ (
    .CI(_018_[3]),
    .CO({ _021_[7:6], _026_, _018_[4] }),
    .CYINIT(1'h0),
    .DI({ 2'h0, _028_, _019_[4] }),
    .S({ 2'h0, _022_[5:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113.32-113.58|/opt/homebrew/bin/../share/yosys/mul2dsp.v:168.6-172.5|/opt/homebrew/bin/../share/yosys/mul2dsp.v:253.6-257.5|/opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v:30.4-48.3" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'sd0),
    .ALUMODEREG(32'sd0),
    .AREG(32'd1),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd1),
    .BREG(32'd1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'sd0),
    .CARRYINSELREG(32'sd0),
    .CREG(32'sd0),
    .DREG(32'sd0),
    .INMODEREG(32'sd0),
    .MREG(32'sd0),
    .OPMODEREG(32'sd0),
    .PREG(1'h1),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_SIMD("ONE48")
  ) _310_ (
    .A({ s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31], s2_data[31:17] }),
    .ACIN(30'h00000000),
    .ALUMODE(4'h0),
    .B({ q_inv_scale[15], q_inv_scale[15], q_inv_scale }),
    .BCIN(18'h00000),
    .C(48'h000000000000),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CEA2(1'h1),
    .CEB2(1'h1),
    .CEP(1'h1),
    .CLK(clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .OPMODE(7'h55),
    .P({ _010_, mult_raw[47:17] }),
    .PCIN(_012_),
    .RSTA(reset),
    .RSTB(reset),
    .RSTP(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113.32-113.58|/opt/homebrew/bin/../share/yosys/mul2dsp.v:148.7-152.6|/opt/homebrew/bin/../share/yosys/mul2dsp.v:253.6-257.5|/opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v:30.4-48.3" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'sd0),
    .ALUMODEREG(32'sd0),
    .AREG(32'd1),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd1),
    .BREG(32'd1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'sd0),
    .CARRYINSELREG(32'sd0),
    .CREG(32'sd0),
    .DREG(32'sd0),
    .INMODEREG(32'sd0),
    .MREG(32'sd0),
    .OPMODEREG(32'sd0),
    .PREG(32'sd0),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_SIMD("ONE48")
  ) _311_ (
    .A({ 13'h0000, s2_data[16:0] }),
    .ACIN(30'h00000000),
    .ALUMODE(4'h0),
    .B({ q_inv_scale[15], q_inv_scale[15], q_inv_scale }),
    .BCIN(18'h00000),
    .C(48'h000000000000),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CEA2(1'h1),
    .CEB2(1'h1),
    .CLK(clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .OPMODE(7'h05),
    .P({ _011_, _024_[33:17], _023_[16:0] }),
    .PCIN(48'h000000000000),
    .PCOUT(_012_),
    .RSTA(reset),
    .RSTB(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:30.21-37.6" *)
  activation_func act_u (
    .clk(clk),
    .data_in(acc_in),
    .data_out(s1_data),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(s1_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:64.16-72.6" *)
  loss_block loss_u (
    .clk(clk),
    .data_in(s2_data),
    .loss_out(loss_out),
    .reset(reset),
    .target_in(target_d1),
    .valid_in(s2_valid),
    .valid_out(loss_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:51.16-61.6" *)
  normalizer norm_u (
    .bias(norm_bias),
    .clk(clk),
    .data_in(s1_data),
    .data_out(s2_data),
    .gain(norm_gain),
    .reset(reset),
    .shift(norm_shift),
    .valid_in(s1_valid),
    .valid_out(s2_valid)
  );
  assign _001_[32:1] = mult_reg[39:8];
  assign _003_[32:0] = _000_;
  assign _004_[32:0] = _002_;
  assign { _005_[30:7], _005_[0] } = { _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], _005_[31], q_zero_point_d2 };
  assign _013_[5] = _025_;
  assign { _014_[5], _014_[1:0] } = { _027_, biased_reg[7], 1'h0 };
  assign _016_[5:0] = { _025_, _013_[4:0] };
  assign { _017_[7:6], _017_[0] } = { 2'h0, _015_[0] };
  assign _018_[5] = _026_;
  assign { _019_[5], _019_[0] } = { _028_, 1'h0 };
  assign _021_[5:0] = { _026_, _018_[4:0] };
  assign { _022_[7:6], _022_[0] } = { 2'h0, _020_[0] };
  assign _023_[47:17] = 31'hxxxxxxxx;
  assign _024_[16:0] = _023_[16:0];
  assign sat_result[7] = 1'hx;
  assign ub_data_out = ub_q_reg;
  assign valid_out = valid_reg;
endmodule

(* keep =  1  *)
(* top =  1  *)
(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:13.1-234.10" *)
module basys3_top(clk, btnC, uart_rx, uart_tx, led, sw);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:15.25-15.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:18.25-18.29" *)
  input btnC;
  wire btnC;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:21.25-21.32" *)
  input uart_rx;
  wire uart_rx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:22.25-22.32" *)
  output uart_tx;
  wire uart_tx;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:25.25-25.28" *)
  output [15:0] led;
  wire [15:0] led;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:28.25-28.27" *)
  input [15:0] sw;
  wire [15:0] sw;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _000_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _001_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _002_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _003_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _004_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _005_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:92.13-93.100" *)
  wire _006_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59.28-59.46|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _007_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59.28-59.46|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [7:0] _008_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59.28-59.46|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [7:0] _009_;
  wire _010_;
  wire _011_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [15:0] _012_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _013_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _014_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _015_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _016_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _017_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _018_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _019_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _020_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _021_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _022_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _023_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _024_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _025_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _026_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _027_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _028_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48.11-48.21" *)
  wire btnC_sync1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:48.30-48.40" *)
  wire btnC_sync2;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:36.11-36.21" *)
  wire clk_100mhz;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:153.14-153.28" *)
  wire [15:0] debug_led_test;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:163.18-163.26" *)
  wire [15:0] led_next;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:222.18-222.25" *)
  wire [15:0] led_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:45.11-45.14" *)
  wire rst;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:44.17-44.28" *)
  wire [7:0] rst_counter;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:140.18-140.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [15:0] sw_sync1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:140.28-140.36" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [15:0] sw_sync2;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:75.25-75.33" *)
  wire [31:0] tpu_acc0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:76.25-76.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] tpu_acc1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:77.18-77.31" *)
  wire tpu_acc_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:74.18-74.36" *)
  wire tpu_layer_complete;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:72.18-72.35" *)
  wire [4:0] tpu_mlp_cycle_cnt;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:73.18-73.31" *)
  wire [2:0] tpu_mlp_layer;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:71.18-71.31" *)
  wire [3:0] tpu_mlp_state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:80.18-80.37" *)
  wire [2:0] uart_byte_count_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:79.18-79.30" *)
  wire [7:0] uart_cmd_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:81.18-81.35" *)
  wire [1:0] uart_resp_idx_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:85.18-85.34" *)
  wire [7:0] uart_rx_data_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:84.18-84.35" *)
  wire uart_rx_valid_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:87.18-87.36" *)
  wire uart_start_mlp_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:78.18-78.32" *)
  wire [3:0] uart_state_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:83.18-83.35" *)
  wire uart_tx_ready_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:82.18-82.35" *)
  wire uart_tx_valid_dbg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:86.18-86.40" *)
  wire uart_weights_ready_dbg;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294901759)
  ) _029_ (
    .I0(rst_counter[3]),
    .I1(rst_counter[2]),
    .I2(rst_counter[1]),
    .I3(rst_counter[0]),
    .I4(_013_[4]),
    .O(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _030_ (
    .I0(rst_counter[4]),
    .I1(rst_counter[7]),
    .I2(rst_counter[6]),
    .I3(rst_counter[5]),
    .O(_013_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaa000000003003)
  ) _031_ (
    .I0(_014_[0]),
    .I1(rst_counter[1]),
    .I2(_013_[4]),
    .I3(rst_counter[0]),
    .I4(rst_counter[3]),
    .I5(rst_counter[2]),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _032_ (
    .I0(rst_counter[0]),
    .I1(rst_counter[1]),
    .I2(rst_counter[7]),
    .I3(rst_counter[6]),
    .I4(rst_counter[5]),
    .I5(rst_counter[4]),
    .O(_014_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000aaccccfff0)
  ) _033_ (
    .I0(uart_weights_ready_dbg),
    .I1(tpu_acc0[15]),
    .I2(_015_[2]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _034_ (
    .I0(sw_sync2[12]),
    .I1(uart_state_dbg[3]),
    .O(_015_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00f0444400ff00ff)
  ) _035_ (
    .I0(sw_sync2[13]),
    .I1(uart_rx_valid_dbg),
    .I2(uart_start_mlp_dbg),
    .I3(_016_[3]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h111111110000ff0f)
  ) _036_ (
    .I0(sw_sync2[15]),
    .I1(tpu_acc0[14]),
    .I2(uart_state_dbg[2]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[12]),
    .I5(sw_sync2[14]),
    .O(_016_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff0ff44ff00ff00)
  ) _037_ (
    .I0(sw_sync2[13]),
    .I1(uart_tx_valid_dbg),
    .I2(uart_weights_ready_dbg),
    .I3(_017_[3]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0f00000ff44)
  ) _038_ (
    .I0(sw_sync2[12]),
    .I1(uart_state_dbg[1]),
    .I2(tpu_acc0[13]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[15]),
    .I5(sw_sync2[14]),
    .O(_017_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00f0444400ff00ff)
  ) _039_ (
    .I0(sw_sync2[13]),
    .I1(uart_resp_idx_dbg[1]),
    .I2(uart_tx_ready_dbg),
    .I3(_018_[3]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h111111110000ff0f)
  ) _040_ (
    .I0(sw_sync2[15]),
    .I1(tpu_acc0[12]),
    .I2(uart_state_dbg[0]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[12]),
    .I5(sw_sync2[14]),
    .O(_018_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f000aaccccff00)
  ) _041_ (
    .I0(uart_resp_idx_dbg[0]),
    .I1(tpu_acc0[11]),
    .I2(uart_rx_valid_dbg),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0aaf0f033333333)
  ) _042_ (
    .I0(uart_rx_valid_dbg),
    .I1(_019_[1]),
    .I2(uart_byte_count_dbg[0]),
    .I3(sw_sync2[14]),
    .I4(sw_sync2[13]),
    .I5(sw_sync2[15]),
    .O(led_next[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252641501)
  ) _043_ (
    .I0(tpu_acc_valid),
    .I1(sw_sync2[13]),
    .I2(tpu_acc0[8]),
    .I3(sw_sync2[12]),
    .I4(sw_sync2[14]),
    .O(_019_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f000f0ccccffaa)
  ) _044_ (
    .I0(_021_[0]),
    .I1(tpu_acc0[9]),
    .I2(uart_byte_count_dbg[1]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _045_ (
    .I0(sw_sync2[12]),
    .I1(_020_[1]),
    .O(_021_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f000f033333377)
  ) _046_ (
    .I0(_022_[0]),
    .I1(_022_[1]),
    .I2(uart_byte_count_dbg[2]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _047_ (
    .I0(tpu_acc0[10]),
    .I1(sw_sync2[12]),
    .I2(sw_sync2[14]),
    .O(_022_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _048_ (
    .I0(_023_[0]),
    .I1(_023_[1]),
    .O(led_next[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f0f000000dd)
  ) _049_ (
    .I0(tpu_mlp_layer[0]),
    .I1(sw_sync2[13]),
    .I2(tpu_acc0[4]),
    .I3(sw_sync2[12]),
    .I4(sw_sync2[15]),
    .I5(sw_sync2[14]),
    .O(_023_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f335500000000)
  ) _050_ (
    .I0(uart_cmd_dbg[0]),
    .I1(uart_rx_data_dbg[4]),
    .I2(uart_cmd_dbg[4]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(_023_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff00fff0f0eeee)
  ) _051_ (
    .I0(sw_sync2[13]),
    .I1(_024_[1]),
    .I2(tpu_acc0[5]),
    .I3(_024_[3]),
    .I4(sw_sync2[14]),
    .I5(sw_sync2[15]),
    .O(led_next[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _052_ (
    .I0(sw_sync2[12]),
    .I1(tpu_mlp_layer[1]),
    .O(_024_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252654421)
  ) _053_ (
    .I0(uart_cmd_dbg[1]),
    .I1(uart_rx_data_dbg[5]),
    .I2(uart_cmd_dbg[5]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .O(_024_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd167824127)
  ) _054_ (
    .I0(uart_cmd_dbg[2]),
    .I1(uart_rx_data_dbg[6]),
    .I2(sw_sync2[13]),
    .I3(sw_sync2[15]),
    .I4(_000_[5]),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _055_ (
    .I0(uart_cmd_dbg[6]),
    .I1(sw_sync2[15]),
    .I2(_000_[5]),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _056_ (
    .I0(_001_),
    .I1(_002_),
    .O(led_next[6]),
    .S(sw_sync2[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f0f000000dd)
  ) _057_ (
    .I0(tpu_mlp_layer[2]),
    .I1(sw_sync2[13]),
    .I2(tpu_acc0[6]),
    .I3(sw_sync2[12]),
    .I4(sw_sync2[15]),
    .I5(sw_sync2[14]),
    .O(_000_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _058_ (
    .I0(_003_[3]),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _059_ (
    .I0(uart_cmd_dbg[3]),
    .I1(uart_rx_data_dbg[7]),
    .I2(uart_cmd_dbg[7]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _060_ (
    .I0(_004_),
    .I1(_005_),
    .O(led_next[7]),
    .S(sw_sync2[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042325828)
  ) _061_ (
    .I0(sw_sync2[12]),
    .I1(tpu_layer_complete),
    .I2(tpu_acc0[7]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[14]),
    .O(_003_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0aaf0f033333333)
  ) _062_ (
    .I0(uart_rx_data_dbg[0]),
    .I1(_025_[1]),
    .I2(uart_state_dbg[0]),
    .I3(sw_sync2[14]),
    .I4(sw_sync2[13]),
    .I5(sw_sync2[15]),
    .O(led_next[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252641501)
  ) _063_ (
    .I0(tpu_mlp_state[0]),
    .I1(sw_sync2[13]),
    .I2(tpu_acc0[0]),
    .I3(sw_sync2[12]),
    .I4(sw_sync2[14]),
    .O(_025_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000f3bbf3f3)
  ) _064_ (
    .I0(uart_rx_data_dbg[1]),
    .I1(sw_sync2[15]),
    .I2(uart_state_dbg[1]),
    .I3(sw_sync2[14]),
    .I4(sw_sync2[13]),
    .I5(_026_[5]),
    .O(led_next[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f0f000000dd)
  ) _065_ (
    .I0(tpu_mlp_state[1]),
    .I1(sw_sync2[12]),
    .I2(tpu_acc0[1]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[15]),
    .I5(sw_sync2[14]),
    .O(_026_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0aaf0f033333333)
  ) _066_ (
    .I0(uart_rx_data_dbg[2]),
    .I1(_027_[1]),
    .I2(uart_state_dbg[2]),
    .I3(sw_sync2[14]),
    .I4(sw_sync2[13]),
    .I5(sw_sync2[15]),
    .O(led_next[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252641501)
  ) _067_ (
    .I0(tpu_mlp_state[2]),
    .I1(sw_sync2[13]),
    .I2(tpu_acc0[2]),
    .I3(sw_sync2[12]),
    .I4(sw_sync2[14]),
    .O(_027_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000f3bbf3f3)
  ) _068_ (
    .I0(uart_rx_data_dbg[3]),
    .I1(sw_sync2[15]),
    .I2(uart_state_dbg[3]),
    .I3(sw_sync2[14]),
    .I4(sw_sync2[13]),
    .I5(_028_[5]),
    .O(led_next[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f0f000000dd)
  ) _069_ (
    .I0(tpu_mlp_state[3]),
    .I1(sw_sync2[12]),
    .I2(tpu_acc0[3]),
    .I3(sw_sync2[13]),
    .I4(sw_sync2[15]),
    .I5(sw_sync2[14]),
    .O(_028_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _070_ (
    .I(rst_counter[4]),
    .O(_008_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _071_ (
    .I(rst_counter[3]),
    .O(_008_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _072_ (
    .I(rst_counter[2]),
    .O(_008_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _073_ (
    .I(rst_counter[1]),
    .O(_008_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _074_ (
    .I(rst_counter[7]),
    .O(_008_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _075_ (
    .I(rst_counter[6]),
    .O(_008_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _076_ (
    .I(rst_counter[5]),
    .O(_008_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59.28-59.46|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _077_ (
    .CI(1'h0),
    .CO(_007_[3:0]),
    .CYINIT(1'h1),
    .DI(rst_counter[3:0]),
    .O(_009_[3:0]),
    .S({ _008_[3:1], rst_counter[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:59.28-59.46|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _078_ (
    .CI(_007_[3]),
    .CO(_007_[7:4]),
    .CYINIT(1'h0),
    .DI(rst_counter[7:4]),
    .O(_009_[7:4]),
    .S(_008_[7:4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _079_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[0]),
    .Q(led_reg[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _080_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[1]),
    .Q(led_reg[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _081_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[2]),
    .Q(led_reg[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _082_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[3]),
    .Q(led_reg[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _083_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[4]),
    .Q(led_reg[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _084_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[5]),
    .Q(led_reg[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _085_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[6]),
    .Q(led_reg[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _086_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[7]),
    .Q(led_reg[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _087_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[8]),
    .Q(led_reg[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _088_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[9]),
    .Q(led_reg[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _089_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[10]),
    .Q(led_reg[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _090_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[11]),
    .Q(led_reg[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _091_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[12]),
    .Q(led_reg[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _092_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[13]),
    .Q(led_reg[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _093_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[14]),
    .Q(led_reg[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:223.5-229.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _094_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(led_next[15]),
    .Q(led_reg[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _095_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[0]),
    .Q(rst_counter[0]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _096_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[1]),
    .Q(rst_counter[1]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _097_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[2]),
    .Q(rst_counter[2]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _098_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[3]),
    .Q(rst_counter[3]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _099_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[4]),
    .Q(rst_counter[4]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _100_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[5]),
    .Q(rst_counter[5]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _101_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[6]),
    .Q(rst_counter[6]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:55.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _102_ (
    .C(clk_100mhz),
    .CE(rst),
    .D(_009_[7]),
    .Q(rst_counter[7]),
    .S(btnC_sync2)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _103_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(_012_[12]),
    .Q(sw_sync1[12]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _104_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(_012_[13]),
    .Q(sw_sync1[13]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _105_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(_012_[14]),
    .Q(sw_sync1[14]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _106_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(_012_[15]),
    .Q(sw_sync1[15]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _107_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(sw_sync1[12]),
    .Q(sw_sync2[12]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _108_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(sw_sync1[13]),
    .Q(sw_sync2[13]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _109_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(sw_sync1[14]),
    .Q(sw_sync2[14]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:141.5-144.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _110_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(sw_sync1[15]),
    .Q(sw_sync2[15]),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:49.5-52.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _111_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(_010_),
    .Q(btnC_sync1),
    .R(1'h0)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:49.5-52.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _112_ (
    .C(clk_100mhz),
    .CE(1'h1),
    .D(btnC_sync1),
    .Q(btnC_sync2),
    .R(1'h0)
  );
  (* keep = 32'd1 *)
  IBUF _114_ (
    .I(btnC),
    .O(_010_)
  );
  (* keep = 32'd1 *)
  IBUF _115_ (
    .I(clk),
    .O(_011_)
  );
  (* keep = 32'd1 *)
  OBUF _116_ (
    .I(led_reg[0]),
    .O(led[0])
  );
  (* keep = 32'd1 *)
  OBUF _117_ (
    .I(led_reg[1]),
    .O(led[1])
  );
  (* keep = 32'd1 *)
  OBUF _118_ (
    .I(led_reg[10]),
    .O(led[10])
  );
  (* keep = 32'd1 *)
  OBUF _119_ (
    .I(led_reg[11]),
    .O(led[11])
  );
  (* keep = 32'd1 *)
  OBUF _120_ (
    .I(led_reg[12]),
    .O(led[12])
  );
  (* keep = 32'd1 *)
  OBUF _121_ (
    .I(led_reg[13]),
    .O(led[13])
  );
  (* keep = 32'd1 *)
  OBUF _122_ (
    .I(led_reg[14]),
    .O(led[14])
  );
  (* keep = 32'd1 *)
  OBUF _123_ (
    .I(led_reg[15]),
    .O(led[15])
  );
  (* keep = 32'd1 *)
  OBUF _124_ (
    .I(led_reg[2]),
    .O(led[2])
  );
  (* keep = 32'd1 *)
  OBUF _125_ (
    .I(led_reg[3]),
    .O(led[3])
  );
  (* keep = 32'd1 *)
  OBUF _126_ (
    .I(led_reg[4]),
    .O(led[4])
  );
  (* keep = 32'd1 *)
  OBUF _127_ (
    .I(led_reg[5]),
    .O(led[5])
  );
  (* keep = 32'd1 *)
  OBUF _128_ (
    .I(led_reg[6]),
    .O(led[6])
  );
  (* keep = 32'd1 *)
  OBUF _129_ (
    .I(led_reg[7]),
    .O(led[7])
  );
  (* keep = 32'd1 *)
  OBUF _130_ (
    .I(led_reg[8]),
    .O(led[8])
  );
  (* keep = 32'd1 *)
  OBUF _131_ (
    .I(led_reg[9]),
    .O(led[9])
  );
  (* keep = 32'd1 *)
  IBUF _132_ (
    .I(sw[0]),
    .O(_012_[0])
  );
  (* keep = 32'd1 *)
  IBUF _133_ (
    .I(sw[1]),
    .O(_012_[1])
  );
  (* keep = 32'd1 *)
  IBUF _134_ (
    .I(sw[10]),
    .O(_012_[10])
  );
  (* keep = 32'd1 *)
  IBUF _135_ (
    .I(sw[11]),
    .O(_012_[11])
  );
  (* keep = 32'd1 *)
  IBUF _136_ (
    .I(sw[12]),
    .O(_012_[12])
  );
  (* keep = 32'd1 *)
  IBUF _137_ (
    .I(sw[13]),
    .O(_012_[13])
  );
  (* keep = 32'd1 *)
  IBUF _138_ (
    .I(sw[14]),
    .O(_012_[14])
  );
  (* keep = 32'd1 *)
  IBUF _139_ (
    .I(sw[15]),
    .O(_012_[15])
  );
  (* keep = 32'd1 *)
  IBUF _140_ (
    .I(sw[2]),
    .O(_012_[2])
  );
  (* keep = 32'd1 *)
  IBUF _141_ (
    .I(sw[3]),
    .O(_012_[3])
  );
  (* keep = 32'd1 *)
  IBUF _142_ (
    .I(sw[4]),
    .O(_012_[4])
  );
  (* keep = 32'd1 *)
  IBUF _143_ (
    .I(sw[5]),
    .O(_012_[5])
  );
  (* keep = 32'd1 *)
  IBUF _144_ (
    .I(sw[6]),
    .O(_012_[6])
  );
  (* keep = 32'd1 *)
  IBUF _145_ (
    .I(sw[7]),
    .O(_012_[7])
  );
  (* keep = 32'd1 *)
  IBUF _146_ (
    .I(sw[8]),
    .O(_012_[8])
  );
  (* keep = 32'd1 *)
  IBUF _147_ (
    .I(sw[9]),
    .O(_012_[9])
  );
  (* keep = 32'd1 *)
  IBUF _148_ (
    .I(uart_rx),
    .O(_020_[1])
  );
  (* keep = 32'd1 *)
  OBUF _149_ (
    .I(_022_[0]),
    .O(uart_tx)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:37.10-40.6" *)
  BUFG bufg_inst (
    .I(_011_),
    .O(clk_100mhz)
  );
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/basys3_top.sv:102.7-124.6" *)
  \$paramod$90e6c1c3bcf1d6d4de7201f9535341d4dc0dae4e\tpu_top  tpu_inst (
    .clk(clk_100mhz),
    .mlp_acc0_dbg(tpu_acc0),
    .mlp_acc1_dbg(tpu_acc1),
    .mlp_acc_valid_dbg(tpu_acc_valid),
    .mlp_cycle_cnt_dbg(tpu_mlp_cycle_cnt),
    .mlp_layer_complete_dbg(tpu_layer_complete),
    .mlp_layer_dbg(tpu_mlp_layer),
    .mlp_state_dbg(tpu_mlp_state),
    .rst(rst),
    .uart_byte_count_dbg(uart_byte_count_dbg),
    .uart_cmd_dbg(uart_cmd_dbg),
    .uart_resp_idx_dbg(uart_resp_idx_dbg),
    .uart_rx(_020_[1]),
    .uart_rx_data_dbg(uart_rx_data_dbg),
    .uart_rx_valid_dbg(uart_rx_valid_dbg),
    .uart_start_mlp_dbg(uart_start_mlp_dbg),
    .uart_state_dbg(uart_state_dbg),
    .uart_tx(_022_[0]),
    .uart_tx_ready_dbg(uart_tx_ready_dbg),
    .uart_tx_valid_dbg(uart_tx_valid_dbg),
    .uart_weights_ready_dbg(uart_weights_ready_dbg)
  );
  always @(posedge clk_100mhz) begin
    if (_006_) begin
      $write("[BASYS3_TOP] rst=%1d, rst_counter=0x%02h, tpu_mlp_state=%2d, tpu_mlp_cycle_cnt=%2d, tpu_mlp_acc0=%11d, uart_state=%2d\n", $unsigned(rst), $unsigned(rst_counter), $unsigned(tpu_mlp_state), $unsigned(tpu_mlp_cycle_cnt), $signed(tpu_acc0), $unsigned(uart_state_dbg));
    end
  end
  assign _020_[0] = sw_sync2[12];
  assign { _015_[5:3], _015_[1:0] } = { sw_sync2[15:13], tpu_acc0[15], uart_weights_ready_dbg };
  assign { _003_[6:4], _003_[2:0] } = { sw_sync2[15:13], uart_cmd_dbg[7], uart_rx_data_dbg[7], uart_cmd_dbg[3] };
  assign _021_[5:1] = { sw_sync2[15:13], uart_byte_count_dbg[1], tpu_acc0[9] };
  assign { _017_[5:4], _017_[2:0] } = { sw_sync2[15:14], uart_weights_ready_dbg, uart_tx_valid_dbg, sw_sync2[13] };
  assign { _016_[5:4], _016_[2:0] } = { sw_sync2[15:14], uart_start_mlp_dbg, uart_rx_valid_dbg, sw_sync2[13] };
  assign { _025_[5:2], _025_[0] } = { sw_sync2[15], sw_sync2[13], sw_sync2[14], uart_state_dbg[0], uart_rx_data_dbg[0] };
  assign _014_[5:1] = { rst_counter[2], rst_counter[3], rst_counter[0], _013_[4], rst_counter[1] };
  assign _022_[5:2] = { sw_sync2[15:13], uart_byte_count_dbg[2] };
  assign { _024_[5:4], _024_[2], _024_[0] } = { sw_sync2[15:14], tpu_acc0[5], sw_sync2[13] };
  assign _026_[4:0] = { sw_sync2[13], sw_sync2[14], uart_state_dbg[1], sw_sync2[15], uart_rx_data_dbg[1] };
  assign _013_[3:0] = { rst_counter[0], rst_counter[1], rst_counter[2], rst_counter[3] };
  assign { _019_[5:2], _019_[0] } = { sw_sync2[15], sw_sync2[13], sw_sync2[14], uart_byte_count_dbg[0], uart_rx_valid_dbg };
  assign { _027_[5:2], _027_[0] } = { sw_sync2[15], sw_sync2[13], sw_sync2[14], uart_state_dbg[2], uart_rx_data_dbg[2] };
  assign { _018_[5:4], _018_[2:0] } = { sw_sync2[15:14], uart_tx_ready_dbg, uart_resp_idx_dbg[1], sw_sync2[13] };
  assign { _000_[6], _000_[4:0] } = { sw_sync2[14], sw_sync2[15], sw_sync2[13], uart_cmd_dbg[6], uart_rx_data_dbg[6], uart_cmd_dbg[2] };
  assign _028_[4:0] = { sw_sync2[13], sw_sync2[14], uart_state_dbg[3], sw_sync2[15], uart_rx_data_dbg[3] };
  assign _008_[0] = rst_counter[0];
  assign debug_led_test = { sw_sync2[13:12], sw_sync2[13:12], sw_sync2[13:12], sw_sync2[13:12], sw_sync2[13:12], sw_sync2[13:12], sw_sync2[13:12], sw_sync2[13:12] };
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:3.1-74.10" *)
module dual_weight_fifo(clk, reset, push_col0, push_col1, data_in, pop, col0_out, col1_out, col1_raw);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:4.24-4.27" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:5.24-5.29" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:8.24-8.33" *)
  input push_col0;
  wire push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:9.24-9.33" *)
  input push_col1;
  wire push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:10.24-10.31" *)
  input [7:0] data_in;
  wire [7:0] data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:13.24-13.27" *)
  input pop;
  wire pop;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:14.24-14.32" *)
  output [7:0] col0_out;
  wire [7:0] col0_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:15.24-15.32" *)
  output [7:0] col1_out;
  wire [7:0] col1_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:17.24-17.32" *)
  output [7:0] col1_raw;
  wire [7:0] col1_raw;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:54.28-54.42|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" *)
  wire [1:0] _028_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:54.28-54.42|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _029_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:57.28-57.42|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" *)
  wire [1:0] _030_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:57.28-57.42|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _031_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:64.28-64.42|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" *)
  wire [1:0] _032_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:64.28-64.42|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _033_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:69.28-69.42|/opt/homebrew/bin/../share/yosys/techmap.v:287.21-287.22" *)
  wire [1:0] _034_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:69.28-69.42|/opt/homebrew/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [1:0] _035_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _036_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _037_;
  wire [7:0] \queue0[0] ;
  wire [7:0] \queue0[1] ;
  wire [7:0] \queue0[2] ;
  wire [7:0] \queue0[3] ;
  wire [7:0] \queue1[0] ;
  wire [7:0] \queue1[1] ;
  wire [7:0] \queue1[2] ;
  wire [7:0] \queue1[3] ;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:25.26-25.33" *)
  wire [1:0] rd_ptr0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:26.26-26.33" *)
  wire [1:0] rd_ptr1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:25.17-25.24" *)
  wire [1:0] wr_ptr0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:26.17-26.24" *)
  wire [1:0] wr_ptr1;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff10)
  ) _038_ (
    .I0(wr_ptr0[0]),
    .I1(wr_ptr0[1]),
    .I2(push_col0),
    .I3(reset),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _039_ (
    .I0(wr_ptr0[1]),
    .I1(wr_ptr0[0]),
    .I2(push_col0),
    .I3(reset),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _040_ (
    .I0(wr_ptr0[0]),
    .I1(wr_ptr0[1]),
    .I2(push_col0),
    .I3(reset),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff10)
  ) _041_ (
    .I0(wr_ptr1[0]),
    .I1(wr_ptr1[1]),
    .I2(push_col1),
    .I3(reset),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _042_ (
    .I0(wr_ptr1[1]),
    .I1(wr_ptr1[0]),
    .I2(push_col1),
    .I3(reset),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _043_ (
    .I0(wr_ptr1[0]),
    .I1(wr_ptr1[1]),
    .I2(push_col1),
    .I3(reset),
    .O(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _044_ (
    .I0(wr_ptr1[0]),
    .I1(wr_ptr1[1]),
    .I2(push_col1),
    .I3(reset),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _045_ (
    .I0(wr_ptr0[0]),
    .I1(wr_ptr0[1]),
    .I2(push_col0),
    .I3(reset),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _046_ (
    .I0(wr_ptr0[0]),
    .I1(wr_ptr0[1]),
    .O(_029_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _047_ (
    .I0(rd_ptr0[0]),
    .I1(rd_ptr0[1]),
    .O(_031_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _048_ (
    .I0(wr_ptr1[0]),
    .I1(wr_ptr1[1]),
    .O(_033_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _049_ (
    .I0(rd_ptr1[0]),
    .I1(rd_ptr1[1]),
    .O(_035_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _050_ (
    .I0(reset),
    .I1(data_in[0]),
    .I2(push_col1),
    .O(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _051_ (
    .I0(reset),
    .I1(data_in[1]),
    .I2(push_col1),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _052_ (
    .I0(reset),
    .I1(data_in[2]),
    .I2(push_col1),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _053_ (
    .I0(reset),
    .I1(data_in[3]),
    .I2(push_col1),
    .O(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _054_ (
    .I0(reset),
    .I1(data_in[4]),
    .I2(push_col1),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _055_ (
    .I0(reset),
    .I1(data_in[5]),
    .I2(push_col1),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _056_ (
    .I0(reset),
    .I1(data_in[6]),
    .I2(push_col1),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _057_ (
    .I0(reset),
    .I1(data_in[7]),
    .I2(push_col1),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _058_ (
    .I0(reset),
    .I1(data_in[0]),
    .I2(push_col0),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _059_ (
    .I0(reset),
    .I1(data_in[1]),
    .I2(push_col0),
    .O(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _060_ (
    .I0(reset),
    .I1(data_in[2]),
    .I2(push_col0),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _061_ (
    .I0(reset),
    .I1(data_in[3]),
    .I2(push_col0),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _062_ (
    .I0(reset),
    .I1(data_in[4]),
    .I2(push_col0),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _063_ (
    .I0(reset),
    .I1(data_in[5]),
    .I2(push_col0),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _064_ (
    .I0(reset),
    .I1(data_in[6]),
    .I2(push_col0),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _065_ (
    .I0(reset),
    .I1(data_in[7]),
    .I2(push_col0),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _066_ (
    .I0(rd_ptr1[0]),
    .I1(pop),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h78)
  ) _067_ (
    .I0(rd_ptr1[0]),
    .I1(pop),
    .I2(rd_ptr1[1]),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _068_ (
    .I0(rd_ptr0[0]),
    .I1(pop),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h78)
  ) _069_ (
    .I0(rd_ptr0[0]),
    .I1(pop),
    .I2(rd_ptr0[1]),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccff00aaaa)
  ) _070_ (
    .I0(\queue1[0] [0]),
    .I1(\queue1[1] [0]),
    .I2(\queue1[3] [0]),
    .I3(\queue1[2] [0]),
    .I4(_037_[5]),
    .I5(_037_[4]),
    .O(col1_raw[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _071_ (
    .I0(\queue1[0] [1]),
    .I1(\queue1[2] [1]),
    .I2(\queue1[1] [1]),
    .I3(\queue1[3] [1]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _072_ (
    .I0(\queue1[0] [2]),
    .I1(\queue1[2] [2]),
    .I2(\queue1[1] [2]),
    .I3(\queue1[3] [2]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _073_ (
    .I0(\queue1[0] [3]),
    .I1(\queue1[2] [3]),
    .I2(\queue1[1] [3]),
    .I3(\queue1[3] [3]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _074_ (
    .I0(\queue1[0] [4]),
    .I1(\queue1[2] [4]),
    .I2(\queue1[1] [4]),
    .I3(\queue1[3] [4]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _075_ (
    .I0(\queue1[0] [5]),
    .I1(\queue1[2] [5]),
    .I2(\queue1[1] [5]),
    .I3(\queue1[3] [5]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _076_ (
    .I0(\queue1[0] [6]),
    .I1(\queue1[2] [6]),
    .I2(\queue1[1] [6]),
    .I3(\queue1[3] [6]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _077_ (
    .I0(\queue1[0] [7]),
    .I1(\queue1[2] [7]),
    .I2(\queue1[1] [7]),
    .I3(\queue1[3] [7]),
    .I4(_037_[4]),
    .I5(_037_[5]),
    .O(col1_raw[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccff00aaaa)
  ) _078_ (
    .I0(\queue0[0] [0]),
    .I1(\queue0[1] [0]),
    .I2(\queue0[3] [0]),
    .I3(\queue0[2] [0]),
    .I4(_036_[5]),
    .I5(_036_[4]),
    .O(col0_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _079_ (
    .I0(\queue0[0] [1]),
    .I1(\queue0[2] [1]),
    .I2(\queue0[1] [1]),
    .I3(\queue0[3] [1]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _080_ (
    .I0(\queue0[0] [2]),
    .I1(\queue0[2] [2]),
    .I2(\queue0[1] [2]),
    .I3(\queue0[3] [2]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _081_ (
    .I0(\queue0[0] [3]),
    .I1(\queue0[2] [3]),
    .I2(\queue0[1] [3]),
    .I3(\queue0[3] [3]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _082_ (
    .I0(\queue0[0] [4]),
    .I1(\queue0[2] [4]),
    .I2(\queue0[1] [4]),
    .I3(\queue0[3] [4]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _083_ (
    .I0(\queue0[0] [5]),
    .I1(\queue0[2] [5]),
    .I2(\queue0[1] [5]),
    .I3(\queue0[3] [5]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _084_ (
    .I0(\queue0[0] [6]),
    .I1(\queue0[2] [6]),
    .I2(\queue0[1] [6]),
    .I3(\queue0[3] [6]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _085_ (
    .I0(\queue0[0] [7]),
    .I1(\queue0[2] [7]),
    .I2(\queue0[1] [7]),
    .I3(\queue0[3] [7]),
    .I4(_036_[4]),
    .I5(_036_[5]),
    .O(col0_out[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _086_ (
    .I(wr_ptr0[0]),
    .O(_028_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _087_ (
    .I(rd_ptr0[0]),
    .O(_030_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _088_ (
    .I(wr_ptr1[0]),
    .O(_032_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _089_ (
    .I(rd_ptr1[0]),
    .O(_034_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _090_ (
    .C(clk),
    .CE(_000_),
    .D(_018_),
    .Q(\queue1[2] [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _091_ (
    .C(clk),
    .CE(_000_),
    .D(_019_),
    .Q(\queue1[2] [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _092_ (
    .C(clk),
    .CE(_000_),
    .D(_020_),
    .Q(\queue1[2] [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _093_ (
    .C(clk),
    .CE(_000_),
    .D(_021_),
    .Q(\queue1[2] [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _094_ (
    .C(clk),
    .CE(_000_),
    .D(_022_),
    .Q(\queue1[2] [4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _095_ (
    .C(clk),
    .CE(_000_),
    .D(_023_),
    .Q(\queue1[2] [5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _096_ (
    .C(clk),
    .CE(_000_),
    .D(_024_),
    .Q(\queue1[2] [6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _097_ (
    .C(clk),
    .CE(_000_),
    .D(_025_),
    .Q(\queue1[2] [7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _098_ (
    .C(clk),
    .CE(_001_),
    .D(_018_),
    .Q(\queue1[1] [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _099_ (
    .C(clk),
    .CE(_001_),
    .D(_019_),
    .Q(\queue1[1] [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _100_ (
    .C(clk),
    .CE(_001_),
    .D(_020_),
    .Q(\queue1[1] [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _101_ (
    .C(clk),
    .CE(_001_),
    .D(_021_),
    .Q(\queue1[1] [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _102_ (
    .C(clk),
    .CE(_001_),
    .D(_022_),
    .Q(\queue1[1] [4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _103_ (
    .C(clk),
    .CE(_001_),
    .D(_023_),
    .Q(\queue1[1] [5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _104_ (
    .C(clk),
    .CE(_001_),
    .D(_024_),
    .Q(\queue1[1] [6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _105_ (
    .C(clk),
    .CE(_001_),
    .D(_025_),
    .Q(\queue1[1] [7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _106_ (
    .C(clk),
    .CE(_002_),
    .D(_018_),
    .Q(\queue1[0] [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _107_ (
    .C(clk),
    .CE(_002_),
    .D(_019_),
    .Q(\queue1[0] [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _108_ (
    .C(clk),
    .CE(_002_),
    .D(_020_),
    .Q(\queue1[0] [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _109_ (
    .C(clk),
    .CE(_002_),
    .D(_021_),
    .Q(\queue1[0] [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _110_ (
    .C(clk),
    .CE(_002_),
    .D(_022_),
    .Q(\queue1[0] [4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _111_ (
    .C(clk),
    .CE(_002_),
    .D(_023_),
    .Q(\queue1[0] [5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _112_ (
    .C(clk),
    .CE(_002_),
    .D(_024_),
    .Q(\queue1[0] [6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _113_ (
    .C(clk),
    .CE(_002_),
    .D(_025_),
    .Q(\queue1[0] [7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _114_ (
    .C(clk),
    .CE(_003_),
    .D(_010_),
    .Q(\queue0[2] [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _115_ (
    .C(clk),
    .CE(_003_),
    .D(_011_),
    .Q(\queue0[2] [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _116_ (
    .C(clk),
    .CE(_003_),
    .D(_012_),
    .Q(\queue0[2] [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _117_ (
    .C(clk),
    .CE(_003_),
    .D(_013_),
    .Q(\queue0[2] [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _118_ (
    .C(clk),
    .CE(_003_),
    .D(_014_),
    .Q(\queue0[2] [4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _119_ (
    .C(clk),
    .CE(_003_),
    .D(_015_),
    .Q(\queue0[2] [5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _120_ (
    .C(clk),
    .CE(_003_),
    .D(_016_),
    .Q(\queue0[2] [6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _121_ (
    .C(clk),
    .CE(_003_),
    .D(_017_),
    .Q(\queue0[2] [7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _122_ (
    .C(clk),
    .CE(_004_),
    .D(_010_),
    .Q(\queue0[1] [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _123_ (
    .C(clk),
    .CE(_004_),
    .D(_011_),
    .Q(\queue0[1] [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _124_ (
    .C(clk),
    .CE(_004_),
    .D(_012_),
    .Q(\queue0[1] [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _125_ (
    .C(clk),
    .CE(_004_),
    .D(_013_),
    .Q(\queue0[1] [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _126_ (
    .C(clk),
    .CE(_004_),
    .D(_014_),
    .Q(\queue0[1] [4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _127_ (
    .C(clk),
    .CE(_004_),
    .D(_015_),
    .Q(\queue0[1] [5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _128_ (
    .C(clk),
    .CE(_004_),
    .D(_016_),
    .Q(\queue0[1] [6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _129_ (
    .C(clk),
    .CE(_004_),
    .D(_017_),
    .Q(\queue0[1] [7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _130_ (
    .C(clk),
    .CE(_005_),
    .D(_010_),
    .Q(\queue0[0] [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _131_ (
    .C(clk),
    .CE(_005_),
    .D(_011_),
    .Q(\queue0[0] [1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _132_ (
    .C(clk),
    .CE(_005_),
    .D(_012_),
    .Q(\queue0[0] [2]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _133_ (
    .C(clk),
    .CE(_005_),
    .D(_013_),
    .Q(\queue0[0] [3]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _134_ (
    .C(clk),
    .CE(_005_),
    .D(_014_),
    .Q(\queue0[0] [4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _135_ (
    .C(clk),
    .CE(_005_),
    .D(_015_),
    .Q(\queue0[0] [5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _136_ (
    .C(clk),
    .CE(_005_),
    .D(_016_),
    .Q(\queue0[0] [6]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _137_ (
    .C(clk),
    .CE(_005_),
    .D(_017_),
    .Q(\queue0[0] [7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _138_ (
    .C(clk),
    .CE(_026_),
    .D(_010_),
    .Q(\queue0[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _139_ (
    .C(clk),
    .CE(_026_),
    .D(_011_),
    .Q(\queue0[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _140_ (
    .C(clk),
    .CE(_026_),
    .D(_012_),
    .Q(\queue0[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _141_ (
    .C(clk),
    .CE(_026_),
    .D(_013_),
    .Q(\queue0[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _142_ (
    .C(clk),
    .CE(_026_),
    .D(_014_),
    .Q(\queue0[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _143_ (
    .C(clk),
    .CE(_026_),
    .D(_015_),
    .Q(\queue0[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _144_ (
    .C(clk),
    .CE(_026_),
    .D(_016_),
    .Q(\queue0[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _145_ (
    .C(clk),
    .CE(_026_),
    .D(_017_),
    .Q(\queue0[3] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _146_ (
    .C(clk),
    .CE(_027_),
    .D(_018_),
    .Q(\queue1[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _147_ (
    .C(clk),
    .CE(_027_),
    .D(_019_),
    .Q(\queue1[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _148_ (
    .C(clk),
    .CE(_027_),
    .D(_020_),
    .Q(\queue1[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _149_ (
    .C(clk),
    .CE(_027_),
    .D(_021_),
    .Q(\queue1[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _150_ (
    .C(clk),
    .CE(_027_),
    .D(_022_),
    .Q(\queue1[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _151_ (
    .C(clk),
    .CE(_027_),
    .D(_023_),
    .Q(\queue1[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _152_ (
    .C(clk),
    .CE(_027_),
    .D(_024_),
    .Q(\queue1[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _153_ (
    .C(clk),
    .CE(_027_),
    .D(_025_),
    .Q(\queue1[3] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _154_ (
    .C(clk),
    .CE(1'h1),
    .D(_008_),
    .Q(_037_[4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _155_ (
    .C(clk),
    .CE(1'h1),
    .D(_009_),
    .Q(_037_[5]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _156_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_),
    .Q(_036_[4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _157_ (
    .C(clk),
    .CE(1'h1),
    .D(_007_),
    .Q(_036_[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _158_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[0]),
    .Q(col1_out[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _159_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[1]),
    .Q(col1_out[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _160_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[2]),
    .Q(col1_out[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _161_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[3]),
    .Q(col1_out[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _162_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[4]),
    .Q(col1_out[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _163_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[5]),
    .Q(col1_out[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _164_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[6]),
    .Q(col1_out[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _165_ (
    .C(clk),
    .CE(pop),
    .D(col1_raw[7]),
    .Q(col1_out[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _166_ (
    .C(clk),
    .CE(push_col0),
    .D(_028_[0]),
    .Q(wr_ptr0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _167_ (
    .C(clk),
    .CE(push_col0),
    .D(_029_[1]),
    .Q(wr_ptr0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _168_ (
    .C(clk),
    .CE(pop),
    .D(_030_[0]),
    .Q(rd_ptr0[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _169_ (
    .C(clk),
    .CE(pop),
    .D(_031_[1]),
    .Q(rd_ptr0[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _170_ (
    .C(clk),
    .CE(push_col1),
    .D(_032_[0]),
    .Q(wr_ptr1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _171_ (
    .C(clk),
    .CE(push_col1),
    .D(_033_[1]),
    .Q(wr_ptr1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _172_ (
    .C(clk),
    .CE(pop),
    .D(_034_[0]),
    .Q(rd_ptr1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/dual_weight_fifo.sv:34.5-72.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _173_ (
    .C(clk),
    .CE(pop),
    .D(_035_[1]),
    .Q(rd_ptr1[1]),
    .R(reset)
  );
  assign _036_[3:0] = { \queue0[3] [7], \queue0[1] [7], \queue0[2] [7], \queue0[0] [7] };
  assign _037_[3:0] = { \queue1[3] [7], \queue1[1] [7], \queue1[2] [7], \queue1[0] [7] };
  assign _028_[1] = wr_ptr0[1];
  assign _029_[0] = _028_[0];
  assign _030_[1] = rd_ptr0[1];
  assign _031_[0] = _030_[0];
  assign _032_[1] = wr_ptr1[1];
  assign _033_[0] = _032_[0];
  assign _034_[1] = rd_ptr1[1];
  assign _035_[0] = _034_[0];
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:4.1-30.10" *)
module loss_block(clk, reset, valid_in, data_in, target_in, valid_out, loss_out);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:5.25-5.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:6.25-6.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:7.25-7.33" *)
  input valid_in;
  wire valid_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:8.32-8.39" *)
  input [31:0] data_in;
  wire [31:0] data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:9.32-9.41" *)
  input [31:0] target_in;
  wire [31:0] target_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:10.25-10.34" *)
  output valid_out;
  wire valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:11.32-11.40" *)
  output [31:0] loss_out;
  wire [31:0] loss_out;
  wire _000_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:128.21-128.23" *)
  wire [31:0] _001_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _002_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _003_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _004_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _005_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _006_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _007_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _008_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _009_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _010_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _011_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _012_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _013_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [0:0] _014_;
  wire [30:0] abs_diff;
  wire [22:0] diff;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _015_ (
    .I0(data_in[0]),
    .I1(target_in[0]),
    .O(_005_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _016_ (
    .I0(data_in[1]),
    .I1(target_in[1]),
    .O(_005_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _017_ (
    .I0(data_in[2]),
    .I1(target_in[2]),
    .O(_005_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _018_ (
    .I0(data_in[3]),
    .I1(target_in[3]),
    .O(_005_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _019_ (
    .I0(data_in[4]),
    .I1(target_in[4]),
    .O(_005_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _020_ (
    .I0(data_in[5]),
    .I1(target_in[5]),
    .O(_005_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _021_ (
    .I0(data_in[6]),
    .I1(target_in[6]),
    .O(_005_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _022_ (
    .I0(data_in[7]),
    .I1(target_in[7]),
    .O(_005_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _023_ (
    .I0(data_in[8]),
    .I1(target_in[8]),
    .O(_005_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _024_ (
    .I0(data_in[9]),
    .I1(target_in[9]),
    .O(_005_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _025_ (
    .I0(data_in[10]),
    .I1(target_in[10]),
    .O(_005_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _026_ (
    .I0(data_in[11]),
    .I1(target_in[11]),
    .O(_005_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _027_ (
    .I0(data_in[12]),
    .I1(target_in[12]),
    .O(_005_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _028_ (
    .I0(data_in[13]),
    .I1(target_in[13]),
    .O(_005_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _029_ (
    .I0(data_in[14]),
    .I1(target_in[14]),
    .O(_005_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _030_ (
    .I0(data_in[15]),
    .I1(target_in[15]),
    .O(_005_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _031_ (
    .I0(data_in[16]),
    .I1(target_in[16]),
    .O(_005_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _032_ (
    .I0(data_in[17]),
    .I1(target_in[17]),
    .O(_005_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _033_ (
    .I0(data_in[18]),
    .I1(target_in[18]),
    .O(_005_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _034_ (
    .I0(data_in[19]),
    .I1(target_in[19]),
    .O(_005_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _035_ (
    .I0(data_in[20]),
    .I1(target_in[20]),
    .O(_005_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _036_ (
    .I0(data_in[21]),
    .I1(target_in[21]),
    .O(_005_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _037_ (
    .I0(data_in[22]),
    .I1(target_in[22]),
    .O(_005_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _038_ (
    .I0(data_in[23]),
    .I1(target_in[23]),
    .O(_005_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _039_ (
    .I0(data_in[24]),
    .I1(target_in[24]),
    .O(_005_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _040_ (
    .I0(data_in[25]),
    .I1(target_in[25]),
    .O(_005_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _041_ (
    .I0(data_in[26]),
    .I1(target_in[26]),
    .O(_005_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _042_ (
    .I0(data_in[27]),
    .I1(target_in[27]),
    .O(_005_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _043_ (
    .I0(data_in[28]),
    .I1(target_in[28]),
    .O(_005_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _044_ (
    .I0(data_in[29]),
    .I1(target_in[29]),
    .O(_005_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _045_ (
    .I0(data_in[30]),
    .I1(target_in[30]),
    .O(_005_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _046_ (
    .I0(data_in[31]),
    .I1(target_in[31]),
    .O(_005_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _047_ (
    .I0(reset),
    .I1(_014_),
    .O(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _048_ (
    .I0(_003_[0]),
    .I1(diff[0]),
    .I2(_014_),
    .O(abs_diff[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _049_ (
    .I0(diff[1]),
    .I1(_003_[1]),
    .I2(_014_),
    .O(abs_diff[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _050_ (
    .I0(diff[2]),
    .I1(_003_[2]),
    .I2(_014_),
    .O(abs_diff[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _051_ (
    .I0(diff[3]),
    .I1(_003_[3]),
    .I2(_014_),
    .O(abs_diff[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _052_ (
    .I0(diff[4]),
    .I1(_003_[4]),
    .I2(_014_),
    .O(abs_diff[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _053_ (
    .I0(diff[5]),
    .I1(_003_[5]),
    .I2(_014_),
    .O(abs_diff[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _054_ (
    .I0(diff[6]),
    .I1(_003_[6]),
    .I2(_014_),
    .O(abs_diff[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _055_ (
    .I0(diff[7]),
    .I1(_003_[7]),
    .I2(_014_),
    .O(abs_diff[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _056_ (
    .I0(diff[8]),
    .I1(_003_[8]),
    .I2(_014_),
    .O(abs_diff[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _057_ (
    .I0(diff[9]),
    .I1(_003_[9]),
    .I2(_014_),
    .O(abs_diff[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _058_ (
    .I0(diff[10]),
    .I1(_003_[10]),
    .I2(_014_),
    .O(abs_diff[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _059_ (
    .I0(diff[11]),
    .I1(_003_[11]),
    .I2(_014_),
    .O(abs_diff[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _060_ (
    .I0(diff[12]),
    .I1(_003_[12]),
    .I2(_014_),
    .O(abs_diff[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _061_ (
    .I0(diff[13]),
    .I1(_003_[13]),
    .I2(_014_),
    .O(abs_diff[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _062_ (
    .I0(diff[14]),
    .I1(_003_[14]),
    .I2(_014_),
    .O(abs_diff[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _063_ (
    .I0(diff[15]),
    .I1(_003_[15]),
    .I2(_014_),
    .O(abs_diff[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _064_ (
    .I0(diff[16]),
    .I1(_003_[16]),
    .I2(_014_),
    .O(abs_diff[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _065_ (
    .I0(diff[17]),
    .I1(_003_[17]),
    .I2(_014_),
    .O(abs_diff[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _066_ (
    .I0(diff[18]),
    .I1(_003_[18]),
    .I2(_014_),
    .O(abs_diff[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _067_ (
    .I0(diff[19]),
    .I1(_003_[19]),
    .I2(_014_),
    .O(abs_diff[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _068_ (
    .I0(diff[20]),
    .I1(_003_[20]),
    .I2(_014_),
    .O(abs_diff[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _069_ (
    .I0(diff[21]),
    .I1(_003_[21]),
    .I2(_014_),
    .O(abs_diff[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _070_ (
    .I0(diff[22]),
    .I1(_003_[22]),
    .I2(_014_),
    .O(abs_diff[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _071_ (
    .I0(_013_),
    .I1(_003_[23]),
    .I2(_014_),
    .O(abs_diff[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _072_ (
    .I0(_012_),
    .I1(_003_[24]),
    .I2(_014_),
    .O(abs_diff[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _073_ (
    .I0(_011_),
    .I1(_003_[25]),
    .I2(_014_),
    .O(abs_diff[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _074_ (
    .I0(_010_),
    .I1(_003_[26]),
    .I2(_014_),
    .O(abs_diff[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _075_ (
    .I0(_009_),
    .I1(_003_[27]),
    .I2(_014_),
    .O(abs_diff[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _076_ (
    .I0(_008_),
    .I1(_003_[28]),
    .I2(_014_),
    .O(abs_diff[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _077_ (
    .I0(_007_),
    .I1(_003_[29]),
    .I2(_014_),
    .O(abs_diff[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _078_ (
    .I0(_006_),
    .I1(_003_[30]),
    .I2(_014_),
    .O(abs_diff[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _079_ (
    .I(_014_),
    .O(_001_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _080_ (
    .I(diff[0]),
    .O(_001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _081_ (
    .I(diff[1]),
    .O(_001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _082_ (
    .I(diff[2]),
    .O(_001_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _083_ (
    .I(diff[3]),
    .O(_001_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _084_ (
    .I(diff[4]),
    .O(_001_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _085_ (
    .I(diff[5]),
    .O(_001_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _086_ (
    .I(diff[6]),
    .O(_001_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _087_ (
    .I(diff[7]),
    .O(_001_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _088_ (
    .I(diff[8]),
    .O(_001_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _089_ (
    .I(diff[9]),
    .O(_001_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _090_ (
    .I(diff[10]),
    .O(_001_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _091_ (
    .I(diff[11]),
    .O(_001_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _092_ (
    .I(diff[12]),
    .O(_001_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _093_ (
    .I(diff[13]),
    .O(_001_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _094_ (
    .I(diff[14]),
    .O(_001_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _095_ (
    .I(diff[15]),
    .O(_001_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _096_ (
    .I(diff[16]),
    .O(_001_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _097_ (
    .I(diff[17]),
    .O(_001_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _098_ (
    .I(diff[18]),
    .O(_001_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _099_ (
    .I(diff[19]),
    .O(_001_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _100_ (
    .I(diff[20]),
    .O(_001_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _101_ (
    .I(diff[21]),
    .O(_001_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _102_ (
    .I(diff[22]),
    .O(_001_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _103_ (
    .I(_013_),
    .O(_001_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _104_ (
    .I(_012_),
    .O(_001_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _105_ (
    .I(_011_),
    .O(_001_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _106_ (
    .I(_010_),
    .O(_001_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _107_ (
    .I(_009_),
    .O(_001_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _108_ (
    .I(_008_),
    .O(_001_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _109_ (
    .I(_007_),
    .O(_001_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _110_ (
    .I(_006_),
    .O(_001_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _111_ (
    .CI(1'h0),
    .CO(_002_[3:0]),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_003_[3:0]),
    .S(_001_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _112_ (
    .CI(_002_[3]),
    .CO(_002_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[7:4]),
    .S(_001_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _113_ (
    .CI(_002_[7]),
    .CO(_002_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[11:8]),
    .S(_001_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _114_ (
    .CI(_002_[11]),
    .CO(_002_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[15:12]),
    .S(_001_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _115_ (
    .CI(_002_[15]),
    .CO(_002_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[19:16]),
    .S(_001_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _116_ (
    .CI(_002_[19]),
    .CO(_002_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[23:20]),
    .S(_001_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _117_ (
    .CI(_002_[23]),
    .CO(_002_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[27:24]),
    .S(_001_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:18.34-18.39|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _118_ (
    .CI(_002_[27]),
    .CO(_002_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_003_[31:28]),
    .S(_001_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _119_ (
    .CI(1'h0),
    .CO(_004_[3:0]),
    .CYINIT(1'h1),
    .DI(data_in[3:0]),
    .O(diff[3:0]),
    .S(_005_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _120_ (
    .CI(_004_[3]),
    .CO(_004_[7:4]),
    .CYINIT(1'h0),
    .DI(data_in[7:4]),
    .O(diff[7:4]),
    .S(_005_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _121_ (
    .CI(_004_[7]),
    .CO(_004_[11:8]),
    .CYINIT(1'h0),
    .DI(data_in[11:8]),
    .O(diff[11:8]),
    .S(_005_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _122_ (
    .CI(_004_[11]),
    .CO(_004_[15:12]),
    .CYINIT(1'h0),
    .DI(data_in[15:12]),
    .O(diff[15:12]),
    .S(_005_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _123_ (
    .CI(_004_[15]),
    .CO(_004_[19:16]),
    .CYINIT(1'h0),
    .DI(data_in[19:16]),
    .O(diff[19:16]),
    .S(_005_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _124_ (
    .CI(_004_[19]),
    .CO(_004_[23:20]),
    .CYINIT(1'h0),
    .DI(data_in[23:20]),
    .O({ _013_, diff[22:20] }),
    .S(_005_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _125_ (
    .CI(_004_[23]),
    .CO(_004_[27:24]),
    .CYINIT(1'h0),
    .DI(data_in[27:24]),
    .O({ _009_, _010_, _011_, _012_ }),
    .S(_005_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:17.19-17.38|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _126_ (
    .CI(_004_[27]),
    .CO(_004_[31:28]),
    .CYINIT(1'h0),
    .DI(data_in[31:28]),
    .O({ _014_, _006_, _007_, _008_ }),
    .S(_005_[31:28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _127_ (
    .C(clk),
    .CE(1'h1),
    .D(valid_in),
    .Q(valid_out),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _128_ (
    .C(clk),
    .CE(1'h1),
    .D(_003_[31]),
    .Q(loss_out[31]),
    .R(_000_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _129_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[0]),
    .Q(loss_out[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _130_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[1]),
    .Q(loss_out[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _131_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[2]),
    .Q(loss_out[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _132_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[3]),
    .Q(loss_out[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _133_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[4]),
    .Q(loss_out[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _134_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[5]),
    .Q(loss_out[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _135_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[6]),
    .Q(loss_out[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _136_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[7]),
    .Q(loss_out[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _137_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[8]),
    .Q(loss_out[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _138_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[9]),
    .Q(loss_out[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _139_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[10]),
    .Q(loss_out[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _140_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[11]),
    .Q(loss_out[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _141_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[12]),
    .Q(loss_out[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _142_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[13]),
    .Q(loss_out[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _143_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[14]),
    .Q(loss_out[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _144_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[15]),
    .Q(loss_out[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _145_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[16]),
    .Q(loss_out[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _146_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[17]),
    .Q(loss_out[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _147_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[18]),
    .Q(loss_out[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _148_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[19]),
    .Q(loss_out[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _149_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[20]),
    .Q(loss_out[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _150_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[21]),
    .Q(loss_out[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _151_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[22]),
    .Q(loss_out[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _152_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[23]),
    .Q(loss_out[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _153_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[24]),
    .Q(loss_out[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _154_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[25]),
    .Q(loss_out[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _155_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[26]),
    .Q(loss_out[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _156_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[27]),
    .Q(loss_out[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _157_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[28]),
    .Q(loss_out[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _158_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[29]),
    .Q(loss_out[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/loss_block.sv:20.5-28.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _159_ (
    .C(clk),
    .CE(1'h1),
    .D(abs_diff[30]),
    .Q(loss_out[30]),
    .R(reset)
  );
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:8.1-417.10" *)
module mlp_top(clk, reset, wf_push_col0, wf_push_col1, wf_data_in, wf_reset, init_act_valid, init_act_data, start_mlp, weights_ready, norm_gain, norm_bias, norm_shift, q_inv_scale, q_zero_point, state, cycle_cnt, current_layer, layer_complete, mmu_acc0_out, mmu_acc1_out
, acc0, acc1, acc_valid);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:9.25-9.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:10.25-10.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:13.25-13.37" *)
  input wf_push_col0;
  wire wf_push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:14.25-14.37" *)
  input wf_push_col1;
  wire wf_push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:15.25-15.35" *)
  input [7:0] wf_data_in;
  wire [7:0] wf_data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:16.25-16.33" *)
  input wf_reset;
  wire wf_reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:19.25-19.39" *)
  input init_act_valid;
  wire init_act_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:20.25-20.38" *)
  input [15:0] init_act_data;
  wire [15:0] init_act_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:23.25-23.34" *)
  input start_mlp;
  wire start_mlp;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:24.25-24.38" *)
  input weights_ready;
  wire weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:27.32-27.41" *)
  input [15:0] norm_gain;
  wire [15:0] norm_gain;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:28.32-28.41" *)
  input [31:0] norm_bias;
  wire [31:0] norm_bias;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:29.25-29.35" *)
  input [4:0] norm_shift;
  wire [4:0] norm_shift;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:30.32-30.43" *)
  input [15:0] q_inv_scale;
  wire [15:0] q_inv_scale;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:31.32-31.44" *)
  input [7:0] q_zero_point;
  wire [7:0] q_zero_point;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:34.25-34.30" *)
  output [3:0] state;
  wire [3:0] state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:35.25-35.34" *)
  output [4:0] cycle_cnt;
  wire [4:0] cycle_cnt;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:36.25-36.38" *)
  output [2:0] current_layer;
  wire [2:0] current_layer;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:37.25-37.39" *)
  output layer_complete;
  wire layer_complete;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:40.25-40.37" *)
  output [15:0] mmu_acc0_out;
  wire [15:0] mmu_acc0_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:41.25-41.37" *)
  output [15:0] mmu_acc1_out;
  wire [15:0] mmu_acc1_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:42.32-42.36" *)
  output [31:0] acc0;
  wire [31:0] acc0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:43.32-43.36" *)
  output [31:0] acc1;
  wire [31:0] acc1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:44.25-44.34" *)
  output acc_valid;
  wire acc_valid;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _000_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _001_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _002_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _003_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _004_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _005_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _006_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _007_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _008_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _009_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _010_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _011_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _012_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _013_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _014_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _015_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _016_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _017_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _018_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _019_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _020_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _021_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:89.16-89.32" *)
  wire _029_;
  wire _030_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386.42-386.66|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _031_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386.42-386.66|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _032_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386.42-386.66|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _033_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386.42-386.66|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _034_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386.42-386.66|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _035_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337.38-337.58|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _036_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337.38-337.58|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _037_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337.38-337.58|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _038_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337.38-337.58|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _039_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:398.20-398.20|/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:321.13-413.20|/opt/homebrew/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [3:0] _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:398.20-398.20|/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:321.13-413.20|/opt/homebrew/bin/../share/yosys/techmap.v:583.21-583.22" *)
  wire [4:0] _045_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _046_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _047_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _048_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _049_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _050_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _051_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _052_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:204.11-204.26" *)
  wire acc_align_clear;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:202.11-202.20" *)
  wire acc_clear;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:203.11-203.20" *)
  wire acc_reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:199.11-199.19" *)
  wire accum_en;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:157.39-157.52" *)
  wire [7:0] act_row1_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:138.18-138.32" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] act_ub_rd_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:200.11-200.19" *)
  wire addr_sel;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:231.24-231.36" *)
  wire [7:0] ap_data_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:231.38-231.50" *)
  wire [7:0] ap_data_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:230.18-230.26" *)
  wire ap_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:66.18-66.31" *)
  wire buffer_select;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:65.18-65.35" *)
  wire [2:0] current_layer_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:64.18-64.31" *)
  wire [4:0] cycle_cnt_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:180.11-180.26" *)
  wire en_capture_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:180.28-180.43" *)
  wire en_capture_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:74.11-74.25" *)
  wire en_load_weight;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:173.24-173.35" *)
  wire [7:0] mmu_col0_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:173.37-173.48" *)
  wire [7:0] mmu_col1_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:172.24-172.35" *)
  wire [7:0] mmu_row0_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:172.37-172.48" *)
  wire [7:0] mmu_row1_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:201.11-201.20" *)
  wire mmu_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:269.18-269.29" *)
  wire [15:0] refill_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:268.18-268.30" *)
  wire refill_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:162.24-162.37" *)
  wire [7:0] row1_skew_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:63.18-63.27" *)
  wire [3:0] state_reg;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:102.48-102.58" *)
  (* unused_bits = "0" *)
  wire ub_a_empty;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:101.32-101.44" *)
  wire [15:0] ub_a_rd_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:100.33-100.46" *)
  wire ub_a_rd_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:102.33-102.46" *)
  wire ub_a_rd_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:101.18-101.30" *)
  wire [15:0] ub_a_wr_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:102.18-102.31" *)
  (* unused_bits = "0" *)
  wire ub_a_wr_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:100.18-100.31" *)
  wire ub_a_wr_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:106.48-106.58" *)
  (* unused_bits = "0" *)
  wire ub_b_empty;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:105.32-105.44" *)
  wire [15:0] ub_b_rd_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:104.33-104.46" *)
  wire ub_b_rd_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:106.33-106.46" *)
  wire ub_b_rd_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:105.18-105.30" *)
  wire [15:0] ub_b_wr_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:106.18-106.31" *)
  (* unused_bits = "0" *)
  wire ub_b_wr_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:104.18-104.31" *)
  wire ub_b_wr_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:67.18-67.32" *)
  wire weights_loaded;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:85.17-85.28" *)
  wire [7:0] wf_col0_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:85.30-85.41" *)
  wire [7:0] wf_col1_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:85.43-85.54" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] wf_col1_raw;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _053_ (
    .I0(reset),
    .I1(wf_reset),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _054_ (
    .I0(reset),
    .I1(acc_clear),
    .O(acc_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _055_ (
    .I0(cycle_cnt_reg[4]),
    .I1(cycle_cnt_reg[3]),
    .I2(_052_[2]),
    .I3(state_reg[3]),
    .O(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _056_ (
    .I0(state_reg[2]),
    .I1(state_reg[1]),
    .I2(state_reg[0]),
    .O(_052_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _057_ (
    .I0(state_reg[3]),
    .I1(state_reg[0]),
    .I2(state_reg[1]),
    .I3(state_reg[2]),
    .O(_048_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294918144)
  ) _058_ (
    .I0(state_reg[1]),
    .I1(refill_valid),
    .I2(_046_[1]),
    .I3(buffer_select),
    .I4(init_act_valid),
    .O(ub_a_wr_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _059_ (
    .I0(state_reg[3]),
    .I1(state_reg[2]),
    .O(_046_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _060_ (
    .I0(_046_[2]),
    .I1(buffer_select),
    .O(ub_b_rd_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _061_ (
    .I0(state_reg[3]),
    .I1(state_reg[2]),
    .I2(state_reg[1]),
    .I3(state_reg[0]),
    .O(_046_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _062_ (
    .I0(buffer_select),
    .I1(_046_[2]),
    .O(ub_a_rd_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000f3a2)
  ) _063_ (
    .I0(_000_[0]),
    .I1(_000_[1]),
    .I2(_000_[2]),
    .I3(_000_[3]),
    .I4(_000_[4]),
    .I5(_000_[5]),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _064_ (
    .I0(1'h0),
    .I1(_001_),
    .O(_026_),
    .S(_000_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfebf)
  ) _065_ (
    .I0(state_reg[3]),
    .I1(state_reg[2]),
    .I2(state_reg[0]),
    .I3(state_reg[1]),
    .O(_000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _066_ (
    .I0(cycle_cnt_reg[2]),
    .I1(cycle_cnt_reg[4]),
    .I2(cycle_cnt_reg[3]),
    .I3(cycle_cnt_reg[1]),
    .I4(cycle_cnt_reg[0]),
    .O(_000_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffeffff00000000)
  ) _067_ (
    .I0(cycle_cnt_reg[2]),
    .I1(cycle_cnt_reg[4]),
    .I2(cycle_cnt_reg[3]),
    .I3(cycle_cnt_reg[0]),
    .I4(cycle_cnt_reg[1]),
    .I5(state_reg[0]),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _068_ (
    .I0(_004_),
    .I1(1'h0),
    .O(_002_),
    .S(state_reg[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _069_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_003_),
    .S(state_reg[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _070_ (
    .I0(_002_),
    .I1(_003_),
    .O(_000_[4]),
    .S(state_reg[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _071_ (
    .I0(state_reg[3]),
    .I1(state_reg[1]),
    .I2(state_reg[0]),
    .I3(state_reg[2]),
    .O(_000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _072_ (
    .I0(cycle_cnt_reg[0]),
    .I1(cycle_cnt_reg[4]),
    .I2(cycle_cnt_reg[3]),
    .I3(cycle_cnt_reg[1]),
    .I4(cycle_cnt_reg[2]),
    .O(_000_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _073_ (
    .I0(start_mlp),
    .I1(state_reg[2]),
    .I2(state_reg[1]),
    .I3(state_reg[0]),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294967294)
  ) _074_ (
    .I0(cycle_cnt_reg[4]),
    .I1(cycle_cnt_reg[3]),
    .I2(state_reg[2]),
    .I3(state_reg[1]),
    .I4(state_reg[0]),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _075_ (
    .I0(_005_),
    .I1(_006_),
    .O(_000_[6]),
    .S(state_reg[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0d00000000000000)
  ) _076_ (
    .I0(weights_ready),
    .I1(weights_loaded),
    .I2(state_reg[3]),
    .I3(state_reg[0]),
    .I4(state_reg[1]),
    .I5(state_reg[2]),
    .O(_000_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _077_ (
    .I0(_052_[2]),
    .I1(state_reg[3]),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294443008)
  ) _078_ (
    .I0(_051_[0]),
    .I1(en_load_weight),
    .I2(_048_[0]),
    .I3(_052_[2]),
    .I4(_000_[6]),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _079_ (
    .I0(cycle_cnt_reg[2]),
    .I1(cycle_cnt_reg[0]),
    .I2(cycle_cnt_reg[4]),
    .I3(cycle_cnt_reg[3]),
    .I4(cycle_cnt_reg[1]),
    .O(_051_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _080_ (
    .I0(state_reg[3]),
    .I1(state_reg[2]),
    .I2(state_reg[1]),
    .I3(state_reg[0]),
    .O(en_load_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f000000000fef)
  ) _081_ (
    .I0(cycle_cnt_reg[3]),
    .I1(cycle_cnt_reg[4]),
    .I2(state_reg[3]),
    .I3(state_reg[2]),
    .I4(state_reg[1]),
    .I5(state_reg[0]),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _082_ (
    .I0(_046_[2]),
    .I1(_000_[1]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hef)
  ) _083_ (
    .I0(state_reg[3]),
    .I1(reset),
    .I2(_052_[2]),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000c000a00000000)
  ) _084_ (
    .I0(ub_a_rd_valid),
    .I1(ub_b_rd_valid),
    .I2(state_reg[2]),
    .I3(state_reg[3]),
    .I4(buffer_select),
    .I5(state_reg[0]),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _085_ (
    .I0(1'h0),
    .I1(_007_),
    .O(_049_[3]),
    .S(state_reg[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _086_ (
    .I0(cycle_cnt_reg[2]),
    .I1(cycle_cnt_reg[1]),
    .I2(cycle_cnt_reg[4]),
    .I3(cycle_cnt_reg[3]),
    .I4(en_load_weight),
    .I5(cycle_cnt_reg[0]),
    .O(en_capture_col0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _087_ (
    .I0(_051_[0]),
    .I1(en_load_weight),
    .O(en_capture_col1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _088_ (
    .I0(_049_[3]),
    .I1(_000_[1]),
    .I2(_050_[5]),
    .O(mmu_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _089_ (
    .I0(cycle_cnt_reg[2]),
    .I1(cycle_cnt_reg[1]),
    .I2(cycle_cnt_reg[4]),
    .I3(cycle_cnt_reg[3]),
    .O(_050_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _090_ (
    .I0(cycle_cnt_reg[0]),
    .I1(state_reg[3]),
    .I2(state_reg[2]),
    .I3(state_reg[0]),
    .I4(state_reg[1]),
    .I5(_050_[5]),
    .O(acc_align_clear)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _091_ (
    .I0(ub_a_rd_data[8]),
    .I1(ub_b_rd_data[8]),
    .I2(buffer_select),
    .O(act_ub_rd_data[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _092_ (
    .I0(ub_a_rd_data[9]),
    .I1(ub_b_rd_data[9]),
    .I2(buffer_select),
    .O(act_ub_rd_data[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _093_ (
    .I0(ub_a_rd_data[10]),
    .I1(ub_b_rd_data[10]),
    .I2(buffer_select),
    .O(act_ub_rd_data[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _094_ (
    .I0(ub_a_rd_data[11]),
    .I1(ub_b_rd_data[11]),
    .I2(buffer_select),
    .O(act_ub_rd_data[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _095_ (
    .I0(ub_a_rd_data[12]),
    .I1(ub_b_rd_data[12]),
    .I2(buffer_select),
    .O(act_ub_rd_data[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _096_ (
    .I0(ub_a_rd_data[13]),
    .I1(ub_b_rd_data[13]),
    .I2(buffer_select),
    .O(act_ub_rd_data[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _097_ (
    .I0(ub_a_rd_data[14]),
    .I1(ub_b_rd_data[14]),
    .I2(buffer_select),
    .O(act_ub_rd_data[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _098_ (
    .I0(ub_a_rd_data[15]),
    .I1(ub_b_rd_data[15]),
    .I2(buffer_select),
    .O(act_ub_rd_data[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _099_ (
    .I0(ub_a_rd_data[0]),
    .I1(ub_b_rd_data[0]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _100_ (
    .I0(ub_a_rd_data[1]),
    .I1(ub_b_rd_data[1]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _101_ (
    .I0(ub_a_rd_data[2]),
    .I1(ub_b_rd_data[2]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _102_ (
    .I0(ub_a_rd_data[3]),
    .I1(ub_b_rd_data[3]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _103_ (
    .I0(ub_a_rd_data[4]),
    .I1(ub_b_rd_data[4]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _104_ (
    .I0(ub_a_rd_data[5]),
    .I1(ub_b_rd_data[5]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _105_ (
    .I0(ub_a_rd_data[6]),
    .I1(ub_b_rd_data[6]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _106_ (
    .I0(ub_a_rd_data[7]),
    .I1(ub_b_rd_data[7]),
    .I2(buffer_select),
    .I3(_049_[3]),
    .O(mmu_row0_in[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _107_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[0]),
    .O(mmu_row1_in[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _108_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[1]),
    .O(mmu_row1_in[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _109_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[2]),
    .O(mmu_row1_in[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _110_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[3]),
    .O(mmu_row1_in[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _111_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[4]),
    .O(mmu_row1_in[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _112_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[5]),
    .O(mmu_row1_in[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _113_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[6]),
    .O(mmu_row1_in[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _114_ (
    .I0(_046_[2]),
    .I1(row1_skew_reg[7]),
    .O(mmu_row1_in[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _115_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[0]),
    .O(mmu_col0_in[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _116_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[1]),
    .O(mmu_col0_in[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _117_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[2]),
    .O(mmu_col0_in[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _118_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[3]),
    .O(mmu_col0_in[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _119_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[4]),
    .O(mmu_col0_in[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _120_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[5]),
    .O(mmu_col0_in[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _121_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[6]),
    .O(mmu_col0_in[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _122_ (
    .I0(en_load_weight),
    .I1(wf_col0_out[7]),
    .O(mmu_col0_in[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _123_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[0]),
    .O(mmu_col1_in[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _124_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[1]),
    .O(mmu_col1_in[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _125_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[2]),
    .O(mmu_col1_in[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _126_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[3]),
    .O(mmu_col1_in[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _127_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[4]),
    .O(mmu_col1_in[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _128_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[5]),
    .O(mmu_col1_in[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _129_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[6]),
    .O(mmu_col1_in[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _130_ (
    .I0(en_load_weight),
    .I1(wf_col1_out[7]),
    .O(mmu_col1_in[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _131_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[0]),
    .I3(_046_[1]),
    .I4(init_act_data[0]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _132_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[1]),
    .I3(_046_[1]),
    .I4(init_act_data[1]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _133_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[2]),
    .I3(_046_[1]),
    .I4(init_act_data[2]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _134_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[3]),
    .I3(_046_[1]),
    .I4(init_act_data[3]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _135_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[4]),
    .I3(_046_[1]),
    .I4(init_act_data[4]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _136_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[5]),
    .I3(_046_[1]),
    .I4(init_act_data[5]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _137_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[6]),
    .I3(_046_[1]),
    .I4(init_act_data[6]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _138_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[7]),
    .I3(_046_[1]),
    .I4(init_act_data[7]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _139_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[8]),
    .I3(_046_[1]),
    .I4(init_act_data[8]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _140_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[9]),
    .I3(_046_[1]),
    .I4(init_act_data[9]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _141_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[10]),
    .I3(_046_[1]),
    .I4(init_act_data[10]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _142_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[11]),
    .I3(_046_[1]),
    .I4(init_act_data[11]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _143_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[12]),
    .I3(_046_[1]),
    .I4(init_act_data[12]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _144_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[13]),
    .I3(_046_[1]),
    .I4(init_act_data[13]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _145_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[14]),
    .I3(_046_[1]),
    .I4(init_act_data[14]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000040004000)
  ) _146_ (
    .I0(state_reg[1]),
    .I1(buffer_select),
    .I2(refill_data[15]),
    .I3(_046_[1]),
    .I4(init_act_data[15]),
    .I5(init_act_valid),
    .O(ub_a_wr_data[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _147_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[0]),
    .O(ub_b_wr_data[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _148_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[1]),
    .O(ub_b_wr_data[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _149_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[2]),
    .O(ub_b_wr_data[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _150_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[3]),
    .O(ub_b_wr_data[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _151_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[4]),
    .O(ub_b_wr_data[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _152_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[5]),
    .O(ub_b_wr_data[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _153_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[6]),
    .O(ub_b_wr_data[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _154_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[7]),
    .O(ub_b_wr_data[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _155_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[8]),
    .O(ub_b_wr_data[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _156_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[9]),
    .O(ub_b_wr_data[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _157_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[10]),
    .O(ub_b_wr_data[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _158_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[11]),
    .O(ub_b_wr_data[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _159_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[12]),
    .O(ub_b_wr_data[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _160_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[13]),
    .O(ub_b_wr_data[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _161_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[14]),
    .O(ub_b_wr_data[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _162_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_data[15]),
    .O(ub_b_wr_data[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _163_ (
    .I0(buffer_select),
    .I1(init_act_valid),
    .I2(state_reg[1]),
    .I3(_046_[1]),
    .I4(refill_valid),
    .O(ub_b_wr_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffdddfffff000f)
  ) _164_ (
    .I0(state_reg[2]),
    .I1(_008_[1]),
    .I2(_000_[0]),
    .I3(_000_[3]),
    .I4(_000_[4]),
    .I5(_008_[5]),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _165_ (
    .I0(1'h0),
    .I1(_009_),
    .O(_045_[0]),
    .S(_008_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4278190079)
  ) _166_ (
    .I0(cycle_cnt_reg[0]),
    .I1(cycle_cnt_reg[4]),
    .I2(cycle_cnt_reg[3]),
    .I3(cycle_cnt_reg[2]),
    .I4(cycle_cnt_reg[1]),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4278190079)
  ) _167_ (
    .I0(cycle_cnt_reg[0]),
    .I1(cycle_cnt_reg[4]),
    .I2(cycle_cnt_reg[3]),
    .I3(cycle_cnt_reg[2]),
    .I4(cycle_cnt_reg[1]),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _168_ (
    .I0(_012_),
    .I1(_013_),
    .O(_010_),
    .S(weights_loaded)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _169_ (
    .I0(weights_ready),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _170_ (
    .I0(_014_),
    .I1(1'h1),
    .O(_011_),
    .S(weights_loaded)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _171_ (
    .I0(_010_),
    .I1(_011_),
    .O(_008_[1]),
    .S(state_reg[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff0f0ff10101010)
  ) _172_ (
    .I0(cycle_cnt_reg[4]),
    .I1(cycle_cnt_reg[3]),
    .I2(state_reg[3]),
    .I3(state_reg[1]),
    .I4(state_reg[0]),
    .I5(state_reg[2]),
    .O(_008_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffdddfffff000f)
  ) _173_ (
    .I0(state_reg[2]),
    .I1(_008_[1]),
    .I2(_000_[0]),
    .I3(_000_[3]),
    .I4(_000_[4]),
    .I5(_008_[5]),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _174_ (
    .I0(1'h0),
    .I1(_016_),
    .O(_045_[1]),
    .S(_015_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffdddfffff000f)
  ) _175_ (
    .I0(state_reg[2]),
    .I1(_008_[1]),
    .I2(_000_[0]),
    .I3(_000_[3]),
    .I4(_000_[4]),
    .I5(_008_[5]),
    .O(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _176_ (
    .I0(1'h0),
    .I1(_018_),
    .O(_045_[2]),
    .S(_017_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffdddfffff000f)
  ) _177_ (
    .I0(state_reg[2]),
    .I1(_008_[1]),
    .I2(_000_[0]),
    .I3(_000_[3]),
    .I4(_000_[4]),
    .I5(_008_[5]),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _178_ (
    .I0(1'h0),
    .I1(_020_),
    .O(_045_[3]),
    .S(_019_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffdddfffff000f)
  ) _179_ (
    .I0(state_reg[2]),
    .I1(_008_[1]),
    .I2(_000_[0]),
    .I3(_000_[3]),
    .I4(_000_[4]),
    .I5(_008_[5]),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _180_ (
    .I0(1'h0),
    .I1(_022_),
    .O(_045_[4]),
    .S(_021_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000ff0000000fbf)
  ) _181_ (
    .I0(current_layer_reg[0]),
    .I1(_047_[1]),
    .I2(state_reg[0]),
    .I3(state_reg[1]),
    .I4(state_reg[3]),
    .I5(state_reg[2]),
    .O(_040_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _182_ (
    .I0(current_layer_reg[1]),
    .I1(current_layer_reg[2]),
    .O(_047_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _183_ (
    .I0(_046_[0]),
    .I1(state_reg[3]),
    .O(_040_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _184_ (
    .I0(state_reg[1]),
    .I1(state_reg[0]),
    .O(_046_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _185_ (
    .I0(_046_[0]),
    .I1(_046_[1]),
    .I2(_046_[2]),
    .O(_040_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _186_ (
    .I(current_layer_reg[0]),
    .O(_032_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _187_ (
    .I(cycle_cnt_reg[0]),
    .O(_037_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:386.42-386.66|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _188_ (
    .CI(1'h0),
    .CO({ _034_[3], _031_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _035_[3], _033_ }),
    .S({ 1'h0, current_layer_reg[2:1], _032_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337.38-337.58|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _189_ (
    .CI(1'h0),
    .CO(_036_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _019_[6], _017_[6], _015_[6], _008_[6] }),
    .S({ cycle_cnt_reg[3:1], _037_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:337.38-337.58|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _190_ (
    .CI(_036_[3]),
    .CO({ _038_[7:5], _036_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _039_[7:5], _021_[6] }),
    .S({ 3'h0, cycle_cnt_reg[4] })
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _191_ (
    .C(clk),
    .CE(1'h1),
    .D(_041_),
    .Q(buffer_select),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _192_ (
    .C(clk),
    .CE(_052_[2]),
    .D(_030_),
    .Q(layer_complete),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _193_ (
    .C(clk),
    .CE(_026_),
    .D(_040_[0]),
    .Q(state_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _194_ (
    .C(clk),
    .CE(_026_),
    .D(_040_[1]),
    .Q(state_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _195_ (
    .C(clk),
    .CE(_026_),
    .D(_040_[2]),
    .Q(state_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _196_ (
    .C(clk),
    .CE(_026_),
    .D(_000_[1]),
    .Q(state_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _197_ (
    .C(clk),
    .CE(_023_),
    .D(_045_[0]),
    .Q(cycle_cnt_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _198_ (
    .C(clk),
    .CE(_023_),
    .D(_045_[1]),
    .Q(cycle_cnt_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _199_ (
    .C(clk),
    .CE(_023_),
    .D(_045_[2]),
    .Q(cycle_cnt_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _200_ (
    .C(clk),
    .CE(_023_),
    .D(_045_[3]),
    .Q(cycle_cnt_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _201_ (
    .C(clk),
    .CE(_023_),
    .D(_045_[4]),
    .Q(cycle_cnt_reg[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _202_ (
    .C(clk),
    .CE(1'h1),
    .D(_042_),
    .Q(current_layer_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _203_ (
    .C(clk),
    .CE(1'h1),
    .D(_043_),
    .Q(current_layer_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _204_ (
    .C(clk),
    .CE(1'h1),
    .D(_044_),
    .Q(current_layer_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _205_ (
    .C(clk),
    .CE(_025_),
    .D(en_load_weight),
    .Q(weights_loaded),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _206_ (
    .C(clk),
    .CE(_024_),
    .D(_028_),
    .Q(accum_en),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:307.5-415.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _207_ (
    .C(clk),
    .CE(1'h1),
    .D(start_mlp),
    .Q(acc_clear),
    .R(_027_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _208_ (
    .C(clk),
    .CE(1'h1),
    .D(ap_valid),
    .Q(refill_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _209_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[0]),
    .Q(refill_data[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _210_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[1]),
    .Q(refill_data[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _211_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[2]),
    .Q(refill_data[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _212_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[3]),
    .Q(refill_data[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _213_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[4]),
    .Q(refill_data[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _214_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[5]),
    .Q(refill_data[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _215_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[6]),
    .Q(refill_data[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _216_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col0[7]),
    .Q(refill_data[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _217_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[0]),
    .Q(refill_data[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _218_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[1]),
    .Q(refill_data[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _219_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[2]),
    .Q(refill_data[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _220_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[3]),
    .Q(refill_data[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _221_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[4]),
    .Q(refill_data[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _222_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[5]),
    .Q(refill_data[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _223_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[6]),
    .Q(refill_data[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:271.5-282.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _224_ (
    .C(clk),
    .CE(ap_valid),
    .D(ap_data_col1[7]),
    .Q(refill_data[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _225_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[8]),
    .Q(row1_skew_reg[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _226_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[9]),
    .Q(row1_skew_reg[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _227_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[10]),
    .Q(row1_skew_reg[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _228_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[11]),
    .Q(row1_skew_reg[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _229_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[12]),
    .Q(row1_skew_reg[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _230_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[13]),
    .Q(row1_skew_reg[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _231_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[14]),
    .Q(row1_skew_reg[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:164.5-169.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _232_ (
    .C(clk),
    .CE(_049_[3]),
    .D(act_ub_rd_data[15]),
    .Q(row1_skew_reg[7]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd50192128)
  ) _233_ (
    .I0(_052_[2]),
    .I1(state_reg[3]),
    .I2(start_mlp),
    .I3(buffer_select),
    .I4(_048_[0]),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'hfffba2aa0008a2aa)
  ) _234_ (
    .I0(current_layer_reg[0]),
    .I1(_052_[2]),
    .I2(state_reg[3]),
    .I3(start_mlp),
    .I4(_048_[0]),
    .I5(_033_[0]),
    .O(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'hfffba2aa0008a2aa)
  ) _235_ (
    .I0(current_layer_reg[1]),
    .I1(_052_[2]),
    .I2(state_reg[3]),
    .I3(start_mlp),
    .I4(_048_[0]),
    .I5(_033_[1]),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'hfffba2aa0008a2aa)
  ) _236_ (
    .I0(current_layer_reg[2]),
    .I1(_052_[2]),
    .I2(state_reg[3]),
    .I3(start_mlp),
    .I4(_048_[0]),
    .I5(_033_[2]),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:215.17-227.6" *)
  accumulator accum_u (
    .acc_col0_out(acc0),
    .acc_col1_out(acc1),
    .accumulator_enable(accum_en),
    .addr_sel(1'h0),
    .clear(acc_align_clear),
    .clk(clk),
    .mmu_col0_in(mmu_acc0_out),
    .mmu_col1_in(mmu_acc1_out),
    .reset(acc_reset),
    .valid_in(mmu_valid),
    .valid_out(acc_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:233.25-248.6" *)
  activation_pipeline ap_col0 (
    .acc_in(acc0),
    .clk(clk),
    .norm_bias(norm_bias),
    .norm_gain(norm_gain),
    .norm_shift(norm_shift),
    .q_inv_scale(q_inv_scale),
    .q_zero_point(q_zero_point),
    .reset(reset),
    .target_in(32'd0),
    .ub_data_out(ap_data_col0),
    .valid_in(acc_valid),
    .valid_out(ap_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:250.25-265.6" *)
  activation_pipeline ap_col1 (
    .acc_in(acc1),
    .clk(clk),
    .norm_bias(norm_bias),
    .norm_gain(norm_gain),
    .norm_shift(norm_shift),
    .q_inv_scale(q_inv_scale),
    .q_zero_point(q_zero_point),
    .reset(reset),
    .target_in(32'd0),
    .ub_data_out(ap_data_col1),
    .valid_in(acc_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:184.9-196.6" *)
  mmu mmu_u (
    .acc0_out(mmu_acc0_out),
    .acc1_out(mmu_acc1_out),
    .clk(clk),
    .col0_in(mmu_col0_in),
    .col1_in(mmu_col1_in),
    .en_capture_col0(en_capture_col0),
    .en_capture_col1(en_capture_col1),
    .en_weight_pass(en_load_weight),
    .reset(reset),
    .row0_in(mmu_row0_in),
    .row1_in(mmu_row1_in)
  );
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:108.46-120.6" *)
  \$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer  ub_a (
    .clk(clk),
    .empty(ub_a_empty),
    .rd_data(ub_a_rd_data),
    .rd_ready(ub_a_rd_ready),
    .rd_valid(ub_a_rd_valid),
    .reset(reset),
    .wr_data(ub_a_wr_data),
    .wr_ready(ub_a_wr_ready),
    .wr_valid(ub_a_wr_valid)
  );
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:122.46-134.6" *)
  \$paramod$1719986e2d5dc43517b18f4e324b0f602a4474e9\unified_buffer  ub_b (
    .clk(clk),
    .empty(ub_b_empty),
    .rd_data(ub_b_rd_data),
    .rd_ready(ub_b_rd_ready),
    .rd_valid(ub_b_rd_valid),
    .reset(reset),
    .wr_data(ub_b_wr_data),
    .wr_ready(ub_b_wr_ready),
    .wr_valid(ub_b_wr_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:87.22-97.6" *)
  dual_weight_fifo weight_fifo_u (
    .clk(clk),
    .col0_out(wf_col0_out),
    .col1_out(wf_col1_out),
    .col1_raw(wf_col1_raw),
    .data_in(wf_data_in),
    .pop(en_load_weight),
    .push_col0(wf_push_col0),
    .push_col1(wf_push_col1),
    .reset(_029_)
  );
  assign _049_[2:0] = { buffer_select, ub_b_rd_data[7], ub_a_rd_data[7] };
  assign _051_[1] = en_load_weight;
  assign _019_[5:0] = { _008_[5], _000_[4:3], _000_[0], _008_[1], state_reg[2] };
  assign { _008_[4:2], _008_[0] } = { _000_[4:3], _000_[0], state_reg[2] };
  assign _052_[1:0] = { reset, state_reg[3] };
  assign _048_[1] = _033_[2];
  assign { _047_[5:2], _047_[0] } = { state_reg[2], state_reg[3], state_reg[1:0], current_layer_reg[0] };
  assign _017_[5:0] = { _008_[5], _000_[4:3], _000_[0], _008_[1], state_reg[2] };
  assign _050_[4:0] = { state_reg[1:0], state_reg[2], state_reg[3], cycle_cnt_reg[0] };
  assign _021_[5:0] = { _008_[5], _000_[4:3], _000_[0], _008_[1], state_reg[2] };
  assign _015_[5:0] = { _008_[5], _000_[4:3], _000_[0], _008_[1], state_reg[2] };
  assign _032_[2:1] = current_layer_reg[2:1];
  assign _034_[2:0] = _031_;
  assign _035_[2:0] = _033_;
  assign _037_[4:1] = cycle_cnt_reg[4:1];
  assign _038_[4:0] = _036_;
  assign _039_[4:0] = { _021_[6], _019_[6], _017_[6], _015_[6], _008_[6] };
  assign _040_[3] = _000_[1];
  assign act_row1_data = act_ub_rd_data[15:8];
  assign addr_sel = 1'h0;
  assign current_layer = current_layer_reg;
  assign cycle_cnt = cycle_cnt_reg;
  assign state = state_reg;
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:3.1-80.10" *)
module mmu(clk, reset, en_weight_pass, en_capture_col0, en_capture_col1, row0_in, row1_in, col0_in, col1_in, acc0_out, acc1_out);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:4.25-4.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:5.25-5.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:6.25-6.39" *)
  input en_weight_pass;
  wire en_weight_pass;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:7.25-7.40" *)
  input en_capture_col0;
  wire en_capture_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:8.25-8.40" *)
  input en_capture_col1;
  wire en_capture_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:11.32-11.39" *)
  input [7:0] row0_in;
  wire [7:0] row0_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:12.32-12.39" *)
  input [7:0] row1_in;
  wire [7:0] row1_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:15.32-15.39" *)
  input [7:0] col0_in;
  wire [7:0] col0_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:16.32-16.39" *)
  input [7:0] col1_in;
  wire [7:0] col1_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:19.32-19.40" *)
  output [15:0] acc0_out;
  wire [15:0] acc0_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:20.32-20.40" *)
  output [15:0] acc1_out;
  wire [15:0] acc1_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:33.24-33.35" *)
  wire [7:0] pe00_01_act;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:34.25-34.37" *)
  wire [15:0] pe00_10_psum;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:34.39-34.51" *)
  wire [15:0] pe01_11_psum;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:33.37-33.48" *)
  wire [7:0] pe10_11_act;
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:36.8-45.6" *)
  pe pe00 (
    .clk(clk),
    .en_weight_capture(en_capture_col0),
    .en_weight_pass(en_weight_pass),
    .in_act(row0_in),
    .in_psum({ 8'h00, col0_in }),
    .out_act(pe00_01_act),
    .out_psum(pe00_10_psum),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:47.8-56.6" *)
  pe pe01 (
    .clk(clk),
    .en_weight_capture(en_capture_col1),
    .en_weight_pass(en_weight_pass),
    .in_act(pe00_01_act),
    .in_psum({ 8'h00, col1_in }),
    .out_psum(pe01_11_psum),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:58.8-67.6" *)
  pe pe10 (
    .clk(clk),
    .en_weight_capture(en_capture_col0),
    .en_weight_pass(en_weight_pass),
    .in_act(row1_in),
    .in_psum(pe00_10_psum),
    .out_act(pe10_11_act),
    .out_psum(acc0_out),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mmu.sv:69.8-78.6" *)
  pe pe11 (
    .clk(clk),
    .en_weight_capture(en_capture_col1),
    .en_weight_pass(en_weight_pass),
    .in_act(pe10_11_act),
    .in_psum(pe01_11_psum),
    .out_psum(acc1_out),
    .reset(reset)
  );
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:5.1-90.10" *)
module normalizer(clk, reset, valid_in, data_in, gain, bias, shift, valid_out, data_out);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:6.25-6.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:7.25-7.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:8.25-8.33" *)
  input valid_in;
  wire valid_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:9.32-9.39" *)
  input [31:0] data_in;
  wire [31:0] data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:10.32-10.36" *)
  input [15:0] gain;
  wire [15:0] gain;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:11.32-11.36" *)
  input [31:0] bias;
  wire [31:0] bias;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:12.25-12.30" *)
  input [4:0] shift;
  wire [4:0] shift;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:13.25-13.34" *)
  output valid_out;
  wire valid_out;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:14.32-14.40" *)
  output [31:0] data_out;
  wire [31:0] data_out;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _000_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _001_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _002_;
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _003_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _004_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _005_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _006_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _007_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [13:0] _008_;
  wire [47:0] _009_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56.26-56.44|/opt/homebrew/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  wire [47:0] _010_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56.26-56.44|/opt/homebrew/bin/../share/yosys/mul2dsp.v:126.39-126.46" *)
  (* unused_bits = "17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33" *)
  wire [33:0] _011_;
  (* force_downto = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75.28-75.49|/opt/homebrew/bin/../share/yosys/techmap.v:93.23-93.24" *)
  wire [31:0] _012_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _013_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _014_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _015_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _016_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _017_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _018_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _019_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _020_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _021_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _022_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _023_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _024_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _025_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _026_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _027_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _028_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _029_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _030_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _031_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _032_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _033_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _034_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _035_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _036_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _037_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _038_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _039_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _040_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _041_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _042_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _043_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _044_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _045_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _046_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _047_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _048_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _049_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _050_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _051_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _052_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _053_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _054_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _055_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _056_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _057_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _058_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _059_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _060_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _061_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _062_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _063_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _064_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _065_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _066_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _067_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _068_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _069_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _070_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _071_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _072_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _076_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _077_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _078_;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:21.25-21.31" *)
  wire [31:0] bias_d;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:44.25-44.32" *)
  wire [31:0] bias_d1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:66.25-66.32" *)
  wire [31:0] bias_d2;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:42.47-42.55" *)
  (* use_dsp = "yes" *)
  wire [47:0] mult_raw;
  (* keep = "true" *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:43.45-43.53" *)
  wire [47:0] mult_res;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:18.18-18.26" *)
  wire s1_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:41.18-41.26" *)
  wire s2_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:64.18-64.26" *)
  wire s3_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:22.25-22.32" *)
  wire [4:0] shift_d;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:45.25-45.33" *)
  wire [4:0] shift_d1;
  wire [31:0] shifted_res;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _079_ (
    .I0(shifted_res[0]),
    .I1(bias_d2[0]),
    .O(_005_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _080_ (
    .I0(shifted_res[1]),
    .I1(bias_d2[1]),
    .O(_005_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _081_ (
    .I0(shifted_res[2]),
    .I1(bias_d2[2]),
    .O(_005_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _082_ (
    .I0(shifted_res[3]),
    .I1(bias_d2[3]),
    .O(_005_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _083_ (
    .I0(shifted_res[4]),
    .I1(bias_d2[4]),
    .O(_005_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _084_ (
    .I0(shifted_res[5]),
    .I1(bias_d2[5]),
    .O(_005_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _085_ (
    .I0(shifted_res[6]),
    .I1(bias_d2[6]),
    .O(_005_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _086_ (
    .I0(shifted_res[7]),
    .I1(bias_d2[7]),
    .O(_005_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _087_ (
    .I0(shifted_res[8]),
    .I1(bias_d2[8]),
    .O(_005_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _088_ (
    .I0(shifted_res[9]),
    .I1(bias_d2[9]),
    .O(_005_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _089_ (
    .I0(shifted_res[10]),
    .I1(bias_d2[10]),
    .O(_005_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _090_ (
    .I0(shifted_res[11]),
    .I1(bias_d2[11]),
    .O(_005_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _091_ (
    .I0(shifted_res[12]),
    .I1(bias_d2[12]),
    .O(_005_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _092_ (
    .I0(shifted_res[13]),
    .I1(bias_d2[13]),
    .O(_005_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _093_ (
    .I0(shifted_res[14]),
    .I1(bias_d2[14]),
    .O(_005_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _094_ (
    .I0(shifted_res[15]),
    .I1(bias_d2[15]),
    .O(_005_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _095_ (
    .I0(shifted_res[16]),
    .I1(bias_d2[16]),
    .O(_005_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _096_ (
    .I0(shifted_res[17]),
    .I1(bias_d2[17]),
    .O(_005_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _097_ (
    .I0(shifted_res[18]),
    .I1(bias_d2[18]),
    .O(_005_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _098_ (
    .I0(shifted_res[19]),
    .I1(bias_d2[19]),
    .O(_005_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _099_ (
    .I0(shifted_res[20]),
    .I1(bias_d2[20]),
    .O(_005_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _100_ (
    .I0(shifted_res[21]),
    .I1(bias_d2[21]),
    .O(_005_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _101_ (
    .I0(shifted_res[22]),
    .I1(bias_d2[22]),
    .O(_005_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _102_ (
    .I0(shifted_res[23]),
    .I1(bias_d2[23]),
    .O(_005_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _103_ (
    .I0(shifted_res[24]),
    .I1(bias_d2[24]),
    .O(_005_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _104_ (
    .I0(shifted_res[25]),
    .I1(bias_d2[25]),
    .O(_005_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _105_ (
    .I0(shifted_res[26]),
    .I1(bias_d2[26]),
    .O(_005_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _106_ (
    .I0(shifted_res[27]),
    .I1(bias_d2[27]),
    .O(_005_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _107_ (
    .I0(shifted_res[28]),
    .I1(bias_d2[28]),
    .O(_005_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _108_ (
    .I0(shifted_res[29]),
    .I1(bias_d2[29]),
    .O(_005_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _109_ (
    .I0(shifted_res[30]),
    .I1(bias_d2[30]),
    .O(_005_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _110_ (
    .I0(shifted_res[31]),
    .I1(bias_d2[31]),
    .O(_005_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _111_ (
    .I0(_046_[2]),
    .I1(_078_[1]),
    .I2(shift_d1[4]),
    .O(_012_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _112_ (
    .I0(_053_[3]),
    .I1(_061_[1]),
    .I2(_069_[3]),
    .I3(_077_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_078_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h333355550f0f00ff)
  ) _113_ (
    .I0(mult_res[2]),
    .I1(mult_res[3]),
    .I2(mult_res[1]),
    .I3(mult_res[0]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_077_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _114_ (
    .I0(mult_res[6]),
    .I1(mult_res[4]),
    .I2(mult_res[7]),
    .I3(mult_res[5]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_069_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _115_ (
    .I0(mult_res[10]),
    .I1(mult_res[8]),
    .I2(mult_res[11]),
    .I3(mult_res[9]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_061_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _116_ (
    .I0(mult_res[14]),
    .I1(mult_res[12]),
    .I2(mult_res[15]),
    .I3(mult_res[13]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_053_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _117_ (
    .I0(_020_[3]),
    .I1(_029_[3]),
    .I2(_037_[3]),
    .I3(_045_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_046_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _118_ (
    .I0(mult_res[18]),
    .I1(mult_res[16]),
    .I2(mult_res[19]),
    .I3(mult_res[17]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_045_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _119_ (
    .I0(mult_res[22]),
    .I1(mult_res[20]),
    .I2(mult_res[23]),
    .I3(mult_res[21]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_037_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _120_ (
    .I0(mult_res[26]),
    .I1(mult_res[24]),
    .I2(mult_res[27]),
    .I3(mult_res[25]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_029_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _121_ (
    .I0(mult_res[30]),
    .I1(mult_res[28]),
    .I2(mult_res[31]),
    .I3(mult_res[29]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_020_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _122_ (
    .I0(_044_[2]),
    .I1(_076_[1]),
    .I2(shift_d1[4]),
    .O(_012_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _123_ (
    .I0(_051_[3]),
    .I1(_059_[3]),
    .I2(_067_[3]),
    .I3(_075_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_076_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h333355550f0f00ff)
  ) _124_ (
    .I0(mult_res[3]),
    .I1(mult_res[4]),
    .I2(mult_res[2]),
    .I3(mult_res[1]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_075_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _125_ (
    .I0(mult_res[7]),
    .I1(mult_res[5]),
    .I2(mult_res[8]),
    .I3(mult_res[6]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_067_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _126_ (
    .I0(mult_res[11]),
    .I1(mult_res[9]),
    .I2(mult_res[12]),
    .I3(mult_res[10]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_059_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _127_ (
    .I0(mult_res[15]),
    .I1(mult_res[13]),
    .I2(mult_res[16]),
    .I3(mult_res[14]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_051_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _128_ (
    .I0(_018_[3]),
    .I1(_026_[3]),
    .I2(_035_[3]),
    .I3(_043_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_044_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _129_ (
    .I0(mult_res[19]),
    .I1(mult_res[17]),
    .I2(mult_res[20]),
    .I3(mult_res[18]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_043_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _130_ (
    .I0(mult_res[23]),
    .I1(mult_res[21]),
    .I2(mult_res[24]),
    .I3(mult_res[22]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_035_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _131_ (
    .I0(mult_res[27]),
    .I1(mult_res[25]),
    .I2(mult_res[28]),
    .I3(mult_res[26]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_026_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _132_ (
    .I0(mult_res[31]),
    .I1(mult_res[29]),
    .I2(mult_res[32]),
    .I3(mult_res[30]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_018_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h55553333ff0fff00)
  ) _133_ (
    .I0(_042_[2]),
    .I1(_042_[3]),
    .I2(_058_[1]),
    .I3(_074_[3]),
    .I4(shift_d1[3]),
    .I5(shift_d1[4]),
    .O(_012_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0503)
  ) _134_ (
    .I0(_065_[3]),
    .I1(_073_[1]),
    .I2(shift_d1[3]),
    .I3(shift_d1[2]),
    .O(_074_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _135_ (
    .I0(mult_res[4]),
    .I1(mult_res[2]),
    .I2(mult_res[5]),
    .I3(mult_res[3]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_073_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _136_ (
    .I0(mult_res[8]),
    .I1(mult_res[6]),
    .I2(mult_res[9]),
    .I3(mult_res[7]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_065_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _137_ (
    .I0(_049_[3]),
    .I1(_057_[1]),
    .I2(shift_d1[2]),
    .O(_058_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _138_ (
    .I0(mult_res[12]),
    .I1(mult_res[10]),
    .I2(mult_res[13]),
    .I3(mult_res[11]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_057_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _139_ (
    .I0(mult_res[16]),
    .I1(mult_res[14]),
    .I2(mult_res[17]),
    .I3(mult_res[15]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_049_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _140_ (
    .I0(_033_[3]),
    .I1(_041_[1]),
    .I2(shift_d1[2]),
    .O(_042_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _141_ (
    .I0(mult_res[20]),
    .I1(mult_res[18]),
    .I2(mult_res[21]),
    .I3(mult_res[19]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_041_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _142_ (
    .I0(mult_res[24]),
    .I1(mult_res[22]),
    .I2(mult_res[25]),
    .I3(mult_res[23]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_033_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _143_ (
    .I0(_015_[3]),
    .I1(_024_[3]),
    .I2(shift_d1[2]),
    .O(_042_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _144_ (
    .I0(mult_res[28]),
    .I1(mult_res[26]),
    .I2(mult_res[29]),
    .I3(mult_res[27]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_024_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _145_ (
    .I0(mult_res[32]),
    .I1(mult_res[30]),
    .I2(mult_res[33]),
    .I3(mult_res[31]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_015_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252663091)
  ) _146_ (
    .I0(_056_[1]),
    .I1(_072_[1]),
    .I2(_040_[1]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _147_ (
    .I0(_063_[3]),
    .I1(_071_[1]),
    .I2(shift_d1[2]),
    .O(_072_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _148_ (
    .I0(mult_res[5]),
    .I1(mult_res[3]),
    .I2(mult_res[6]),
    .I3(mult_res[4]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_071_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _149_ (
    .I0(mult_res[9]),
    .I1(mult_res[7]),
    .I2(mult_res[10]),
    .I3(mult_res[8]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_063_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _150_ (
    .I0(_047_[3]),
    .I1(_055_[1]),
    .I2(shift_d1[2]),
    .O(_056_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _151_ (
    .I0(mult_res[13]),
    .I1(mult_res[11]),
    .I2(mult_res[14]),
    .I3(mult_res[12]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_055_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _152_ (
    .I0(mult_res[17]),
    .I1(mult_res[15]),
    .I2(mult_res[18]),
    .I3(mult_res[16]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_047_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _153_ (
    .I0(_013_[3]),
    .I1(_022_[3]),
    .I2(_031_[3]),
    .I3(_039_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_040_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _154_ (
    .I0(mult_res[21]),
    .I1(mult_res[19]),
    .I2(mult_res[22]),
    .I3(mult_res[20]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_039_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _155_ (
    .I0(mult_res[25]),
    .I1(mult_res[23]),
    .I2(mult_res[26]),
    .I3(mult_res[24]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_031_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _156_ (
    .I0(mult_res[29]),
    .I1(mult_res[27]),
    .I2(mult_res[30]),
    .I3(mult_res[28]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_022_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _157_ (
    .I0(mult_res[33]),
    .I1(mult_res[31]),
    .I2(mult_res[34]),
    .I3(mult_res[32]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_013_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _158_ (
    .I0(_038_[1]),
    .I1(_070_[1]),
    .I2(shift_d1[4]),
    .O(_012_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330f0f00ff)
  ) _159_ (
    .I0(_045_[3]),
    .I1(_053_[3]),
    .I2(_061_[1]),
    .I3(_069_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_070_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _160_ (
    .I0(_020_[2]),
    .I1(_020_[3]),
    .I2(_029_[3]),
    .I3(_037_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_038_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _161_ (
    .I0(mult_res[34]),
    .I1(mult_res[32]),
    .I2(mult_res[35]),
    .I3(mult_res[33]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_020_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _162_ (
    .I0(_036_[2]),
    .I1(_068_[1]),
    .I2(shift_d1[4]),
    .O(_012_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _163_ (
    .I0(_043_[3]),
    .I1(_051_[3]),
    .I2(_059_[3]),
    .I3(_067_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_068_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _164_ (
    .I0(_018_[2]),
    .I1(_018_[3]),
    .I2(_026_[3]),
    .I3(_035_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_036_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _165_ (
    .I0(mult_res[35]),
    .I1(mult_res[33]),
    .I2(mult_res[36]),
    .I3(mult_res[34]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_018_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _166_ (
    .I0(_034_[2]),
    .I1(_066_[1]),
    .I2(shift_d1[4]),
    .O(_012_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _167_ (
    .I0(_041_[1]),
    .I1(_049_[3]),
    .I2(_057_[1]),
    .I3(_065_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_066_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _168_ (
    .I0(_015_[2]),
    .I1(_015_[3]),
    .I2(_024_[3]),
    .I3(_033_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_034_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _169_ (
    .I0(mult_res[36]),
    .I1(mult_res[34]),
    .I2(mult_res[37]),
    .I3(mult_res[35]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_015_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _170_ (
    .I0(_032_[2]),
    .I1(_064_[1]),
    .I2(shift_d1[4]),
    .O(_012_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _171_ (
    .I0(_039_[3]),
    .I1(_047_[3]),
    .I2(_055_[1]),
    .I3(_063_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_064_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _172_ (
    .I0(_000_[3]),
    .I1(_013_[3]),
    .I2(_022_[3]),
    .I3(_031_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_032_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _173_ (
    .I0(mult_res[37]),
    .I1(mult_res[35]),
    .I2(mult_res[38]),
    .I3(mult_res[36]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_000_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252663091)
  ) _174_ (
    .I0(_062_[0]),
    .I1(_062_[1]),
    .I2(_030_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _175_ (
    .I0(_053_[3]),
    .I1(_061_[1]),
    .I2(shift_d1[2]),
    .O(_062_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _176_ (
    .I0(_037_[3]),
    .I1(_045_[3]),
    .I2(shift_d1[2]),
    .O(_062_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _177_ (
    .I0(_020_[1]),
    .I1(_020_[2]),
    .I2(_020_[3]),
    .I3(_029_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_030_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _178_ (
    .I0(mult_res[38]),
    .I1(mult_res[36]),
    .I2(mult_res[39]),
    .I3(mult_res[37]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_020_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _179_ (
    .I0(_027_[2]),
    .I1(_060_[1]),
    .I2(shift_d1[4]),
    .O(_012_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _180_ (
    .I0(_035_[3]),
    .I1(_043_[3]),
    .I2(_051_[3]),
    .I3(_059_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_060_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _181_ (
    .I0(_018_[1]),
    .I1(_018_[2]),
    .I2(_018_[3]),
    .I3(_026_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_027_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _182_ (
    .I0(mult_res[39]),
    .I1(mult_res[37]),
    .I2(mult_res[40]),
    .I3(mult_res[38]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_018_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252663091)
  ) _183_ (
    .I0(_042_[3]),
    .I1(_058_[1]),
    .I2(_025_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _184_ (
    .I0(_015_[1]),
    .I1(_015_[2]),
    .I2(_015_[3]),
    .I3(_024_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_025_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _185_ (
    .I0(mult_res[40]),
    .I1(mult_res[38]),
    .I2(mult_res[41]),
    .I3(mult_res[39]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_015_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252663091)
  ) _186_ (
    .I0(_056_[0]),
    .I1(_056_[1]),
    .I2(_023_[1]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _187_ (
    .I0(_031_[3]),
    .I1(_039_[3]),
    .I2(shift_d1[2]),
    .O(_056_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _188_ (
    .I0(_000_[2]),
    .I1(_000_[3]),
    .I2(_013_[3]),
    .I3(_022_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_023_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _189_ (
    .I0(mult_res[41]),
    .I1(mult_res[39]),
    .I2(mult_res[42]),
    .I3(mult_res[40]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_000_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _190_ (
    .I0(_021_[2]),
    .I1(_054_[1]),
    .I2(shift_d1[4]),
    .O(_012_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _191_ (
    .I0(_029_[3]),
    .I1(_037_[3]),
    .I2(_045_[3]),
    .I3(_053_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_054_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _192_ (
    .I0(_020_[0]),
    .I1(_020_[1]),
    .I2(_020_[2]),
    .I3(_020_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_021_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _193_ (
    .I0(mult_res[42]),
    .I1(mult_res[40]),
    .I2(mult_res[43]),
    .I3(mult_res[41]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_020_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _194_ (
    .I0(_019_[2]),
    .I1(_052_[1]),
    .I2(shift_d1[4]),
    .O(_012_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _195_ (
    .I0(_026_[3]),
    .I1(_035_[3]),
    .I2(_043_[3]),
    .I3(_051_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_052_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _196_ (
    .I0(_018_[0]),
    .I1(_018_[1]),
    .I2(_018_[2]),
    .I3(_018_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_019_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _197_ (
    .I0(mult_res[43]),
    .I1(mult_res[41]),
    .I2(mult_res[44]),
    .I3(mult_res[42]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_018_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _198_ (
    .I0(_016_[2]),
    .I1(_050_[1]),
    .I2(shift_d1[4]),
    .O(_012_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _199_ (
    .I0(_024_[3]),
    .I1(_033_[3]),
    .I2(_041_[1]),
    .I3(_049_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_050_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _200_ (
    .I0(_015_[0]),
    .I1(_015_[1]),
    .I2(_015_[2]),
    .I3(_015_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_016_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _201_ (
    .I0(mult_res[44]),
    .I1(mult_res[42]),
    .I2(mult_res[45]),
    .I3(mult_res[43]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_015_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h53)
  ) _202_ (
    .I0(_014_[1]),
    .I1(_048_[1]),
    .I2(shift_d1[4]),
    .O(_012_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _203_ (
    .I0(_022_[3]),
    .I1(_031_[3]),
    .I2(_039_[3]),
    .I3(_047_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_048_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _204_ (
    .I0(_000_[1]),
    .I1(_000_[2]),
    .I2(_000_[3]),
    .I3(_013_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_014_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _205_ (
    .I0(mult_res[45]),
    .I1(mult_res[43]),
    .I2(mult_res[46]),
    .I3(mult_res[44]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1429409551)
  ) _206_ (
    .I0(_030_[1]),
    .I1(_046_[1]),
    .I2(_046_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _207_ (
    .I0(_020_[1]),
    .I1(_020_[2]),
    .I2(shift_d1[2]),
    .O(_046_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _208_ (
    .I0(_028_[0]),
    .I1(_020_[0]),
    .I2(shift_d1[2]),
    .O(_030_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f555500ff3333)
  ) _209_ (
    .I0(mult_res[46]),
    .I1(mult_res[44]),
    .I2(mult_res[47]),
    .I3(mult_res[45]),
    .I4(shift_d1[0]),
    .I5(shift_d1[1]),
    .O(_028_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1429409551)
  ) _210_ (
    .I0(_027_[1]),
    .I1(_044_[1]),
    .I2(_044_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _211_ (
    .I0(_018_[1]),
    .I1(_018_[2]),
    .I2(shift_d1[2]),
    .O(_044_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _212_ (
    .I0(_017_[1]),
    .I1(_018_[0]),
    .I2(shift_d1[2]),
    .O(_027_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252654421)
  ) _213_ (
    .I0(mult_res[45]),
    .I1(mult_res[46]),
    .I2(mult_res[47]),
    .I3(shift_d1[0]),
    .I4(shift_d1[1]),
    .O(_017_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330f0f00ff)
  ) _214_ (
    .I0(_025_[1]),
    .I1(_042_[1]),
    .I2(_042_[2]),
    .I3(_042_[3]),
    .I4(shift_d1[3]),
    .I5(shift_d1[4]),
    .O(_012_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _215_ (
    .I0(_015_[1]),
    .I1(_015_[2]),
    .I2(shift_d1[2]),
    .O(_042_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f0f55cccccccc)
  ) _216_ (
    .I0(mult_res[46]),
    .I1(_015_[0]),
    .I2(mult_res[47]),
    .I3(shift_d1[0]),
    .I4(shift_d1[1]),
    .I5(shift_d1[2]),
    .O(_025_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _217_ (
    .I0(shift_d1[4]),
    .I1(_040_[1]),
    .I2(_040_[2]),
    .O(_012_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaa33330f0f00ff)
  ) _218_ (
    .I0(mult_res[47]),
    .I1(_000_[1]),
    .I2(_000_[2]),
    .I3(_000_[3]),
    .I4(shift_d1[2]),
    .I5(shift_d1[3]),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _219_ (
    .I0(1'h1),
    .I1(_001_),
    .O(_040_[2]),
    .S(shift_d1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _220_ (
    .I0(shift_d1[4]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .O(_012_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f5533ffffffff)
  ) _221_ (
    .I0(_020_[0]),
    .I1(_020_[1]),
    .I2(_021_[1]),
    .I3(shift_d1[2]),
    .I4(shift_d1[3]),
    .I5(shift_d1[4]),
    .O(_038_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd255004501)
  ) _222_ (
    .I0(mult_res[44]),
    .I1(mult_res[45]),
    .I2(mult_res[47]),
    .I3(shift_d1[2]),
    .I4(shift_d1[0]),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3335)
  ) _223_ (
    .I0(mult_res[46]),
    .I1(mult_res[47]),
    .I2(shift_d1[2]),
    .I3(shift_d1[0]),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _224_ (
    .I0(_002_),
    .I1(_003_),
    .O(_021_[1]),
    .S(shift_d1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1429409551)
  ) _225_ (
    .I0(_019_[1]),
    .I1(_036_[1]),
    .I2(_036_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _226_ (
    .I0(_018_[0]),
    .I1(_018_[1]),
    .I2(shift_d1[2]),
    .O(_036_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _227_ (
    .I0(mult_res[47]),
    .I1(_017_[1]),
    .I2(shift_d1[2]),
    .O(_019_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1429409551)
  ) _228_ (
    .I0(_016_[1]),
    .I1(_034_[1]),
    .I2(_034_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _229_ (
    .I0(_015_[0]),
    .I1(_015_[1]),
    .I2(shift_d1[2]),
    .O(_034_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd131069)
  ) _230_ (
    .I0(mult_res[46]),
    .I1(shift_d1[0]),
    .I2(shift_d1[1]),
    .I3(shift_d1[2]),
    .I4(mult_res[47]),
    .O(_016_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _231_ (
    .I0(mult_res[47]),
    .I1(_032_[1]),
    .I2(_032_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _232_ (
    .I0(_000_[1]),
    .I1(_000_[2]),
    .I2(shift_d1[2]),
    .O(_032_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _233_ (
    .I0(mult_res[47]),
    .I1(_030_[1]),
    .I2(_030_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _234_ (
    .I0(mult_res[47]),
    .I1(_027_[1]),
    .I2(_027_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _235_ (
    .I0(mult_res[47]),
    .I1(_025_[1]),
    .I2(_025_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f05533333333)
  ) _236_ (
    .I0(_000_[1]),
    .I1(_023_[1]),
    .I2(mult_res[47]),
    .I3(shift_d1[2]),
    .I4(shift_d1[3]),
    .I5(shift_d1[4]),
    .O(_012_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _237_ (
    .I0(mult_res[47]),
    .I1(_021_[1]),
    .I2(_021_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _238_ (
    .I0(mult_res[47]),
    .I1(_019_[1]),
    .I2(_019_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855472911)
  ) _239_ (
    .I0(mult_res[47]),
    .I1(_016_[1]),
    .I2(_016_[2]),
    .I3(shift_d1[3]),
    .I4(shift_d1[4]),
    .O(_012_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _240_ (
    .I0(mult_res[47]),
    .I1(_014_[1]),
    .I2(shift_d1[4]),
    .O(_012_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _241_ (
    .CI(1'h0),
    .CO(_004_[3:0]),
    .CYINIT(1'h0),
    .DI(shifted_res[3:0]),
    .O(_006_[3:0]),
    .S(_005_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _242_ (
    .CI(_004_[3]),
    .CO(_004_[7:4]),
    .CYINIT(1'h0),
    .DI(shifted_res[7:4]),
    .O(_006_[7:4]),
    .S(_005_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _243_ (
    .CI(_004_[7]),
    .CO(_004_[11:8]),
    .CYINIT(1'h0),
    .DI(shifted_res[11:8]),
    .O(_006_[11:8]),
    .S(_005_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _244_ (
    .CI(_004_[11]),
    .CO(_004_[15:12]),
    .CYINIT(1'h0),
    .DI(shifted_res[15:12]),
    .O(_006_[15:12]),
    .S(_005_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _245_ (
    .CI(_004_[15]),
    .CO(_004_[19:16]),
    .CYINIT(1'h0),
    .DI(shifted_res[19:16]),
    .O(_006_[19:16]),
    .S(_005_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _246_ (
    .CI(_004_[19]),
    .CO(_004_[23:20]),
    .CYINIT(1'h0),
    .DI(shifted_res[23:20]),
    .O(_006_[23:20]),
    .S(_005_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _247_ (
    .CI(_004_[23]),
    .CO(_004_[27:24]),
    .CYINIT(1'h0),
    .DI(shifted_res[27:24]),
    .O(_006_[27:24]),
    .S(_005_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:86.26-86.53|/opt/homebrew/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _248_ (
    .CI(_004_[27]),
    .CO(_004_[31:28]),
    .CYINIT(1'h0),
    .DI(shifted_res[31:28]),
    .O(_006_[31:28]),
    .S(_005_[31:28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _249_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[0]),
    .Q(mult_raw[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _250_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[1]),
    .Q(mult_raw[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _251_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[2]),
    .Q(mult_raw[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _252_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[3]),
    .Q(mult_raw[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _253_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[4]),
    .Q(mult_raw[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _254_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[5]),
    .Q(mult_raw[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _255_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[6]),
    .Q(mult_raw[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _256_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[7]),
    .Q(mult_raw[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _257_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[8]),
    .Q(mult_raw[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _258_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[9]),
    .Q(mult_raw[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _259_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[10]),
    .Q(mult_raw[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _260_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[11]),
    .Q(mult_raw[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _261_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[12]),
    .Q(mult_raw[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _262_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[13]),
    .Q(mult_raw[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _263_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[14]),
    .Q(mult_raw[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _264_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[15]),
    .Q(mult_raw[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _265_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_[16]),
    .Q(mult_raw[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _266_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[0]),
    .Q(data_out[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _267_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[1]),
    .Q(data_out[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _268_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[2]),
    .Q(data_out[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _269_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[3]),
    .Q(data_out[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _270_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[4]),
    .Q(data_out[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _271_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[5]),
    .Q(data_out[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _272_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[6]),
    .Q(data_out[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _273_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[7]),
    .Q(data_out[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _274_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[8]),
    .Q(data_out[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _275_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[9]),
    .Q(data_out[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _276_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[10]),
    .Q(data_out[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _277_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[11]),
    .Q(data_out[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _278_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[12]),
    .Q(data_out[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _279_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[13]),
    .Q(data_out[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _280_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[14]),
    .Q(data_out[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _281_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[15]),
    .Q(data_out[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _282_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[16]),
    .Q(data_out[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _283_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[17]),
    .Q(data_out[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _284_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[18]),
    .Q(data_out[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _285_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[19]),
    .Q(data_out[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _286_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[20]),
    .Q(data_out[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _287_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[21]),
    .Q(data_out[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _288_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[22]),
    .Q(data_out[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _289_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[23]),
    .Q(data_out[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _290_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[24]),
    .Q(data_out[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _291_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[25]),
    .Q(data_out[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _292_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[26]),
    .Q(data_out[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _293_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[27]),
    .Q(data_out[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _294_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[28]),
    .Q(data_out[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _295_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[29]),
    .Q(data_out[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _296_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[30]),
    .Q(data_out[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _297_ (
    .C(clk),
    .CE(1'h1),
    .D(_006_[31]),
    .Q(data_out[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:80.5-88.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _298_ (
    .C(clk),
    .CE(1'h1),
    .D(s3_valid),
    .Q(valid_out),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _299_ (
    .C(clk),
    .CE(1'h1),
    .D(s2_valid),
    .Q(s3_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _300_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[0]),
    .Q(shifted_res[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _301_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[1]),
    .Q(shifted_res[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _302_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[2]),
    .Q(shifted_res[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _303_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[3]),
    .Q(shifted_res[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _304_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[4]),
    .Q(shifted_res[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _305_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[5]),
    .Q(shifted_res[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _306_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[6]),
    .Q(shifted_res[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _307_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[7]),
    .Q(shifted_res[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _308_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[8]),
    .Q(shifted_res[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _309_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[9]),
    .Q(shifted_res[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _310_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[10]),
    .Q(shifted_res[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _311_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[11]),
    .Q(shifted_res[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _312_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[12]),
    .Q(shifted_res[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _313_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[13]),
    .Q(shifted_res[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _314_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[14]),
    .Q(shifted_res[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _315_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[15]),
    .Q(shifted_res[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _316_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[16]),
    .Q(shifted_res[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _317_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[17]),
    .Q(shifted_res[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _318_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[18]),
    .Q(shifted_res[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _319_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[19]),
    .Q(shifted_res[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _320_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[20]),
    .Q(shifted_res[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _321_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[21]),
    .Q(shifted_res[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _322_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[22]),
    .Q(shifted_res[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _323_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[23]),
    .Q(shifted_res[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _324_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[24]),
    .Q(shifted_res[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _325_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[25]),
    .Q(shifted_res[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _326_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[26]),
    .Q(shifted_res[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _327_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[27]),
    .Q(shifted_res[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _328_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[28]),
    .Q(shifted_res[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _329_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[29]),
    .Q(shifted_res[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _330_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[30]),
    .Q(shifted_res[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _331_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_[31]),
    .Q(shifted_res[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _332_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[0]),
    .Q(bias_d2[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _333_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[1]),
    .Q(bias_d2[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _334_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[2]),
    .Q(bias_d2[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _335_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[3]),
    .Q(bias_d2[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _336_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[4]),
    .Q(bias_d2[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _337_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[5]),
    .Q(bias_d2[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _338_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[6]),
    .Q(bias_d2[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _339_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[7]),
    .Q(bias_d2[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _340_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[8]),
    .Q(bias_d2[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _341_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[9]),
    .Q(bias_d2[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _342_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[10]),
    .Q(bias_d2[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _343_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[11]),
    .Q(bias_d2[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _344_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[12]),
    .Q(bias_d2[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _345_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[13]),
    .Q(bias_d2[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _346_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[14]),
    .Q(bias_d2[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _347_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[15]),
    .Q(bias_d2[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _348_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[16]),
    .Q(bias_d2[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _349_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[17]),
    .Q(bias_d2[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _350_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[18]),
    .Q(bias_d2[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _351_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[19]),
    .Q(bias_d2[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _352_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[20]),
    .Q(bias_d2[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _353_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[21]),
    .Q(bias_d2[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _354_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[22]),
    .Q(bias_d2[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _355_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[23]),
    .Q(bias_d2[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _356_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[24]),
    .Q(bias_d2[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _357_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[25]),
    .Q(bias_d2[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _358_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[26]),
    .Q(bias_d2[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _359_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[27]),
    .Q(bias_d2[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _360_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[28]),
    .Q(bias_d2[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _361_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[29]),
    .Q(bias_d2[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _362_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[30]),
    .Q(bias_d2[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:68.5-78.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _363_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d1[31]),
    .Q(bias_d2[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _364_ (
    .C(clk),
    .CE(1'h1),
    .D(s1_valid),
    .Q(s2_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _365_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[0]),
    .Q(mult_res[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _366_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[1]),
    .Q(mult_res[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _367_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[2]),
    .Q(mult_res[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _368_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[3]),
    .Q(mult_res[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _369_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[4]),
    .Q(mult_res[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _370_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[5]),
    .Q(mult_res[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _371_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[6]),
    .Q(mult_res[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _372_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[7]),
    .Q(mult_res[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _373_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[8]),
    .Q(mult_res[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _374_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[9]),
    .Q(mult_res[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _375_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[10]),
    .Q(mult_res[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _376_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[11]),
    .Q(mult_res[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _377_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[12]),
    .Q(mult_res[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _378_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[13]),
    .Q(mult_res[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _379_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[14]),
    .Q(mult_res[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _380_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[15]),
    .Q(mult_res[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _381_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[16]),
    .Q(mult_res[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _382_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[17]),
    .Q(mult_res[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _383_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[18]),
    .Q(mult_res[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _384_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[19]),
    .Q(mult_res[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _385_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[20]),
    .Q(mult_res[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _386_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[21]),
    .Q(mult_res[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _387_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[22]),
    .Q(mult_res[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _388_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[23]),
    .Q(mult_res[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _389_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[24]),
    .Q(mult_res[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _390_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[25]),
    .Q(mult_res[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _391_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[26]),
    .Q(mult_res[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _392_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[27]),
    .Q(mult_res[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _393_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[28]),
    .Q(mult_res[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _394_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[29]),
    .Q(mult_res[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _395_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[30]),
    .Q(mult_res[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _396_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[31]),
    .Q(mult_res[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _397_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[32]),
    .Q(mult_res[32]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _398_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[33]),
    .Q(mult_res[33]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _399_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[34]),
    .Q(mult_res[34]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _400_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[35]),
    .Q(mult_res[35]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _401_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[36]),
    .Q(mult_res[36]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _402_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[37]),
    .Q(mult_res[37]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _403_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[38]),
    .Q(mult_res[38]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _404_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[39]),
    .Q(mult_res[39]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _405_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[40]),
    .Q(mult_res[40]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _406_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[41]),
    .Q(mult_res[41]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _407_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[42]),
    .Q(mult_res[42]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _408_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[43]),
    .Q(mult_res[43]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _409_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[44]),
    .Q(mult_res[44]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _410_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[45]),
    .Q(mult_res[45]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _411_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[46]),
    .Q(mult_res[46]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _412_ (
    .C(clk),
    .CE(1'h1),
    .D(mult_raw[47]),
    .Q(mult_res[47]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _413_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[0]),
    .Q(bias_d1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _414_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[1]),
    .Q(bias_d1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _415_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[2]),
    .Q(bias_d1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _416_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[3]),
    .Q(bias_d1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _417_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[4]),
    .Q(bias_d1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _418_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[5]),
    .Q(bias_d1[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _419_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[6]),
    .Q(bias_d1[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _420_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[7]),
    .Q(bias_d1[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _421_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[8]),
    .Q(bias_d1[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _422_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[9]),
    .Q(bias_d1[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _423_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[10]),
    .Q(bias_d1[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _424_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[11]),
    .Q(bias_d1[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _425_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[12]),
    .Q(bias_d1[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _426_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[13]),
    .Q(bias_d1[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _427_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[14]),
    .Q(bias_d1[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _428_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[15]),
    .Q(bias_d1[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _429_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[16]),
    .Q(bias_d1[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _430_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[17]),
    .Q(bias_d1[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _431_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[18]),
    .Q(bias_d1[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _432_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[19]),
    .Q(bias_d1[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _433_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[20]),
    .Q(bias_d1[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _434_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[21]),
    .Q(bias_d1[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _435_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[22]),
    .Q(bias_d1[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _436_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[23]),
    .Q(bias_d1[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _437_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[24]),
    .Q(bias_d1[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _438_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[25]),
    .Q(bias_d1[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _439_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[26]),
    .Q(bias_d1[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _440_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[27]),
    .Q(bias_d1[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _441_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[28]),
    .Q(bias_d1[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _442_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[29]),
    .Q(bias_d1[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _443_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[30]),
    .Q(bias_d1[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _444_ (
    .C(clk),
    .CE(1'h1),
    .D(bias_d[31]),
    .Q(bias_d1[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _445_ (
    .C(clk),
    .CE(1'h1),
    .D(shift_d[0]),
    .Q(shift_d1[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _446_ (
    .C(clk),
    .CE(1'h1),
    .D(shift_d[1]),
    .Q(shift_d1[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _447_ (
    .C(clk),
    .CE(1'h1),
    .D(shift_d[2]),
    .Q(shift_d1[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _448_ (
    .C(clk),
    .CE(1'h1),
    .D(shift_d[3]),
    .Q(shift_d1[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:47.5-61.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _449_ (
    .C(clk),
    .CE(1'h1),
    .D(shift_d[4]),
    .Q(shift_d1[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _450_ (
    .C(clk),
    .CE(1'h1),
    .D(valid_in),
    .Q(s1_valid),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _451_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[0]),
    .Q(bias_d[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _452_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[1]),
    .Q(bias_d[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _453_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[2]),
    .Q(bias_d[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _454_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[3]),
    .Q(bias_d[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _455_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[4]),
    .Q(bias_d[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _456_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[5]),
    .Q(bias_d[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _457_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[6]),
    .Q(bias_d[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _458_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[7]),
    .Q(bias_d[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _459_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[8]),
    .Q(bias_d[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _460_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[9]),
    .Q(bias_d[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _461_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[10]),
    .Q(bias_d[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _462_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[11]),
    .Q(bias_d[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _463_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[12]),
    .Q(bias_d[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _464_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[13]),
    .Q(bias_d[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _465_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[14]),
    .Q(bias_d[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _466_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[15]),
    .Q(bias_d[15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _467_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[16]),
    .Q(bias_d[16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _468_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[17]),
    .Q(bias_d[17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _469_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[18]),
    .Q(bias_d[18]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _470_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[19]),
    .Q(bias_d[19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _471_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[20]),
    .Q(bias_d[20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _472_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[21]),
    .Q(bias_d[21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _473_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[22]),
    .Q(bias_d[22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _474_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[23]),
    .Q(bias_d[23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _475_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[24]),
    .Q(bias_d[24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _476_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[25]),
    .Q(bias_d[25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _477_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[26]),
    .Q(bias_d[26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _478_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[27]),
    .Q(bias_d[27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _479_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[28]),
    .Q(bias_d[28]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _480_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[29]),
    .Q(bias_d[29]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _481_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[30]),
    .Q(bias_d[30]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _482_ (
    .C(clk),
    .CE(1'h1),
    .D(bias[31]),
    .Q(bias_d[31]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _483_ (
    .C(clk),
    .CE(1'h1),
    .D(shift[0]),
    .Q(shift_d[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _484_ (
    .C(clk),
    .CE(1'h1),
    .D(shift[1]),
    .Q(shift_d[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _485_ (
    .C(clk),
    .CE(1'h1),
    .D(shift[2]),
    .Q(shift_d[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _486_ (
    .C(clk),
    .CE(1'h1),
    .D(shift[3]),
    .Q(shift_d[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:24.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _487_ (
    .C(clk),
    .CE(1'h1),
    .D(shift[4]),
    .Q(shift_d[4]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56.26-56.44|/opt/homebrew/bin/../share/yosys/mul2dsp.v:168.6-172.5|/opt/homebrew/bin/../share/yosys/mul2dsp.v:253.6-257.5|/opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v:30.4-48.3" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'sd0),
    .ALUMODEREG(32'sd0),
    .AREG(32'd1),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd1),
    .BREG(32'd1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'sd0),
    .CARRYINSELREG(32'sd0),
    .CREG(32'sd0),
    .DREG(32'sd0),
    .INMODEREG(32'sd0),
    .MREG(32'sd0),
    .OPMODEREG(32'sd0),
    .PREG(1'h1),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_SIMD("ONE48")
  ) _488_ (
    .A({ data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31], data_in[31:17] }),
    .ACIN(30'h00000000),
    .ALUMODE(4'h0),
    .B({ gain[15], gain[15], gain }),
    .BCIN(18'h00000),
    .C(48'h000000000000),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CEA2(1'h1),
    .CEB2(1'h1),
    .CEP(1'h1),
    .CLK(clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .OPMODE(7'h55),
    .P({ _007_, mult_raw[47:17] }),
    .PCIN(_009_),
    .RSTA(reset),
    .RSTB(reset),
    .RSTP(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56.26-56.44|/opt/homebrew/bin/../share/yosys/mul2dsp.v:148.7-152.6|/opt/homebrew/bin/../share/yosys/mul2dsp.v:253.6-257.5|/opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v:30.4-48.3" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'sd0),
    .ALUMODEREG(32'sd0),
    .AREG(32'd1),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd1),
    .BREG(32'd1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'sd0),
    .CARRYINSELREG(32'sd0),
    .CREG(32'sd0),
    .DREG(32'sd0),
    .INMODEREG(32'sd0),
    .MREG(32'sd0),
    .OPMODEREG(32'sd0),
    .PREG(32'sd0),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_SIMD("ONE48")
  ) _489_ (
    .A({ 13'h0000, data_in[16:0] }),
    .ACIN(30'h00000000),
    .ALUMODE(4'h0),
    .B({ gain[15], gain[15], gain }),
    .BCIN(18'h00000),
    .C(48'h000000000000),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CEA2(1'h1),
    .CEB2(1'h1),
    .CLK(clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .OPMODE(7'h05),
    .P({ _008_, _011_[33:17], _010_[16:0] }),
    .PCIN(48'h000000000000),
    .PCOUT(_009_),
    .RSTA(reset),
    .RSTB(reset)
  );
  assign { _016_[4:3], _016_[0] } = { shift_d1[4:3], mult_res[47] };
  assign { _013_[5:4], _013_[2:0] } = { shift_d1[3:2], _000_[3:1] };
  assign _020_[5:4] = shift_d1[3:2];
  assign { _057_[2], _057_[0] } = { shift_d1[2], _049_[3] };
  assign { _035_[5:4], _035_[2:0] } = { shift_d1[3:2], _026_[3], _018_[3:2] };
  assign { _058_[4:2], _058_[0] } = { shift_d1[4:3], _025_[2], _042_[3] };
  assign { _029_[5:4], _029_[2:0] } = { shift_d1[3:2], _020_[3:1] };
  assign { _043_[5:4], _043_[2:0] } = { shift_d1[3:2], _035_[3], _026_[3], _018_[3] };
  assign { _036_[4:3], _036_[0] } = { shift_d1[4:3], _019_[1] };
  assign { _059_[5:4], _059_[2:0] } = { shift_d1[3:2], _051_[3], _043_[3], _035_[3] };
  assign { _044_[4:3], _044_[0] } = { shift_d1[4:3], _027_[1] };
  assign { _060_[2], _060_[0] } = { shift_d1[4], _027_[2] };
  assign { _024_[5:4], _024_[2:0] } = { shift_d1[3:2], _015_[3:1] };
  assign { _030_[4:3], _030_[0] } = { shift_d1[4:3], mult_res[47] };
  assign _015_[5:4] = shift_d1[3:2];
  assign { _025_[4:3], _025_[0] } = { shift_d1[4:3], mult_res[47] };
  assign { _021_[4:3], _021_[0] } = { shift_d1[4:3], mult_res[47] };
  assign { _061_[2], _061_[0] } = { shift_d1[2], _053_[3] };
  assign { _045_[5:4], _045_[2:0] } = { shift_d1[3:2], _037_[3], _029_[3], _020_[3] };
  assign _062_[4:2] = { shift_d1[4:3], _030_[2] };
  assign { _037_[5:4], _037_[2:0] } = { shift_d1[3:2], _029_[3], _020_[3:2] };
  assign { _046_[4:3], _046_[0] } = { shift_d1[4:3], _030_[1] };
  assign { _014_[2], _014_[0] } = { shift_d1[4], mult_res[47] };
  assign { _063_[5:4], _063_[2:0] } = { shift_d1[3:2], _055_[1], _047_[3], _039_[3] };
  assign _038_[0] = shift_d1[4];
  assign { _064_[2], _064_[0] } = { shift_d1[4], _032_[2] };
  assign { _047_[5:4], _047_[2:0] } = { shift_d1[3:2], _039_[3], _031_[3], _022_[3] };
  assign _018_[5:4] = shift_d1[3:2];
  assign { _065_[5:4], _065_[2:0] } = { shift_d1[3:2], _057_[1], _049_[3], _041_[1] };
  assign { _048_[2], _048_[0] } = { shift_d1[4], _014_[1] };
  assign { _066_[2], _066_[0] } = { shift_d1[4], _034_[2] };
  assign { _031_[5:4], _031_[2:0] } = { shift_d1[3:2], _022_[3], _013_[3], _000_[3] };
  assign { _000_[6:4], _000_[0] } = { shift_d1[4:2], mult_res[47] };
  assign { _017_[2], _017_[0] } = { shift_d1[2], mult_res[47] };
  assign { _067_[5:4], _067_[2:0] } = { shift_d1[3:2], _059_[3], _051_[3], _043_[3] };
  assign { _049_[5:4], _049_[2:0] } = { shift_d1[3:2], _041_[1], _033_[3], _024_[3] };
  assign { _068_[2], _068_[0] } = { shift_d1[4], _036_[2] };
  assign { _032_[4:3], _032_[0] } = { shift_d1[4:3], mult_res[47] };
  assign { _050_[2], _050_[0] } = { shift_d1[4], _016_[2] };
  assign { _022_[5:4], _022_[2:0] } = { shift_d1[3:2], _013_[3], _000_[3:2] };
  assign { _069_[5:4], _069_[2:0] } = { shift_d1[3:2], _061_[1], _053_[3], _045_[3] };
  assign { _039_[5:4], _039_[2:0] } = { shift_d1[3:2], _031_[3], _022_[3], _013_[3] };
  assign { _070_[2], _070_[0] } = { shift_d1[4], _038_[1] };
  assign { _026_[5:4], _026_[2:0] } = { shift_d1[3:2], _018_[3:1] };
  assign { _051_[5:4], _051_[2:0] } = { shift_d1[3:2], _043_[3], _035_[3], _026_[3] };
  assign _040_[0] = shift_d1[4];
  assign { _071_[2], _071_[0] } = { shift_d1[2], _063_[3] };
  assign { _052_[2], _052_[0] } = { shift_d1[4], _019_[2] };
  assign { _072_[4:2], _072_[0] } = { shift_d1[4:3], _040_[1], _056_[1] };
  assign { _019_[4:3], _019_[0] } = { shift_d1[4:3], mult_res[47] };
  assign { _027_[4:3], _027_[0] } = { shift_d1[4:3], mult_res[47] };
  assign { _023_[5:2], _023_[0] } = { shift_d1[4:2], mult_res[47], _000_[1] };
  assign { _073_[3:2], _073_[0] } = { shift_d1[2], shift_d1[3], _065_[3] };
  assign { _053_[5:4], _053_[2:0] } = { shift_d1[3:2], _045_[3], _037_[3], _029_[3] };
  assign { _074_[5:4], _074_[2:0] } = { shift_d1[4:3], _058_[1], _042_[3:2] };
  assign { _033_[5:4], _033_[2:0] } = { shift_d1[3:2], _024_[3], _015_[3:2] };
  assign { _054_[2], _054_[0] } = { shift_d1[4], _021_[2] };
  assign { _075_[5:4], _075_[2:0] } = { shift_d1[3:2], _067_[3], _059_[3], _051_[3] };
  assign { _034_[4:3], _034_[0] } = { shift_d1[4:3], _016_[1] };
  assign { _076_[2], _076_[0] } = { shift_d1[4], _044_[2] };
  assign { _041_[2], _041_[0] } = { shift_d1[2], _033_[3] };
  assign _028_[2:1] = { shift_d1[2], _020_[0] };
  assign { _077_[5:4], _077_[2:0] } = { shift_d1[3:2], _069_[3], _061_[1], _053_[3] };
  assign { _055_[2], _055_[0] } = { shift_d1[2], _047_[3] };
  assign { _078_[2], _078_[0] } = { shift_d1[4], _046_[2] };
  assign { _042_[5:4], _042_[0] } = { shift_d1[4:3], _025_[1] };
  assign _056_[4:2] = { shift_d1[4:3], _023_[1] };
  assign _010_[47:17] = 31'hxxxxxxxx;
  assign _011_[16:0] = _010_[16:0];
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:3.1-40.10" *)
module pe(clk, reset, en_weight_pass, en_weight_capture, in_act, in_psum, out_act, out_psum);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:4.25-4.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:5.25-5.30" *)
  input reset;
  wire reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:6.25-6.39" *)
  input en_weight_pass;
  wire en_weight_pass;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:7.25-7.42" *)
  input en_weight_capture;
  wire en_weight_capture;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:8.32-8.38" *)
  input [7:0] in_act;
  wire [7:0] in_act;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:9.32-9.39" *)
  input [15:0] in_psum;
  wire [15:0] in_psum;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:10.32-10.39" *)
  output [7:0] out_act;
  wire [7:0] out_act;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:11.32-11.40" *)
  output [15:0] out_psum;
  wire [15:0] out_psum;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _18_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _19_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _20_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _21_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _22_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _23_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _24_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _25_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _26_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _27_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _28_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _29_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _30_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _31_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _32_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _33_;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _34_;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _35_ (
    .I0(reset),
    .I1(en_weight_pass),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _36_ (
    .I0(en_weight_pass),
    .I1(en_weight_capture),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _37_ (
    .I0(_34_[0]),
    .I1(in_psum[0]),
    .I2(en_weight_pass),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _38_ (
    .I0(_33_[0]),
    .I1(in_psum[1]),
    .I2(en_weight_pass),
    .O(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _39_ (
    .I0(_32_[0]),
    .I1(in_psum[2]),
    .I2(en_weight_pass),
    .O(_10_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _40_ (
    .I0(_31_[0]),
    .I1(in_psum[3]),
    .I2(en_weight_pass),
    .O(_11_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _41_ (
    .I0(_30_[0]),
    .I1(in_psum[4]),
    .I2(en_weight_pass),
    .O(_12_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _42_ (
    .I0(_29_[0]),
    .I1(in_psum[5]),
    .I2(en_weight_pass),
    .O(_13_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _43_ (
    .I0(_28_[0]),
    .I1(in_psum[6]),
    .I2(en_weight_pass),
    .O(_14_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _44_ (
    .I0(_27_[0]),
    .I1(in_psum[7]),
    .I2(en_weight_pass),
    .O(_15_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _45_ (
    .I0(_26_[0]),
    .I1(in_psum[8]),
    .I2(en_weight_pass),
    .O(_16_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _46_ (
    .I0(_25_[0]),
    .I1(in_psum[9]),
    .I2(en_weight_pass),
    .O(_17_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _47_ (
    .I0(_24_[0]),
    .I1(in_psum[10]),
    .I2(en_weight_pass),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _48_ (
    .I0(_23_[0]),
    .I1(in_psum[11]),
    .I2(en_weight_pass),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _49_ (
    .I0(_22_[0]),
    .I1(in_psum[12]),
    .I2(en_weight_pass),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _50_ (
    .I0(_21_[0]),
    .I1(in_psum[13]),
    .I2(en_weight_pass),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _51_ (
    .I0(_20_[0]),
    .I1(in_psum[14]),
    .I2(en_weight_pass),
    .O(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _52_ (
    .I0(_19_[0]),
    .I1(in_psum[15]),
    .I2(en_weight_pass),
    .O(_08_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _53_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[0]),
    .Q(out_act[0]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _54_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[1]),
    .Q(out_act[1]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _55_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[2]),
    .Q(out_act[2]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _56_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[3]),
    .Q(out_act[3]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _57_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[4]),
    .Q(out_act[4]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _58_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[5]),
    .Q(out_act[5]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _59_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[6]),
    .Q(out_act[6]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _60_ (
    .C(clk),
    .CE(1'h1),
    .D(in_act[7]),
    .Q(out_act[7]),
    .R(_01_)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _61_ (
    .C(clk),
    .CE(1'h1),
    .D(_02_),
    .Q(out_psum[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _62_ (
    .C(clk),
    .CE(1'h1),
    .D(_09_),
    .Q(out_psum[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _63_ (
    .C(clk),
    .CE(1'h1),
    .D(_10_),
    .Q(out_psum[2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _64_ (
    .C(clk),
    .CE(1'h1),
    .D(_11_),
    .Q(out_psum[3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _65_ (
    .C(clk),
    .CE(1'h1),
    .D(_12_),
    .Q(out_psum[4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _66_ (
    .C(clk),
    .CE(1'h1),
    .D(_13_),
    .Q(out_psum[5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _67_ (
    .C(clk),
    .CE(1'h1),
    .D(_14_),
    .Q(out_psum[6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _68_ (
    .C(clk),
    .CE(1'h1),
    .D(_15_),
    .Q(out_psum[7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _69_ (
    .C(clk),
    .CE(1'h1),
    .D(_16_),
    .Q(out_psum[8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _70_ (
    .C(clk),
    .CE(1'h1),
    .D(_17_),
    .Q(out_psum[9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _71_ (
    .C(clk),
    .CE(1'h1),
    .D(_03_),
    .Q(out_psum[10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _72_ (
    .C(clk),
    .CE(1'h1),
    .D(_04_),
    .Q(out_psum[11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _73_ (
    .C(clk),
    .CE(1'h1),
    .D(_05_),
    .Q(out_psum[12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _74_ (
    .C(clk),
    .CE(1'h1),
    .D(_06_),
    .Q(out_psum[13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _75_ (
    .C(clk),
    .CE(1'h1),
    .D(_07_),
    .Q(out_psum[14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:16.5-38.8|/opt/homebrew/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _76_ (
    .C(clk),
    .CE(1'h1),
    .D(_08_),
    .Q(out_psum[15]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/pe.sv:35.30-35.63|/opt/homebrew/bin/../share/yosys/mul2dsp.v:253.6-257.5|/opt/homebrew/bin/../share/yosys/xilinx/xc7_dsp_map.v:30.4-48.3" *)
  DSP48E1 #(
    .ACASCREG(32'sd0),
    .ADREG(32'sd0),
    .ALUMODEREG(32'sd0),
    .AREG(32'sd0),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd1),
    .BREG(32'd1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'sd0),
    .CARRYINSELREG(32'sd0),
    .CREG(32'sd0),
    .DREG(32'sd0),
    .INMODEREG(32'sd0),
    .MREG(32'sd0),
    .OPMODEREG(32'sd0),
    .PREG(32'sd0),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_SIMD("ONE48")
  ) _77_ (
    .A({ in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act[7], in_act }),
    .ACIN(30'h00000000),
    .ALUMODE(4'h0),
    .B({ in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7], in_psum[7:0] }),
    .BCIN(18'h00000),
    .C({ in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum[15], in_psum }),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CEB2(_00_),
    .CLK(clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .OPMODE(7'h35),
    .P({ _18_, _19_[0], _20_[0], _21_[0], _22_[0], _23_[0], _24_[0], _25_[0], _26_[0], _27_[0], _28_[0], _29_[0], _30_[0], _31_[0], _32_[0], _33_[0], _34_[0] }),
    .PCIN(48'h000000000000),
    .RSTB(reset)
  );
  assign _21_[2:1] = { en_weight_pass, in_psum[13] };
  assign _29_[2:1] = { en_weight_pass, in_psum[5] };
  assign _24_[2:1] = { en_weight_pass, in_psum[10] };
  assign _30_[2:1] = { en_weight_pass, in_psum[4] };
  assign _20_[2:1] = { en_weight_pass, in_psum[14] };
  assign _31_[2:1] = { en_weight_pass, in_psum[3] };
  assign _25_[2:1] = { en_weight_pass, in_psum[9] };
  assign _32_[2:1] = { en_weight_pass, in_psum[2] };
  assign _22_[2:1] = { en_weight_pass, in_psum[12] };
  assign _33_[2:1] = { en_weight_pass, in_psum[1] };
  assign _26_[2:1] = { en_weight_pass, in_psum[8] };
  assign _34_[2:1] = { en_weight_pass, in_psum[0] };
  assign _19_[2:1] = { en_weight_pass, in_psum[15] };
  assign _27_[2:1] = { en_weight_pass, in_psum[7] };
  assign _23_[2:1] = { en_weight_pass, in_psum[11] };
  assign _28_[2:1] = { en_weight_pass, in_psum[6] };
endmodule

(* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:6.1-70.10" *)
module tpu_bridge(clk, ctrl_wf_push_col0, ctrl_wf_push_col1, ctrl_wf_data_in, ctrl_wf_reset, ctrl_init_act_valid, ctrl_init_act_data, ctrl_start_mlp, ctrl_weights_ready, mlp_state, mlp_cycle_cnt, mlp_acc0, mlp_acc1, mlp_wf_push_col0, mlp_wf_push_col1, mlp_wf_data_in, mlp_wf_reset, mlp_init_act_valid, mlp_init_act_data, mlp_start_mlp, mlp_weights_ready
, mlp_norm_gain, mlp_norm_bias, mlp_norm_shift, mlp_q_inv_scale, mlp_q_zero_point, mlp_state_in, mlp_cycle_cnt_in, mlp_acc0_in, mlp_acc1_in);
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:7.25-7.28" *)
  input clk;
  wire clk;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:10.25-10.42" *)
  input ctrl_wf_push_col0;
  wire ctrl_wf_push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:11.25-11.42" *)
  input ctrl_wf_push_col1;
  wire ctrl_wf_push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:12.25-12.40" *)
  input [7:0] ctrl_wf_data_in;
  wire [7:0] ctrl_wf_data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:13.25-13.38" *)
  input ctrl_wf_reset;
  wire ctrl_wf_reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:14.25-14.44" *)
  input ctrl_init_act_valid;
  wire ctrl_init_act_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:15.25-15.43" *)
  input [15:0] ctrl_init_act_data;
  wire [15:0] ctrl_init_act_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:16.25-16.39" *)
  input ctrl_start_mlp;
  wire ctrl_start_mlp;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:17.25-17.43" *)
  input ctrl_weights_ready;
  wire ctrl_weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:20.25-20.34" *)
  output [3:0] mlp_state;
  wire [3:0] mlp_state;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:21.25-21.38" *)
  output [4:0] mlp_cycle_cnt;
  wire [4:0] mlp_cycle_cnt;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:22.32-22.40" *)
  output [31:0] mlp_acc0;
  wire [31:0] mlp_acc0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:23.32-23.40" *)
  output [31:0] mlp_acc1;
  wire [31:0] mlp_acc1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:26.25-26.41" *)
  output mlp_wf_push_col0;
  wire mlp_wf_push_col0;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:27.25-27.41" *)
  output mlp_wf_push_col1;
  wire mlp_wf_push_col1;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:28.25-28.39" *)
  output [7:0] mlp_wf_data_in;
  wire [7:0] mlp_wf_data_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:29.25-29.37" *)
  output mlp_wf_reset;
  wire mlp_wf_reset;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:30.25-30.43" *)
  output mlp_init_act_valid;
  wire mlp_init_act_valid;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:31.25-31.42" *)
  output [15:0] mlp_init_act_data;
  wire [15:0] mlp_init_act_data;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:32.25-32.38" *)
  output mlp_start_mlp;
  wire mlp_start_mlp;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:33.25-33.42" *)
  output mlp_weights_ready;
  wire mlp_weights_ready;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:34.32-34.45" *)
  output [15:0] mlp_norm_gain;
  wire [15:0] mlp_norm_gain;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:35.32-35.45" *)
  output [31:0] mlp_norm_bias;
  wire [31:0] mlp_norm_bias;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:36.25-36.39" *)
  output [4:0] mlp_norm_shift;
  wire [4:0] mlp_norm_shift;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:37.32-37.47" *)
  output [15:0] mlp_q_inv_scale;
  wire [15:0] mlp_q_inv_scale;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:38.32-38.48" *)
  output [7:0] mlp_q_zero_point;
  wire [7:0] mlp_q_zero_point;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:40.25-40.37" *)
  input [3:0] mlp_state_in;
  wire [3:0] mlp_state_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:41.25-41.41" *)
  input [4:0] mlp_cycle_cnt_in;
  wire [4:0] mlp_cycle_cnt_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:42.32-42.43" *)
  input [31:0] mlp_acc0_in;
  wire [31:0] mlp_acc0_in;
  (* src = "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/tpu_bridge.sv:43.32-43.43" *)
  input [31:0] mlp_acc1_in;
  wire [31:0] mlp_acc1_in;
  assign mlp_acc0 = mlp_acc0_in;
  assign mlp_acc1 = mlp_acc1_in;
  assign mlp_cycle_cnt = mlp_cycle_cnt_in;
  assign mlp_init_act_data = ctrl_init_act_data;
  assign mlp_init_act_valid = ctrl_init_act_valid;
  assign mlp_norm_bias = 32'd0;
  assign mlp_norm_gain = 16'h0100;
  assign mlp_norm_shift = 5'h08;
  assign mlp_q_inv_scale = 16'h0100;
  assign mlp_q_zero_point = 8'h00;
  assign mlp_start_mlp = ctrl_start_mlp;
  assign mlp_state = mlp_state_in;
  assign mlp_weights_ready = ctrl_weights_ready;
  assign mlp_wf_data_in = ctrl_wf_data_in;
  assign mlp_wf_push_col0 = ctrl_wf_push_col0;
  assign mlp_wf_push_col1 = ctrl_wf_push_col1;
  assign mlp_wf_reset = ctrl_wf_reset;
endmodule
