# Exams/m2014 q4g
### Solution
```Verilog
module top_module (
    input in1,
    input in2,
    input in3,
    output out);
    
    assign out = ~(in1 ^ in2) ^ in3;

endmodule
```
[code](./48.v)
