
H:/E_325/Lab/nios_alarm_clock/main.elf:     file format elf32-littlenios2
H:/E_325/Lab/nios_alarm_clock/main.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000168

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000022a4 memsz 0x000022a4 flags r-x
    LOAD off    0x000032c4 vaddr 0x000022c4 paddr 0x00003a00 align 2**12
         filesz 0x0000173c memsz 0x0000173c flags rw-
    LOAD off    0x0000513c vaddr 0x0000513c paddr 0x0000513c align 2**12
         filesz 0x00000000 memsz 0x0000014c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000148  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000020c0  00000168  00000168  00001168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000009c  00002228  00002228  00003228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000173c  000022c4  00003a00  000032c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000014c  0000513c  0000513c  0000513c  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00004a00  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000558  00000000  00000000  00004a28  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000b14  00000000  00000000  00004f80  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00008037  00000000  00000000  00005a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a01  00000000  00000000  0000dacb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000067ec  00000000  00000000  000104cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000958  00000000  00000000  00016cb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001990  00000000  00000000  00017610  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001ce4  00000000  00000000  00018fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  0001ac84  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000180  00000000  00000000  0001aca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001cca7  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0001ccaa  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001ccb6  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001ccb7  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000008  00000000  00000000  0001ccb8  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000008  00000000  00000000  0001ccc0  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000008  00000000  00000000  0001ccc8  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000000b  00000000  00000000  0001ccd0  2**0
                  CONTENTS, READONLY
 25 .jdi          000050cc  00000000  00000000  0001ccdb  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     000520ec  00000000  00000000  00021da7  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000168 l    d  .text	00000000 .text
00002228 l    d  .rodata	00000000 .rodata
000022c4 l    d  .rwdata	00000000 .rwdata
0000513c l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001a0 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hex.c
00000000 l    df *ABS*	00000000 main.c
00000460 l     F .text	00000020 handle_button_interrupts
00000000 l    df *ABS*	00000000 timers.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000988 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000022d8 l     O .rwdata	00001060 JTAGUART
00003338 l     O .rwdata	0000002c LCD
00003364 l     O .rwdata	0000002c KEY
00003390 l     O .rwdata	0000002c SevenSeg30
000033bc l     O .rwdata	0000002c SevenSeg74
000033e8 l     O .rwdata	0000002c SW
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00000ef4 l     F .text	00000054 altera_avalon_jtag_uart_timeout
00000fc0 l     F .text	00000134 altera_avalon_jtag_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00001490 l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0000194c l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00001a54 l     F .text	00000064 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000035bc l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0000205c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0000042c g     F .text	00000034 write_current_time_to_bot_row
00000cf4 g     F .text	00000050 alt_main
00005188 g     O .bss	00000100 alt_irq
00003a00 g       *ABS*	00000000 __flash_rwdata_start
00001590 g     F .text	00000010 alt_up_character_lcd_send_cmd
000022c4 g     O .rwdata	00000011 top_row
00005174 g     O .bss	00000011 bot_row
0000075c g     F .text	00000018 timer1_isr
00000000  w      *UND*	00000000 __errno
000014cc g     F .text	0000001c get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
00005150 g     O .bss	00000004 edge_capture
00000020 g       *ABS*	00000000 __flash_exceptions_start
00005170 g     O .bss	00000004 errno
00005160 g     O .bss	00000004 alt_argv
0000b9bc g       *ABS*	00000000 _gp
00000840 g     F .text	0000013c update_time
000039bc g     O .rwdata	00000004 hours_1
0000343c g     O .rwdata	00000180 alt_fd_list
00000774 g     F .text	0000000c stop_timer_0
00000750 g     F .text	0000000c stop_timer_1
000019c4 g     F .text	00000070 alt_find_dev
00000ad4 g     F .text	000000a0 memcpy
00001560 g     F .text	00000020 alt_up_character_lcd_write_fd
00001ab8 g     F .text	00000098 alt_io_redirect
000007ec g     F .text	00000054 init_timer_0
00000400 g     F .text	00000014 hex_off
00000524 g     F .text	0000005c handle_key_press
00001168 g     F .text	00000168 altera_avalon_jtag_uart_read
00000ac4 g     F .text	00000008 __udivsi3
00001f00 g     F .text	0000003c alt_icache_flush
000039c4 g     O .rwdata	00000004 min_1
0000097c g     F .text	00000004 update_hour
000039cc g     O .rwdata	00000004 sec_1
000039e8 g     O .rwdata	00000004 alt_max_fd
00000b74 g     F .text	000000bc alt_irq_register
000039fc g     O .rwdata	00000004 _global_impure_ptr
00005288 g       *ABS*	00000000 __bss_end
00001d24 g     F .text	000000ac alt_tick
00000244 g     F .text	000001bc hex_write_date
00001cf0 g     F .text	00000034 alt_alarm_stop
00005158 g     O .bss	00000004 alt_irq_active
000000ec g     F .exceptions	0000007c alt_irq_handler
00003414 g     O .rwdata	00000028 alt_dev_null
00005154 g     O .bss	00000004 char_lcd_dev
000015a0 g     F .text	0000001c alt_up_character_lcd_cursor_blink_on
00000414 g     F .text	00000018 hex_on
00001948 g     F .text	00000004 alt_dcache_flush_all
000039c8 g     O .rwdata	00000004 min_2
00003a00 g       *ABS*	00000000 __ram_rwdata_end
00000798 g     F .text	00000054 init_timer_1
000039e0 g     O .rwdata	00000008 alt_dev_list
000022c4 g       *ABS*	00000000 __ram_rodata_end
00000acc g     F .text	00000008 __umodsi3
00005288 g       *ABS*	00000000 end
00000f48 g     F .text	00000078 altera_avalon_jtag_uart_init
00006000 g       *ABS*	00000000 __alt_stack_pointer
0000144c g     F .text	00000044 alt_avalon_timer_sc_init
000012d0 g     F .text	0000017c altera_avalon_jtag_uart_write
00001534 g     F .text	0000002c alt_up_character_lcd_write
00002060 g     F .text	000001b0 __call_exitprocs
00000168 g     F .text	0000003c _start
00005168 g     O .bss	00000004 _alt_tick_rate
0000516c g     O .bss	00000004 _alt_nticks
00000d64 g     F .text	000000c0 alt_sys_init
00001644 g     F .text	00000090 alt_up_character_lcd_shift_display
000015d8 g     F .text	0000006c alt_up_character_lcd_erase_pos
00000ebc g     F .text	00000038 altera_avalon_jtag_uart_close
000022c4 g       *ABS*	00000000 __ram_rwdata_start
00002228 g       *ABS*	00000000 __ram_rodata_start
00000e94 g     F .text	00000028 altera_avalon_jtag_uart_read_fd
00001e94 g     F .text	0000006c alt_get_fd
00001f74 g     F .text	00000074 memcmp
00000e44 g     F .text	00000028 altera_avalon_jtag_uart_close_fd
00005288 g       *ABS*	00000000 __alt_stack_base
00000e24 g     F .text	00000020 altera_avalon_jtag_uart_ioctl_fd
00005148 g     O .bss	00000004 tenths
00001dd8 g     F .text	000000bc alt_find_file
00001954 g     F .text	00000070 alt_dev_llist_insert
00000984 g     F .text	00000004 update_sec
0000513c g       *ABS*	00000000 __bss_start
00000580 g     F .text	000001d0 main
00000000 g       *ABS*	00000000 __alt_mem_RAM
00005164 g     O .bss	00000004 alt_envp
00000e6c g     F .text	00000028 altera_avalon_jtag_uart_write_fd
000016d4 g     F .text	00000090 alt_up_character_lcd_shift_cursor
000039ec g     O .rwdata	00000004 alt_errno
00005144 g     O .bss	00000004 seconds
00000480 g     F .text	000000a4 reset_display
000039c0 g     O .rwdata	00000004 hours_2
00000a04 g     F .text	00000060 __divsi3
000017b8 g     F .text	00000020 alt_up_character_lcd_open_dev
00001580 g     F .text	00000010 alt_up_character_lcd_init
00002228 g       *ABS*	00000000 __flash_rodata_start
00000d44 g     F .text	00000020 alt_irq_init
00001ccc g     F .text	00000024 alt_release_fd
000015bc g     F .text	0000001c alt_up_character_lcd_cursor_off
000039f8 g     O .rwdata	00000004 _impure_ptr
0000515c g     O .bss	00000004 alt_argc
00000020 g       .exceptions	00000000 alt_irq_entry
000039d8 g     O .rwdata	00000008 alt_fs_list
000039d0 g     O .rwdata	00000004 sec_2
00000020 g       *ABS*	00000000 __ram_exceptions_start
00003a00 g       *ABS*	00000000 _edata
00005288 g       *ABS*	00000000 _end
00000168 g       *ABS*	00000000 __ram_exceptions_end
000010f4 g     F .text	00000074 altera_avalon_jtag_uart_ioctl
00001dd0 g     F .text	00000008 altera_nios2_qsys_irq_init
00001f3c g     F .text	00000038 exit
00000a64 g     F .text	00000060 __modsi3
00006000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
000014e8 g     F .text	0000004c alt_up_character_lcd_string
00002210 g     F .text	00000014 _exit
000017d8 g     F .text	00000094 alt_alarm_start
00005140 g     O .bss	00000004 minutes
00001fe8 g     F .text	00000074 strlen
00001b50 g     F .text	0000017c open
00000780 g     F .text	00000018 timer0_isr
00001a34 g     F .text	00000020 alt_icache_flush_all
0000513c g     O .bss	00000004 hours
00000980 g     F .text	00000004 update_min
00001764 g     F .text	00000054 alt_up_character_lcd_set_cursor_pos
000039d4 g     O .rwdata	00000004 alt_priority_mask
000001a4 g     F .text	000000a0 num_to_seven_seg
000039f0 g     O .rwdata	00000008 alt_alarm_list
0000186c g     F .text	000000dc close
00000c30 g     F .text	000000c4 alt_load
0000514c g     O .bss	00000004 half_second
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08405a14 	ori	at,at,360
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defffe04 	addi	sp,sp,-8
  f0:	dfc00115 	stw	ra,4(sp)
  f4:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  f8:	000d313a 	rdctl	r6,ipending
  fc:	04000034 	movhi	r16,0
 100:	84146204 	addi	r16,r16,20872
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 104:	3080004c 	andi	r2,r6,1
 108:	1005003a 	cmpeq	r2,r2,zero
 10c:	10000a1e 	bne	r2,zero,138 <alt_irq_handler+0x4c>
 110:	000b883a 	mov	r5,zero
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 114:	280490fa 	slli	r2,r5,3
 118:	1405883a 	add	r2,r2,r16
 11c:	10c00017 	ldw	r3,0(r2)
 120:	11000117 	ldw	r4,4(r2)
 124:	183ee83a 	callr	r3
 128:	0005313a 	rdctl	r2,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 12c:	10000a26 	beq	r2,zero,158 <alt_irq_handler+0x6c>
 130:	100d883a 	mov	r6,r2
 134:	003ff306 	br	104 <alt_irq_handler+0x18>
 138:	00c00044 	movi	r3,1
 13c:	000b883a 	mov	r5,zero
 140:	1809883a 	mov	r4,r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 144:	18c7883a 	add	r3,r3,r3
      i++;
 148:	290b883a 	add	r5,r5,r4
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 14c:	30c4703a 	and	r2,r6,r3
 150:	103ff01e 	bne	r2,zero,114 <alt_irq_handler+0x28>
 154:	003ffb06 	br	144 <alt_irq_handler+0x58>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 158:	dfc00117 	ldw	ra,4(sp)
 15c:	dc000017 	ldw	r16,0(sp)
 160:	dec00204 	addi	sp,sp,8
 164:	f800283a 	ret

Disassembly of section .text:

00000168 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     168:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     16c:	ded80014 	ori	sp,sp,24576

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     170:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     174:	d6ae6f14 	ori	gp,gp,47548
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     178:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     17c:	10944f14 	ori	r2,r2,20796

    movhi r3, %hi(__bss_end)
     180:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     184:	18d4a214 	ori	r3,r3,21128

    beq r2, r3, 1f
     188:	10c00326 	beq	r2,r3,198 <_start+0x30>

0:
    stw zero, (r2)
     18c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     190:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     194:	10fffd36 	bltu	r2,r3,18c <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     198:	0000c300 	call	c30 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     19c:	0000cf40 	call	cf4 <alt_main>

000001a0 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1a0:	003fff06 	br	1a0 <alt_after_alt_main>

000001a4 <num_to_seven_seg>:
}

uint8_t num_to_seven_seg(int num) {
	unsigned int result = 0;
	
	if (num == 0) { result = 0x7F - 0x40; }
     1a4:	2000021e 	bne	r4,zero,1b0 <num_to_seven_seg+0xc>
     1a8:	01000fc4 	movi	r4,63
     1ac:	00002306 	br	23c <num_to_seven_seg+0x98>
	else if (num == 1) { result = 0x7F - 0x79; } 
     1b0:	00800044 	movi	r2,1
     1b4:	2080021e 	bne	r4,r2,1c0 <num_to_seven_seg+0x1c>
     1b8:	01000184 	movi	r4,6
     1bc:	00001f06 	br	23c <num_to_seven_seg+0x98>
	else if (num == 2) { result = 0x7F - 0x24; }
     1c0:	00800084 	movi	r2,2
     1c4:	2080021e 	bne	r4,r2,1d0 <num_to_seven_seg+0x2c>
     1c8:	010016c4 	movi	r4,91
     1cc:	00001b06 	br	23c <num_to_seven_seg+0x98>
	else if (num == 3) { result = 0x7F - 0x30; }
     1d0:	008000c4 	movi	r2,3
     1d4:	2080021e 	bne	r4,r2,1e0 <num_to_seven_seg+0x3c>
     1d8:	010013c4 	movi	r4,79
     1dc:	00001706 	br	23c <num_to_seven_seg+0x98>
	else if (num == 4) { result = 0x7F - 0x19; }
     1e0:	00800104 	movi	r2,4
     1e4:	2080021e 	bne	r4,r2,1f0 <num_to_seven_seg+0x4c>
     1e8:	01001984 	movi	r4,102
     1ec:	00001306 	br	23c <num_to_seven_seg+0x98>
	else if (num == 5) { result = 0x7F - 0x12; }
     1f0:	00800144 	movi	r2,5
     1f4:	2080021e 	bne	r4,r2,200 <num_to_seven_seg+0x5c>
     1f8:	01001b44 	movi	r4,109
     1fc:	00000f06 	br	23c <num_to_seven_seg+0x98>
	else if (num == 6) { result = 0x7F - 0x02; }
     200:	00800184 	movi	r2,6
     204:	2080021e 	bne	r4,r2,210 <num_to_seven_seg+0x6c>
     208:	01001f44 	movi	r4,125
     20c:	00000b06 	br	23c <num_to_seven_seg+0x98>
	else if (num == 7) { result = 0x7F - 0x78; }
     210:	008001c4 	movi	r2,7
     214:	20800926 	beq	r4,r2,23c <num_to_seven_seg+0x98>
	else if (num == 8) { result = 0x7F - 0x00; }
     218:	00800204 	movi	r2,8
     21c:	2080021e 	bne	r4,r2,228 <num_to_seven_seg+0x84>
     220:	01001fc4 	movi	r4,127
     224:	00000506 	br	23c <num_to_seven_seg+0x98>
	else if (num == 9) { result = 0x7F - 0x10; }
     228:	00800244 	movi	r2,9
     22c:	2080021e 	bne	r4,r2,238 <num_to_seven_seg+0x94>
     230:	01001bc4 	movi	r4,111
     234:	00000106 	br	23c <num_to_seven_seg+0x98>
     238:	0009883a 	mov	r4,zero
	
	return result;
}
     23c:	20803fcc 	andi	r2,r4,255
     240:	f800283a 	ret

00000244 <hex_write_date>:

void hex_write_date(int month, int day, int year) {
     244:	defff704 	addi	sp,sp,-36
     248:	dfc00815 	stw	ra,32(sp)
     24c:	ddc00715 	stw	r23,28(sp)
     250:	dd800615 	stw	r22,24(sp)
     254:	dd400515 	stw	r21,20(sp)
     258:	dd000415 	stw	r20,16(sp)
     25c:	dcc00315 	stw	r19,12(sp)
     260:	dc800215 	stw	r18,8(sp)
     264:	dc400115 	stw	r17,4(sp)
     268:	dc000015 	stw	r16,0(sp)
     26c:	202d883a 	mov	r22,r4
     270:	2821883a 	mov	r16,r5
     274:	3025883a 	mov	r18,r6
	// Get the digits for the month
	int m1 = month % 10;
     278:	05000284 	movi	r20,10
     27c:	a00b883a 	mov	r5,r20
     280:	0000a640 	call	a64 <__modsi3>
     284:	1027883a 	mov	r19,r2
	// They will go in the first and second slots of the display
	uint8_t b = num_to_seven_seg(m1);
	uint8_t a = num_to_seven_seg(m2 / 10);
	
	// Get the digits of the day
	int d1 = day % 10;
     288:	8009883a 	mov	r4,r16
     28c:	a00b883a 	mov	r5,r20
     290:	0000a640 	call	a64 <__modsi3>
     294:	102b883a 	mov	r21,r2
	int d2 = (day - d1) % 100;
	
	// They will go in the third and fourth slots of the display
	uint8_t d = num_to_seven_seg(d1);
	uint8_t c = num_to_seven_seg(d2 / 10);
     298:	05c01904 	movi	r23,100
     29c:	8089c83a 	sub	r4,r16,r2
     2a0:	b80b883a 	mov	r5,r23
     2a4:	0000a640 	call	a64 <__modsi3>
     2a8:	1009883a 	mov	r4,r2
     2ac:	a00b883a 	mov	r5,r20
     2b0:	0000a040 	call	a04 <__divsi3>
     2b4:	1009883a 	mov	r4,r2
     2b8:	00001a40 	call	1a4 <num_to_seven_seg>
     2bc:	14403fcc 	andi	r17,r2,255
     2c0:	8822923a 	slli	r17,r17,8
	int m1 = month % 10;
	int m2 = (month - m1) % 100;;
	
	// They will go in the first and second slots of the display
	uint8_t b = num_to_seven_seg(m1);
	uint8_t a = num_to_seven_seg(m2 / 10);
     2c4:	b4c9c83a 	sub	r4,r22,r19
     2c8:	b80b883a 	mov	r5,r23
     2cc:	0000a640 	call	a64 <__modsi3>
     2d0:	1009883a 	mov	r4,r2
     2d4:	a00b883a 	mov	r5,r20
     2d8:	0000a040 	call	a04 <__divsi3>
     2dc:	1009883a 	mov	r4,r2
     2e0:	00001a40 	call	1a4 <num_to_seven_seg>
     2e4:	1020963a 	slli	r16,r2,24
	// Get the digits for the month
	int m1 = month % 10;
	int m2 = (month - m1) % 100;;
	
	// They will go in the first and second slots of the display
	uint8_t b = num_to_seven_seg(m1);
     2e8:	9809883a 	mov	r4,r19
     2ec:	00001a40 	call	1a4 <num_to_seven_seg>
     2f0:	10803fcc 	andi	r2,r2,255
     2f4:	1004943a 	slli	r2,r2,16
     2f8:	80a0b03a 	or	r16,r16,r2
	// Get the digits of the day
	int d1 = day % 10;
	int d2 = (day - d1) % 100;
	
	// They will go in the third and fourth slots of the display
	uint8_t d = num_to_seven_seg(d1);
     2fc:	a809883a 	mov	r4,r21
     300:	00001a40 	call	1a4 <num_to_seven_seg>
     304:	10803fcc 	andi	r2,r2,255
     308:	80a0b03a 	or	r16,r16,r2
     30c:	8c22b03a 	or	r17,r17,r16
     310:	00b00014 	movui	r2,49152
     314:	14400035 	stwio	r17,0(r2)
	
	// Write to the display 
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, seven_seg_num_md);
	
	// Get the digits for the date
	int y1 = year % 10;
     318:	9009883a 	mov	r4,r18
     31c:	a00b883a 	mov	r5,r20
     320:	0000a640 	call	a64 <__modsi3>
     324:	1027883a 	mov	r19,r2
	int y2 = (year - y1) % 100;
     328:	9089c83a 	sub	r4,r18,r2
     32c:	b80b883a 	mov	r5,r23
     330:	0000a640 	call	a64 <__modsi3>
     334:	1021883a 	mov	r16,r2
	int y3 = (year - y2 - y1) % 1000;
     338:	9089c83a 	sub	r4,r18,r2
     33c:	0540fa04 	movi	r21,1000
     340:	24c9c83a 	sub	r4,r4,r19
     344:	a80b883a 	mov	r5,r21
     348:	0000a640 	call	a64 <__modsi3>
     34c:	102d883a 	mov	r22,r2
	int y4 = (year - y3 - y2 - y1) % 10000;
	
	// Change them into seven seg numbers
	uint8_t h = num_to_seven_seg(y1);
	uint8_t g = num_to_seven_seg(y2 / 10);
     350:	8009883a 	mov	r4,r16
     354:	a00b883a 	mov	r5,r20
     358:	0000a040 	call	a04 <__divsi3>
     35c:	1009883a 	mov	r4,r2
     360:	00001a40 	call	1a4 <num_to_seven_seg>
     364:	14403fcc 	andi	r17,r2,255
     368:	8822923a 	slli	r17,r17,8
	uint8_t f = num_to_seven_seg(y3 / 100);
	uint8_t e = num_to_seven_seg(y4 / 1000);
     36c:	95a5c83a 	sub	r18,r18,r22
     370:	9425c83a 	sub	r18,r18,r16
     374:	94c9c83a 	sub	r4,r18,r19
     378:	0149c404 	movi	r5,10000
     37c:	0000a640 	call	a64 <__modsi3>
     380:	1009883a 	mov	r4,r2
     384:	a80b883a 	mov	r5,r21
     388:	0000a040 	call	a04 <__divsi3>
     38c:	1009883a 	mov	r4,r2
     390:	00001a40 	call	1a4 <num_to_seven_seg>
     394:	1020963a 	slli	r16,r2,24
	int y4 = (year - y3 - y2 - y1) % 10000;
	
	// Change them into seven seg numbers
	uint8_t h = num_to_seven_seg(y1);
	uint8_t g = num_to_seven_seg(y2 / 10);
	uint8_t f = num_to_seven_seg(y3 / 100);
     398:	b009883a 	mov	r4,r22
     39c:	b80b883a 	mov	r5,r23
     3a0:	0000a040 	call	a04 <__divsi3>
     3a4:	1009883a 	mov	r4,r2
     3a8:	00001a40 	call	1a4 <num_to_seven_seg>
     3ac:	10803fcc 	andi	r2,r2,255
     3b0:	1004943a 	slli	r2,r2,16
     3b4:	80a0b03a 	or	r16,r16,r2
	int y2 = (year - y1) % 100;
	int y3 = (year - y2 - y1) % 1000;
	int y4 = (year - y3 - y2 - y1) % 10000;
	
	// Change them into seven seg numbers
	uint8_t h = num_to_seven_seg(y1);
     3b8:	9809883a 	mov	r4,r19
     3bc:	00001a40 	call	1a4 <num_to_seven_seg>
     3c0:	10803fcc 	andi	r2,r2,255
     3c4:	80a0b03a 	or	r16,r16,r2
     3c8:	8c22b03a 	or	r17,r17,r16
     3cc:	00ac0014 	movui	r2,45056
     3d0:	14400035 	stwio	r17,0(r2)
	// Concatenate them into the whole 32 bit seven seg representation
	uint32_t seven_seg_num_y = (e << 24) | (f << 16) | (g << 8) | h;
	
	// Write to the display
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, seven_seg_num_y);
     3d4:	dfc00817 	ldw	ra,32(sp)
     3d8:	ddc00717 	ldw	r23,28(sp)
     3dc:	dd800617 	ldw	r22,24(sp)
     3e0:	dd400517 	ldw	r21,20(sp)
     3e4:	dd000417 	ldw	r20,16(sp)
     3e8:	dcc00317 	ldw	r19,12(sp)
     3ec:	dc800217 	ldw	r18,8(sp)
     3f0:	dc400117 	ldw	r17,4(sp)
     3f4:	dc000017 	ldw	r16,0(sp)
     3f8:	dec00904 	addi	sp,sp,36
     3fc:	f800283a 	ret

00000400 <hex_off>:
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, 0xFFFFFFFF);
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, 0xFFFFFFFF);
}

void hex_off() {
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, 0x00000000);
     400:	00ac0014 	movui	r2,45056
     404:	10000035 	stwio	zero,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, 0x00000000);
     408:	00b00014 	movui	r2,49152
     40c:	10000035 	stwio	zero,0(r2)
}
     410:	f800283a 	ret

00000414 <hex_on>:
#include "hex.h"

void hex_on() {
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG30_BASE, 0xFFFFFFFF);
     414:	00bfffc4 	movi	r2,-1
     418:	00ec0014 	movui	r3,45056
     41c:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVENSEG74_BASE, 0xFFFFFFFF);
     420:	00f00014 	movui	r3,49152
     424:	18800035 	stwio	r2,0(r3)
}
     428:	f800283a 	ret

0000042c <write_current_time_to_bot_row>:
	seconds = 0;
	tenths = 0;
}

// For the Key 2 press
void write_current_time_to_bot_row() {
     42c:	deffff04 	addi	sp,sp,-4
     430:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 1);
     434:	d125e617 	ldw	r4,-26728(gp)
     438:	000b883a 	mov	r5,zero
     43c:	01800044 	movi	r6,1
     440:	00017640 	call	1764 <alt_up_character_lcd_set_cursor_pos>
	alt_up_character_lcd_string(char_lcd_dev, top_row);
     444:	d125e617 	ldw	r4,-26728(gp)
     448:	01400034 	movhi	r5,0
     44c:	2948b104 	addi	r5,r5,8900
     450:	00014e80 	call	14e8 <alt_up_character_lcd_string>
}
     454:	dfc00017 	ldw	ra,0(sp)
     458:	dec00104 	addi	sp,sp,4
     45c:	f800283a 	ret

00000460 <handle_button_interrupts>:
	volatile int* edge_capture_ptr = (volatile int*) context;
	/*
	* Read the edge capture register on the button PIO.
	* Store value.
	*/
	*edge_capture_ptr = IORD_ALTERA_AVALON_PIO_EDGE_CAP(KEY_BASE);
     460:	00f40314 	movui	r3,53260
     464:	18800037 	ldwio	r2,0(r3)
     468:	20800015 	stw	r2,0(r4)
	/* Write to the edge capture register to reset it. */
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEY_BASE, 0);
     46c:	18000035 	stwio	zero,0(r3)
	/* reset interrupt capability for the Button PIO. */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(KEY_BASE, 0xf);
     470:	00c003c4 	movi	r3,15
     474:	00b40214 	movui	r2,53256
     478:	10c00035 	stwio	r3,0(r2)
}
     47c:	f800283a 	ret

00000480 <reset_display>:
char bot_row[17];

/* Functions used for updating displays */

// For the Key 1 press
void reset_display() {
     480:	defffd04 	addi	sp,sp,-12
     484:	dfc00215 	stw	ra,8(sp)
     488:	dc400115 	stw	r17,4(sp)
     48c:	dc000015 	stw	r16,0(sp)
	// Clear the top row
	strcpy(top_row, "    12:00:00    ");
     490:	04000034 	movhi	r16,0
     494:	8408b104 	addi	r16,r16,8900
     498:	04400444 	movi	r17,17
     49c:	8009883a 	mov	r4,r16
     4a0:	01400034 	movhi	r5,0
     4a4:	29488a04 	addi	r5,r5,8744
     4a8:	880d883a 	mov	r6,r17
     4ac:	0000ad40 	call	ad4 <memcpy>
	alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 0);
     4b0:	d125e617 	ldw	r4,-26728(gp)
     4b4:	000b883a 	mov	r5,zero
     4b8:	000d883a 	mov	r6,zero
     4bc:	00017640 	call	1764 <alt_up_character_lcd_set_cursor_pos>
	alt_up_character_lcd_string(char_lcd_dev, top_row);
     4c0:	d125e617 	ldw	r4,-26728(gp)
     4c4:	800b883a 	mov	r5,r16
     4c8:	00014e80 	call	14e8 <alt_up_character_lcd_string>
	
	// Clear the bottom row
	strcpy(bot_row, "                ");
     4cc:	04000034 	movhi	r16,0
     4d0:	84145d04 	addi	r16,r16,20852
     4d4:	8009883a 	mov	r4,r16
     4d8:	01400034 	movhi	r5,0
     4dc:	29488f04 	addi	r5,r5,8764
     4e0:	880d883a 	mov	r6,r17
     4e4:	0000ad40 	call	ad4 <memcpy>
	alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 1);
     4e8:	d125e617 	ldw	r4,-26728(gp)
     4ec:	000b883a 	mov	r5,zero
     4f0:	01800044 	movi	r6,1
     4f4:	00017640 	call	1764 <alt_up_character_lcd_set_cursor_pos>
	alt_up_character_lcd_string(char_lcd_dev, bot_row);
     4f8:	d125e617 	ldw	r4,-26728(gp)
     4fc:	800b883a 	mov	r5,r16
     500:	00014e80 	call	14e8 <alt_up_character_lcd_string>
	
	// Reset our counters
	minutes = 0;
     504:	d025e115 	stw	zero,-26748(gp)
	seconds = 0;
     508:	d025e215 	stw	zero,-26744(gp)
	tenths = 0;
     50c:	d025e315 	stw	zero,-26740(gp)
}
     510:	dfc00217 	ldw	ra,8(sp)
     514:	dc400117 	ldw	r17,4(sp)
     518:	dc000017 	ldw	r16,0(sp)
     51c:	dec00304 	addi	sp,sp,12
     520:	f800283a 	ret

00000524 <handle_key_press>:
						edge_capture_ptr,
						handle_button_interrupts );
}

/* Our function that handles the key presses */
void handle_key_press() {
     524:	deffff04 	addi	sp,sp,-4
     528:	dfc00015 	stw	ra,0(sp)
	// Key 1
	if (edge_capture == 2) {
     52c:	d0e5e517 	ldw	r3,-26732(gp)
     530:	00800084 	movi	r2,2
     534:	1880021e 	bne	r3,r2,540 <handle_key_press+0x1c>
		reset_display();
     538:	00004800 	call	480 <reset_display>
     53c:	00000c06 	br	570 <handle_key_press+0x4c>
	}
	// Key 2
	else if (edge_capture == 4) {
     540:	d0e5e517 	ldw	r3,-26732(gp)
     544:	00800104 	movi	r2,4
     548:	1880021e 	bne	r3,r2,554 <handle_key_press+0x30>
		write_current_time_to_bot_row();
     54c:	000042c0 	call	42c <write_current_time_to_bot_row>
     550:	00000706 	br	570 <handle_key_press+0x4c>
	}
	// Key 3
	else if (edge_capture == 8) {
     554:	d0e5e517 	ldw	r3,-26732(gp)
     558:	00800204 	movi	r2,8
     55c:	1880041e 	bne	r3,r2,570 <handle_key_press+0x4c>
		half_second = 1;
     560:	00800044 	movi	r2,1
     564:	d0a5e415 	stw	r2,-26736(gp)
		init_timer_1(&half_second);
     568:	d125e404 	addi	r4,gp,-26736
     56c:	00007980 	call	798 <init_timer_1>
	}
	
	// Reset our edge capture back to 0
	edge_capture = 0;
     570:	d025e515 	stw	zero,-26732(gp)
}
     574:	dfc00017 	ldw	ra,0(sp)
     578:	dec00104 	addi	sp,sp,4
     57c:	f800283a 	ret

00000580 <main>:

int main(void)
{
     580:	defffa04 	addi	sp,sp,-24
     584:	dfc00515 	stw	ra,20(sp)
     588:	dd000415 	stw	r20,16(sp)
     58c:	dcc00315 	stw	r19,12(sp)
     590:	dc800215 	stw	r18,8(sp)
     594:	dc400115 	stw	r17,4(sp)
     598:	dc000015 	stw	r16,0(sp)
	// open the Character LCD port
	char_lcd_dev = alt_up_character_lcd_open_dev ("/dev/LCD");
     59c:	01000034 	movhi	r4,0
     5a0:	21089404 	addi	r4,r4,8784
     5a4:	00017b80 	call	17b8 <alt_up_character_lcd_open_dev>
     5a8:	1009883a 	mov	r4,r2
     5ac:	d0a5e615 	stw	r2,-26728(gp)
	/* Initialize the character display */
	alt_up_character_lcd_init(char_lcd_dev);
     5b0:	00015800 	call	1580 <alt_up_character_lcd_init>
	
	
	// Initialize the Timers
	init_timer_0(&tenths);
     5b4:	d125e304 	addi	r4,gp,-26740
     5b8:	00007ec0 	call	7ec <init_timer_0>
{
	/* Recast the edge_capture pointer to match the
	alt_irq_register() function prototype. */
	void* edge_capture_ptr = (void*) &edge_capture;
	/* Enable all 4 button interrupts. */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(KEY_BASE, 0xf);
     5bc:	00c003c4 	movi	r3,15
     5c0:	00b40214 	movui	r2,53256
     5c4:	10c00035 	stwio	r3,0(r2)
	/* Reset the edge capture register. */
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEY_BASE, 0x0);
     5c8:	00b40314 	movui	r2,53260
     5cc:	10000035 	stwio	zero,0(r2)
	/* Register the ISR. */
	alt_irq_register( 	KEY_IRQ,
     5d0:	010000c4 	movi	r4,3
     5d4:	d165e504 	addi	r5,gp,-26732
     5d8:	01800034 	movhi	r6,0
     5dc:	31811804 	addi	r6,r6,1120
     5e0:	0000b740 	call	b74 <alt_irq_register>
     5e4:	0021883a 	mov	r16,zero
     5e8:	05000034 	movhi	r20,0
     5ec:	a508b104 	addi	r20,r20,8900
     5f0:	04800284 	movi	r18,10
     5f4:	04c00c04 	movi	r19,48
	while(1)  {
		// check the state of the context integer updated by various ISR functions	
		// Act accordingly, which means
		
		// Handle if a key was pressed
		if (edge_capture) {
     5f8:	d0a5e517 	ldw	r2,-26732(gp)
     5fc:	10000126 	beq	r2,zero,604 <main+0x84>
			handle_key_press();
     600:	00005240 	call	524 <handle_key_press>
		}
		
		// Flash on and off our displays
		if (half_second) {
     604:	d0a5e417 	ldw	r2,-26736(gp)
     608:	10000d26 	beq	r2,zero,640 <main+0xc0>
			// Odd numbers
			if (half_second % 2) {
     60c:	d0a5e417 	ldw	r2,-26736(gp)
     610:	1080004c 	andi	r2,r2,1
     614:	1005003a 	cmpeq	r2,r2,zero
     618:	1000021e 	bne	r2,zero,624 <main+0xa4>
				// Turn hex on
				hex_on();
     61c:	00004140 	call	414 <hex_on>
     620:	00000106 	br	628 <main+0xa8>
			}
			else {
				// Turn hex off
				hex_off();
     624:	00004000 	call	400 <hex_off>
			}
			
			if (half_second == 7) {
     628:	d0e5e417 	ldw	r3,-26736(gp)
     62c:	008001c4 	movi	r2,7
     630:	1880031e 	bne	r3,r2,640 <main+0xc0>
				half_second = 0;
     634:	d025e415 	stw	zero,-26736(gp)
				// Turn hex off
				hex_off();
     638:	00004000 	call	400 <hex_off>
				// Turn off timer.
				stop_timer_1();
     63c:	00007500 	call	750 <stop_timer_1>
			}
		}
		
		// Update the clock
		if (tenths != old_tenths) {
     640:	d0a5e317 	ldw	r2,-26740(gp)
     644:	80bfec26 	beq	r16,r2,5f8 <main+0x78>
			hex_write_date(11, 7, 2015);
     648:	010002c4 	movi	r4,11
     64c:	014001c4 	movi	r5,7
     650:	0181f7c4 	movi	r6,2015
     654:	00002440 	call	244 <hex_write_date>
			// Increment our seconds
			if (tenths >= 10) {
     658:	d0e5e317 	ldw	r3,-26740(gp)
     65c:	00800244 	movi	r2,9
     660:	10c0310e 	bge	r2,r3,728 <main+0x1a8>
				seconds++;
     664:	d0a5e217 	ldw	r2,-26744(gp)
     668:	00c00044 	movi	r3,1
     66c:	10c5883a 	add	r2,r2,r3
     670:	d0a5e215 	stw	r2,-26744(gp)
				if (seconds == 60) {
     674:	d165e217 	ldw	r5,-26744(gp)
     678:	00800f04 	movi	r2,60
     67c:	2880171e 	bne	r5,r2,6dc <main+0x15c>
					minutes = (minutes + 1) % 60;
     680:	d125e117 	ldw	r4,-26748(gp)
     684:	20c9883a 	add	r4,r4,r3
     688:	0000a640 	call	a64 <__modsi3>
     68c:	d0a5e115 	stw	r2,-26748(gp)
					seconds = 0;
     690:	d025e215 	stw	zero,-26744(gp)
					
					// Write our minutes out to the top row
					top_row[min_1] = '0' + (minutes - (minutes % 10)) / 10;
     694:	d465e117 	ldw	r17,-26748(gp)
     698:	d125e117 	ldw	r4,-26748(gp)
     69c:	d4200217 	ldw	r16,-32760(gp)
     6a0:	8521883a 	add	r16,r16,r20
     6a4:	900b883a 	mov	r5,r18
     6a8:	0000a640 	call	a64 <__modsi3>
     6ac:	8889c83a 	sub	r4,r17,r2
     6b0:	900b883a 	mov	r5,r18
     6b4:	0000a040 	call	a04 <__divsi3>
     6b8:	14c5883a 	add	r2,r2,r19
     6bc:	80800005 	stb	r2,0(r16)
					top_row[min_2] = '0' + minutes % 10;
     6c0:	d125e117 	ldw	r4,-26748(gp)
     6c4:	d4200317 	ldw	r16,-32756(gp)
     6c8:	8521883a 	add	r16,r16,r20
     6cc:	900b883a 	mov	r5,r18
     6d0:	0000a640 	call	a64 <__modsi3>
     6d4:	14c5883a 	add	r2,r2,r19
     6d8:	80800005 	stb	r2,0(r16)
				}
				top_row[sec_1] = '0' + (seconds - (seconds % 10)) / 10;
     6dc:	d465e217 	ldw	r17,-26744(gp)
     6e0:	d125e217 	ldw	r4,-26744(gp)
     6e4:	d4200417 	ldw	r16,-32752(gp)
     6e8:	8521883a 	add	r16,r16,r20
     6ec:	900b883a 	mov	r5,r18
     6f0:	0000a640 	call	a64 <__modsi3>
     6f4:	8889c83a 	sub	r4,r17,r2
     6f8:	900b883a 	mov	r5,r18
     6fc:	0000a040 	call	a04 <__divsi3>
     700:	14c5883a 	add	r2,r2,r19
     704:	80800005 	stb	r2,0(r16)
				top_row[sec_2] = '0' + seconds % 10;
     708:	d125e217 	ldw	r4,-26744(gp)
     70c:	d4200517 	ldw	r16,-32748(gp)
     710:	8521883a 	add	r16,r16,r20
     714:	900b883a 	mov	r5,r18
     718:	0000a640 	call	a64 <__modsi3>
     71c:	14c5883a 	add	r2,r2,r19
     720:	80800005 	stb	r2,0(r16)
				tenths = 0;
     724:	d025e315 	stw	zero,-26740(gp)
			}
			old_tenths = tenths;
     728:	d425e317 	ldw	r16,-26740(gp)
			alt_up_character_lcd_set_cursor_pos(char_lcd_dev, 0, 0);
     72c:	d125e617 	ldw	r4,-26728(gp)
     730:	000b883a 	mov	r5,zero
     734:	000d883a 	mov	r6,zero
     738:	00017640 	call	1764 <alt_up_character_lcd_set_cursor_pos>
			alt_up_character_lcd_string(char_lcd_dev, top_row);
     73c:	d125e617 	ldw	r4,-26728(gp)
     740:	01400034 	movhi	r5,0
     744:	2948b104 	addi	r5,r5,8900
     748:	00014e80 	call	14e8 <alt_up_character_lcd_string>
     74c:	003faa06 	br	5f8 <main+0x78>

00000750 <stop_timer_1>:
	// Register the ISR. 
	alt_irq_register(TIMER_1_IRQ, half_second_ptr, timer1_isr);
}

void stop_timer_1() {
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_1_BASE, 0x0);
     750:	00a40114 	movui	r2,36868
     754:	10000035 	stwio	zero,0(r2)
     758:	f800283a 	ret

0000075c <timer1_isr>:
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_0_BASE, 0x0);
}

void timer1_isr(void * context, alt_32 id) {
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
     75c:	20800017 	ldw	r2,0(r4)
     760:	10800044 	addi	r2,r2,1
     764:	20800015 	stw	r2,0(r4)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_1_BASE, 0x0);
     768:	00a40014 	movui	r2,36864
     76c:	10000035 	stwio	zero,0(r2)
}
     770:	f800283a 	ret

00000774 <stop_timer_0>:
	// Register the ISR. 
	alt_irq_register(TIMER_0_IRQ, tenths_ptr, timer0_isr);
}

void stop_timer_0() {
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_0_BASE, 0x0);
     774:	00a00114 	movui	r2,32772
     778:	10000035 	stwio	zero,0(r2)
}
     77c:	f800283a 	ret

00000780 <timer0_isr>:
#include "timers.h"

/*		Timer setups 		*/
void timer0_isr(void * context, alt_32 id) {
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
     780:	20800017 	ldw	r2,0(r4)
     784:	10800044 	addi	r2,r2,1
     788:	20800015 	stw	r2,0(r4)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0x0);
     78c:	00a00014 	movui	r2,32768
     790:	10000035 	stwio	zero,0(r2)
}
     794:	f800283a 	ret

00000798 <init_timer_1>:
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_1_BASE, 0x0);
}

void init_timer_1(volatile int *half_second_int_ptr) {
     798:	deffff04 	addi	sp,sp,-4
     79c:	dfc00015 	stw	ra,0(sp)
     7a0:	200b883a 	mov	r5,r4
	// Timer base is TIMER_1_BASE
	// Timer clock is 50,000,000 so to increment a counter every half second, move it every 50,000,000/2 ticks.
	// high 0x017D
	// low 0x7840
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_1_BASE, 0);
     7a4:	00a40014 	movui	r2,36864
     7a8:	10000035 	stwio	zero,0(r2)
	// Used to use ALTERA_AVALON_TIMER_CONTROL_START_MSK, not sure which I need	
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_1_BASE, 0x017D);
     7ac:	00c05f44 	movi	r3,381
     7b0:	00a40314 	movui	r2,36876
     7b4:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_1_BASE, 0x7840);
     7b8:	00de1004 	movi	r3,30784
     7bc:	00a40214 	movui	r2,36872
     7c0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_1_BASE, 0x7);
     7c4:	00c001c4 	movi	r3,7
     7c8:	00a40114 	movui	r2,36868
     7cc:	10c00035 	stwio	r3,0(r2)
	
	void* half_second_ptr = (void *) half_second_int_ptr;
	// Register the ISR. 
	alt_irq_register(TIMER_1_IRQ, half_second_ptr, timer1_isr);
     7d0:	01000044 	movi	r4,1
     7d4:	01800034 	movhi	r6,0
     7d8:	3181d704 	addi	r6,r6,1884
     7dc:	0000b740 	call	b74 <alt_irq_register>
}
     7e0:	dfc00017 	ldw	ra,0(sp)
     7e4:	dec00104 	addi	sp,sp,4
     7e8:	f800283a 	ret

000007ec <init_timer_0>:
	volatile int* contextTimerPtr = (volatile int*) context;
	*contextTimerPtr = *contextTimerPtr + 1;
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0x0);
}

void init_timer_0(volatile int *tenths_int_ptr) {
     7ec:	deffff04 	addi	sp,sp,-4
     7f0:	dfc00015 	stw	ra,0(sp)
     7f4:	200b883a 	mov	r5,r4
	// Timer base is TIMER_0_BASE
	// Timer clock is 50,000,000 so to increment a counter, move it every 5,000,000 ticks.
	// high 0x004C
	// low 0x4B40
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_0_BASE, 0);
     7f8:	00a00014 	movui	r2,32768
     7fc:	10000035 	stwio	zero,0(r2)
	// Used to use ALTERA_AVALON_TIMER_CONTROL_START_MSK, not sure which I need	
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_0_BASE, 0x004C);
     800:	00c01304 	movi	r3,76
     804:	00a00314 	movui	r2,32780
     808:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_0_BASE, 0x4B40);
     80c:	00d2d004 	movi	r3,19264
     810:	00a00214 	movui	r2,32776
     814:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_0_BASE, 0x7);
     818:	00c001c4 	movi	r3,7
     81c:	00a00114 	movui	r2,32772
     820:	10c00035 	stwio	r3,0(r2)
	
	void* tenths_ptr = (void *) tenths_int_ptr;
	// Register the ISR. 
	alt_irq_register(TIMER_0_IRQ, tenths_ptr, timer0_isr);
     824:	0009883a 	mov	r4,zero
     828:	01800034 	movhi	r6,0
     82c:	3181e004 	addi	r6,r6,1920
     830:	0000b740 	call	b74 <alt_irq_register>
}
     834:	dfc00017 	ldw	ra,0(sp)
     838:	dec00104 	addi	sp,sp,4
     83c:	f800283a 	ret

00000840 <update_time>:


char * update_time(int *old_tenths_ptr, volatile int *tenths_ptr, int *seconds_ptr, int *minutes_ptr, int *hours_ptr, int tenths_displayed) {
     840:	defff404 	addi	sp,sp,-48
     844:	dfc00b15 	stw	ra,44(sp)
     848:	dd400a15 	stw	r21,40(sp)
     84c:	dd000915 	stw	r20,36(sp)
     850:	dcc00815 	stw	r19,32(sp)
     854:	dc800715 	stw	r18,28(sp)
     858:	dc400615 	stw	r17,24(sp)
     85c:	dc000515 	stw	r16,20(sp)
     860:	202b883a 	mov	r21,r4
     864:	2829883a 	mov	r20,r5
     868:	3027883a 	mov	r19,r6
     86c:	3821883a 	mov	r16,r7
	int min_2 = 8;
	int sec_1 = 10;
	int sec_2 = 11;
	
	
	char top_row[17] = "    00:00:00    ";
     870:	00c00034 	movhi	r3,0
     874:	18c89704 	addi	r3,r3,8796
     878:	18800017 	ldw	r2,0(r3)
     87c:	d8800015 	stw	r2,0(sp)
     880:	18800117 	ldw	r2,4(r3)
     884:	d8800115 	stw	r2,4(sp)
     888:	18800217 	ldw	r2,8(r3)
     88c:	d8800215 	stw	r2,8(sp)
     890:	18800317 	ldw	r2,12(r3)
     894:	d8800315 	stw	r2,12(sp)
     898:	18800403 	ldbu	r2,16(r3)
     89c:	d8800405 	stb	r2,16(sp)
	// Increment our seconds
	if ( (*tenths_ptr) >= 10) {
     8a0:	28c00017 	ldw	r3,0(r5)
     8a4:	00800244 	movi	r2,9
     8a8:	10c0280e 	bge	r2,r3,94c <update_time+0x10c>
		(*seconds_ptr) = (*seconds_ptr) + 1;
     8ac:	30800017 	ldw	r2,0(r6)
     8b0:	00c00044 	movi	r3,1
     8b4:	10cb883a 	add	r5,r2,r3
     8b8:	31400015 	stw	r5,0(r6)
		if ((*seconds_ptr) == 60) {
     8bc:	00800f04 	movi	r2,60
     8c0:	2880131e 	bne	r5,r2,910 <update_time+0xd0>
			(*minutes_ptr) = ((*minutes_ptr) + 1) % 60;
     8c4:	39000017 	ldw	r4,0(r7)
     8c8:	20c9883a 	add	r4,r4,r3
     8cc:	0000a640 	call	a64 <__modsi3>
     8d0:	80800015 	stw	r2,0(r16)
			(*seconds_ptr) = 0;
     8d4:	98000015 	stw	zero,0(r19)
			// Write the new minutes out to the display 
			top_row[min_1] = '0' + ((*minutes_ptr) - ((*minutes_ptr) % 10)) / 10;
     8d8:	84400017 	ldw	r17,0(r16)
     8dc:	04800284 	movi	r18,10
     8e0:	8809883a 	mov	r4,r17
     8e4:	900b883a 	mov	r5,r18
     8e8:	0000a640 	call	a64 <__modsi3>
     8ec:	1021883a 	mov	r16,r2
     8f0:	8889c83a 	sub	r4,r17,r2
     8f4:	900b883a 	mov	r5,r18
     8f8:	0000a040 	call	a04 <__divsi3>
     8fc:	00c00c04 	movi	r3,48
     900:	10c5883a 	add	r2,r2,r3
     904:	d88001c5 	stb	r2,7(sp)
			top_row[min_2] = '0' + (*minutes_ptr) % 10;
     908:	80e1883a 	add	r16,r16,r3
     90c:	dc000205 	stb	r16,8(sp)
		}
		// Write out our new seconds to the display.
		top_row[sec_1] = '0' + ((*seconds_ptr) - ((*seconds_ptr) % 10)) / 10;
     910:	9c400017 	ldw	r17,0(r19)
     914:	04800284 	movi	r18,10
     918:	8809883a 	mov	r4,r17
     91c:	900b883a 	mov	r5,r18
     920:	0000a640 	call	a64 <__modsi3>
     924:	1021883a 	mov	r16,r2
     928:	8889c83a 	sub	r4,r17,r2
     92c:	900b883a 	mov	r5,r18
     930:	0000a040 	call	a04 <__divsi3>
     934:	00c00c04 	movi	r3,48
     938:	10c5883a 	add	r2,r2,r3
     93c:	d8800285 	stb	r2,10(sp)
		top_row[sec_2] = '0' + (*seconds_ptr) % 10;
     940:	80e1883a 	add	r16,r16,r3
     944:	dc0002c5 	stb	r16,11(sp)
		(*tenths_ptr) = 0;
     948:	a0000015 	stw	zero,0(r20)
	}
	(*old_tenths_ptr) = (*tenths_ptr);
     94c:	a0800017 	ldw	r2,0(r20)
     950:	a8800015 	stw	r2,0(r21)
	return top_row;
}
     954:	d805883a 	mov	r2,sp
     958:	dfc00b17 	ldw	ra,44(sp)
     95c:	dd400a17 	ldw	r21,40(sp)
     960:	dd000917 	ldw	r20,36(sp)
     964:	dcc00817 	ldw	r19,32(sp)
     968:	dc800717 	ldw	r18,28(sp)
     96c:	dc400617 	ldw	r17,24(sp)
     970:	dc000517 	ldw	r16,20(sp)
     974:	dec00c04 	addi	sp,sp,48
     978:	f800283a 	ret

0000097c <update_hour>:

void update_hour() {

}
     97c:	f800283a 	ret

00000980 <update_min>:

void update_min() {

}
     980:	f800283a 	ret

00000984 <update_sec>:

void update_sec() {

     984:	f800283a 	ret

00000988 <udivmodsi4>:
     988:	29001b2e 	bgeu	r5,r4,9f8 <udivmodsi4+0x70>
     98c:	28001a16 	blt	r5,zero,9f8 <udivmodsi4+0x70>
     990:	00800044 	movi	r2,1
     994:	0007883a 	mov	r3,zero
     998:	01c007c4 	movi	r7,31
     99c:	00000306 	br	9ac <udivmodsi4+0x24>
     9a0:	19c01326 	beq	r3,r7,9f0 <udivmodsi4+0x68>
     9a4:	18c00044 	addi	r3,r3,1
     9a8:	28000416 	blt	r5,zero,9bc <udivmodsi4+0x34>
     9ac:	294b883a 	add	r5,r5,r5
     9b0:	1085883a 	add	r2,r2,r2
     9b4:	293ffa36 	bltu	r5,r4,9a0 <udivmodsi4+0x18>
     9b8:	10000d26 	beq	r2,zero,9f0 <udivmodsi4+0x68>
     9bc:	0007883a 	mov	r3,zero
     9c0:	21400236 	bltu	r4,r5,9cc <udivmodsi4+0x44>
     9c4:	2149c83a 	sub	r4,r4,r5
     9c8:	1886b03a 	or	r3,r3,r2
     9cc:	1004d07a 	srli	r2,r2,1
     9d0:	280ad07a 	srli	r5,r5,1
     9d4:	103ffa1e 	bne	r2,zero,9c0 <udivmodsi4+0x38>
     9d8:	30000226 	beq	r6,zero,9e4 <udivmodsi4+0x5c>
     9dc:	2005883a 	mov	r2,r4
     9e0:	f800283a 	ret
     9e4:	1809883a 	mov	r4,r3
     9e8:	2005883a 	mov	r2,r4
     9ec:	f800283a 	ret
     9f0:	0007883a 	mov	r3,zero
     9f4:	003ff806 	br	9d8 <udivmodsi4+0x50>
     9f8:	00800044 	movi	r2,1
     9fc:	0007883a 	mov	r3,zero
     a00:	003fef06 	br	9c0 <udivmodsi4+0x38>

00000a04 <__divsi3>:
     a04:	defffe04 	addi	sp,sp,-8
     a08:	dc000015 	stw	r16,0(sp)
     a0c:	dfc00115 	stw	ra,4(sp)
     a10:	0021883a 	mov	r16,zero
     a14:	20000c16 	blt	r4,zero,a48 <__divsi3+0x44>
     a18:	000d883a 	mov	r6,zero
     a1c:	28000e16 	blt	r5,zero,a58 <__divsi3+0x54>
     a20:	00009880 	call	988 <udivmodsi4>
     a24:	1007883a 	mov	r3,r2
     a28:	8005003a 	cmpeq	r2,r16,zero
     a2c:	1000011e 	bne	r2,zero,a34 <__divsi3+0x30>
     a30:	00c7c83a 	sub	r3,zero,r3
     a34:	1805883a 	mov	r2,r3
     a38:	dfc00117 	ldw	ra,4(sp)
     a3c:	dc000017 	ldw	r16,0(sp)
     a40:	dec00204 	addi	sp,sp,8
     a44:	f800283a 	ret
     a48:	0109c83a 	sub	r4,zero,r4
     a4c:	04000044 	movi	r16,1
     a50:	000d883a 	mov	r6,zero
     a54:	283ff20e 	bge	r5,zero,a20 <__divsi3+0x1c>
     a58:	014bc83a 	sub	r5,zero,r5
     a5c:	8021003a 	cmpeq	r16,r16,zero
     a60:	003fef06 	br	a20 <__divsi3+0x1c>

00000a64 <__modsi3>:
     a64:	deffff04 	addi	sp,sp,-4
     a68:	dfc00015 	stw	ra,0(sp)
     a6c:	01800044 	movi	r6,1
     a70:	2807883a 	mov	r3,r5
     a74:	20000416 	blt	r4,zero,a88 <__modsi3+0x24>
     a78:	28000c16 	blt	r5,zero,aac <__modsi3+0x48>
     a7c:	dfc00017 	ldw	ra,0(sp)
     a80:	dec00104 	addi	sp,sp,4
     a84:	00009881 	jmpi	988 <udivmodsi4>
     a88:	0109c83a 	sub	r4,zero,r4
     a8c:	28000b16 	blt	r5,zero,abc <__modsi3+0x58>
     a90:	180b883a 	mov	r5,r3
     a94:	01800044 	movi	r6,1
     a98:	00009880 	call	988 <udivmodsi4>
     a9c:	0085c83a 	sub	r2,zero,r2
     aa0:	dfc00017 	ldw	ra,0(sp)
     aa4:	dec00104 	addi	sp,sp,4
     aa8:	f800283a 	ret
     aac:	014bc83a 	sub	r5,zero,r5
     ab0:	dfc00017 	ldw	ra,0(sp)
     ab4:	dec00104 	addi	sp,sp,4
     ab8:	00009881 	jmpi	988 <udivmodsi4>
     abc:	0147c83a 	sub	r3,zero,r5
     ac0:	003ff306 	br	a90 <__modsi3+0x2c>

00000ac4 <__udivsi3>:
     ac4:	000d883a 	mov	r6,zero
     ac8:	00009881 	jmpi	988 <udivmodsi4>

00000acc <__umodsi3>:
     acc:	01800044 	movi	r6,1
     ad0:	00009881 	jmpi	988 <udivmodsi4>

00000ad4 <memcpy>:
     ad4:	01c003c4 	movi	r7,15
     ad8:	2007883a 	mov	r3,r4
     adc:	3980032e 	bgeu	r7,r6,aec <memcpy+0x18>
     ae0:	2904b03a 	or	r2,r5,r4
     ae4:	108000cc 	andi	r2,r2,3
     ae8:	10000926 	beq	r2,zero,b10 <memcpy+0x3c>
     aec:	30000626 	beq	r6,zero,b08 <memcpy+0x34>
     af0:	30cd883a 	add	r6,r6,r3
     af4:	28800003 	ldbu	r2,0(r5)
     af8:	29400044 	addi	r5,r5,1
     afc:	18800005 	stb	r2,0(r3)
     b00:	18c00044 	addi	r3,r3,1
     b04:	30fffb1e 	bne	r6,r3,af4 <memcpy+0x20>
     b08:	2005883a 	mov	r2,r4
     b0c:	f800283a 	ret
     b10:	3811883a 	mov	r8,r7
     b14:	200f883a 	mov	r7,r4
     b18:	28c00017 	ldw	r3,0(r5)
     b1c:	31bffc04 	addi	r6,r6,-16
     b20:	38c00015 	stw	r3,0(r7)
     b24:	28800117 	ldw	r2,4(r5)
     b28:	38800115 	stw	r2,4(r7)
     b2c:	28c00217 	ldw	r3,8(r5)
     b30:	38c00215 	stw	r3,8(r7)
     b34:	28800317 	ldw	r2,12(r5)
     b38:	29400404 	addi	r5,r5,16
     b3c:	38800315 	stw	r2,12(r7)
     b40:	39c00404 	addi	r7,r7,16
     b44:	41bff436 	bltu	r8,r6,b18 <memcpy+0x44>
     b48:	008000c4 	movi	r2,3
     b4c:	1180072e 	bgeu	r2,r6,b6c <memcpy+0x98>
     b50:	1007883a 	mov	r3,r2
     b54:	28800017 	ldw	r2,0(r5)
     b58:	31bfff04 	addi	r6,r6,-4
     b5c:	29400104 	addi	r5,r5,4
     b60:	38800015 	stw	r2,0(r7)
     b64:	39c00104 	addi	r7,r7,4
     b68:	19bffa36 	bltu	r3,r6,b54 <memcpy+0x80>
     b6c:	3807883a 	mov	r3,r7
     b70:	003fde06 	br	aec <memcpy+0x18>

00000b74 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
     b74:	200f883a 	mov	r7,r4
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
     b78:	008007c4 	movi	r2,31
     b7c:	1100022e 	bgeu	r2,r4,b88 <alt_irq_register+0x14>
     b80:	00bffa84 	movi	r2,-22
     b84:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     b88:	0011303a 	rdctl	r8,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     b8c:	013fff84 	movi	r4,-2
     b90:	4104703a 	and	r2,r8,r4
     b94:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
     b98:	380490fa 	slli	r2,r7,3
     b9c:	00c00034 	movhi	r3,0
     ba0:	18d46204 	addi	r3,r3,20872
     ba4:	10c5883a 	add	r2,r2,r3
     ba8:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
     bac:	11400115 	stw	r5,4(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
     bb0:	30000e26 	beq	r6,zero,bec <alt_irq_register+0x78>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     bb4:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     bb8:	2904703a 	and	r2,r5,r4
     bbc:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
     bc0:	00c00034 	movhi	r3,0
     bc4:	18d45604 	addi	r3,r3,20824
     bc8:	19000017 	ldw	r4,0(r3)
     bcc:	00800044 	movi	r2,1
     bd0:	11c4983a 	sll	r2,r2,r7
     bd4:	1104b03a 	or	r2,r2,r4
     bd8:	18800015 	stw	r2,0(r3)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     bdc:	18800017 	ldw	r2,0(r3)
     be0:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     be4:	2801703a 	wrctl	status,r5
     be8:	00000e06 	br	c24 <alt_irq_register+0xb0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     bec:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     bf0:	00bfff84 	movi	r2,-2
     bf4:	2884703a 	and	r2,r5,r2
     bf8:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
     bfc:	00c00034 	movhi	r3,0
     c00:	18d45604 	addi	r3,r3,20824
     c04:	19000017 	ldw	r4,0(r3)
     c08:	00bfff84 	movi	r2,-2
     c0c:	11c4183a 	rol	r2,r2,r7
     c10:	1104703a 	and	r2,r2,r4
     c14:	18800015 	stw	r2,0(r3)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     c18:	18800017 	ldw	r2,0(r3)
     c1c:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     c20:	2801703a 	wrctl	status,r5
     c24:	4001703a 	wrctl	status,r8
     c28:	0005883a 	mov	r2,zero

    alt_irq_enable_all(status);
  }
  return rc; 
}
     c2c:	f800283a 	ret

00000c30 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     c30:	deffff04 	addi	sp,sp,-4
     c34:	dfc00015 	stw	ra,0(sp)
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     c38:	01000034 	movhi	r4,0
     c3c:	210e8004 	addi	r4,r4,14848
     c40:	00c00034 	movhi	r3,0
     c44:	18c8b104 	addi	r3,r3,8900

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     c48:	20c00926 	beq	r4,r3,c70 <alt_load+0x40>
     c4c:	01800034 	movhi	r6,0
     c50:	318e8004 	addi	r6,r6,14848
  {
    while( to != end )
     c54:	19800626 	beq	r3,r6,c70 <alt_load+0x40>
     c58:	01400104 	movi	r5,4
    {
      *to++ = *from++;
     c5c:	20800017 	ldw	r2,0(r4)
     c60:	18800015 	stw	r2,0(r3)
     c64:	1947883a 	add	r3,r3,r5
     c68:	2149883a 	add	r4,r4,r5
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     c6c:	30fffb1e 	bne	r6,r3,c5c <alt_load+0x2c>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     c70:	01000034 	movhi	r4,0
     c74:	21000804 	addi	r4,r4,32
     c78:	00c00034 	movhi	r3,0
     c7c:	18c00804 	addi	r3,r3,32

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     c80:	20c00926 	beq	r4,r3,ca8 <alt_load+0x78>
     c84:	01800034 	movhi	r6,0
     c88:	31805a04 	addi	r6,r6,360
  {
    while( to != end )
     c8c:	19800626 	beq	r3,r6,ca8 <alt_load+0x78>
     c90:	01400104 	movi	r5,4
    {
      *to++ = *from++;
     c94:	20800017 	ldw	r2,0(r4)
     c98:	18800015 	stw	r2,0(r3)
     c9c:	1947883a 	add	r3,r3,r5
     ca0:	2149883a 	add	r4,r4,r5
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     ca4:	30fffb1e 	bne	r6,r3,c94 <alt_load+0x64>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     ca8:	01000034 	movhi	r4,0
     cac:	21088a04 	addi	r4,r4,8744
     cb0:	00c00034 	movhi	r3,0
     cb4:	18c88a04 	addi	r3,r3,8744

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
     cb8:	20c00926 	beq	r4,r3,ce0 <alt_load+0xb0>
     cbc:	01800034 	movhi	r6,0
     cc0:	3188b104 	addi	r6,r6,8900
  {
    while( to != end )
     cc4:	19800626 	beq	r3,r6,ce0 <alt_load+0xb0>
     cc8:	01400104 	movi	r5,4
    {
      *to++ = *from++;
     ccc:	20800017 	ldw	r2,0(r4)
     cd0:	18800015 	stw	r2,0(r3)
     cd4:	1947883a 	add	r3,r3,r5
     cd8:	2149883a 	add	r4,r4,r5
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     cdc:	30fffb1e 	bne	r6,r3,ccc <alt_load+0x9c>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     ce0:	00019480 	call	1948 <alt_dcache_flush_all>
  alt_icache_flush_all();
     ce4:	0001a340 	call	1a34 <alt_icache_flush_all>
}
     ce8:	dfc00017 	ldw	ra,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     cf4:	defffe04 	addi	sp,sp,-8
     cf8:	dfc00115 	stw	ra,4(sp)
     cfc:	dc000015 	stw	r16,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     d00:	0009883a 	mov	r4,zero
     d04:	0000d440 	call	d44 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     d08:	0000d640 	call	d64 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     d0c:	01800034 	movhi	r6,0
     d10:	31889c04 	addi	r6,r6,8816
     d14:	3009883a 	mov	r4,r6
     d18:	300b883a 	mov	r5,r6
     d1c:	0001ab80 	call	1ab8 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     d20:	d125e817 	ldw	r4,-26720(gp)
     d24:	d165e917 	ldw	r5,-26716(gp)
     d28:	d1a5ea17 	ldw	r6,-26712(gp)
     d2c:	00005800 	call	580 <main>
     d30:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
     d34:	01000044 	movi	r4,1
     d38:	000186c0 	call	186c <close>
  exit (result);
     d3c:	8009883a 	mov	r4,r16
     d40:	0001f3c0 	call	1f3c <exit>

00000d44 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     d44:	deffff04 	addi	sp,sp,-4
     d48:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
     d4c:	0001dd00 	call	1dd0 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     d50:	00800044 	movi	r2,1
     d54:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     d58:	dfc00017 	ldw	ra,0(sp)
     d5c:	dec00104 	addi	sp,sp,4
     d60:	f800283a 	ret

00000d64 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     d64:	defffd04 	addi	sp,sp,-12
     d68:	dfc00215 	stw	ra,8(sp)
     d6c:	dc400115 	stw	r17,4(sp)
     d70:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
     d74:	01200014 	movui	r4,32768
     d78:	000b883a 	mov	r5,zero
     d7c:	000d883a 	mov	r6,zero
     d80:	01c01904 	movi	r7,100
     d84:	000144c0 	call	144c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAGUART, JTAGUART);
     d88:	04000034 	movhi	r16,0
     d8c:	8408c004 	addi	r16,r16,8960
     d90:	8009883a 	mov	r4,r16
     d94:	000b883a 	mov	r5,zero
     d98:	01800084 	movi	r6,2
     d9c:	0000f480 	call	f48 <altera_avalon_jtag_uart_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     da0:	04400034 	movhi	r17,0
     da4:	8c4e7804 	addi	r17,r17,14816
     da8:	813ff604 	addi	r4,r16,-40
     dac:	880b883a 	mov	r5,r17
     db0:	00019540 	call	1954 <alt_dev_llist_insert>
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( LCD, LCD);
     db4:	04000034 	movhi	r16,0
     db8:	840cce04 	addi	r16,r16,13112
     dbc:	8009883a 	mov	r4,r16
     dc0:	00015800 	call	1580 <alt_up_character_lcd_init>
     dc4:	8009883a 	mov	r4,r16
     dc8:	880b883a 	mov	r5,r17
     dcc:	00019540 	call	1954 <alt_dev_llist_insert>
     dd0:	01000034 	movhi	r4,0
     dd4:	210cd904 	addi	r4,r4,13156
     dd8:	880b883a 	mov	r5,r17
     ddc:	00019540 	call	1954 <alt_dev_llist_insert>
     de0:	01000034 	movhi	r4,0
     de4:	210ce404 	addi	r4,r4,13200
     de8:	880b883a 	mov	r5,r17
     dec:	00019540 	call	1954 <alt_dev_llist_insert>
     df0:	01000034 	movhi	r4,0
     df4:	210cef04 	addi	r4,r4,13244
     df8:	880b883a 	mov	r5,r17
     dfc:	00019540 	call	1954 <alt_dev_llist_insert>
     e00:	01000034 	movhi	r4,0
     e04:	210cfa04 	addi	r4,r4,13288
     e08:	880b883a 	mov	r5,r17
     e0c:	00019540 	call	1954 <alt_dev_llist_insert>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( KEY, KEY);
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SEVENSEG30, SevenSeg30);
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SEVENSEG74, SevenSeg74);
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SW, SW);
}
     e10:	dfc00217 	ldw	ra,8(sp)
     e14:	dc400117 	ldw	r17,4(sp)
     e18:	dc000017 	ldw	r16,0(sp)
     e1c:	dec00304 	addi	sp,sp,12
     e20:	f800283a 	ret

00000e24 <altera_avalon_jtag_uart_ioctl_fd>:
    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
}

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     e24:	deffff04 	addi	sp,sp,-4
     e28:	dfc00015 	stw	ra,0(sp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     e2c:	21000017 	ldw	r4,0(r4)
     e30:	21000a04 	addi	r4,r4,40
     e34:	00010f40 	call	10f4 <altera_avalon_jtag_uart_ioctl>
}
     e38:	dfc00017 	ldw	ra,0(sp)
     e3c:	dec00104 	addi	sp,sp,4
     e40:	f800283a 	ret

00000e44 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     e44:	deffff04 	addi	sp,sp,-4
     e48:	dfc00015 	stw	ra,0(sp)
     e4c:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     e50:	21000017 	ldw	r4,0(r4)
     e54:	21000a04 	addi	r4,r4,40
     e58:	11400217 	ldw	r5,8(r2)
     e5c:	0000ebc0 	call	ebc <altera_avalon_jtag_uart_close>
}
     e60:	dfc00017 	ldw	ra,0(sp)
     e64:	dec00104 	addi	sp,sp,4
     e68:	f800283a 	ret

00000e6c <altera_avalon_jtag_uart_write_fd>:
      fd->fd_flags);
}

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     e6c:	deffff04 	addi	sp,sp,-4
     e70:	dfc00015 	stw	ra,0(sp)
     e74:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     e78:	21000017 	ldw	r4,0(r4)
     e7c:	21000a04 	addi	r4,r4,40
     e80:	11c00217 	ldw	r7,8(r2)
     e84:	00012d00 	call	12d0 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     e88:	dfc00017 	ldw	ra,0(sp)
     e8c:	dec00104 	addi	sp,sp,4
     e90:	f800283a 	ret

00000e94 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     e94:	deffff04 	addi	sp,sp,-4
     e98:	dfc00015 	stw	ra,0(sp)
     e9c:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     ea0:	21000017 	ldw	r4,0(r4)
     ea4:	21000a04 	addi	r4,r4,40
     ea8:	11c00217 	ldw	r7,8(r2)
     eac:	00011680 	call	1168 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     eb0:	dfc00017 	ldw	ra,0(sp)
     eb4:	dec00104 	addi	sp,sp,4
     eb8:	f800283a 	ret

00000ebc <altera_avalon_jtag_uart_close>:
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     ebc:	21800c17 	ldw	r6,48(r4)
     ec0:	2950000c 	andi	r5,r5,16384
     ec4:	280b003a 	cmpeq	r5,r5,zero
     ec8:	00000306 	br	ed8 <altera_avalon_jtag_uart_close+0x1c>
    if (flags & O_NONBLOCK) {
     ecc:	2800021e 	bne	r5,zero,ed8 <altera_avalon_jtag_uart_close+0x1c>
     ed0:	00bffd44 	movi	r2,-11
     ed4:	f800283a 	ret
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     ed8:	20800d17 	ldw	r2,52(r4)
     edc:	11800326 	beq	r2,r6,eec <altera_avalon_jtag_uart_close+0x30>
     ee0:	20c00917 	ldw	r3,36(r4)
     ee4:	20800117 	ldw	r2,4(r4)
     ee8:	18bff836 	bltu	r3,r2,ecc <altera_avalon_jtag_uart_close+0x10>
     eec:	0005883a 	mov	r2,zero
      return -EWOULDBLOCK; 
    }
  }

  return 0;
}
     ef0:	f800283a 	ret

00000ef4 <altera_avalon_jtag_uart_timeout>:
static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     ef4:	20800017 	ldw	r2,0(r4)
     ef8:	10c00104 	addi	r3,r2,4
     efc:	18800037 	ldwio	r2,0(r3)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     f00:	01410004 	movi	r5,1024
     f04:	1144703a 	and	r2,r2,r5
     f08:	10000526 	beq	r2,zero,f20 <altera_avalon_jtag_uart_timeout+0x2c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     f0c:	20800817 	ldw	r2,32(r4)
     f10:	1144b03a 	or	r2,r2,r5
     f14:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
     f18:	20000915 	stw	zero,36(r4)
     f1c:	00000606 	br	f38 <altera_avalon_jtag_uart_timeout+0x44>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     f20:	20c00917 	ldw	r3,36(r4)
     f24:	00a00034 	movhi	r2,32768
     f28:	10bfff04 	addi	r2,r2,-4
     f2c:	10c00236 	bltu	r2,r3,f38 <altera_avalon_jtag_uart_timeout+0x44>
    sp->host_inactive++;
     f30:	18800044 	addi	r2,r3,1
     f34:	20800915 	stw	r2,36(r4)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     f38:	00800034 	movhi	r2,0
     f3c:	10945a04 	addi	r2,r2,20840
     f40:	10800017 	ldw	r2,0(r2)
     f44:	f800283a 	ret

00000f48 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     f48:	defffe04 	addi	sp,sp,-8
     f4c:	dfc00115 	stw	ra,4(sp)
     f50:	dc000015 	stw	r16,0(sp)
     f54:	2021883a 	mov	r16,r4
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     f58:	00c00044 	movi	r3,1
     f5c:	20c00815 	stw	r3,32(r4)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     f60:	20800017 	ldw	r2,0(r4)
     f64:	10c00135 	stwio	r3,4(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
     f68:	3009883a 	mov	r4,r6
     f6c:	800b883a 	mov	r5,r16
     f70:	01800034 	movhi	r6,0
     f74:	3183f004 	addi	r6,r6,4032
     f78:	0000b740 	call	b74 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     f7c:	80000915 	stw	zero,36(r16)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     f80:	81000204 	addi	r4,r16,8
     f84:	00800034 	movhi	r2,0
     f88:	10945a04 	addi	r2,r2,20840
     f8c:	11400017 	ldw	r5,0(r2)
     f90:	01800034 	movhi	r6,0
     f94:	3183bd04 	addi	r6,r6,3828
     f98:	800f883a 	mov	r7,r16
     f9c:	00017d80 	call	17d8 <alt_alarm_start>
     fa0:	1000030e 	bge	r2,zero,fb0 <altera_avalon_jtag_uart_init+0x68>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     fa4:	00a00034 	movhi	r2,32768
     fa8:	10bfffc4 	addi	r2,r2,-1
     fac:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     fb0:	dfc00117 	ldw	ra,4(sp)
     fb4:	dc000017 	ldw	r16,0(sp)
     fb8:	dec00204 	addi	sp,sp,8
     fbc:	f800283a 	ret

00000fc0 <altera_avalon_jtag_uart_irq>:
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
     fc0:	22000017 	ldw	r8,0(r4)
     fc4:	03800104 	movi	r14,4
     fc8:	4399883a 	add	r12,r8,r14
     fcc:	037ffff4 	movhi	r13,65535
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     fd0:	62c00037 	ldwio	r11,0(r12)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     fd4:	5880c00c 	andi	r2,r11,768
     fd8:	10004526 	beq	r2,zero,10f0 <altera_avalon_jtag_uart_irq+0x130>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     fdc:	5880400c 	andi	r2,r11,256
     fe0:	10002126 	beq	r2,zero,1068 <altera_avalon_jtag_uart_irq+0xa8>
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     fe4:	20800a17 	ldw	r2,40(r4)
        if (next == sp->rx_out)
     fe8:	10800044 	addi	r2,r2,1
     fec:	1081ffcc 	andi	r2,r2,2047
     ff0:	20c00b17 	ldw	r3,44(r4)
     ff4:	10c01626 	beq	r2,r3,1050 <altera_avalon_jtag_uart_irq+0x90>
     ff8:	02a00014 	movui	r10,32768
     ffc:	02400e04 	movi	r9,56
    1000:	01c00044 	movi	r7,1
    1004:	0181ffc4 	movi	r6,2047
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    1008:	41400037 	ldwio	r5,0(r8)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    100c:	2a84703a 	and	r2,r5,r10
    1010:	10000d26 	beq	r2,zero,1048 <altera_avalon_jtag_uart_irq+0x88>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    1014:	20800a17 	ldw	r2,40(r4)
    1018:	1105883a 	add	r2,r2,r4
    101c:	1245883a 	add	r2,r2,r9
    1020:	11400005 	stb	r5,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1024:	20800a17 	ldw	r2,40(r4)
    1028:	11c5883a 	add	r2,r2,r7
    102c:	1184703a 	and	r2,r2,r6
    1030:	20800a15 	stw	r2,40(r4)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1034:	20800a17 	ldw	r2,40(r4)
        if (next == sp->rx_out)
    1038:	11c5883a 	add	r2,r2,r7
    103c:	1184703a 	and	r2,r2,r6
    1040:	20c00b17 	ldw	r3,44(r4)
    1044:	10fff01e 	bne	r2,r3,1008 <altera_avalon_jtag_uart_irq+0x48>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    1048:	2b44703a 	and	r2,r5,r13
    104c:	10000626 	beq	r2,zero,1068 <altera_avalon_jtag_uart_irq+0xa8>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1050:	20800817 	ldw	r2,32(r4)
    1054:	00ffff84 	movi	r3,-2
    1058:	10c4703a 	and	r2,r2,r3
    105c:	20800815 	stw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    1060:	60800035 	stwio	r2,0(r12)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    1064:	60800037 	ldwio	r2,0(r12)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    1068:	5880800c 	andi	r2,r11,512
    106c:	103fd826 	beq	r2,zero,fd0 <altera_avalon_jtag_uart_irq+0x10>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    1070:	5b44703a 	and	r2,r11,r13
    1074:	100ad43a 	srli	r5,r2,16

      while (space > 0 && sp->tx_out != sp->tx_in)
    1078:	283fd526 	beq	r5,zero,fd0 <altera_avalon_jtag_uart_irq+0x10>
    107c:	20c00d17 	ldw	r3,52(r4)
    1080:	20800c17 	ldw	r2,48(r4)
    1084:	18801126 	beq	r3,r2,10cc <altera_avalon_jtag_uart_irq+0x10c>
    1088:	02420e04 	movi	r9,2104
    108c:	01800044 	movi	r6,1
    1090:	01c1ffc4 	movi	r7,2047
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    1094:	20800d17 	ldw	r2,52(r4)
    1098:	1105883a 	add	r2,r2,r4
    109c:	1245883a 	add	r2,r2,r9
    10a0:	10800007 	ldb	r2,0(r2)
    10a4:	40800035 	stwio	r2,0(r8)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    10a8:	20800d17 	ldw	r2,52(r4)
    10ac:	1185883a 	add	r2,r2,r6
    10b0:	11c4703a 	and	r2,r2,r7
    10b4:	20800d15 	stw	r2,52(r4)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    10b8:	298bc83a 	sub	r5,r5,r6
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    10bc:	283fc426 	beq	r5,zero,fd0 <altera_avalon_jtag_uart_irq+0x10>
    10c0:	20c00d17 	ldw	r3,52(r4)
    10c4:	20800c17 	ldw	r2,48(r4)
    10c8:	18bff21e 	bne	r3,r2,1094 <altera_avalon_jtag_uart_irq+0xd4>
      }

      if (space > 0)
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    10cc:	20c00817 	ldw	r3,32(r4)
    10d0:	00bfff44 	movi	r2,-3
    10d4:	1886703a 	and	r3,r3,r2
    10d8:	20c00815 	stw	r3,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    10dc:	20800017 	ldw	r2,0(r4)
    10e0:	1385883a 	add	r2,r2,r14
    10e4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    10e8:	60800037 	ldwio	r2,0(r12)
    10ec:	003fb806 	br	fd0 <altera_avalon_jtag_uart_irq+0x10>
    10f0:	f800283a 	ret

000010f4 <altera_avalon_jtag_uart_ioctl>:
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  int rc = -ENOTTY;

  switch (req)
    10f4:	009a8044 	movi	r2,27137
    10f8:	28800326 	beq	r5,r2,1108 <altera_avalon_jtag_uart_ioctl+0x14>
    10fc:	009a8084 	movi	r2,27138
    1100:	2880171e 	bne	r5,r2,1160 <altera_avalon_jtag_uart_ioctl+0x6c>
    1104:	00000d06 	br	113c <altera_avalon_jtag_uart_ioctl+0x48>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    1108:	20c00117 	ldw	r3,4(r4)
    110c:	00a00034 	movhi	r2,32768
    1110:	10bfffc4 	addi	r2,r2,-1
    1114:	18801226 	beq	r3,r2,1160 <altera_avalon_jtag_uart_ioctl+0x6c>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    1118:	31800017 	ldw	r6,0(r6)
    111c:	30ffff84 	addi	r3,r6,-2
    1120:	10bfff44 	addi	r2,r2,-3
    1124:	10c0022e 	bgeu	r2,r3,1130 <altera_avalon_jtag_uart_ioctl+0x3c>
    1128:	01a00034 	movhi	r6,32768
    112c:	31bfff84 	addi	r6,r6,-2
    1130:	21800115 	stw	r6,4(r4)
    1134:	0005883a 	mov	r2,zero
    1138:	f800283a 	ret
    }
    break;

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    113c:	20c00117 	ldw	r3,4(r4)
    1140:	00a00034 	movhi	r2,32768
    1144:	10bfffc4 	addi	r2,r2,-1
    1148:	18800526 	beq	r3,r2,1160 <altera_avalon_jtag_uart_ioctl+0x6c>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    114c:	20800917 	ldw	r2,36(r4)
    1150:	10c5803a 	cmpltu	r2,r2,r3
    1154:	30800015 	stw	r2,0(r6)
    1158:	0005883a 	mov	r2,zero
    115c:	f800283a 	ret
    1160:	00bff9c4 	movi	r2,-25
  default:
    break;
  }

  return rc;
}
    1164:	f800283a 	ret

00001168 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    1168:	defff604 	addi	sp,sp,-40
    116c:	dfc00915 	stw	ra,36(sp)
    1170:	df000815 	stw	fp,32(sp)
    1174:	ddc00715 	stw	r23,28(sp)
    1178:	dd800615 	stw	r22,24(sp)
    117c:	dd400515 	stw	r21,20(sp)
    1180:	dd000415 	stw	r20,16(sp)
    1184:	dcc00315 	stw	r19,12(sp)
    1188:	dc800215 	stw	r18,8(sp)
    118c:	dc400115 	stw	r17,4(sp)
    1190:	dc000015 	stw	r16,0(sp)
    1194:	2025883a 	mov	r18,r4
    1198:	282f883a 	mov	r23,r5
    119c:	3027883a 	mov	r19,r6
    11a0:	3839883a 	mov	fp,r7
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    11a4:	0180220e 	bge	zero,r6,1230 <altera_avalon_jtag_uart_read+0xc8>
    11a8:	b82b883a 	mov	r21,r23
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    11ac:	95800a17 	ldw	r22,40(r18)
      out = sp->rx_out;
    11b0:	94400b17 	ldw	r17,44(r18)

      if (in >= out)
    11b4:	b4400236 	bltu	r22,r17,11c0 <altera_avalon_jtag_uart_read+0x58>
        n = in - out;
    11b8:	b461c83a 	sub	r16,r22,r17
    11bc:	00000206 	br	11c8 <altera_avalon_jtag_uart_read+0x60>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    11c0:	00820004 	movi	r2,2048
    11c4:	1461c83a 	sub	r16,r2,r17

      if (n == 0)
    11c8:	80000d26 	beq	r16,zero,1200 <altera_avalon_jtag_uart_read+0x98>
        break; /* No more data available */

      if (n > space)
    11cc:	9829883a 	mov	r20,r19
    11d0:	9c001d36 	bltu	r19,r16,1248 <altera_avalon_jtag_uart_read+0xe0>
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
    11d4:	91400e04 	addi	r5,r18,56
    11d8:	a809883a 	mov	r4,r21
    11dc:	2c4b883a 	add	r5,r5,r17
    11e0:	800d883a 	mov	r6,r16
    11e4:	0000ad40 	call	ad4 <memcpy>
      ptr   += n;
    11e8:	ac2b883a 	add	r21,r21,r16
      space -= n;
    11ec:	9c27c83a 	sub	r19,r19,r16

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    11f0:	8445883a 	add	r2,r16,r17
    11f4:	1081ffcc 	andi	r2,r2,2047
    11f8:	90800b15 	stw	r2,44(r18)
    }
    while (space > 0);
    11fc:	04ffeb16 	blt	zero,r19,11ac <altera_avalon_jtag_uart_read+0x44>

    /* If we read any data then return it */
    if (ptr != buffer)
    1200:	adc01c1e 	bne	r21,r23,1274 <altera_avalon_jtag_uart_read+0x10c>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    1204:	e090000c 	andi	r2,fp,16384
    1208:	10000d1e 	bne	r2,zero,1240 <altera_avalon_jtag_uart_read+0xd8>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    120c:	90800a17 	ldw	r2,40(r18)
    1210:	b080031e 	bne	r22,r2,1220 <altera_avalon_jtag_uart_read+0xb8>
    1214:	90c00917 	ldw	r3,36(r18)
    1218:	90800117 	ldw	r2,4(r18)
    121c:	18bffb36 	bltu	r3,r2,120c <altera_avalon_jtag_uart_read+0xa4>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    1220:	90800a17 	ldw	r2,40(r18)
    1224:	b0800426 	beq	r22,r2,1238 <altera_avalon_jtag_uart_read+0xd0>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    1228:	04c0030e 	bge	zero,r19,1238 <altera_avalon_jtag_uart_read+0xd0>
    122c:	003fde06 	br	11a8 <altera_avalon_jtag_uart_read+0x40>
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    1230:	3890000c 	andi	r2,r7,16384
    1234:	1000021e 	bne	r2,zero,1240 <altera_avalon_jtag_uart_read+0xd8>
    1238:	00bffec4 	movi	r2,-5
    123c:	00001806 	br	12a0 <altera_avalon_jtag_uart_read+0x138>
    1240:	00bffd44 	movi	r2,-11
    1244:	00001606 	br	12a0 <altera_avalon_jtag_uart_read+0x138>
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
    1248:	91400e04 	addi	r5,r18,56
    124c:	a809883a 	mov	r4,r21
    1250:	894b883a 	add	r5,r17,r5
    1254:	980d883a 	mov	r6,r19
    1258:	0000ad40 	call	ad4 <memcpy>
      ptr   += n;
    125c:	aceb883a 	add	r21,r21,r19
      space -= n;
    1260:	0027883a 	mov	r19,zero

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1264:	a445883a 	add	r2,r20,r17
    1268:	1081ffcc 	andi	r2,r2,2047
    126c:	90800b15 	stw	r2,44(r18)
    1270:	003fe306 	br	1200 <altera_avalon_jtag_uart_read+0x98>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1274:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1278:	00bfff84 	movi	r2,-2
    127c:	2084703a 	and	r2,r4,r2
    1280:	1001703a 	wrctl	status,r2

  if (ptr != buffer)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1284:	90800817 	ldw	r2,32(r18)
    1288:	10800054 	ori	r2,r2,1
    128c:	90800815 	stw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1290:	90c00017 	ldw	r3,0(r18)
    1294:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1298:	2001703a 	wrctl	status,r4
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
    129c:	adc5c83a 	sub	r2,r21,r23
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
  else
    return -EIO;
}
    12a0:	dfc00917 	ldw	ra,36(sp)
    12a4:	df000817 	ldw	fp,32(sp)
    12a8:	ddc00717 	ldw	r23,28(sp)
    12ac:	dd800617 	ldw	r22,24(sp)
    12b0:	dd400517 	ldw	r21,20(sp)
    12b4:	dd000417 	ldw	r20,16(sp)
    12b8:	dcc00317 	ldw	r19,12(sp)
    12bc:	dc800217 	ldw	r18,8(sp)
    12c0:	dc400117 	ldw	r17,4(sp)
    12c4:	dc000017 	ldw	r16,0(sp)
    12c8:	dec00a04 	addi	sp,sp,40
    12cc:	f800283a 	ret

000012d0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    12d0:	defff804 	addi	sp,sp,-32
    12d4:	dfc00715 	stw	ra,28(sp)
    12d8:	dd800615 	stw	r22,24(sp)
    12dc:	dd400515 	stw	r21,20(sp)
    12e0:	dd000415 	stw	r20,16(sp)
    12e4:	dcc00315 	stw	r19,12(sp)
    12e8:	dc800215 	stw	r18,8(sp)
    12ec:	dc400115 	stw	r17,4(sp)
    12f0:	dc000015 	stw	r16,0(sp)
    12f4:	2021883a 	mov	r16,r4
    12f8:	282d883a 	mov	r22,r5
    12fc:	3011883a 	mov	r8,r6
    1300:	382b883a 	mov	r21,r7
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1304:	01800616 	blt	zero,r6,1320 <altera_avalon_jtag_uart_write+0x50>
    1308:	2829883a 	mov	r20,r5
    130c:	00002106 	br	1394 <altera_avalon_jtag_uart_write+0xc4>
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    return ptr - start;
    1310:	a585c83a 	sub	r2,r20,r22
    1314:	00004306 	br	1424 <altera_avalon_jtag_uart_write+0x154>
  else if (flags & O_NONBLOCK)
    1318:	00bffd44 	movi	r2,-11
    131c:	00004106 	br	1424 <altera_avalon_jtag_uart_write+0x154>
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1320:	2829883a 	mov	r20,r5
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    1324:	84800c17 	ldw	r18,48(r16)
      out = sp->tx_out;
    1328:	81400d17 	ldw	r5,52(r16)

      if (in < out)
    132c:	9140032e 	bgeu	r18,r5,133c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    1330:	2c85c83a 	sub	r2,r5,r18
    1334:	11bfffc4 	addi	r6,r2,-1
    1338:	00000606 	br	1354 <altera_avalon_jtag_uart_write+0x84>
      else if (out > 0)
    133c:	28000326 	beq	r5,zero,134c <altera_avalon_jtag_uart_write+0x7c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    1340:	00820004 	movi	r2,2048
    1344:	148dc83a 	sub	r6,r2,r18
    1348:	00000206 	br	1354 <altera_avalon_jtag_uart_write+0x84>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    134c:	0081ffc4 	movi	r2,2047
    1350:	148dc83a 	sub	r6,r2,r18

      if (n == 0)
    1354:	30002626 	beq	r6,zero,13f0 <altera_avalon_jtag_uart_write+0x120>
        break;

      if (n > count)
    1358:	4027883a 	mov	r19,r8
    135c:	3023883a 	mov	r17,r6
    1360:	4180012e 	bgeu	r8,r6,1368 <altera_avalon_jtag_uart_write+0x98>
    1364:	4023883a 	mov	r17,r8
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
    1368:	81020e04 	addi	r4,r16,2104
    136c:	2489883a 	add	r4,r4,r18
    1370:	a00b883a 	mov	r5,r20
    1374:	880d883a 	mov	r6,r17
    1378:	0000ad40 	call	ad4 <memcpy>
      ptr   += n;
    137c:	a469883a 	add	r20,r20,r17
      count -= n;
    1380:	9c51c83a 	sub	r8,r19,r17

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1384:	9445883a 	add	r2,r18,r17
    1388:	1081ffcc 	andi	r2,r2,2047
    138c:	80800c15 	stw	r2,48(r16)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1390:	023fe416 	blt	zero,r8,1324 <altera_avalon_jtag_uart_write+0x54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1394:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1398:	00bfff84 	movi	r2,-2
    139c:	2084703a 	and	r2,r4,r2
    13a0:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    13a4:	80800817 	ldw	r2,32(r16)
    13a8:	10800094 	ori	r2,r2,2
    13ac:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    13b0:	80c00017 	ldw	r3,0(r16)
    13b4:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    13b8:	2001703a 	wrctl	status,r4
    13bc:	00000706 	br	13dc <altera_avalon_jtag_uart_write+0x10c>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    13c0:	80800d17 	ldw	r2,52(r16)
    13c4:	1140031e 	bne	r2,r5,13d4 <altera_avalon_jtag_uart_write+0x104>
    13c8:	80c00917 	ldw	r3,36(r16)
    13cc:	80800117 	ldw	r2,4(r16)
    13d0:	18bffb36 	bltu	r3,r2,13c0 <altera_avalon_jtag_uart_write+0xf0>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    13d4:	80800d17 	ldw	r2,52(r16)
    13d8:	117fed1e 	bne	r2,r5,1390 <altera_avalon_jtag_uart_write+0xc0>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    13dc:	b53fcc1e 	bne	r22,r20,1310 <altera_avalon_jtag_uart_write+0x40>
    return ptr - start;
  else if (flags & O_NONBLOCK)
    13e0:	a890000c 	andi	r2,r21,16384
    13e4:	103fcc1e 	bne	r2,zero,1318 <altera_avalon_jtag_uart_write+0x48>
    13e8:	00bffec4 	movi	r2,-5
    13ec:	00000d06 	br	1424 <altera_avalon_jtag_uart_write+0x154>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    13f0:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    13f4:	00bfff84 	movi	r2,-2
    13f8:	2084703a 	and	r2,r4,r2
    13fc:	1001703a 	wrctl	status,r2
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    1400:	80800817 	ldw	r2,32(r16)
    1404:	10800094 	ori	r2,r2,2
    1408:	80800815 	stw	r2,32(r16)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    140c:	80c00017 	ldw	r3,0(r16)
    1410:	18800135 	stwio	r2,4(r3)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1414:	2001703a 	wrctl	status,r4
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
    1418:	a890000c 	andi	r2,r21,16384
    141c:	103fe826 	beq	r2,zero,13c0 <altera_avalon_jtag_uart_write+0xf0>
    1420:	003fee06 	br	13dc <altera_avalon_jtag_uart_write+0x10c>
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
}
    1424:	dfc00717 	ldw	ra,28(sp)
    1428:	dd800617 	ldw	r22,24(sp)
    142c:	dd400517 	ldw	r21,20(sp)
    1430:	dd000417 	ldw	r20,16(sp)
    1434:	dcc00317 	ldw	r19,12(sp)
    1438:	dc800217 	ldw	r18,8(sp)
    143c:	dc400117 	ldw	r17,4(sp)
    1440:	dc000017 	ldw	r16,0(sp)
    1444:	dec00804 	addi	sp,sp,32
    1448:	f800283a 	ret

0000144c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    144c:	deffff04 	addi	sp,sp,-4
    1450:	dfc00015 	stw	ra,0(sp)
    1454:	200b883a 	mov	r5,r4
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    1458:	00c00034 	movhi	r3,0
    145c:	18d45a04 	addi	r3,r3,20840
    1460:	18800017 	ldw	r2,0(r3)
    1464:	1000011e 	bne	r2,zero,146c <alt_avalon_timer_sc_init+0x20>
  {
    _alt_tick_rate = nticks;
    1468:	19c00015 	stw	r7,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    146c:	008001c4 	movi	r2,7
    1470:	28800135 	stwio	r2,4(r5)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    1474:	3009883a 	mov	r4,r6
    1478:	01800034 	movhi	r6,0
    147c:	31852404 	addi	r6,r6,5264
    1480:	0000b740 	call	b74 <alt_irq_register>
#endif  
}
    1484:	dfc00017 	ldw	ra,0(sp)
    1488:	dec00104 	addi	sp,sp,4
    148c:	f800283a 	ret

00001490 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    1490:	defffe04 	addi	sp,sp,-8
    1494:	dfc00115 	stw	ra,4(sp)
    1498:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    149c:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    14a0:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    14a4:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    14a8:	00bfff84 	movi	r2,-2
    14ac:	8084703a 	and	r2,r16,r2
    14b0:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
    14b4:	0001d240 	call	1d24 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    14b8:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
    14bc:	dfc00117 	ldw	ra,4(sp)
    14c0:	dc000017 	ldw	r16,0(sp)
    14c4:	dec00204 	addi	sp,sp,8
    14c8:	f800283a 	ret

000014cc <get_DDRAM_addr>:
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
	//assume valid inputs
	unsigned char addr = 0x00000000;
	if (y_pos == 0)
    14cc:	2800021e 	bne	r5,zero,14d8 <get_DDRAM_addr+0xc>
	{
		addr |= x_pos;
    14d0:	2005883a 	mov	r2,r4
    14d4:	00000106 	br	14dc <get_DDRAM_addr+0x10>
	}
	else
	{
		addr |= x_pos;
		addr |= 0x00000040;
    14d8:	20801014 	ori	r2,r4,64
    14dc:	10803fcc 	andi	r2,r2,255
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
}
    14e0:	10802014 	ori	r2,r2,128
    14e4:	f800283a 	ret

000014e8 <alt_up_character_lcd_string>:
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    14e8:	28c00003 	ldbu	r3,0(r5)
    14ec:	18803fcc 	andi	r2,r3,255
    14f0:	1080201c 	xori	r2,r2,128
    14f4:	10bfe004 	addi	r2,r2,-128
    14f8:	10000d26 	beq	r2,zero,1530 <alt_up_character_lcd_string+0x48>
    14fc:	01800044 	movi	r6,1
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
    1500:	20800a17 	ldw	r2,40(r4)
    1504:	1185883a 	add	r2,r2,r6
    1508:	18c03fcc 	andi	r3,r3,255
    150c:	18c0201c 	xori	r3,r3,128
    1510:	18ffe004 	addi	r3,r3,-128
    1514:	10c00025 	stbio	r3,0(r2)
		++ptr;
    1518:	298b883a 	add	r5,r5,r6
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    151c:	28c00003 	ldbu	r3,0(r5)
    1520:	18803fcc 	andi	r2,r3,255
    1524:	1080201c 	xori	r2,r2,128
    1528:	10bfe004 	addi	r2,r2,-128
    152c:	103ff41e 	bne	r2,zero,1500 <alt_up_character_lcd_string+0x18>
    1530:	f800283a 	ret

00001534 <alt_up_character_lcd_write>:
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    1534:	30000926 	beq	r6,zero,155c <alt_up_character_lcd_write+0x28>
    1538:	000f883a 	mov	r7,zero
    153c:	02000044 	movi	r8,1
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
    1540:	20800a17 	ldw	r2,40(r4)
    1544:	1205883a 	add	r2,r2,r8
    1548:	3947883a 	add	r3,r7,r5
    154c:	18c00007 	ldb	r3,0(r3)
    1550:	10c00025 	stbio	r3,0(r2)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    1554:	3a0f883a 	add	r7,r7,r8
    1558:	31fff91e 	bne	r6,r7,1540 <alt_up_character_lcd_write+0xc>
    155c:	f800283a 	ret

00001560 <alt_up_character_lcd_write_fd>:
	}
}

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
    1560:	deffff04 	addi	sp,sp,-4
    1564:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
    1568:	21000017 	ldw	r4,0(r4)
    156c:	00015340 	call	1534 <alt_up_character_lcd_write>
	return 0;
}
    1570:	0005883a 	mov	r2,zero
    1574:	dfc00017 	ldw	ra,0(sp)
    1578:	dec00104 	addi	sp,sp,4
    157c:	f800283a 	ret

00001580 <alt_up_character_lcd_init>:
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
    1580:	20c00a17 	ldw	r3,40(r4)
    1584:	00800044 	movi	r2,1
    1588:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
    158c:	f800283a 	ret

00001590 <alt_up_character_lcd_send_cmd>:
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
    1590:	20800a17 	ldw	r2,40(r4)
    1594:	29403fcc 	andi	r5,r5,255
    1598:	11400025 	stbio	r5,0(r2)
}
    159c:	f800283a 	ret

000015a0 <alt_up_character_lcd_cursor_blink_on>:
{
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
}

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
    15a0:	deffff04 	addi	sp,sp,-4
    15a4:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
    15a8:	014003c4 	movi	r5,15
    15ac:	00015900 	call	1590 <alt_up_character_lcd_send_cmd>
}
    15b0:	dfc00017 	ldw	ra,0(sp)
    15b4:	dec00104 	addi	sp,sp,4
    15b8:	f800283a 	ret

000015bc <alt_up_character_lcd_cursor_off>:
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
	return 0;
}

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
    15bc:	deffff04 	addi	sp,sp,-4
    15c0:	dfc00015 	stw	ra,0(sp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
    15c4:	01400304 	movi	r5,12
    15c8:	00015900 	call	1590 <alt_up_character_lcd_send_cmd>
}
    15cc:	dfc00017 	ldw	ra,0(sp)
    15d0:	dec00104 	addi	sp,sp,4
    15d4:	f800283a 	ret

000015d8 <alt_up_character_lcd_erase_pos>:
	while (num_offset-- > 0)
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
    15d8:	defffd04 	addi	sp,sp,-12
    15dc:	dfc00215 	stw	ra,8(sp)
    15e0:	dc400115 	stw	r17,4(sp)
    15e4:	dc000015 	stw	r16,0(sp)
    15e8:	2021883a 	mov	r16,r4
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
    15ec:	008009c4 	movi	r2,39
    15f0:	11400e36 	bltu	r2,r5,162c <alt_up_character_lcd_erase_pos+0x54>
    15f4:	04400044 	movi	r17,1
    15f8:	89800c36 	bltu	r17,r6,162c <alt_up_character_lcd_erase_pos+0x54>
		return -1;

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    15fc:	2809883a 	mov	r4,r5
    1600:	300b883a 	mov	r5,r6
    1604:	00014cc0 	call	14cc <get_DDRAM_addr>
    1608:	8009883a 	mov	r4,r16
    160c:	11403fcc 	andi	r5,r2,255
    1610:	00015900 	call	1590 <alt_up_character_lcd_send_cmd>
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
    1614:	80800a17 	ldw	r2,40(r16)
    1618:	1445883a 	add	r2,r2,r17
    161c:	00c00084 	movi	r3,2
    1620:	10c00025 	stbio	r3,0(r2)
    1624:	0005883a 	mov	r2,zero
    1628:	00000106 	br	1630 <alt_up_character_lcd_erase_pos+0x58>
	return 0;
    162c:	00bfffc4 	movi	r2,-1
}
    1630:	dfc00217 	ldw	ra,8(sp)
    1634:	dc400117 	ldw	r17,4(sp)
    1638:	dc000017 	ldw	r16,0(sp)
    163c:	dec00304 	addi	sp,sp,12
    1640:	f800283a 	ret

00001644 <alt_up_character_lcd_shift_display>:
	while (num_offset-- > 0)
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    1644:	defffa04 	addi	sp,sp,-24
    1648:	dfc00515 	stw	ra,20(sp)
    164c:	dd000415 	stw	r20,16(sp)
    1650:	dcc00315 	stw	r19,12(sp)
    1654:	dc800215 	stw	r18,8(sp)
    1658:	dc400115 	stw	r17,4(sp)
    165c:	dc000015 	stw	r16,0(sp)
    1660:	2027883a 	mov	r19,r4
	if (x_right_shift_offset == 0) 
    1664:	28001326 	beq	r5,zero,16b4 <alt_up_character_lcd_shift_display+0x70>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
    1668:	0140020e 	bge	zero,r5,1674 <alt_up_character_lcd_shift_display+0x30>
    166c:	05000704 	movi	r20,28
    1670:	00000106 	br	1678 <alt_up_character_lcd_shift_display+0x34>
    1674:	05000604 	movi	r20,24
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1678:	2800010e 	bge	r5,zero,1680 <alt_up_character_lcd_shift_display+0x3c>
    167c:	014bc83a 	sub	r5,zero,r5
	// do the shift
	while (num_offset-- > 0)
    1680:	00bfffc4 	movi	r2,-1
    1684:	28a1883a 	add	r16,r5,r2
    1688:	80c03fcc 	andi	r3,r16,255
    168c:	10803fcc 	andi	r2,r2,255
    1690:	18800826 	beq	r3,r2,16b4 <alt_up_character_lcd_shift_display+0x70>
    1694:	04bfffc4 	movi	r18,-1
    1698:	04403fc4 	movi	r17,255
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    169c:	9809883a 	mov	r4,r19
    16a0:	a1403fcc 	andi	r5,r20,255
    16a4:	00015900 	call	1590 <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    16a8:	84a1883a 	add	r16,r16,r18
    16ac:	80803fcc 	andi	r2,r16,255
    16b0:	147ffa1e 	bne	r2,r17,169c <alt_up_character_lcd_shift_display+0x58>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    16b4:	dfc00517 	ldw	ra,20(sp)
    16b8:	dd000417 	ldw	r20,16(sp)
    16bc:	dcc00317 	ldw	r19,12(sp)
    16c0:	dc800217 	ldw	r18,8(sp)
    16c4:	dc400117 	ldw	r17,4(sp)
    16c8:	dc000017 	ldw	r16,0(sp)
    16cc:	dec00604 	addi	sp,sp,24
    16d0:	f800283a 	ret

000016d4 <alt_up_character_lcd_shift_cursor>:
	alt_up_character_lcd_send_cmd(lcd, addr);
	return 0;
}

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    16d4:	defffa04 	addi	sp,sp,-24
    16d8:	dfc00515 	stw	ra,20(sp)
    16dc:	dd000415 	stw	r20,16(sp)
    16e0:	dcc00315 	stw	r19,12(sp)
    16e4:	dc800215 	stw	r18,8(sp)
    16e8:	dc400115 	stw	r17,4(sp)
    16ec:	dc000015 	stw	r16,0(sp)
    16f0:	2027883a 	mov	r19,r4
	if (x_right_shift_offset == 0) 
    16f4:	28001326 	beq	r5,zero,1744 <alt_up_character_lcd_shift_cursor+0x70>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
    16f8:	0140020e 	bge	zero,r5,1704 <alt_up_character_lcd_shift_cursor+0x30>
    16fc:	05000504 	movi	r20,20
    1700:	00000106 	br	1708 <alt_up_character_lcd_shift_cursor+0x34>
    1704:	05000404 	movi	r20,16
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
    1708:	2800010e 	bge	r5,zero,1710 <alt_up_character_lcd_shift_cursor+0x3c>
    170c:	014bc83a 	sub	r5,zero,r5
	// do the shift
	while (num_offset-- > 0)
    1710:	00bfffc4 	movi	r2,-1
    1714:	28a1883a 	add	r16,r5,r2
    1718:	80c03fcc 	andi	r3,r16,255
    171c:	10803fcc 	andi	r2,r2,255
    1720:	18800826 	beq	r3,r2,1744 <alt_up_character_lcd_shift_cursor+0x70>
    1724:	04bfffc4 	movi	r18,-1
    1728:	04403fc4 	movi	r17,255
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    172c:	9809883a 	mov	r4,r19
    1730:	a1403fcc 	andi	r5,r20,255
    1734:	00015900 	call	1590 <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    1738:	84a1883a 	add	r16,r16,r18
    173c:	80803fcc 	andi	r2,r16,255
    1740:	147ffa1e 	bne	r2,r17,172c <alt_up_character_lcd_shift_cursor+0x58>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    1744:	dfc00517 	ldw	ra,20(sp)
    1748:	dd000417 	ldw	r20,16(sp)
    174c:	dcc00317 	ldw	r19,12(sp)
    1750:	dc800217 	ldw	r18,8(sp)
    1754:	dc400117 	ldw	r17,4(sp)
    1758:	dc000017 	ldw	r16,0(sp)
    175c:	dec00604 	addi	sp,sp,24
    1760:	f800283a 	ret

00001764 <alt_up_character_lcd_set_cursor_pos>:
	return 0;
}

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
    1764:	defffe04 	addi	sp,sp,-8
    1768:	dfc00115 	stw	ra,4(sp)
    176c:	dc000015 	stw	r16,0(sp)
    1770:	2021883a 	mov	r16,r4
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
    1774:	008009c4 	movi	r2,39
    1778:	11400a36 	bltu	r2,r5,17a4 <alt_up_character_lcd_set_cursor_pos+0x40>
    177c:	00800044 	movi	r2,1
    1780:	11800836 	bltu	r2,r6,17a4 <alt_up_character_lcd_set_cursor_pos+0x40>
		// invalid argument
		return -1;
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    1784:	2809883a 	mov	r4,r5
    1788:	300b883a 	mov	r5,r6
    178c:	00014cc0 	call	14cc <get_DDRAM_addr>
    1790:	8009883a 	mov	r4,r16
    1794:	11403fcc 	andi	r5,r2,255
    1798:	00015900 	call	1590 <alt_up_character_lcd_send_cmd>
    179c:	0005883a 	mov	r2,zero
    17a0:	00000106 	br	17a8 <alt_up_character_lcd_set_cursor_pos+0x44>
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
	return 0;
    17a4:	00bfffc4 	movi	r2,-1
}
    17a8:	dfc00117 	ldw	ra,4(sp)
    17ac:	dc000017 	ldw	r16,0(sp)
    17b0:	dec00204 	addi	sp,sp,8
    17b4:	f800283a 	ret

000017b8 <alt_up_character_lcd_open_dev>:
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
    17b8:	deffff04 	addi	sp,sp,-4
    17bc:	dfc00015 	stw	ra,0(sp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
    17c0:	01400034 	movhi	r5,0
    17c4:	294e7804 	addi	r5,r5,14816
    17c8:	00019c40 	call	19c4 <alt_find_dev>

  return dev;
}
    17cc:	dfc00017 	ldw	ra,0(sp)
    17d0:	dec00104 	addi	sp,sp,4
    17d4:	f800283a 	ret

000017d8 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
    17d8:	00800034 	movhi	r2,0
    17dc:	10945a04 	addi	r2,r2,20840
    17e0:	10800017 	ldw	r2,0(r2)
    17e4:	1000021e 	bne	r2,zero,17f0 <alt_alarm_start+0x18>
    17e8:	00bfde84 	movi	r2,-134
    17ec:	f800283a 	ret
  {
    if (alarm)
    17f0:	2000021e 	bne	r4,zero,17fc <alt_alarm_start+0x24>
    17f4:	00bffa84 	movi	r2,-22
    17f8:	f800283a 	ret
    {
      alarm->callback = callback;
    17fc:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
    1800:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1804:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1808:	00bfff84 	movi	r2,-2
    180c:	3884703a 	and	r2,r7,r2
    1810:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    1814:	00800034 	movhi	r2,0
    1818:	10945b04 	addi	r2,r2,20844
    181c:	10c00017 	ldw	r3,0(r2)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
    1820:	01800044 	movi	r6,1
    1824:	1985883a 	add	r2,r3,r6
    1828:	2885883a 	add	r2,r5,r2
    182c:	20800215 	stw	r2,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    1830:	10c0022e 	bgeu	r2,r3,183c <alt_alarm_start+0x64>
      {
        alarm->rollover = 1;
    1834:	21800405 	stb	r6,16(r4)
    1838:	00000106 	br	1840 <alt_alarm_start+0x68>
      }
      else
      {
        alarm->rollover = 0;
    183c:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    1840:	00800034 	movhi	r2,0
    1844:	108e7c04 	addi	r2,r2,14832
    1848:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
    184c:	10c00017 	ldw	r3,0(r2)
    1850:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
    1854:	10c00017 	ldw	r3,0(r2)
    1858:	19000115 	stw	r4,4(r3)
  list->next           = entry;
    185c:	11000015 	stw	r4,0(r2)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1860:	3801703a 	wrctl	status,r7
    1864:	0005883a 	mov	r2,zero
  }
  else
  {
    return -ENOTSUP;
  }
}
    1868:	f800283a 	ret

0000186c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    186c:	defffd04 	addi	sp,sp,-12
    1870:	dfc00215 	stw	ra,8(sp)
    1874:	dc400115 	stw	r17,4(sp)
    1878:	dc000015 	stw	r16,0(sp)
    187c:	2021883a 	mov	r16,r4
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    1880:	20001c16 	blt	r4,zero,18f4 <close+0x88>
    1884:	20c00324 	muli	r3,r4,12
    1888:	00800034 	movhi	r2,0
    188c:	108d0f04 	addi	r2,r2,13372
    1890:	1889883a 	add	r4,r3,r2

  if (fd)
    1894:	20001726 	beq	r4,zero,18f4 <close+0x88>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    1898:	20800017 	ldw	r2,0(r4)
    189c:	10800417 	ldw	r2,16(r2)
    18a0:	10002126 	beq	r2,zero,1928 <close+0xbc>
    18a4:	103ee83a 	callr	r2
    18a8:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    18ac:	8009883a 	mov	r4,r16
    18b0:	0001ccc0 	call	1ccc <alt_release_fd>
    if (rval < 0)
    18b4:	88000216 	blt	r17,zero,18c0 <close+0x54>
    18b8:	0005883a 	mov	r2,zero
    18bc:	00001d06 	br	1934 <close+0xc8>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    18c0:	00800034 	movhi	r2,0
    18c4:	108e7b04 	addi	r2,r2,14828
    18c8:	10800017 	ldw	r2,0(r2)
    18cc:	1000031e 	bne	r2,zero,18dc <close+0x70>
    18d0:	00c00034 	movhi	r3,0
    18d4:	18d45c04 	addi	r3,r3,20848
    18d8:	00000206 	br	18e4 <close+0x78>
    18dc:	103ee83a 	callr	r2
    18e0:	1007883a 	mov	r3,r2
    {
      ALT_ERRNO = -rval;
    18e4:	0445c83a 	sub	r2,zero,r17
    18e8:	18800015 	stw	r2,0(r3)
    18ec:	00bfffc4 	movi	r2,-1
    18f0:	00001006 	br	1934 <close+0xc8>
    18f4:	00800034 	movhi	r2,0
    18f8:	108e7b04 	addi	r2,r2,14828
    18fc:	10800017 	ldw	r2,0(r2)
    1900:	1000031e 	bne	r2,zero,1910 <close+0xa4>
    1904:	00c00034 	movhi	r3,0
    1908:	18d45c04 	addi	r3,r3,20848
    190c:	00000206 	br	1918 <close+0xac>
    1910:	103ee83a 	callr	r2
    1914:	1007883a 	mov	r3,r2
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
    1918:	00801444 	movi	r2,81
    191c:	18800015 	stw	r2,0(r3)
    1920:	00bfffc4 	movi	r2,-1
    1924:	00000306 	br	1934 <close+0xc8>

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    1928:	8009883a 	mov	r4,r16
    192c:	0001ccc0 	call	1ccc <alt_release_fd>
    1930:	0005883a 	mov	r2,zero
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
    1934:	dfc00217 	ldw	ra,8(sp)
    1938:	dc400117 	ldw	r17,4(sp)
    193c:	dc000017 	ldw	r16,0(sp)
    1940:	dec00304 	addi	sp,sp,12
    1944:	f800283a 	ret

00001948 <alt_dcache_flush_all>:
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    1948:	f800283a 	ret

0000194c <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
    194c:	3005883a 	mov	r2,r6
    1950:	f800283a 	ret

00001954 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    1954:	deffff04 	addi	sp,sp,-4
    1958:	dfc00015 	stw	ra,0(sp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    195c:	20000226 	beq	r4,zero,1968 <alt_dev_llist_insert+0x14>
    1960:	20800217 	ldw	r2,8(r4)
    1964:	10000d1e 	bne	r2,zero,199c <alt_dev_llist_insert+0x48>
    1968:	00800034 	movhi	r2,0
    196c:	108e7b04 	addi	r2,r2,14828
    1970:	10800017 	ldw	r2,0(r2)
    1974:	1000031e 	bne	r2,zero,1984 <alt_dev_llist_insert+0x30>
    1978:	00c00034 	movhi	r3,0
    197c:	18d45c04 	addi	r3,r3,20848
    1980:	00000206 	br	198c <alt_dev_llist_insert+0x38>
    1984:	103ee83a 	callr	r2
    1988:	1007883a 	mov	r3,r2
  {
    ALT_ERRNO = EINVAL;
    198c:	00800584 	movi	r2,22
    1990:	18800015 	stw	r2,0(r3)
    1994:	00bffa84 	movi	r2,-22
    1998:	00000706 	br	19b8 <alt_dev_llist_insert+0x64>
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    199c:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
    19a0:	28800017 	ldw	r2,0(r5)
    19a4:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
    19a8:	28800017 	ldw	r2,0(r5)
    19ac:	11000115 	stw	r4,4(r2)
  list->next           = entry;
    19b0:	29000015 	stw	r4,0(r5)
    19b4:	0005883a 	mov	r2,zero
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
    19b8:	dfc00017 	ldw	ra,0(sp)
    19bc:	dec00104 	addi	sp,sp,4
    19c0:	f800283a 	ret

000019c4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    19c4:	defffb04 	addi	sp,sp,-20
    19c8:	dfc00415 	stw	ra,16(sp)
    19cc:	dcc00315 	stw	r19,12(sp)
    19d0:	dc800215 	stw	r18,8(sp)
    19d4:	dc400115 	stw	r17,4(sp)
    19d8:	dc000015 	stw	r16,0(sp)
    19dc:	2027883a 	mov	r19,r4
    19e0:	2821883a 	mov	r16,r5
  alt_dev* next = (alt_dev*) llist->next;
    19e4:	2c400017 	ldw	r17,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
    19e8:	0001fe80 	call	1fe8 <strlen>
    19ec:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    19f0:	8c000726 	beq	r17,r16,1a10 <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    19f4:	89000217 	ldw	r4,8(r17)
    19f8:	980b883a 	mov	r5,r19
    19fc:	900d883a 	mov	r6,r18
    1a00:	0001f740 	call	1f74 <memcmp>
    1a04:	10000326 	beq	r2,zero,1a14 <alt_find_dev+0x50>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    1a08:	8c400017 	ldw	r17,0(r17)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    1a0c:	847ff91e 	bne	r16,r17,19f4 <alt_find_dev+0x30>
    1a10:	0023883a 	mov	r17,zero
  }
  
  /* No match found */
  
  return NULL;
}
    1a14:	8805883a 	mov	r2,r17
    1a18:	dfc00417 	ldw	ra,16(sp)
    1a1c:	dcc00317 	ldw	r19,12(sp)
    1a20:	dc800217 	ldw	r18,8(sp)
    1a24:	dc400117 	ldw	r17,4(sp)
    1a28:	dc000017 	ldw	r16,0(sp)
    1a2c:	dec00504 	addi	sp,sp,20
    1a30:	f800283a 	ret

00001a34 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    1a34:	deffff04 	addi	sp,sp,-4
    1a38:	dfc00015 	stw	ra,0(sp)
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    1a3c:	0009883a 	mov	r4,zero
    1a40:	01440004 	movi	r5,4096
    1a44:	0001f000 	call	1f00 <alt_icache_flush>
#endif
}
    1a48:	dfc00017 	ldw	ra,0(sp)
    1a4c:	dec00104 	addi	sp,sp,4
    1a50:	f800283a 	ret

00001a54 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    1a54:	defffe04 	addi	sp,sp,-8
    1a58:	dfc00115 	stw	ra,4(sp)
    1a5c:	dc000015 	stw	r16,0(sp)
    1a60:	2021883a 	mov	r16,r4
  int old;

  old = open (name, flags, mode);
    1a64:	2809883a 	mov	r4,r5
    1a68:	300b883a 	mov	r5,r6
    1a6c:	380d883a 	mov	r6,r7
    1a70:	0001b500 	call	1b50 <open>
    1a74:	1009883a 	mov	r4,r2

  if (old >= 0)
    1a78:	10000b16 	blt	r2,zero,1aa8 <alt_open_fd+0x54>
  {
    fd->dev      = alt_fd_list[old].dev;
    1a7c:	10c00324 	muli	r3,r2,12
    1a80:	00800034 	movhi	r2,0
    1a84:	108d0f04 	addi	r2,r2,13372
    1a88:	1887883a 	add	r3,r3,r2
    1a8c:	18800017 	ldw	r2,0(r3)
    1a90:	80800015 	stw	r2,0(r16)
    fd->priv     = alt_fd_list[old].priv;
    1a94:	18800117 	ldw	r2,4(r3)
    1a98:	80800115 	stw	r2,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    1a9c:	18800217 	ldw	r2,8(r3)
    1aa0:	80800215 	stw	r2,8(r16)

    alt_release_fd (old);
    1aa4:	0001ccc0 	call	1ccc <alt_release_fd>
  }
} 
    1aa8:	dfc00117 	ldw	ra,4(sp)
    1aac:	dc000017 	ldw	r16,0(sp)
    1ab0:	dec00204 	addi	sp,sp,8
    1ab4:	f800283a 	ret

00001ab8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    1ab8:	defffa04 	addi	sp,sp,-24
    1abc:	dfc00515 	stw	ra,20(sp)
    1ac0:	dd000415 	stw	r20,16(sp)
    1ac4:	dcc00315 	stw	r19,12(sp)
    1ac8:	dc800215 	stw	r18,8(sp)
    1acc:	dc400115 	stw	r17,4(sp)
    1ad0:	dc000015 	stw	r16,0(sp)
    1ad4:	2005883a 	mov	r2,r4
    1ad8:	2827883a 	mov	r19,r5
    1adc:	3029883a 	mov	r20,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    1ae0:	04000034 	movhi	r16,0
    1ae4:	840d1204 	addi	r16,r16,13384
    1ae8:	04800044 	movi	r18,1
    1aec:	04407fc4 	movi	r17,511
    1af0:	8009883a 	mov	r4,r16
    1af4:	100b883a 	mov	r5,r2
    1af8:	900d883a 	mov	r6,r18
    1afc:	880f883a 	mov	r7,r17
    1b00:	0001a540 	call	1a54 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    1b04:	843ffd04 	addi	r16,r16,-12
    1b08:	8009883a 	mov	r4,r16
    1b0c:	980b883a 	mov	r5,r19
    1b10:	000d883a 	mov	r6,zero
    1b14:	880f883a 	mov	r7,r17
    1b18:	0001a540 	call	1a54 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    1b1c:	81000604 	addi	r4,r16,24
    1b20:	a00b883a 	mov	r5,r20
    1b24:	900d883a 	mov	r6,r18
    1b28:	880f883a 	mov	r7,r17
    1b2c:	0001a540 	call	1a54 <alt_open_fd>
}  
    1b30:	dfc00517 	ldw	ra,20(sp)
    1b34:	dd000417 	ldw	r20,16(sp)
    1b38:	dcc00317 	ldw	r19,12(sp)
    1b3c:	dc800217 	ldw	r18,8(sp)
    1b40:	dc400117 	ldw	r17,4(sp)
    1b44:	dc000017 	ldw	r16,0(sp)
    1b48:	dec00604 	addi	sp,sp,24
    1b4c:	f800283a 	ret

00001b50 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    1b50:	defff904 	addi	sp,sp,-28
    1b54:	dfc00615 	stw	ra,24(sp)
    1b58:	dd400515 	stw	r21,20(sp)
    1b5c:	dd000415 	stw	r20,16(sp)
    1b60:	dcc00315 	stw	r19,12(sp)
    1b64:	dc800215 	stw	r18,8(sp)
    1b68:	dc400115 	stw	r17,4(sp)
    1b6c:	dc000015 	stw	r16,0(sp)
    1b70:	2029883a 	mov	r20,r4
    1b74:	2827883a 	mov	r19,r5
    1b78:	302b883a 	mov	r21,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    1b7c:	01400034 	movhi	r5,0
    1b80:	294e7804 	addi	r5,r5,14816
    1b84:	00019c40 	call	19c4 <alt_find_dev>
    1b88:	1021883a 	mov	r16,r2
    1b8c:	10000226 	beq	r2,zero,1b98 <open+0x48>
    1b90:	0025883a 	mov	r18,zero
    1b94:	00000a06 	br	1bc0 <open+0x70>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    1b98:	a009883a 	mov	r4,r20
    1b9c:	0001dd80 	call	1dd8 <alt_find_file>
    1ba0:	1021883a 	mov	r16,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    1ba4:	1000051e 	bne	r2,zero,1bbc <open+0x6c>
    1ba8:	047fffc4 	movi	r17,-1
    1bac:	043ffb44 	movi	r16,-19
    1bb0:	00002b06 	br	1c60 <open+0x110>
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    1bb4:	043ffcc4 	movi	r16,-13
    1bb8:	00002906 	br	1c60 <open+0x110>

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    1bbc:	04800044 	movi	r18,1
  {
    if ((index = alt_get_fd (dev)) < 0)
    1bc0:	8009883a 	mov	r4,r16
    1bc4:	0001e940 	call	1e94 <alt_get_fd>
    1bc8:	1023883a 	mov	r17,r2
    1bcc:	10003316 	blt	r2,zero,1c9c <open+0x14c>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
    1bd0:	10800324 	muli	r2,r2,12
    1bd4:	02000034 	movhi	r8,0
    1bd8:	420d0f04 	addi	r8,r8,13372
    1bdc:	1209883a 	add	r4,r2,r8
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    1be0:	00900034 	movhi	r2,16384
    1be4:	10bfffc4 	addi	r2,r2,-1
    1be8:	9886703a 	and	r3,r19,r2
    1bec:	20c00215 	stw	r3,8(r4)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    1bf0:	9004c03a 	cmpne	r2,r18,zero
    1bf4:	1000121e 	bne	r2,zero,1c40 <open+0xf0>

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    1bf8:	18900034 	orhi	r2,r3,16384
    1bfc:	20800215 	stw	r2,8(r4)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    1c00:	00800034 	movhi	r2,0
    1c04:	108e7a04 	addi	r2,r2,14824
    1c08:	11c00017 	ldw	r7,0(r2)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    1c0c:	21800017 	ldw	r6,0(r4)
    1c10:	000b883a 	mov	r5,zero
    1c14:	4007883a 	mov	r3,r8
    1c18:	02400044 	movi	r9,1
    1c1c:	02000304 	movi	r8,12
    1c20:	18800017 	ldw	r2,0(r3)
    1c24:	1180031e 	bne	r2,r6,1c34 <open+0xe4>
    1c28:	18800217 	ldw	r2,8(r3)
    1c2c:	1000010e 	bge	r2,zero,1c34 <open+0xe4>
    1c30:	193fe01e 	bne	r3,r4,1bb4 <open+0x64>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    1c34:	2a4b883a 	add	r5,r5,r9
    1c38:	1a07883a 	add	r3,r3,r8
    1c3c:	397ff82e 	bgeu	r7,r5,1c20 <open+0xd0>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    1c40:	80800317 	ldw	r2,12(r16)
    1c44:	10001726 	beq	r2,zero,1ca4 <open+0x154>
    1c48:	a00b883a 	mov	r5,r20
    1c4c:	980d883a 	mov	r6,r19
    1c50:	a80f883a 	mov	r7,r21
    1c54:	103ee83a 	callr	r2
    1c58:	1021883a 	mov	r16,r2
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    1c5c:	1000110e 	bge	r2,zero,1ca4 <open+0x154>
  {
    alt_release_fd (index);  
    1c60:	8809883a 	mov	r4,r17
    1c64:	0001ccc0 	call	1ccc <alt_release_fd>
    1c68:	00800034 	movhi	r2,0
    1c6c:	108e7b04 	addi	r2,r2,14828
    1c70:	10800017 	ldw	r2,0(r2)
    1c74:	1000031e 	bne	r2,zero,1c84 <open+0x134>
    1c78:	00c00034 	movhi	r3,0
    1c7c:	18d45c04 	addi	r3,r3,20848
    1c80:	00000206 	br	1c8c <open+0x13c>
    1c84:	103ee83a 	callr	r2
    1c88:	1007883a 	mov	r3,r2
    ALT_ERRNO = -status;
    1c8c:	0405c83a 	sub	r2,zero,r16
    1c90:	18800015 	stw	r2,0(r3)
    1c94:	047fffc4 	movi	r17,-1
    1c98:	00000206 	br	1ca4 <open+0x154>
    1c9c:	1021883a 	mov	r16,r2
    1ca0:	003fef06 	br	1c60 <open+0x110>
  }
  
  /* return the reference upon success */

  return index;
}
    1ca4:	8805883a 	mov	r2,r17
    1ca8:	dfc00617 	ldw	ra,24(sp)
    1cac:	dd400517 	ldw	r21,20(sp)
    1cb0:	dd000417 	ldw	r20,16(sp)
    1cb4:	dcc00317 	ldw	r19,12(sp)
    1cb8:	dc800217 	ldw	r18,8(sp)
    1cbc:	dc400117 	ldw	r17,4(sp)
    1cc0:	dc000017 	ldw	r16,0(sp)
    1cc4:	dec00704 	addi	sp,sp,28
    1cc8:	f800283a 	ret

00001ccc <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
    1ccc:	00800084 	movi	r2,2
    1cd0:	1100060e 	bge	r2,r4,1cec <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
    1cd4:	20800324 	muli	r2,r4,12
    1cd8:	00c00034 	movhi	r3,0
    1cdc:	18cd0f04 	addi	r3,r3,13372
    1ce0:	10c5883a 	add	r2,r2,r3
    1ce4:	10000215 	stw	zero,8(r2)
    alt_fd_list[fd].dev      = 0;
    1ce8:	10000015 	stw	zero,0(r2)
    1cec:	f800283a 	ret

00001cf0 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1cf0:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1cf4:	00bfff84 	movi	r2,-2
    1cf8:	2884703a 	and	r2,r5,r2
    1cfc:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    1d00:	20c00017 	ldw	r3,0(r4)
    1d04:	20800117 	ldw	r2,4(r4)
    1d08:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    1d0c:	20800117 	ldw	r2,4(r4)
    1d10:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    1d14:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
    1d18:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1d1c:	2801703a 	wrctl	status,r5
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  alt_llist_remove (&alarm->llist);
  alt_irq_enable_all (irq_context);
}
    1d20:	f800283a 	ret

00001d24 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    1d24:	defffd04 	addi	sp,sp,-12
    1d28:	dfc00215 	stw	ra,8(sp)
    1d2c:	dc400115 	stw	r17,4(sp)
    1d30:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    1d34:	d4200d17 	ldw	r16,-32716(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    1d38:	d0a5ec17 	ldw	r2,-26704(gp)
    1d3c:	10800044 	addi	r2,r2,1
    1d40:	d0a5ec15 	stw	r2,-26704(gp)
    1d44:	00001b06 	br	1db4 <alt_tick+0x90>

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
    1d48:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    1d4c:	80800403 	ldbu	r2,16(r16)
    1d50:	10000326 	beq	r2,zero,1d60 <alt_tick+0x3c>
    1d54:	d0a5ec17 	ldw	r2,-26704(gp)
    1d58:	1000011e 	bne	r2,zero,1d60 <alt_tick+0x3c>
    {
      alarm->rollover = 0;
    1d5c:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    1d60:	d0e5ec17 	ldw	r3,-26704(gp)
    1d64:	80800217 	ldw	r2,8(r16)
    1d68:	18801136 	bltu	r3,r2,1db0 <alt_tick+0x8c>
    1d6c:	80800403 	ldbu	r2,16(r16)
    1d70:	10000f1e 	bne	r2,zero,1db0 <alt_tick+0x8c>
    {
      next_callback = alarm->callback (alarm->context);
    1d74:	80800317 	ldw	r2,12(r16)
    1d78:	81000517 	ldw	r4,20(r16)
    1d7c:	103ee83a 	callr	r2
    1d80:	1007883a 	mov	r3,r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    1d84:	1000031e 	bne	r2,zero,1d94 <alt_tick+0x70>
      {
        alt_alarm_stop (alarm);
    1d88:	8009883a 	mov	r4,r16
    1d8c:	0001cf00 	call	1cf0 <alt_alarm_stop>
    1d90:	00000706 	br	1db0 <alt_tick+0x8c>
      }
      else
      {
        alarm->time += next_callback;
    1d94:	80800217 	ldw	r2,8(r16)
    1d98:	1885883a 	add	r2,r3,r2
    1d9c:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    1da0:	d0e5ec17 	ldw	r3,-26704(gp)
    1da4:	10c0022e 	bgeu	r2,r3,1db0 <alt_tick+0x8c>
        {
          alarm->rollover = 1;
    1da8:	00800044 	movi	r2,1
    1dac:	80800405 	stb	r2,16(r16)
    1db0:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    1db4:	d0a00d04 	addi	r2,gp,-32716
    1db8:	80bfe31e 	bne	r16,r2,1d48 <alt_tick+0x24>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    1dbc:	dfc00217 	ldw	ra,8(sp)
    1dc0:	dc400117 	ldw	r17,4(sp)
    1dc4:	dc000017 	ldw	r16,0(sp)
    1dc8:	dec00304 	addi	sp,sp,12
    1dcc:	f800283a 	ret

00001dd0 <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    1dd0:	000170fa 	wrctl	ienable,zero
}
    1dd4:	f800283a 	ret

00001dd8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    1dd8:	defff904 	addi	sp,sp,-28
    1ddc:	dfc00615 	stw	ra,24(sp)
    1de0:	dd400515 	stw	r21,20(sp)
    1de4:	dd000415 	stw	r20,16(sp)
    1de8:	dcc00315 	stw	r19,12(sp)
    1dec:	dc800215 	stw	r18,8(sp)
    1df0:	dc400115 	stw	r17,4(sp)
    1df4:	dc000015 	stw	r16,0(sp)
    1df8:	2025883a 	mov	r18,r4
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    1dfc:	00800034 	movhi	r2,0
    1e00:	108e7604 	addi	r2,r2,14808
    1e04:	14400017 	ldw	r17,0(r2)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    1e08:	102b883a 	mov	r21,r2
    1e0c:	88801626 	beq	r17,r2,1e68 <alt_find_file+0x90>
    1e10:	053fffc4 	movi	r20,-1
    1e14:	04c00bc4 	movi	r19,47
  {
    len = strlen(next->name);
    1e18:	8c000217 	ldw	r16,8(r17)
    1e1c:	8009883a 	mov	r4,r16
    1e20:	0001fe80 	call	1fe8 <strlen>
    1e24:	1007883a 	mov	r3,r2
    
    if (next->name[len-1] == '/')
    1e28:	8085883a 	add	r2,r16,r2
    1e2c:	1505883a 	add	r2,r2,r20
    1e30:	10800007 	ldb	r2,0(r2)
    1e34:	14c0011e 	bne	r2,r19,1e3c <alt_find_file+0x64>
    {
      len -= 1;
    1e38:	1d07883a 	add	r3,r3,r20
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    1e3c:	1c85883a 	add	r2,r3,r18
    1e40:	10800007 	ldb	r2,0(r2)
    1e44:	14c00126 	beq	r2,r19,1e4c <alt_find_file+0x74>
    1e48:	1000051e 	bne	r2,zero,1e60 <alt_find_file+0x88>
    1e4c:	8009883a 	mov	r4,r16
    1e50:	900b883a 	mov	r5,r18
    1e54:	180d883a 	mov	r6,r3
    1e58:	0001f740 	call	1f74 <memcmp>
    1e5c:	10000326 	beq	r2,zero,1e6c <alt_find_file+0x94>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    1e60:	8c400017 	ldw	r17,0(r17)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    1e64:	8d7fec1e 	bne	r17,r21,1e18 <alt_find_file+0x40>
    1e68:	0023883a 	mov	r17,zero
  }
  
  /* No match found */
  
  return NULL;     
}
    1e6c:	8805883a 	mov	r2,r17
    1e70:	dfc00617 	ldw	ra,24(sp)
    1e74:	dd400517 	ldw	r21,20(sp)
    1e78:	dd000417 	ldw	r20,16(sp)
    1e7c:	dcc00317 	ldw	r19,12(sp)
    1e80:	dc800217 	ldw	r18,8(sp)
    1e84:	dc400117 	ldw	r17,4(sp)
    1e88:	dc000017 	ldw	r16,0(sp)
    1e8c:	dec00704 	addi	sp,sp,28
    1e90:	f800283a 	ret

00001e94 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    1e94:	000b883a 	mov	r5,zero
    1e98:	00c00034 	movhi	r3,0
    1e9c:	18cd0f04 	addi	r3,r3,13372
    1ea0:	02000304 	movi	r8,12
    1ea4:	02400034 	movhi	r9,0
    1ea8:	4a4e7a04 	addi	r9,r9,14824
    1eac:	01c00044 	movi	r7,1
    1eb0:	01800804 	movi	r6,32
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    1eb4:	18800017 	ldw	r2,0(r3)
    1eb8:	10000c1e 	bne	r2,zero,1eec <alt_get_fd+0x58>
    {
      alt_fd_list[i].dev = dev;
    1ebc:	2a05383a 	mul	r2,r5,r8
    1ec0:	00c00034 	movhi	r3,0
    1ec4:	18cd0f04 	addi	r3,r3,13372
    1ec8:	10c5883a 	add	r2,r2,r3
    1ecc:	11000015 	stw	r4,0(r2)
      if (i > alt_max_fd)
    1ed0:	48800017 	ldw	r2,0(r9)
    1ed4:	11400216 	blt	r2,r5,1ee0 <alt_get_fd+0x4c>
    1ed8:	2805883a 	mov	r2,r5
    1edc:	f800283a 	ret
      {
        alt_max_fd = i;
    1ee0:	49400015 	stw	r5,0(r9)
    1ee4:	2805883a 	mov	r2,r5
    1ee8:	f800283a 	ret
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    1eec:	29cb883a 	add	r5,r5,r7
    1ef0:	1a07883a 	add	r3,r3,r8
    1ef4:	29bfef1e 	bne	r5,r6,1eb4 <alt_get_fd+0x20>
    1ef8:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
    1efc:	f800283a 	ret

00001f00 <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
    1f00:	2007883a 	mov	r3,r4
    1f04:	00840004 	movi	r2,4096
    1f08:	1140012e 	bgeu	r2,r5,1f10 <alt_icache_flush+0x10>
    1f0c:	100b883a 	mov	r5,r2
    1f10:	194b883a 	add	r5,r3,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    1f14:	1940042e 	bgeu	r3,r5,1f28 <alt_icache_flush+0x28>
    1f18:	00800804 	movi	r2,32
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    1f1c:	1800603a 	flushi	r3
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    1f20:	1887883a 	add	r3,r3,r2
    1f24:	197ffd36 	bltu	r3,r5,1f1c <alt_icache_flush+0x1c>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    1f28:	208007cc 	andi	r2,r4,31
    1f2c:	10000126 	beq	r2,zero,1f34 <alt_icache_flush+0x34>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    1f30:	1800603a 	flushi	r3
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    1f34:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    1f38:	f800283a 	ret

00001f3c <exit>:
    1f3c:	defffe04 	addi	sp,sp,-8
    1f40:	000b883a 	mov	r5,zero
    1f44:	dc000015 	stw	r16,0(sp)
    1f48:	dfc00115 	stw	ra,4(sp)
    1f4c:	2021883a 	mov	r16,r4
    1f50:	00020600 	call	2060 <__call_exitprocs>
    1f54:	00800034 	movhi	r2,0
    1f58:	108e7f04 	addi	r2,r2,14844
    1f5c:	11000017 	ldw	r4,0(r2)
    1f60:	20800f17 	ldw	r2,60(r4)
    1f64:	10000126 	beq	r2,zero,1f6c <exit+0x30>
    1f68:	103ee83a 	callr	r2
    1f6c:	8009883a 	mov	r4,r16
    1f70:	00022100 	call	2210 <_exit>

00001f74 <memcmp>:
    1f74:	00c000c4 	movi	r3,3
    1f78:	1980032e 	bgeu	r3,r6,1f88 <memcmp+0x14>
    1f7c:	2144b03a 	or	r2,r4,r5
    1f80:	10c4703a 	and	r2,r2,r3
    1f84:	10000f26 	beq	r2,zero,1fc4 <memcmp+0x50>
    1f88:	31ffffc4 	addi	r7,r6,-1
    1f8c:	3000061e 	bne	r6,zero,1fa8 <memcmp+0x34>
    1f90:	00000a06 	br	1fbc <memcmp+0x48>
    1f94:	39ffffc4 	addi	r7,r7,-1
    1f98:	00bfffc4 	movi	r2,-1
    1f9c:	21000044 	addi	r4,r4,1
    1fa0:	29400044 	addi	r5,r5,1
    1fa4:	38800526 	beq	r7,r2,1fbc <memcmp+0x48>
    1fa8:	20c00003 	ldbu	r3,0(r4)
    1fac:	28800003 	ldbu	r2,0(r5)
    1fb0:	18bff826 	beq	r3,r2,1f94 <memcmp+0x20>
    1fb4:	1885c83a 	sub	r2,r3,r2
    1fb8:	f800283a 	ret
    1fbc:	0005883a 	mov	r2,zero
    1fc0:	f800283a 	ret
    1fc4:	180f883a 	mov	r7,r3
    1fc8:	20c00017 	ldw	r3,0(r4)
    1fcc:	28800017 	ldw	r2,0(r5)
    1fd0:	18bfed1e 	bne	r3,r2,1f88 <memcmp+0x14>
    1fd4:	31bfff04 	addi	r6,r6,-4
    1fd8:	21000104 	addi	r4,r4,4
    1fdc:	29400104 	addi	r5,r5,4
    1fe0:	39bff936 	bltu	r7,r6,1fc8 <memcmp+0x54>
    1fe4:	003fe806 	br	1f88 <memcmp+0x14>

00001fe8 <strlen>:
    1fe8:	208000cc 	andi	r2,r4,3
    1fec:	2011883a 	mov	r8,r4
    1ff0:	1000161e 	bne	r2,zero,204c <strlen+0x64>
    1ff4:	20c00017 	ldw	r3,0(r4)
    1ff8:	017fbff4 	movhi	r5,65279
    1ffc:	297fbfc4 	addi	r5,r5,-257
    2000:	01e02074 	movhi	r7,32897
    2004:	39e02004 	addi	r7,r7,-32640
    2008:	1945883a 	add	r2,r3,r5
    200c:	11c4703a 	and	r2,r2,r7
    2010:	00c6303a 	nor	r3,zero,r3
    2014:	1886703a 	and	r3,r3,r2
    2018:	18000c1e 	bne	r3,zero,204c <strlen+0x64>
    201c:	280d883a 	mov	r6,r5
    2020:	380b883a 	mov	r5,r7
    2024:	21000104 	addi	r4,r4,4
    2028:	20800017 	ldw	r2,0(r4)
    202c:	1187883a 	add	r3,r2,r6
    2030:	1946703a 	and	r3,r3,r5
    2034:	0084303a 	nor	r2,zero,r2
    2038:	10c4703a 	and	r2,r2,r3
    203c:	103ff926 	beq	r2,zero,2024 <strlen+0x3c>
    2040:	20800007 	ldb	r2,0(r4)
    2044:	10000326 	beq	r2,zero,2054 <strlen+0x6c>
    2048:	21000044 	addi	r4,r4,1
    204c:	20800007 	ldb	r2,0(r4)
    2050:	103ffd1e 	bne	r2,zero,2048 <strlen+0x60>
    2054:	2205c83a 	sub	r2,r4,r8
    2058:	f800283a 	ret

0000205c <register_fini>:
    205c:	f800283a 	ret

00002060 <__call_exitprocs>:
    2060:	00800034 	movhi	r2,0
    2064:	108e7f04 	addi	r2,r2,14844
    2068:	10800017 	ldw	r2,0(r2)
    206c:	defff304 	addi	sp,sp,-52
    2070:	df000b15 	stw	fp,44(sp)
    2074:	d8800115 	stw	r2,4(sp)
    2078:	00800034 	movhi	r2,0
    207c:	10800004 	addi	r2,r2,0
    2080:	1005003a 	cmpeq	r2,r2,zero
    2084:	d8800215 	stw	r2,8(sp)
    2088:	d8800117 	ldw	r2,4(sp)
    208c:	dd400815 	stw	r21,32(sp)
    2090:	dd000715 	stw	r20,28(sp)
    2094:	10805204 	addi	r2,r2,328
    2098:	dfc00c15 	stw	ra,48(sp)
    209c:	ddc00a15 	stw	r23,40(sp)
    20a0:	dd800915 	stw	r22,36(sp)
    20a4:	dcc00615 	stw	r19,24(sp)
    20a8:	dc800515 	stw	r18,20(sp)
    20ac:	dc400415 	stw	r17,16(sp)
    20b0:	dc000315 	stw	r16,12(sp)
    20b4:	282b883a 	mov	r21,r5
    20b8:	2039883a 	mov	fp,r4
    20bc:	d8800015 	stw	r2,0(sp)
    20c0:	2829003a 	cmpeq	r20,r5,zero
    20c4:	d8800117 	ldw	r2,4(sp)
    20c8:	14405217 	ldw	r17,328(r2)
    20cc:	88001026 	beq	r17,zero,2110 <__call_exitprocs+0xb0>
    20d0:	ddc00017 	ldw	r23,0(sp)
    20d4:	88800117 	ldw	r2,4(r17)
    20d8:	8c802204 	addi	r18,r17,136
    20dc:	143fffc4 	addi	r16,r2,-1
    20e0:	80000916 	blt	r16,zero,2108 <__call_exitprocs+0xa8>
    20e4:	05bfffc4 	movi	r22,-1
    20e8:	a000151e 	bne	r20,zero,2140 <__call_exitprocs+0xe0>
    20ec:	8409883a 	add	r4,r16,r16
    20f0:	2105883a 	add	r2,r4,r4
    20f4:	1485883a 	add	r2,r2,r18
    20f8:	10c02017 	ldw	r3,128(r2)
    20fc:	a8c01126 	beq	r21,r3,2144 <__call_exitprocs+0xe4>
    2100:	843fffc4 	addi	r16,r16,-1
    2104:	85bff81e 	bne	r16,r22,20e8 <__call_exitprocs+0x88>
    2108:	d8800217 	ldw	r2,8(sp)
    210c:	10003126 	beq	r2,zero,21d4 <__call_exitprocs+0x174>
    2110:	dfc00c17 	ldw	ra,48(sp)
    2114:	df000b17 	ldw	fp,44(sp)
    2118:	ddc00a17 	ldw	r23,40(sp)
    211c:	dd800917 	ldw	r22,36(sp)
    2120:	dd400817 	ldw	r21,32(sp)
    2124:	dd000717 	ldw	r20,28(sp)
    2128:	dcc00617 	ldw	r19,24(sp)
    212c:	dc800517 	ldw	r18,20(sp)
    2130:	dc400417 	ldw	r17,16(sp)
    2134:	dc000317 	ldw	r16,12(sp)
    2138:	dec00d04 	addi	sp,sp,52
    213c:	f800283a 	ret
    2140:	8409883a 	add	r4,r16,r16
    2144:	88c00117 	ldw	r3,4(r17)
    2148:	2105883a 	add	r2,r4,r4
    214c:	1445883a 	add	r2,r2,r17
    2150:	18ffffc4 	addi	r3,r3,-1
    2154:	11800217 	ldw	r6,8(r2)
    2158:	1c001526 	beq	r3,r16,21b0 <__call_exitprocs+0x150>
    215c:	10000215 	stw	zero,8(r2)
    2160:	303fe726 	beq	r6,zero,2100 <__call_exitprocs+0xa0>
    2164:	00c00044 	movi	r3,1
    2168:	1c06983a 	sll	r3,r3,r16
    216c:	90804017 	ldw	r2,256(r18)
    2170:	8cc00117 	ldw	r19,4(r17)
    2174:	1884703a 	and	r2,r3,r2
    2178:	10001426 	beq	r2,zero,21cc <__call_exitprocs+0x16c>
    217c:	90804117 	ldw	r2,260(r18)
    2180:	1884703a 	and	r2,r3,r2
    2184:	10000c1e 	bne	r2,zero,21b8 <__call_exitprocs+0x158>
    2188:	2105883a 	add	r2,r4,r4
    218c:	1485883a 	add	r2,r2,r18
    2190:	11400017 	ldw	r5,0(r2)
    2194:	e009883a 	mov	r4,fp
    2198:	303ee83a 	callr	r6
    219c:	88800117 	ldw	r2,4(r17)
    21a0:	98bfc81e 	bne	r19,r2,20c4 <__call_exitprocs+0x64>
    21a4:	b8800017 	ldw	r2,0(r23)
    21a8:	147fd526 	beq	r2,r17,2100 <__call_exitprocs+0xa0>
    21ac:	003fc506 	br	20c4 <__call_exitprocs+0x64>
    21b0:	8c000115 	stw	r16,4(r17)
    21b4:	003fea06 	br	2160 <__call_exitprocs+0x100>
    21b8:	2105883a 	add	r2,r4,r4
    21bc:	1485883a 	add	r2,r2,r18
    21c0:	11000017 	ldw	r4,0(r2)
    21c4:	303ee83a 	callr	r6
    21c8:	003ff406 	br	219c <__call_exitprocs+0x13c>
    21cc:	303ee83a 	callr	r6
    21d0:	003ff206 	br	219c <__call_exitprocs+0x13c>
    21d4:	88800117 	ldw	r2,4(r17)
    21d8:	1000081e 	bne	r2,zero,21fc <__call_exitprocs+0x19c>
    21dc:	89000017 	ldw	r4,0(r17)
    21e0:	20000726 	beq	r4,zero,2200 <__call_exitprocs+0x1a0>
    21e4:	b9000015 	stw	r4,0(r23)
    21e8:	8809883a 	mov	r4,r17
    21ec:	00000000 	call	0 <__reset>
    21f0:	bc400017 	ldw	r17,0(r23)
    21f4:	883fb71e 	bne	r17,zero,20d4 <__call_exitprocs+0x74>
    21f8:	003fc506 	br	2110 <__call_exitprocs+0xb0>
    21fc:	89000017 	ldw	r4,0(r17)
    2200:	882f883a 	mov	r23,r17
    2204:	2023883a 	mov	r17,r4
    2208:	883fb21e 	bne	r17,zero,20d4 <__call_exitprocs+0x74>
    220c:	003fc006 	br	2110 <__call_exitprocs+0xb0>

00002210 <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    2210:	20000226 	beq	r4,zero,221c <_exit+0xc>
    ALT_SIM_FAIL();
    2214:	002af070 	cmpltui	zero,zero,43969
    2218:	00000106 	br	2220 <_exit+0x10>
  } else {
    ALT_SIM_PASS();
    221c:	002af0b0 	cmpltui	zero,zero,43970
    2220:	003fff06 	br	2220 <_exit+0x10>
    2224:	0000205c 	xori	zero,zero,129
