#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Sep  6 18:43:49 2018
# Process ID: 15236
# Current directory: C:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.runs/design_1_custom_axi_lite_0_0_synth_1
# Command line: vivado.exe -log design_1_custom_axi_lite_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_custom_axi_lite_0_0.tcl
# Log file: C:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.runs/design_1_custom_axi_lite_0_0_synth_1/design_1_custom_axi_lite_0_0.vds
# Journal file: C:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.runs/design_1_custom_axi_lite_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_custom_axi_lite_0_0.tcl -notrace
Command: synth_design -top design_1_custom_axi_lite_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 454.617 ; gain = 100.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_custom_axi_lite_0_0' [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ip/design_1_custom_axi_lite_0_0/synth/design_1_custom_axi_lite_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'custom_axi_lite_v1_0' declared at 'c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0.vhd:5' bound to instance 'U0' of component 'custom_axi_lite_v1_0' [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ip/design_1_custom_axi_lite_0_0/synth/design_1_custom_axi_lite_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'custom_axi_lite_v1_0' [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'custom_axi_lite_v1_0_S00_AXI' declared at 'c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0_S00_AXI.vhd:8' bound to instance 'custom_axi_lite_v1_0_S00_AXI_inst' of component 'custom_axi_lite_v1_0_S00_AXI' [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'custom_axi_lite_v1_0_S00_AXI' [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'custom_axi_lite_v1_0_S00_AXI' (1#1) [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'custom_axi_lite_v1_0' (2#1) [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ipshared/b5dc/hdl/custom_axi_lite_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_custom_axi_lite_0_0' (3#1) [c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ip/design_1_custom_axi_lite_0_0/synth/design_1_custom_axi_lite_0_0.vhd:82]
WARNING: [Synth 8-3331] design custom_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design custom_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design custom_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design custom_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design custom_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design custom_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.203 ; gain = 155.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.203 ; gain = 155.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 509.203 ; gain = 155.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 828.746 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 828.746 ; gain = 474.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 828.746 ; gain = 474.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 828.746 ; gain = 474.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 828.746 ; gain = 474.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module custom_axi_lite_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_custom_axi_lite_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_custom_axi_lite_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_custom_axi_lite_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_custom_axi_lite_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_custom_axi_lite_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_custom_axi_lite_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/custom_axi_lite_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_custom_axi_lite_0_0.
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_custom_axi_lite_0_0.
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_custom_axi_lite_0_0.
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_custom_axi_lite_0_0.
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_custom_axi_lite_0_0.
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_custom_axi_lite_0_0.
INFO: [Synth 8-3332] Sequential element (U0/custom_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_custom_axi_lite_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 828.746 ; gain = 474.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 834.980 ; gain = 481.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 835.426 ; gain = 481.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |    33|
|3     |LUT2   |   129|
|4     |LUT3   |     3|
|5     |LUT4   |     2|
|6     |LUT5   |    64|
|7     |LUT6   |    85|
|8     |FDRE   |   361|
|9     |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   705|
|2     |  U0                                  |custom_axi_lite_v1_0         |   705|
|3     |    custom_axi_lite_v1_0_S00_AXI_inst |custom_axi_lite_v1_0_S00_AXI |   705|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 846.727 ; gain = 173.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 846.727 ; gain = 492.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 854.305 ; gain = 511.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.runs/design_1_custom_axi_lite_0_0_synth_1/design_1_custom_axi_lite_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.srcs/sources_1/bd/design_1/ip/design_1_custom_axi_lite_0_0/design_1_custom_axi_lite_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/HLS_tutorial/axi_lite_tutorial_1/axi_lite_tutorial_1.runs/design_1_custom_axi_lite_0_0_synth_1/design_1_custom_axi_lite_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_custom_axi_lite_0_0_utilization_synth.rpt -pb design_1_custom_axi_lite_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 854.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  6 18:44:57 2018...
