Experiment 5
Design of a verification environment for a 2-bit adder
AIM: 
To design a complete verification environment for a clocked adder unit.
TOOLS USED:  ModelSim, QuestaSim, EDA playground.
Questions:
Design a verification environment for a 2 bit adder that adds 2 numbers and updates the results on the rising edge of the clock. The environment should include monitor block along with the standard transactor, generator, driver, environment, test and any other additional blocks. 
