Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Oct 15 20:39:50 2023
| Host         : konstantinos-OptiPlex-3040 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    5           
TIMING-18  Warning   Missing input or output delay   97          
TIMING-20  Warning   Non-clocked latch               46          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (199)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (199)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: cp/InstrDec_c/ALUControl_reg[0]/L7/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cp/InstrDec_c/ALUControl_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cp/InstrDec_c/ALUControl_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cp/InstrDec_c/ALUControl_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dp/register_si/Q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp/register_si/Q_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dp/register_si/Q_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dp/register_si/Q_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dp/register_si/Q_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dp/register_si/Q_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                  605        0.276        0.000                      0                  605        5.400        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 6.650}      13.300          75.188          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.029        0.000                      0                  605        0.276        0.000                      0                  605        5.400        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_8_8/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.438ns (22.872%)  route 4.849ns (77.128%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.815 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.633     9.900    dp/rf/RF_reg_r2_0_15_6_11/ADDRB3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    10.050 r  dp/rf/RF_reg_r2_0_15_6_11/RAMB/O
                         net (fo=3, routed)           0.674    10.724    dp/adder_r15/DATA_OUT20[7]
    SLICE_X111Y31        LUT3 (Prop_lut3_I2_O)        0.348    11.072 r  dp/adder_r15/WriteData_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.851    11.922    dp/ram_c/RAM_reg_0_31_8_8/D
    SLICE_X112Y24        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.682    11.815    dp/ram_c/RAM_reg_0_31_8_8/WCLK
    SLICE_X112Y24        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_8_8/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.209    
                         clock uncertainty           -0.035    12.174    
    SLICE_X112Y24        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.223    11.951    dp/ram_c/RAM_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_29_29/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.211ns (20.330%)  route 4.746ns (79.670%))
  Logic Levels:           4  (LUT3=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 11.754 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y36        FDRE                                         r  dp/register_si/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[2]/Q
                         net (fo=47, routed)          1.062     7.154    dp/register_si/PC_OBUF[1]
    SLICE_X109Y33        LUT6 (Prop_lut6_I4_O)        0.124     7.278 r  dp/register_si/RF_reg_r2_0_15_0_5_i_9/O
                         net (fo=4, routed)           0.824     8.102    dp/register_si/RF_reg_r2_0_15_0_5_i_9_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I2_O)        0.152     8.254 r  dp/register_si/RF_reg_r2_0_15_0_5_i_3/O
                         net (fo=32, routed)          1.459     9.712    dp/rf/RF_reg_r2_0_15_24_29/ADDRC1
    SLICE_X108Y46        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326    10.038 r  dp/rf/RF_reg_r2_0_15_24_29/RAMC_D1/O
                         net (fo=3, routed)           1.047    11.085    dp/register_si/DATA_OUT20[21]
    SLICE_X104Y39        LUT3 (Prop_lut3_I2_O)        0.153    11.238 r  dp/register_si/WriteData_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           0.354    11.592    dp/ram_c/RAM_reg_0_31_29_29/D
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621    11.754    dp/ram_c/RAM_reg_0_31_29_29/WCLK
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_29_29/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.148    
                         clock uncertainty           -0.035    12.113    
    SLICE_X104Y40        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.460    11.653    dp/ram_c/RAM_reg_0_31_29_29/SP
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_2_2/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.438ns (23.305%)  route 4.732ns (76.695%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 11.754 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.543     9.811    dp/rf/RF_reg_r2_0_15_0_5/ADDRB3
    SLICE_X112Y30        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     9.961 r  dp/rf/RF_reg_r2_0_15_0_5/RAMB/O
                         net (fo=3, routed)           0.576    10.536    dp/adder_r15/DATA_OUT20[1]
    SLICE_X109Y32        LUT3 (Prop_lut3_I2_O)        0.348    10.884 r  dp/adder_r15/WriteData_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.922    11.806    dp/ram_c/RAM_reg_0_31_2_2/D
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621    11.754    dp/ram_c/RAM_reg_0_31_2_2/WCLK
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_2_2/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.148    
                         clock uncertainty           -0.035    12.113    
    SLICE_X104Y40        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.223    11.890    dp/ram_c/RAM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         11.890    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_10_10/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.453ns (24.227%)  route 4.544ns (75.773%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 11.822 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.549     9.816    dp/rf/RF_reg_r2_0_15_6_11/ADDRC3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     9.969 r  dp/rf/RF_reg_r2_0_15_6_11/RAMC/O
                         net (fo=6, routed)           0.951    10.920    dp/rf/DATA_OUT20[10]
    SLICE_X109Y31        LUT3 (Prop_lut3_I0_O)        0.360    11.280 r  dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.353    11.633    dp/ram_c/RAM_reg_0_31_10_10/D
    SLICE_X112Y31        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.689    11.822    dp/ram_c/RAM_reg_0_31_10_10/WCLK
    SLICE_X112Y31        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_10_10/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.216    
                         clock uncertainty           -0.035    12.181    
    SLICE_X112Y31        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.456    11.725    dp/ram_c/RAM_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_4_4/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.450ns (24.696%)  route 4.421ns (75.304%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 11.748 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.355     9.622    dp/rf/RF_reg_r2_0_15_0_5/ADDRC3
    SLICE_X112Y30        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     9.775 r  dp/rf/RF_reg_r2_0_15_0_5/RAMC/O
                         net (fo=2, routed)           0.748    10.522    dp/adder_r15/DATA_OUT20[3]
    SLICE_X109Y32        LUT3 (Prop_lut3_I2_O)        0.357    10.879 r  dp/adder_r15/WriteData_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.627    11.507    dp/ram_c/RAM_reg_0_31_4_4/D
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.615    11.748    dp/ram_c/RAM_reg_0_31_4_4/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_4_4/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.142    
                         clock uncertainty           -0.035    12.107    
    SLICE_X102Y33        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.425    11.682    dp/ram_c/RAM_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_6_6/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.444ns (24.293%)  route 4.500ns (75.707%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.815 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     9.873    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    10.023 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA/O
                         net (fo=3, routed)           0.677    10.700    dp/adder_r15/DATA_OUT20[5]
    SLICE_X109Y24        LUT3 (Prop_lut3_I2_O)        0.354    11.054 r  dp/adder_r15/WriteData_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.525    11.579    dp/ram_c/RAM_reg_0_31_6_6/D
    SLICE_X112Y24        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.682    11.815    dp/ram_c/RAM_reg_0_31_6_6/WCLK
    SLICE_X112Y24        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_6_6/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.209    
                         clock uncertainty           -0.035    12.174    
    SLICE_X112Y24        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.411    11.763    dp/ram_c/RAM_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_0_0/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.448ns (24.329%)  route 4.504ns (75.671%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 11.822 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.641     9.908    dp/rf/RF_reg_r2_0_15_0_5/ADDRA3
    SLICE_X112Y30        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    10.058 r  dp/rf/RF_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.677    10.735    dp/register_si/DATA_OUT20[0]
    SLICE_X113Y30        LUT3 (Prop_lut3_I2_O)        0.358    11.093 r  dp/register_si/WriteData_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.495    11.587    dp/ram_c/RAM_reg_0_31_0_0/D
    SLICE_X112Y31        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.689    11.822    dp/ram_c/RAM_reg_0_31_0_0/WCLK
    SLICE_X112Y31        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_0_0/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.216    
                         clock uncertainty           -0.035    12.181    
    SLICE_X112Y31        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.406    11.775    dp/ram_c/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         11.775    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_3_3/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.188ns (20.034%)  route 4.742ns (79.966%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 11.748 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.543     9.811    dp/rf/RF_reg_r2_0_15_0_5/ADDRB3
    SLICE_X112Y30        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     9.935 r  dp/rf/RF_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.698    10.633    dp/adder_r15/DATA_OUT20[2]
    SLICE_X109Y31        LUT3 (Prop_lut3_I2_O)        0.124    10.757 r  dp/adder_r15/WriteData_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.809    11.565    dp/ram_c/RAM_reg_0_31_3_3/D
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.615    11.748    dp/ram_c/RAM_reg_0_31_3_3/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_3_3/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.142    
                         clock uncertainty           -0.035    12.107    
    SLICE_X102Y33        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.253    11.854    dp/ram_c/RAM_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_28_28/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.418ns (23.776%)  route 4.546ns (76.224%))
  Logic Levels:           4  (LUT3=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 11.754 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y36        FDRE                                         r  dp/register_si/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[2]/Q
                         net (fo=47, routed)          1.062     7.154    dp/register_si/PC_OBUF[1]
    SLICE_X109Y33        LUT6 (Prop_lut6_I4_O)        0.124     7.278 r  dp/register_si/RF_reg_r2_0_15_0_5_i_9/O
                         net (fo=4, routed)           0.824     8.102    dp/register_si/RF_reg_r2_0_15_0_5_i_9_n_2
    SLICE_X109Y31        LUT3 (Prop_lut3_I2_O)        0.152     8.254 r  dp/register_si/RF_reg_r2_0_15_0_5_i_3/O
                         net (fo=32, routed)          1.459     9.712    dp/rf/RF_reg_r2_0_15_24_29/ADDRC1
    SLICE_X108Y46        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355    10.067 r  dp/rf/RF_reg_r2_0_15_24_29/RAMC/O
                         net (fo=4, routed)           0.557    10.624    dp/adder_r15/DATA_OUT20[14]
    SLICE_X107Y46        LUT3 (Prop_lut3_I2_O)        0.331    10.955 r  dp/adder_r15/WriteData_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           0.644    11.599    dp/ram_c/RAM_reg_0_31_28_28/D
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621    11.754    dp/ram_c/RAM_reg_0_31_28_28/WCLK
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_28_28/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.148    
                         clock uncertainty           -0.035    12.113    
    SLICE_X104Y40        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.203    11.910    dp/ram_c/RAM_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/ram_c/RAM_reg_0_31_5_5/SP/I
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.650ns  (CLK fall@6.650ns - CLK rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 1.188ns (20.200%)  route 4.693ns (79.800%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 11.748 - 6.650 ) 
    Source Clock Delay      (SCD):    5.635ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.873     5.635    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.456     6.091 r  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          1.356     7.447    dp/register_si/PC_OBUF[6]
    SLICE_X103Y42        LUT5 (Prop_lut5_I0_O)        0.152     7.599 f  dp/register_si/n_0_528_BUFG_inst_i_1/O
                         net (fo=99, routed)          0.336     7.935    dp/register_si/Q_reg[7]_0
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.332     8.267 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.355     9.622    dp/rf/RF_reg_r2_0_15_0_5/ADDRC3
    SLICE_X112Y30        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     9.746 r  dp/rf/RF_reg_r2_0_15_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.659    10.405    dp/adder_r15/DATA_OUT20[4]
    SLICE_X109Y24        LUT3 (Prop_lut3_I2_O)        0.124    10.529 r  dp/adder_r15/WriteData_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.987    11.517    dp/ram_c/RAM_reg_0_31_5_5/D
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.615    11.748    dp/ram_c/RAM_reg_0_31_5_5/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_5_5/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.394    12.142    
                         clock uncertainty           -0.035    12.107    
    SLICE_X102Y33        RAMS32 (Setup_rams32_CLK_I)
                                                     -0.244    11.863    dp/ram_c/RAM_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.636     1.583    dp/register_si/CLK_IBUF_BUFG
    SLICE_X111Y34        FDRE                                         r  dp/register_si/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  dp/register_si/Q_reg[0]/Q
                         net (fo=7, routed)           0.181     1.904    dp/register_si/Q_reg[0]_0
    SLICE_X111Y34        LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  dp/register_si/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.949    dp/register_si/Q[0]_i_1_n_2
    SLICE_X111Y34        FDRE                                         r  dp/register_si/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.905     2.099    dp/register_si/CLK_IBUF_BUFG
    SLICE_X111Y34        FDRE                                         r  dp/register_si/Q_reg[0]/C
                         clock pessimism             -0.516     1.583    
    SLICE_X111Y34        FDRE (Hold_fdre_C_D)         0.091     1.674    dp/register_si/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.328%)  route 0.165ns (37.672%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.638     1.585    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y41        FDRE                                         r  dp/register_si/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dp/register_si/Q_reg[20]/Q
                         net (fo=3, routed)           0.165     1.914    dp/register_si/PC_OBUF[19]
    SLICE_X108Y41        LUT5 (Prop_lut5_I4_O)        0.045     1.959 r  dp/register_si/Q[17]_i_2/O
                         net (fo=1, routed)           0.000     1.959    dp/register_si/Q[17]_i_2_n_2
    SLICE_X108Y41        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.023 r  dp/register_si/Q_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    dp/register_si/Q_reg[17]_i_1_n_6
    SLICE_X108Y41        FDRE                                         r  dp/register_si/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y41        FDRE                                         r  dp/register_si/Q_reg[20]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X108Y41        FDRE (Hold_fdre_C_D)         0.134     1.719    dp/register_si/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.210%)  route 0.166ns (37.790%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.638     1.585    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dp/register_si/Q_reg[24]/Q
                         net (fo=3, routed)           0.166     1.915    dp/register_si/PC_OBUF[23]
    SLICE_X108Y42        LUT5 (Prop_lut5_I4_O)        0.045     1.960 r  dp/register_si/Q[21]_i_2/O
                         net (fo=1, routed)           0.000     1.960    dp/register_si/Q[21]_i_2_n_2
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.024 r  dp/register_si/Q_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    dp/register_si/Q_reg[21]_i_1_n_6
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[24]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X108Y42        FDRE (Hold_fdre_C_D)         0.134     1.719    dp/register_si/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.361%)  route 0.191ns (40.639%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.639     1.586    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  dp/register_si/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  dp/register_si/Q_reg[29]/Q
                         net (fo=3, routed)           0.191     1.941    dp/register_si/PC_OBUF[28]
    SLICE_X108Y44        LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  dp/register_si/Q[29]_i_4/O
                         net (fo=1, routed)           0.000     1.986    dp/register_si/Q[29]_i_4_n_2
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.056 r  dp/register_si/Q_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    dp/register_si/Q_reg[29]_i_1_n_9
    SLICE_X108Y44        FDRE                                         r  dp/register_si/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.910     2.104    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  dp/register_si/Q_reg[29]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.134     1.720    dp/register_si/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.361%)  route 0.191ns (40.639%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.638     1.585    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dp/register_si/Q_reg[21]/Q
                         net (fo=3, routed)           0.191     1.940    dp/register_si/PC_OBUF[20]
    SLICE_X108Y42        LUT5 (Prop_lut5_I4_O)        0.045     1.985 r  dp/register_si/Q[21]_i_5/O
                         net (fo=1, routed)           0.000     1.985    dp/register_si/Q[21]_i_5_n_2
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.055 r  dp/register_si/Q_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    dp/register_si/Q_reg[21]_i_1_n_9
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[21]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X108Y42        FDRE (Hold_fdre_C_D)         0.134     1.719    dp/register_si/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.279ns (59.256%)  route 0.192ns (40.744%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.639     1.586    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y43        FDRE                                         r  dp/register_si/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  dp/register_si/Q_reg[25]/Q
                         net (fo=3, routed)           0.192     1.942    dp/register_si/PC_OBUF[24]
    SLICE_X108Y43        LUT5 (Prop_lut5_I4_O)        0.045     1.987 r  dp/register_si/Q[25]_i_5/O
                         net (fo=1, routed)           0.000     1.987    dp/register_si/Q[25]_i_5_n_2
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.057 r  dp/register_si/Q_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.057    dp/register_si/Q_reg[25]_i_1_n_9
    SLICE_X108Y43        FDRE                                         r  dp/register_si/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.910     2.104    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y43        FDRE                                         r  dp/register_si/Q_reg[25]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X108Y43        FDRE (Hold_fdre_C_D)         0.134     1.720    dp/register_si/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.279ns (59.256%)  route 0.192ns (40.744%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.638     1.585    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y41        FDRE                                         r  dp/register_si/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dp/register_si/Q_reg[17]/Q
                         net (fo=3, routed)           0.192     1.941    dp/register_si/PC_OBUF[16]
    SLICE_X108Y41        LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  dp/register_si/Q[17]_i_5/O
                         net (fo=1, routed)           0.000     1.986    dp/register_si/Q[17]_i_5_n_2
    SLICE_X108Y41        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.056 r  dp/register_si/Q_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    dp/register_si/Q_reg[17]_i_1_n_9
    SLICE_X108Y41        FDRE                                         r  dp/register_si/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y41        FDRE                                         r  dp/register_si/Q_reg[17]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X108Y41        FDRE (Hold_fdre_C_D)         0.134     1.719    dp/register_si/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.273ns (56.743%)  route 0.208ns (43.257%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.639     1.586    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y43        FDRE                                         r  dp/register_si/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  dp/register_si/Q_reg[28]/Q
                         net (fo=3, routed)           0.208     1.958    dp/register_si/PC_OBUF[27]
    SLICE_X108Y43        LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  dp/register_si/Q[25]_i_2/O
                         net (fo=1, routed)           0.000     2.003    dp/register_si/Q[25]_i_2_n_2
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.067 r  dp/register_si/Q_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.067    dp/register_si/Q_reg[25]_i_1_n_6
    SLICE_X108Y43        FDRE                                         r  dp/register_si/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.910     2.104    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y43        FDRE                                         r  dp/register_si/Q_reg[28]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X108Y43        FDRE (Hold_fdre_C_D)         0.134     1.720    dp/register_si/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.314ns (62.177%)  route 0.191ns (37.823%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.639     1.586    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  dp/register_si/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  dp/register_si/Q_reg[29]/Q
                         net (fo=3, routed)           0.191     1.941    dp/register_si/PC_OBUF[28]
    SLICE_X108Y44        LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  dp/register_si/Q[29]_i_4/O
                         net (fo=1, routed)           0.000     1.986    dp/register_si/Q[29]_i_4_n_2
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.091 r  dp/register_si/Q_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.091    dp/register_si/Q_reg[29]_i_1_n_8
    SLICE_X108Y44        FDRE                                         r  dp/register_si/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.910     2.104    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y44        FDRE                                         r  dp/register_si/Q_reg[30]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.134     1.720    dp/register_si/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dp/register_si/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/register_si/Q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.314ns (62.177%)  route 0.191ns (37.823%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.638     1.585    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dp/register_si/Q_reg[21]/Q
                         net (fo=3, routed)           0.191     1.940    dp/register_si/PC_OBUF[20]
    SLICE_X108Y42        LUT5 (Prop_lut5_I4_O)        0.045     1.985 r  dp/register_si/Q[21]_i_5/O
                         net (fo=1, routed)           0.000     1.985    dp/register_si/Q[21]_i_5_n_2
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.090 r  dp/register_si/Q_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.090    dp/register_si/Q_reg[21]_i_1_n_8
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[22]/C
                         clock pessimism             -0.518     1.585    
    SLICE_X108Y42        FDRE (Hold_fdre_C_D)         0.134     1.719    dp/register_si/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 6.650 }
Period(ns):         13.300
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         13.300      11.145     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X110Y32  dp/register_f/Q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X111Y34  dp/register_si/Q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X106Y30  dp/register_si/Q_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X106Y30  dp/register_si/Q_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X111Y30  dp/register_si/Q_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X109Y31  dp/register_si/Q_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X109Y31  dp/register_si/Q_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X109Y31  dp/register_si/Q_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         13.300      12.300     SLICE_X107Y31  dp/register_si/Q_reg[16]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y32  dp/ram_c/RAM_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y32  dp/ram_c/RAM_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y31  dp/ram_c/RAM_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y32  dp/ram_c/RAM_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         6.650       5.400      SLICE_X112Y32  dp/ram_c/RAM_reg_0_31_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.981ns  (logic 3.206ns (21.401%)  route 11.775ns (78.599%))
  Logic Levels:           16  (CARRY4=7 LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.874    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.988    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.102    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.216    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  dp/alu_c/result_s0_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.330    dp/alu_c/result_s0_inferred__3/i__carry__5_n_2
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.569 r  dp/alu_c/result_s0_inferred__3/i__carry__6/O[2]
                         net (fo=1, routed)           0.660    11.228    cp/InstrDec_c/result_s03_in[5]
    SLICE_X97Y38         LUT5 (Prop_lut5_I0_O)        0.302    11.530 r  cp/InstrDec_c/result_s_reg[30]_i_15/O
                         net (fo=1, routed)           0.812    12.343    dp/register_si/result_s_reg[30]_i_2_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.467 r  dp/register_si/result_s_reg[30]_i_7/O
                         net (fo=1, routed)           0.801    13.268    cp/InstrDec_c/result_s_reg[30]_i_1_1
    SLICE_X99Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.392 f  cp/InstrDec_c/result_s_reg[30]_i_2/O
                         net (fo=1, routed)           0.666    14.058    cp/InstrDec_c/result_s_reg[30]_i_2_n_2
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.182 r  cp/InstrDec_c/result_s_reg[30]_i_1/O
                         net (fo=1, routed)           0.799    14.981    dp/alu_c/D[30]
    SLICE_X98Y39         LDCE                                         r  dp/alu_c/result_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.216ns  (logic 3.273ns (23.023%)  route 10.943ns (76.977%))
  Logic Levels:           15  (CARRY4=7 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.411     8.829    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X98Y32         LUT2 (Prop_lut2_I1_O)        0.332     9.161 r  dp/register_si/result_s_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.161    dp/rf/result_s_reg[4]_i_5[1]
    SLICE_X98Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.537 r  dp/rf/result_s_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.537    dp/rf/result_s_reg[7]_i_8_n_2
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  dp/rf/result_s_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.654    dp/rf/result_s_reg[11]_i_9_n_2
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.771 r  dp/rf/result_s_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.771    dp/rf/result_s_reg[15]_i_8_n_2
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.888 r  dp/rf/result_s_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.888    dp/rf/result_s_reg[19]_i_9_n_2
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  dp/rf/result_s_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.005    dp/rf/result_s_reg[25]_i_19_n_2
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.122 r  dp/rf/result_s_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.122    dp/register_si/result_s_reg[28]_i_7[0]
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.341 r  dp/register_si/result_s_reg[32]_i_5/O[0]
                         net (fo=1, routed)           0.718    11.059    cp/InstrDec_c/result_s04_in[3]
    SLICE_X99Y40         LUT4 (Prop_lut4_I2_O)        0.321    11.380 r  cp/InstrDec_c/result_s_reg[28]_i_7/O
                         net (fo=1, routed)           0.940    12.320    cp/InstrDec_c/result_s_reg[28]_i_7_n_2
    SLICE_X99Y39         LUT6 (Prop_lut6_I0_O)        0.326    12.646 f  cp/InstrDec_c/result_s_reg[28]_i_3/O
                         net (fo=1, routed)           0.808    13.454    dp/register_si/result_s_reg[28]
    SLICE_X95Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.578 r  dp/register_si/result_s_reg[28]_i_1/O
                         net (fo=1, routed)           0.638    14.216    dp/alu_c/D[28]
    SLICE_X102Y39        LDCE                                         r  dp/alu_c/result_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.190ns  (logic 3.178ns (22.396%)  route 11.012ns (77.604%))
  Logic Levels:           15  (CARRY4=7 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.874    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.988    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.102    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.216    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.330 r  dp/alu_c/result_s0_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.330    dp/alu_c/result_s0_inferred__3/i__carry__5_n_2
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.664 r  dp/alu_c/result_s0_inferred__3/i__carry__6/O[1]
                         net (fo=1, routed)           0.943    11.607    cp/InstrDec_c/result_s03_in[4]
    SLICE_X99Y40         LUT6 (Prop_lut6_I3_O)        0.303    11.910 r  cp/InstrDec_c/result_s_reg[29]_i_11/O
                         net (fo=1, routed)           0.475    12.384    cp/InstrDec_c/result_s_reg[29]_i_11_n_2
    SLICE_X99Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.508 f  cp/InstrDec_c/result_s_reg[29]_i_5/O
                         net (fo=1, routed)           0.891    13.399    cp/InstrDec_c/result_s_reg[29]_i_5_n_2
    SLICE_X96Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.523 r  cp/InstrDec_c/result_s_reg[29]_i_1/O
                         net (fo=1, routed)           0.667    14.190    dp/alu_c/D[29]
    SLICE_X98Y39         LDCE                                         r  dp/alu_c/result_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.083ns  (logic 3.232ns (22.950%)  route 10.851ns (77.050%))
  Logic Levels:           14  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.411     8.829    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X98Y32         LUT2 (Prop_lut2_I1_O)        0.332     9.161 r  dp/register_si/result_s_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.161    dp/rf/result_s_reg[4]_i_5[1]
    SLICE_X98Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.537 r  dp/rf/result_s_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.537    dp/rf/result_s_reg[7]_i_8_n_2
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  dp/rf/result_s_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.654    dp/rf/result_s_reg[11]_i_9_n_2
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.771 r  dp/rf/result_s_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.771    dp/rf/result_s_reg[15]_i_8_n_2
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.888 r  dp/rf/result_s_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.888    dp/rf/result_s_reg[19]_i_9_n_2
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  dp/rf/result_s_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.005    dp/rf/result_s_reg[25]_i_19_n_2
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.320 r  dp/rf/result_s_reg[25]_i_11/O[3]
                         net (fo=1, routed)           0.413    10.732    cp/InstrDec_c/result_s04_in[2]
    SLICE_X100Y37        LUT4 (Prop_lut4_I2_O)        0.299    11.031 r  cp/InstrDec_c/result_s_reg[27]_i_7/O
                         net (fo=1, routed)           0.998    12.030    cp/InstrDec_c/result_s_reg[27]_i_7_n_2
    SLICE_X96Y37         LUT6 (Prop_lut6_I0_O)        0.328    12.358 f  cp/InstrDec_c/result_s_reg[27]_i_3/O
                         net (fo=1, routed)           0.893    13.251    dp/register_si/result_s_reg[27]
    SLICE_X94Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.375 r  dp/register_si/result_s_reg[27]_i_1/O
                         net (fo=1, routed)           0.708    14.083    dp/alu_c/D[27]
    SLICE_X102Y38        LDCE                                         r  dp/alu_c/result_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.823ns  (logic 2.968ns (21.471%)  route 10.855ns (78.529%))
  Logic Levels:           14  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.874    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.988    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.102    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.216    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.455 r  dp/alu_c/result_s0_inferred__3/i__carry__5/O[2]
                         net (fo=1, routed)           0.952    11.407    cp/InstrDec_c/result_s03_in[1]
    SLICE_X100Y38        LUT6 (Prop_lut6_I2_O)        0.302    11.709 f  cp/InstrDec_c/result_s_reg[26]_i_6/O
                         net (fo=1, routed)           0.658    12.367    dp/register_si/result_s_reg[26]_i_1
    SLICE_X100Y38        LUT6 (Prop_lut6_I5_O)        0.124    12.491 r  dp/register_si/result_s_reg[26]_i_2/O
                         net (fo=1, routed)           0.854    13.345    cp/InstrDec_c/result_s_reg[26]
    SLICE_X101Y38        LUT6 (Prop_lut6_I0_O)        0.124    13.469 r  cp/InstrDec_c/result_s_reg[26]_i_1/O
                         net (fo=1, routed)           0.354    13.823    dp/alu_c/D[26]
    SLICE_X102Y38        LDCE                                         r  dp/alu_c/result_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.790ns  (logic 2.512ns (18.216%)  route 11.278ns (81.784%))
  Logic Levels:           10  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.999 r  dp/alu_c/result_s0_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.300    10.298    dp/rf/result_s03_in[6]
    SLICE_X100Y32        LUT6 (Prop_lut6_I0_O)        0.302    10.600 f  dp/rf/result_s_reg[10]_i_5/O
                         net (fo=1, routed)           1.163    11.763    dp/rf/result_s_reg[10]_i_5_n_2
    SLICE_X97Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.887 r  dp/rf/result_s_reg[10]_i_3/O
                         net (fo=1, routed)           0.811    12.698    dp/rf/result_s_reg[10]_i_3_n_2
    SLICE_X97Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.822 r  dp/rf/result_s_reg[10]_i_1/O
                         net (fo=1, routed)           0.968    13.790    dp/alu_c/D[10]
    SLICE_X99Y31         LDCE                                         r  dp/alu_c/result_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.724ns  (logic 2.932ns (21.364%)  route 10.792ns (78.636%))
  Logic Levels:           13  (CARRY4=5 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.874    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.988    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.102    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.415 r  dp/alu_c/result_s0_inferred__3/i__carry__4/O[3]
                         net (fo=1, routed)           0.786    11.201    dp/rf/result_s03_in[19]
    SLICE_X100Y36        LUT6 (Prop_lut6_I0_O)        0.306    11.507 f  dp/rf/result_s_reg[23]_i_7/O
                         net (fo=1, routed)           0.549    12.056    dp/register_si/result_s_reg[23]_i_1_0
    SLICE_X101Y37        LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  dp/register_si/result_s_reg[23]_i_4/O
                         net (fo=1, routed)           0.824    13.004    dp/register_si/result_s_reg[23]_i_4_n_2
    SLICE_X102Y36        LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  dp/register_si/result_s_reg[23]_i_1/O
                         net (fo=1, routed)           0.596    13.724    dp/alu_c/D[23]
    SLICE_X102Y36        LDCE                                         r  dp/alu_c/result_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.568ns  (logic 2.606ns (19.207%)  route 10.962ns (80.793%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.874    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.096 r  dp/alu_c/result_s0_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.791    10.886    dp/rf/result_s03_in[8]
    SLICE_X100Y33        LUT6 (Prop_lut6_I0_O)        0.299    11.185 f  dp/rf/result_s_reg[12]_i_6/O
                         net (fo=1, routed)           0.808    11.994    dp/rf/result_s_reg[12]_i_6_n_2
    SLICE_X97Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.118 r  dp/rf/result_s_reg[12]_i_4/O
                         net (fo=1, routed)           0.729    12.846    dp/rf/result_s_reg[12]_i_4_n_2
    SLICE_X96Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.970 r  dp/rf/result_s_reg[12]_i_1/O
                         net (fo=1, routed)           0.598    13.568    dp/alu_c/D[12]
    SLICE_X98Y33         LDCE                                         r  dp/alu_c/result_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.546ns  (logic 3.064ns (22.619%)  route 10.482ns (77.381%))
  Logic Levels:           14  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609     9.027    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332     9.359 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.359    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.760 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.760    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.874 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.874    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.988 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.988    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.102 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.102    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.216 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.216    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.550 r  dp/alu_c/result_s0_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.743    11.293    dp/register_si/result_s03_in[3]
    SLICE_X97Y39         LUT6 (Prop_lut6_I3_O)        0.303    11.596 r  dp/register_si/result_s_reg[25]_i_9/O
                         net (fo=1, routed)           0.799    12.395    cp/InstrDec_c/result_s_reg[25]_i_1_2
    SLICE_X97Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.519 r  cp/InstrDec_c/result_s_reg[25]_i_3/O
                         net (fo=1, routed)           0.263    12.782    cp/InstrDec_c/result_s_reg[25]_i_3_n_2
    SLICE_X97Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  cp/InstrDec_c/result_s_reg[25]_i_1/O
                         net (fo=1, routed)           0.640    13.546    dp/alu_c/D[25]
    SLICE_X102Y37        LDCE                                         r  dp/alu_c/result_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/RegSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.516ns  (logic 3.029ns (22.411%)  route 10.487ns (77.589%))
  Logic Levels:           14  (CARRY4=7 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        LDCE                         0.000     0.000 r  cp/InstrDec_c/RegSrc_reg[1]/G
    SLICE_X108Y31        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cp/InstrDec_c/RegSrc_reg[1]/Q
                         net (fo=5, routed)           2.038     2.663    dp/register_si/RegSrc_S[0]
    SLICE_X103Y42        LUT3 (Prop_lut3_I2_O)        0.124     2.787 r  dp/register_si/RF_reg_r2_0_15_0_5_i_1/O
                         net (fo=32, routed)          1.606     4.393    dp/rf/RF_reg_r2_0_15_6_11/ADDRA3
    SLICE_X108Y24        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.517 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784     5.301    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117     5.418 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.411     8.829    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X98Y32         LUT2 (Prop_lut2_I1_O)        0.332     9.161 r  dp/register_si/result_s_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     9.161    dp/rf/result_s_reg[4]_i_5[1]
    SLICE_X98Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.537 r  dp/rf/result_s_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.537    dp/rf/result_s_reg[7]_i_8_n_2
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  dp/rf/result_s_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.654    dp/rf/result_s_reg[11]_i_9_n_2
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.771 r  dp/rf/result_s_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.771    dp/rf/result_s_reg[15]_i_8_n_2
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.888 r  dp/rf/result_s_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.888    dp/rf/result_s_reg[19]_i_9_n_2
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.005 r  dp/rf/result_s_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.005    dp/rf/result_s_reg[25]_i_19_n_2
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.122 r  dp/rf/result_s_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.122    dp/register_si/result_s_reg[28]_i_7[0]
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.437 r  dp/register_si/result_s_reg[32]_i_5/O[3]
                         net (fo=1, routed)           1.113    11.549    dp/register_si/alu_c/result_s04_in[31]
    SLICE_X97Y37         LUT6 (Prop_lut6_I5_O)        0.307    11.856 r  dp/register_si/result_s_reg[31]_i_3/O
                         net (fo=1, routed)           0.729    12.585    dp/register_si/result_s_reg[31]_i_3_n_2
    SLICE_X96Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.709 r  dp/register_si/result_s_reg[31]_i_1/O
                         net (fo=1, routed)           0.807    13.516    dp/alu_c/D[31]
    SLICE_X98Y37         LDCE                                         r  dp/alu_c/result_s_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cp/InstrDec_c/NoWrite_reg/G
                            (positive level-sensitive latch)
  Destination:            cp/WELogic_c/FlagsWrite_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.203ns (47.753%)  route 0.222ns (52.247%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        LDCE                         0.000     0.000 r  cp/InstrDec_c/NoWrite_reg/G
    SLICE_X107Y29        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cp/InstrDec_c/NoWrite_reg/Q
                         net (fo=2, routed)           0.222     0.380    dp/register_si/NoWrite_s
    SLICE_X107Y30        LUT6 (Prop_lut6_I0_O)        0.045     0.425 r  dp/register_si/FlagsWrite_reg_i_1/O
                         net (fo=1, routed)           0.000     0.425    cp/WELogic_c/Q_reg[2]
    SLICE_X107Y30        LDCE                                         r  cp/WELogic_c/FlagsWrite_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.203ns (43.700%)  route 0.262ns (56.300%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y38        LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[32]/G
    SLICE_X101Y38        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dp/alu_c/result_s_reg[32]/Q
                         net (fo=2, routed)           0.148     0.306    dp/register_si/result_s_reg[32][32]
    SLICE_X101Y38        LUT6 (Prop_lut6_I5_O)        0.045     0.351 r  dp/register_si/result_s_reg[32]_i_1/O
                         net (fo=1, routed)           0.113     0.465    dp/alu_c/D[32]
    SLICE_X101Y38        LDCE                                         r  dp/alu_c/result_s_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.203ns (34.427%)  route 0.387ns (65.573%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[3]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cp/InstrDec_c/ALUControl_reg[3]/Q
                         net (fo=78, routed)          0.276     0.434    dp/rf/Q[3]
    SLICE_X103Y35        LUT6 (Prop_lut6_I4_O)        0.045     0.479 r  dp/rf/result_s_reg[20]_i_1/O
                         net (fo=1, routed)           0.111     0.590    dp/alu_c/D[20]
    SLICE_X103Y36        LDCE                                         r  dp/alu_c/result_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.203ns (33.896%)  route 0.396ns (66.104%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[3]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cp/InstrDec_c/ALUControl_reg[3]/Q
                         net (fo=78, routed)          0.220     0.378    dp/register_si/Q[3]
    SLICE_X102Y32        LUT4 (Prop_lut4_I2_O)        0.045     0.423 r  dp/register_si/result_s_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     0.599    dp/alu_c/D[0]
    SLICE_X103Y32        LDCE                                         r  dp/alu_c/result_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.203ns (31.807%)  route 0.435ns (68.193%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[3]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cp/InstrDec_c/ALUControl_reg[3]/Q
                         net (fo=78, routed)          0.380     0.538    dp/rf/Q[3]
    SLICE_X103Y36        LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  dp/rf/result_s_reg[22]_i_1/O
                         net (fo=1, routed)           0.056     0.638    dp/alu_c/D[22]
    SLICE_X102Y36        LDCE                                         r  dp/alu_c/result_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.203ns (27.830%)  route 0.526ns (72.170%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[3]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cp/InstrDec_c/ALUControl_reg[3]/Q
                         net (fo=78, routed)          0.415     0.573    dp/rf/Q[3]
    SLICE_X102Y35        LUT4 (Prop_lut4_I2_O)        0.045     0.618 r  dp/rf/result_s_reg[18]_i_1/O
                         net (fo=1, routed)           0.112     0.729    dp/alu_c/D[18]
    SLICE_X102Y35        LDCE                                         r  dp/alu_c/result_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/NoWrite_reg/G
                            (positive level-sensitive latch)
  Destination:            cp/WELogic_c/RegWrite_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.203ns (24.004%)  route 0.643ns (75.996%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        LDCE                         0.000     0.000 r  cp/InstrDec_c/NoWrite_reg/G
    SLICE_X107Y29        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cp/InstrDec_c/NoWrite_reg/Q
                         net (fo=2, routed)           0.207     0.365    dp/register_si/NoWrite_s
    SLICE_X107Y32        LUT6 (Prop_lut6_I0_O)        0.045     0.410 r  dp/register_si/RegWrite_reg_i_1/O
                         net (fo=1, routed)           0.435     0.846    cp/WELogic_c/RF_reg_r1_0_15_0_5_i_2
    SLICE_X102Y41        LDCE                                         r  cp/WELogic_c/RegWrite_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.861ns  (logic 0.248ns (28.797%)  route 0.613ns (71.203%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[2]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cp/InstrDec_c/ALUControl_reg[2]/Q
                         net (fo=92, routed)          0.307     0.465    dp/register_si/Q[2]
    SLICE_X96Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.510 r  dp/register_si/result_s_reg[2]_i_2/O
                         net (fo=1, routed)           0.194     0.704    dp/register_si/result_s_reg[2]_i_2_n_2
    SLICE_X96Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.749 r  dp/register_si/result_s_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     0.861    dp/alu_c/D[2]
    SLICE_X96Y30         LDCE                                         r  dp/alu_c/result_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.203ns (23.436%)  route 0.663ns (76.564%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[1]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cp/InstrDec_c/ALUControl_reg[1]/Q
                         net (fo=49, routed)          0.518     0.676    dp/rf/Q[1]
    SLICE_X101Y34        LUT4 (Prop_lut4_I1_O)        0.045     0.721 r  dp/rf/result_s_reg[16]_i_1/O
                         net (fo=1, routed)           0.145     0.866    dp/alu_c/D[16]
    SLICE_X101Y34        LDCE                                         r  dp/alu_c/result_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cp/InstrDec_c/ALUControl_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dp/alu_c/result_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.248ns (28.009%)  route 0.637ns (71.991%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        LDCE                         0.000     0.000 r  cp/InstrDec_c/ALUControl_reg[2]/G
    SLICE_X103Y30        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cp/InstrDec_c/ALUControl_reg[2]/Q
                         net (fo=92, routed)          0.300     0.458    dp/register_si/Q[2]
    SLICE_X95Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.503 r  dp/register_si/result_s_reg[6]_i_2/O
                         net (fo=1, routed)           0.221     0.724    dp/register_si/result_s_reg[6]_i_2_n_2
    SLICE_X95Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.769 r  dp/register_si/result_s_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     0.885    dp/alu_c/D[6]
    SLICE_X95Y29         LDCE                                         r  dp/alu_c/result_s_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.779ns  (logic 3.648ns (30.971%)  route 8.131ns (69.029%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609    18.095    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332    18.427 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.427    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.828 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.828    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.056    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.170 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.170    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.284 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.284    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  dp/alu_c/result_s0_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.398    dp/alu_c/result_s0_inferred__3/i__carry__5_n_2
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.637 r  dp/alu_c/result_s0_inferred__3/i__carry__6/O[2]
                         net (fo=1, routed)           0.660    20.297    cp/InstrDec_c/result_s03_in[5]
    SLICE_X97Y38         LUT5 (Prop_lut5_I0_O)        0.302    20.599 r  cp/InstrDec_c/result_s_reg[30]_i_15/O
                         net (fo=1, routed)           0.812    21.411    dp/register_si/result_s_reg[30]_i_2_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.535 r  dp/register_si/result_s_reg[30]_i_7/O
                         net (fo=1, routed)           0.801    22.336    cp/InstrDec_c/result_s_reg[30]_i_1_1
    SLICE_X99Y39         LUT6 (Prop_lut6_I5_O)        0.124    22.460 f  cp/InstrDec_c/result_s_reg[30]_i_2/O
                         net (fo=1, routed)           0.666    23.126    cp/InstrDec_c/result_s_reg[30]_i_2_n_2
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    23.250 r  cp/InstrDec_c/result_s_reg[30]_i_1/O
                         net (fo=1, routed)           0.799    24.049    dp/alu_c/D[30]
    SLICE_X98Y39         LDCE                                         r  dp/alu_c/result_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.014ns  (logic 3.715ns (33.730%)  route 7.299ns (66.270%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.411    17.897    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X98Y32         LUT2 (Prop_lut2_I1_O)        0.332    18.229 r  dp/register_si/result_s_reg[7]_i_9/O
                         net (fo=1, routed)           0.000    18.229    dp/rf/result_s_reg[4]_i_5[1]
    SLICE_X98Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.605 r  dp/rf/result_s_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.605    dp/rf/result_s_reg[7]_i_8_n_2
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  dp/rf/result_s_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.722    dp/rf/result_s_reg[11]_i_9_n_2
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  dp/rf/result_s_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.839    dp/rf/result_s_reg[15]_i_8_n_2
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  dp/rf/result_s_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.956    dp/rf/result_s_reg[19]_i_9_n_2
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  dp/rf/result_s_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.073    dp/rf/result_s_reg[25]_i_19_n_2
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.190 r  dp/rf/result_s_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.190    dp/register_si/result_s_reg[28]_i_7[0]
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.409 r  dp/register_si/result_s_reg[32]_i_5/O[0]
                         net (fo=1, routed)           0.718    20.128    cp/InstrDec_c/result_s04_in[3]
    SLICE_X99Y40         LUT4 (Prop_lut4_I2_O)        0.321    20.449 r  cp/InstrDec_c/result_s_reg[28]_i_7/O
                         net (fo=1, routed)           0.940    21.388    cp/InstrDec_c/result_s_reg[28]_i_7_n_2
    SLICE_X99Y39         LUT6 (Prop_lut6_I0_O)        0.326    21.714 f  cp/InstrDec_c/result_s_reg[28]_i_3/O
                         net (fo=1, routed)           0.808    22.523    dp/register_si/result_s_reg[28]
    SLICE_X95Y39         LUT6 (Prop_lut6_I1_O)        0.124    22.647 r  dp/register_si/result_s_reg[28]_i_1/O
                         net (fo=1, routed)           0.638    23.284    dp/alu_c/D[28]
    SLICE_X102Y39        LDCE                                         r  dp/alu_c/result_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.988ns  (logic 3.620ns (32.945%)  route 7.368ns (67.055%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609    18.095    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332    18.427 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.427    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.828 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.828    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.056    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.170 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.170    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.284 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.284    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  dp/alu_c/result_s0_inferred__3/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.398    dp/alu_c/result_s0_inferred__3/i__carry__5_n_2
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.732 r  dp/alu_c/result_s0_inferred__3/i__carry__6/O[1]
                         net (fo=1, routed)           0.943    20.675    cp/InstrDec_c/result_s03_in[4]
    SLICE_X99Y40         LUT6 (Prop_lut6_I3_O)        0.303    20.978 r  cp/InstrDec_c/result_s_reg[29]_i_11/O
                         net (fo=1, routed)           0.475    21.453    cp/InstrDec_c/result_s_reg[29]_i_11_n_2
    SLICE_X99Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.577 f  cp/InstrDec_c/result_s_reg[29]_i_5/O
                         net (fo=1, routed)           0.891    22.468    cp/InstrDec_c/result_s_reg[29]_i_5_n_2
    SLICE_X96Y39         LUT6 (Prop_lut6_I5_O)        0.124    22.592 r  cp/InstrDec_c/result_s_reg[29]_i_1/O
                         net (fo=1, routed)           0.667    23.259    dp/alu_c/D[29]
    SLICE_X98Y39         LDCE                                         r  dp/alu_c/result_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 3.674ns (33.766%)  route 7.207ns (66.234%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.411    17.897    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X98Y32         LUT2 (Prop_lut2_I1_O)        0.332    18.229 r  dp/register_si/result_s_reg[7]_i_9/O
                         net (fo=1, routed)           0.000    18.229    dp/rf/result_s_reg[4]_i_5[1]
    SLICE_X98Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.605 r  dp/rf/result_s_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.605    dp/rf/result_s_reg[7]_i_8_n_2
    SLICE_X98Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  dp/rf/result_s_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.722    dp/rf/result_s_reg[11]_i_9_n_2
    SLICE_X98Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  dp/rf/result_s_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.839    dp/rf/result_s_reg[15]_i_8_n_2
    SLICE_X98Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.956 r  dp/rf/result_s_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.956    dp/rf/result_s_reg[19]_i_9_n_2
    SLICE_X98Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.073 r  dp/rf/result_s_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.073    dp/rf/result_s_reg[25]_i_19_n_2
    SLICE_X98Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.388 r  dp/rf/result_s_reg[25]_i_11/O[3]
                         net (fo=1, routed)           0.413    19.801    cp/InstrDec_c/result_s04_in[2]
    SLICE_X100Y37        LUT4 (Prop_lut4_I2_O)        0.299    20.100 r  cp/InstrDec_c/result_s_reg[27]_i_7/O
                         net (fo=1, routed)           0.998    21.098    cp/InstrDec_c/result_s_reg[27]_i_7_n_2
    SLICE_X96Y37         LUT6 (Prop_lut6_I0_O)        0.328    21.426 f  cp/InstrDec_c/result_s_reg[27]_i_3/O
                         net (fo=1, routed)           0.893    22.319    dp/register_si/result_s_reg[27]
    SLICE_X94Y38         LUT6 (Prop_lut6_I1_O)        0.124    22.443 r  dp/register_si/result_s_reg[27]_i_1/O
                         net (fo=1, routed)           0.708    23.151    dp/alu_c/D[27]
    SLICE_X102Y38        LDCE                                         r  dp/alu_c/result_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/ram_c/RAM_reg_0_31_31_31/SP/CLK
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            Result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.795ns  (logic 4.086ns (37.853%)  route 6.709ns (62.147%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.792    12.204    dp/ram_c/RAM_reg_0_31_31_31/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_31_31/SP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        RAMS32 (Prop_rams32_CLK_O)
                                                      1.325    13.529 r  dp/ram_c/RAM_reg_0_31_31_31/SP/O
                         net (fo=3, routed)           1.434    14.963    dp/ram_c/DATA_OUT[31]
    SLICE_X113Y37        LUT3 (Prop_lut3_I0_O)        0.124    15.087 r  dp/ram_c/Result_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           5.275    20.362    Result_OBUF[31]
    A17                  OBUF (Prop_obuf_I_O)         2.637    23.000 r  Result_OBUF[31]_inst/O
                         net (fo=0)                   0.000    23.000    Result[31]
    A17                                                               r  Result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.621ns  (logic 3.410ns (32.106%)  route 7.211ns (67.894%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609    18.095    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332    18.427 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.427    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.828 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.828    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.056    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.170 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.170    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.284 r  dp/alu_c/result_s0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.284    dp/alu_c/result_s0_inferred__3/i__carry__4_n_2
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.523 r  dp/alu_c/result_s0_inferred__3/i__carry__5/O[2]
                         net (fo=1, routed)           0.952    20.475    cp/InstrDec_c/result_s03_in[1]
    SLICE_X100Y38        LUT6 (Prop_lut6_I2_O)        0.302    20.777 f  cp/InstrDec_c/result_s_reg[26]_i_6/O
                         net (fo=1, routed)           0.658    21.435    dp/register_si/result_s_reg[26]_i_1
    SLICE_X100Y38        LUT6 (Prop_lut6_I5_O)        0.124    21.559 r  dp/register_si/result_s_reg[26]_i_2/O
                         net (fo=1, routed)           0.854    22.413    cp/InstrDec_c/result_s_reg[26]
    SLICE_X101Y38        LUT6 (Prop_lut6_I0_O)        0.124    22.537 r  cp/InstrDec_c/result_s_reg[26]_i_1/O
                         net (fo=1, routed)           0.354    22.892    dp/alu_c/D[26]
    SLICE_X102Y38        LDCE                                         r  dp/alu_c/result_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/ram_c/RAM_reg_0_31_28_28/SP/CLK
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            Result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 4.309ns (40.420%)  route 6.351ns (59.580%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.798    12.210    dp/ram_c/RAM_reg_0_31_28_28/WCLK
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_28_28/SP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y40        RAMS32 (Prop_rams32_CLK_O)
                                                      1.325    13.535 r  dp/ram_c/RAM_reg_0_31_28_28/SP/O
                         net (fo=3, routed)           1.414    14.949    dp/ram_c/DATA_OUT[28]
    SLICE_X112Y47        LUT3 (Prop_lut3_I0_O)        0.150    15.099 r  dp/ram_c/Result_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.938    20.037    Result_OBUF[28]
    C17                  OBUF (Prop_obuf_I_O)         2.834    22.871 r  Result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    22.871    Result[28]
    C17                                                               r  Result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/ram_c/RAM_reg_0_31_30_30/SP/CLK
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            Result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.298ns (40.331%)  route 6.359ns (59.669%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.798    12.210    dp/ram_c/RAM_reg_0_31_30_30/WCLK
    SLICE_X104Y40        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_30_30/SP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y40        RAMS32 (Prop_rams32_CLK_O)
                                                      1.320    13.530 r  dp/ram_c/RAM_reg_0_31_30_30/SP/O
                         net (fo=3, routed)           1.014    14.545    dp/ram_c/DATA_OUT[30]
    SLICE_X113Y44        LUT3 (Prop_lut3_I0_O)        0.150    14.695 r  dp/ram_c/Result_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.345    20.039    Result_OBUF[30]
    A18                  OBUF (Prop_obuf_I_O)         2.828    22.868 r  Result_OBUF[30]_inst/O
                         net (fo=0)                   0.000    22.868    Result[30]
    A18                                                               r  Result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.588ns  (logic 2.954ns (27.899%)  route 7.634ns (72.101%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609    18.095    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332    18.427 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.427    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.828 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.828    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.067 r  dp/alu_c/result_s0_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.300    19.367    dp/rf/result_s03_in[6]
    SLICE_X100Y32        LUT6 (Prop_lut6_I0_O)        0.302    19.669 f  dp/rf/result_s_reg[10]_i_5/O
                         net (fo=1, routed)           1.163    20.831    dp/rf/result_s_reg[10]_i_5_n_2
    SLICE_X97Y32         LUT6 (Prop_lut6_I0_O)        0.124    20.955 r  dp/rf/result_s_reg[10]_i_3/O
                         net (fo=1, routed)           0.811    21.767    dp/rf/result_s_reg[10]_i_3_n_2
    SLICE_X97Y31         LUT4 (Prop_lut4_I3_O)        0.124    21.891 r  dp/rf/result_s_reg[10]_i_1/O
                         net (fo=1, routed)           0.968    22.859    dp/alu_c/D[10]
    SLICE_X99Y31         LDCE                                         r  dp/alu_c/result_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            dp/alu_c/result_s_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.522ns  (logic 3.374ns (32.067%)  route 7.148ns (67.933%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     8.140 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.311    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.412 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.858    12.270    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    13.585 r  dp/rf/RF_reg_r2_0_15_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.784    14.369    dp/register_si/DATA_OUT20[3]
    SLICE_X111Y29        LUT5 (Prop_lut5_I4_O)        0.117    14.486 r  dp/register_si/result_s_reg[25]_i_6/O
                         net (fo=90, routed)          3.609    18.095    dp/register_si/RF_reg_r2_0_15_6_11
    SLICE_X99Y31         LUT2 (Prop_lut2_I1_O)        0.332    18.427 r  dp/register_si/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.427    dp/alu_c/result_s_reg[4]_i_5[3]
    SLICE_X99Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.828 r  dp/alu_c/result_s0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.828    dp/alu_c/result_s0_inferred__3/i__carry__0_n_2
    SLICE_X99Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  dp/alu_c/result_s0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.942    dp/alu_c/result_s0_inferred__3/i__carry__1_n_2
    SLICE_X99Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  dp/alu_c/result_s0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.056    dp/alu_c/result_s0_inferred__3/i__carry__2_n_2
    SLICE_X99Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.170 r  dp/alu_c/result_s0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.170    dp/alu_c/result_s0_inferred__3/i__carry__3_n_2
    SLICE_X99Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.483 r  dp/alu_c/result_s0_inferred__3/i__carry__4/O[3]
                         net (fo=1, routed)           0.786    20.269    dp/rf/result_s03_in[19]
    SLICE_X100Y36        LUT6 (Prop_lut6_I0_O)        0.306    20.575 f  dp/rf/result_s_reg[23]_i_7/O
                         net (fo=1, routed)           0.549    21.124    dp/register_si/result_s_reg[23]_i_1_0
    SLICE_X101Y37        LUT6 (Prop_lut6_I3_O)        0.124    21.248 r  dp/register_si/result_s_reg[23]_i_4/O
                         net (fo=1, routed)           0.824    22.072    dp/register_si/result_s_reg[23]_i_4_n_2
    SLICE_X102Y36        LUT6 (Prop_lut6_I5_O)        0.124    22.196 r  dp/register_si/result_s_reg[23]_i_1/O
                         net (fo=1, routed)           0.596    22.792    dp/alu_c/D[23]
    SLICE_X102Y36        LDCE                                         r  dp/alu_c/result_s_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/register_si/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/NoWrite_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.892%)  route 0.363ns (66.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 f  dp/register_si/Q_reg[7]/Q
                         net (fo=46, routed)          0.363     2.086    dp/register_si/PC_OBUF[6]
    SLICE_X107Y29        LUT6 (Prop_lut6_I0_O)        0.045     2.131 r  dp/register_si/NoWrite_reg_i_1/O
                         net (fo=1, routed)           0.000     2.131    cp/InstrDec_c/FlagsWrite_reg_i_1
    SLICE_X107Y29        LDCE                                         r  cp/InstrDec_c/NoWrite_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/ALUControl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.186ns (29.949%)  route 0.435ns (70.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  dp/register_si/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[6]/Q
                         net (fo=46, routed)          0.435     2.158    dp/register_si/PC_OBUF[5]
    SLICE_X103Y30        LUT6 (Prop_lut6_I3_O)        0.045     2.203 r  dp/register_si/ALUControl_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.203    cp/InstrDec_c/result_s_reg[20]_i_4[2]
    SLICE_X103Y30        LDCE                                         r  cp/InstrDec_c/ALUControl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/ALUControl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.901%)  route 0.436ns (70.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  dp/register_si/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[6]/Q
                         net (fo=46, routed)          0.436     2.159    dp/register_si/PC_OBUF[5]
    SLICE_X103Y30        LUT6 (Prop_lut6_I0_O)        0.045     2.204 r  dp/register_si/ALUControl_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.204    cp/InstrDec_c/result_s_reg[20]_i_4[1]
    SLICE_X103Y30        LDCE                                         r  cp/InstrDec_c/ALUControl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/WELogic_c/FlagsWrite_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.186ns (26.452%)  route 0.517ns (73.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  dp/register_si/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[4]/Q
                         net (fo=48, routed)          0.517     2.240    dp/register_si/PC_OBUF[3]
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.045     2.285 r  dp/register_si/FlagsWrite_reg_i_1/O
                         net (fo=1, routed)           0.000     2.285    cp/WELogic_c/Q_reg[2]
    SLICE_X107Y30        LDCE                                         r  cp/WELogic_c/FlagsWrite_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/ALUControl_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.186ns (26.420%)  route 0.518ns (73.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  dp/register_si/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[4]/Q
                         net (fo=48, routed)          0.518     2.241    dp/register_si/PC_OBUF[3]
    SLICE_X103Y30        LUT6 (Prop_lut6_I5_O)        0.045     2.286 r  dp/register_si/ALUControl_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.286    cp/InstrDec_c/result_s_reg[20]_i_4[3]
    SLICE_X103Y30        LDCE                                         r  cp/InstrDec_c/ALUControl_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/RegSrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.186ns (22.729%)  route 0.632ns (77.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y35        FDRE                                         r  dp/register_si/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[6]/Q
                         net (fo=46, routed)          0.408     2.131    dp/register_si/PC_OBUF[5]
    SLICE_X110Y31        LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  dp/register_si/RegSrc_reg[1]_i_1/O
                         net (fo=3, routed)           0.224     2.400    cp/InstrDec_c/WriteData_OBUF[31]_inst_i_2
    SLICE_X108Y31        LDCE                                         r  cp/InstrDec_c/RegSrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/ALUSrc_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.186ns (21.818%)  route 0.667ns (78.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[5]/Q
                         net (fo=48, routed)          0.550     2.273    dp/register_si/PC_OBUF[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I2_O)        0.045     2.318 r  dp/register_si/ALUSrc_0_reg_i_1/O
                         net (fo=1, routed)           0.116     2.434    cp/InstrDec_c/i__carry__5_i_1
    SLICE_X104Y30        LDCE                                         r  cp/InstrDec_c/ALUSrc_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/InstrDec_c/MemToReg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.186ns (21.447%)  route 0.681ns (78.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[5]/Q
                         net (fo=48, routed)          0.526     2.249    dp/register_si/PC_OBUF[4]
    SLICE_X103Y42        LUT5 (Prop_lut5_I3_O)        0.045     2.294 f  dp/register_si/MemToReg_reg_i_2/O
                         net (fo=129, routed)         0.155     2.449    cp/InstrDec_c/WA[0]
    SLICE_X103Y42        LDCE                                         f  cp/InstrDec_c/MemToReg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/WELogic_c/RegWrite_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.186ns (21.303%)  route 0.687ns (78.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[5]/Q
                         net (fo=48, routed)          0.526     2.249    dp/register_si/PC_OBUF[4]
    SLICE_X103Y42        LUT5 (Prop_lut5_I3_O)        0.045     2.294 f  dp/register_si/MemToReg_reg_i_2/O
                         net (fo=129, routed)         0.161     2.455    cp/WELogic_c/WA[0]
    SLICE_X102Y41        LDCE                                         f  cp/WELogic_c/RegWrite_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/register_si/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Destination:            cp/WELogic_c/MemWrite_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.878ns  (logic 0.186ns (21.187%)  route 0.692ns (78.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.635     1.582    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y36        FDRE                                         r  dp/register_si/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y36        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dp/register_si/Q_reg[5]/Q
                         net (fo=48, routed)          0.526     2.249    dp/register_si/PC_OBUF[4]
    SLICE_X103Y42        LUT5 (Prop_lut5_I3_O)        0.045     2.294 f  dp/register_si/MemToReg_reg_i_2/O
                         net (fo=129, routed)         0.166     2.460    cp/WELogic_c/WA[0]
    SLICE_X105Y42        LDCE                                         f  cp/WELogic_c/MemWrite_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           446 Endpoints
Min Delay           446 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.677ns  (logic 1.950ns (25.400%)  route 5.727ns (74.600%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.386 r  dp/register_si/Q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.386    dp/register_si/Q_reg[9]_i_1_n_2
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.503 r  dp/register_si/Q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    dp/register_si/Q_reg[13]_i_1_n_2
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.826 r  dp/register_si/Q_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.851     7.677    dp/register_si/Q_reg[17]_i_1_n_8
    SLICE_X109Y32        FDRE                                         r  dp/register_si/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.689     5.172    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  dp/register_si/Q_reg[18]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.677ns  (logic 1.833ns (23.878%)  route 5.844ns (76.122%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.386 r  dp/register_si/Q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.386    dp/register_si/Q_reg[9]_i_1_n_2
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.709 r  dp/register_si/Q_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.968     7.677    dp/register_si/Q_reg[13]_i_1_n_8
    SLICE_X109Y31        FDRE                                         r  dp/register_si/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.687     5.170    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y31        FDRE                                         r  dp/register_si/Q_reg[14]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.541ns  (logic 1.825ns (24.201%)  route 5.716ns (75.799%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.386 r  dp/register_si/Q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.386    dp/register_si/Q_reg[9]_i_1_n_2
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.701 r  dp/register_si/Q_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.840     7.541    dp/register_si/Q_reg[13]_i_1_n_6
    SLICE_X107Y31        FDRE                                         r  dp/register_si/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.687     5.170    dp/register_si/CLK_IBUF_BUFG
    SLICE_X107Y31        FDRE                                         r  dp/register_si/Q_reg[16]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 1.729ns (23.133%)  route 5.745ns (76.867%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.386 r  dp/register_si/Q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.386    dp/register_si/Q_reg[9]_i_1_n_2
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.605 r  dp/register_si/Q_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.869     7.474    dp/register_si/Q_reg[13]_i_1_n_9
    SLICE_X109Y31        FDRE                                         r  dp/register_si/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.687     5.170    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y31        FDRE                                         r  dp/register_si/Q_reg[13]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 1.716ns (23.103%)  route 5.712ns (76.897%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.592 r  dp/register_si/Q_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.836     7.428    dp/register_si/Q_reg[9]_i_1_n_8
    SLICE_X106Y30        FDRE                                         r  dp/register_si/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.686     5.169    dp/register_si/CLK_IBUF_BUFG
    SLICE_X106Y30        FDRE                                         r  dp/register_si/Q_reg[10]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.866ns (25.128%)  route 5.560ns (74.872%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.386 r  dp/register_si/Q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.386    dp/register_si/Q_reg[9]_i_1_n_2
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.503 r  dp/register_si/Q_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    dp/register_si/Q_reg[13]_i_1_n_2
    SLICE_X108Y41        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.742 r  dp/register_si/Q_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.684     7.426    dp/register_si/Q_reg[17]_i_1_n_7
    SLICE_X109Y32        FDRE                                         r  dp/register_si/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.689     5.172    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y32        FDRE                                         r  dp/register_si/Q_reg[19]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/rf/RF_reg_r2_0_15_6_11/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.416ns  (logic 1.150ns (15.511%)  route 6.266ns (84.489%))
  Logic Levels:           3  (LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_9_9/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.401     4.211 r  dp/ram_c/RAM_reg_0_31_9_9/SP/O
                         net (fo=3, routed)           2.212     6.423    dp/register_si/DATA_OUT[9]
    SLICE_X107Y34        LUT5 (Prop_lut5_I0_O)        0.124     6.547 r  dp/register_si/RF_reg_r1_0_15_6_11_i_3/O
                         net (fo=2, routed)           0.869     7.416    dp/rf/RF_reg_r2_0_15_6_11/DIB1
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.070 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.042    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.133 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.680    11.813    dp/rf/RF_reg_r2_0_15_6_11/WCLK
    SLICE_X108Y24        RAMD32                                       r  dp/rf/RF_reg_r2_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.309ns  (logic 1.749ns (23.930%)  route 5.560ns (76.070%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.386 r  dp/register_si/Q_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.386    dp/register_si/Q_reg[9]_i_1_n_2
    SLICE_X108Y40        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.625 r  dp/register_si/Q_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.684     7.309    dp/register_si/Q_reg[13]_i_1_n_7
    SLICE_X109Y31        FDRE                                         r  dp/register_si/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.687     5.170    dp/register_si/CLK_IBUF_BUFG
    SLICE_X109Y31        FDRE                                         r  dp/register_si/Q_reg[15]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.288ns  (logic 1.708ns (23.435%)  route 5.580ns (76.565%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.584 r  dp/register_si/Q_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.704     7.288    dp/register_si/Q_reg[9]_i_1_n_6
    SLICE_X111Y30        FDRE                                         r  dp/register_si/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.688     5.171    dp/register_si/CLK_IBUF_BUFG
    SLICE_X111Y30        FDRE                                         r  dp/register_si/Q_reg[12]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.225ns  (logic 1.632ns (22.589%)  route 5.593ns (77.411%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          3.185     3.810    dp/ram_c/RAM_reg_0_31_8_8/A2
    SLICE_X112Y24        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.268     4.078 r  dp/ram_c/RAM_reg_0_31_8_8/SP/O
                         net (fo=3, routed)           1.691     5.769    dp/register_si/DATA_OUT[8]
    SLICE_X108Y38        LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  dp/register_si/Q[5]_i_2/O
                         net (fo=1, routed)           0.000     5.893    dp/register_si/Q[5]_i_2_n_2
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.269 r  dp/register_si/Q_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    dp/register_si/Q_reg[5]_i_1_n_2
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.508 r  dp/register_si/Q_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.717     7.225    dp/register_si/Q_reg[9]_i_1_n_7
    SLICE_X106Y30        FDRE                                         r  dp/register_si/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.686     5.169    dp/register_si/CLK_IBUF_BUFG
    SLICE_X106Y30        FDRE                                         r  dp/register_si/Q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_31_31/SP/ADR2
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.882%)  route 0.347ns (66.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          0.347     0.525    dp/ram_c/RAM_reg_0_31_31_31/A2
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_31_31/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_31_31/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_31_31/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_3_3/SP/ADR2
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.882%)  route 0.347ns (66.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          0.347     0.525    dp/ram_c/RAM_reg_0_31_3_3/A2
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_3_3/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_3_3/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_4_4/SP/ADR2
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.882%)  route 0.347ns (66.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          0.347     0.525    dp/ram_c/RAM_reg_0_31_4_4/A2
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_4_4/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_4_4/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_4_4/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_5_5/SP/ADR2
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.882%)  route 0.347ns (66.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[4]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[4]/Q
                         net (fo=37, routed)          0.347     0.525    dp/ram_c/RAM_reg_0_31_5_5/A2
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_5_5/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_5_5/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_5_5/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 cp/InstrDec_c/MemToReg_reg/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.267ns (43.390%)  route 0.348ns (56.610%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        LDCE                         0.000     0.000 r  cp/InstrDec_c/MemToReg_reg/G
    SLICE_X103Y42        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cp/InstrDec_c/MemToReg_reg/Q
                         net (fo=97, routed)          0.348     0.506    dp/register_si/MemToReg_S
    SLICE_X108Y42        LUT5 (Prop_lut5_I1_O)        0.045     0.551 r  dp/register_si/Q[21]_i_2/O
                         net (fo=1, routed)           0.000     0.551    dp/register_si/Q[21]_i_2_n_2
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.615 r  dp/register_si/Q_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.615    dp/register_si/Q_reg[21]_i_1_n_6
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[24]/C

Slack:                    inf
  Source:                 cp/InstrDec_c/MemToReg_reg/G
                            (positive level-sensitive latch)
  Destination:            dp/register_si/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.268ns (43.341%)  route 0.350ns (56.659%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        LDCE                         0.000     0.000 r  cp/InstrDec_c/MemToReg_reg/G
    SLICE_X103Y42        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cp/InstrDec_c/MemToReg_reg/Q
                         net (fo=97, routed)          0.350     0.508    dp/register_si/MemToReg_S
    SLICE_X108Y42        LUT5 (Prop_lut5_I1_O)        0.045     0.553 r  dp/register_si/Q[21]_i_3/O
                         net (fo=1, routed)           0.000     0.553    dp/register_si/Q[21]_i_3_n_2
    SLICE_X108Y42        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.618 r  dp/register_si/Q_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.618    dp/register_si/Q_reg[21]_i_1_n_7
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.909     2.103    dp/register_si/CLK_IBUF_BUFG
    SLICE_X108Y42        FDRE                                         r  dp/register_si/Q_reg[23]/C

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_31_31/SP/ADR0
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.178ns (28.667%)  route 0.443ns (71.333%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[2]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[2]/Q
                         net (fo=38, routed)          0.443     0.621    dp/ram_c/RAM_reg_0_31_31_31/A0
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_31_31/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_31_31/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_31_31/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_3_3/SP/ADR0
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.178ns (28.667%)  route 0.443ns (71.333%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[2]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[2]/Q
                         net (fo=38, routed)          0.443     0.621    dp/ram_c/RAM_reg_0_31_3_3/A0
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_3_3/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_3_3/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_4_4/SP/ADR0
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.178ns (28.667%)  route 0.443ns (71.333%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[2]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[2]/Q
                         net (fo=38, routed)          0.443     0.621    dp/ram_c/RAM_reg_0_31_4_4/A0
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_4_4/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_4_4/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 dp/alu_c/result_s_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dp/ram_c/RAM_reg_0_31_5_5/SP/ADR0
                            (falling edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@6.650ns period=13.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.178ns (28.667%)  route 0.443ns (71.333%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         LDCE                         0.000     0.000 r  dp/alu_c/result_s_reg[2]/G
    SLICE_X96Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dp/alu_c/result_s_reg[2]/Q
                         net (fo=38, routed)          0.443     0.621    dp/ram_c/RAM_reg_0_31_5_5/A0
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        6.650     6.650 f  
    Y9                                                0.000     6.650 f  CLK (IN)
                         net (fo=0)                   0.000     6.650    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     7.096 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     7.815    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.844 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     8.719    dp/ram_c/RAM_reg_0_31_5_5/WCLK
    SLICE_X102Y33        RAMS32                                       r  dp/ram_c/RAM_reg_0_31_5_5/SP/CLK  (IS_INVERTED)





