#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\FPGA_Projects\Toolchains\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\FPGA_Projects\Toolchains\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\FPGA_Projects\Toolchains\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\FPGA_Projects\Toolchains\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\FPGA_Projects\Toolchains\oss-cad-suite\lib\ivl\va_math.vpi";
S_0000017c44059ec0 .scope module, "WS2812_tb" "WS2812_tb" 2 1;
 .timescale 0 0;
v0000017c44057470_0 .var "clk", 0 0;
v0000017c44057510_0 .var "color", 23 0;
v0000017c440c1490_0 .var "rst", 0 0;
v0000017c440c1170_0 .var "set", 0 0;
v0000017c440c1f30_0 .net "tx", 0 0, v0000017c440573d0_0;  1 drivers
S_0000017c4405d630 .scope module, "uut" "WS2812" 2 11, 3 27 0, S_0000017c44059ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 24 "color";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "set";
P_0000017c4405d7c0 .param/l "IDLE" 0 3 48, +C4<00000000000000000000000000000000>;
P_0000017c4405d7f8 .param/l "RFSH" 0 3 48, +C4<00000000000000000000000000000010>;
P_0000017c4405d830 .param/l "RFSH_ticks" 0 3 42, +C4<00000000000000000000000000010000>;
P_0000017c4405d868 .param/l "T0_H_ticks" 0 3 38, +C4<00000000000000000000000000001001>;
P_0000017c4405d8a0 .param/l "T0_L_ticks" 0 3 39, +C4<000000000000000000000000000011111>;
P_0000017c4405d8d8 .param/l "T1_H_ticks" 0 3 40, +C4<00000000000000000000000000010011>;
P_0000017c4405d910 .param/l "T1_L_ticks" 0 3 41, +C4<000000000000000000000000000100011>;
P_0000017c4405d948 .param/l "TX" 0 3 48, +C4<00000000000000000000000000000001>;
P_0000017c4405d980 .param/l "clk_freq" 0 3 35, +C4<00000001100110111111110011000000>;
v0000017c4405a1e0_0 .var "bit_indexer", 5 0;
v0000017c4413bf80_0 .net "clk", 0 0, v0000017c44057470_0;  1 drivers
v0000017c441374d0_0 .net "color", 23 0, v0000017c44057510_0;  1 drivers
v0000017c4404f0a0_0 .net "rst", 0 0, v0000017c440c1490_0;  1 drivers
v0000017c4405d9c0_0 .net "set", 0 0, v0000017c440c1170_0;  1 drivers
v0000017c4405da60_0 .var "state", 2 0;
v0000017c44057330_0 .var "tick_counter", 5 0;
v0000017c440573d0_0 .var "tx", 0 0;
E_0000017c44053010 .event posedge, v0000017c4413bf80_0;
S_0000017c4405a050 .scope module, "top" "top" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn1";
    .port_info 2 /INPUT 1 "btn2";
    .port_info 3 /OUTPUT 1 "WS2812_TX";
v0000017c440c1670_0 .net "WS2812_TX", 0 0, v0000017c440c1350_0;  1 drivers
o0000017c4406b2e8 .functor BUFZ 1, c4<z>; HiZ drive
v0000017c440c1710_0 .net "btn1", 0 0, o0000017c4406b2e8;  0 drivers
o0000017c4406b2b8 .functor BUFZ 1, c4<z>; HiZ drive
v0000017c440c10d0_0 .net "btn2", 0 0, o0000017c4406b2b8;  0 drivers
o0000017c4406b258 .functor BUFZ 1, c4<z>; HiZ drive
v0000017c440c1210_0 .net "clk", 0 0, o0000017c4406b258;  0 drivers
v0000017c440c1a30_0 .var "color", 23 0;
E_0000017c44052810 .event posedge, v0000017c440c1e90_0;
S_0000017c440575b0 .scope module, "ws2812" "WS2812" 3 16, 3 27 0, S_0000017c4405a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 24 "color";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "set";
P_0000017c44057740 .param/l "IDLE" 0 3 48, +C4<00000000000000000000000000000000>;
P_0000017c44057778 .param/l "RFSH" 0 3 48, +C4<00000000000000000000000000000010>;
P_0000017c440577b0 .param/l "RFSH_ticks" 0 3 42, +C4<00000000000000000000000000010000>;
P_0000017c440577e8 .param/l "T0_H_ticks" 0 3 38, +C4<00000000000000000000000000001001>;
P_0000017c44057820 .param/l "T0_L_ticks" 0 3 39, +C4<000000000000000000000000000011111>;
P_0000017c44057858 .param/l "T1_H_ticks" 0 3 40, +C4<00000000000000000000000000010011>;
P_0000017c44057890 .param/l "T1_L_ticks" 0 3 41, +C4<000000000000000000000000000100011>;
P_0000017c440578c8 .param/l "TX" 0 3 48, +C4<00000000000000000000000000000001>;
P_0000017c44057900 .param/l "clk_freq" 0 3 35, +C4<00000001100110111111110011000000>;
v0000017c440c1fd0_0 .var "bit_indexer", 5 0;
v0000017c440c18f0_0 .net "clk", 0 0, o0000017c4406b258;  alias, 0 drivers
v0000017c440c1c10_0 .net "color", 23 0, v0000017c440c1a30_0;  1 drivers
v0000017c440c1e90_0 .net "rst", 0 0, o0000017c4406b2b8;  alias, 0 drivers
v0000017c440c1990_0 .net "set", 0 0, o0000017c4406b2e8;  alias, 0 drivers
v0000017c440c1530_0 .var "state", 2 0;
v0000017c440c15d0_0 .var "tick_counter", 5 0;
v0000017c440c1350_0 .var "tx", 0 0;
E_0000017c44052610 .event posedge, v0000017c440c18f0_0;
    .scope S_0000017c4405d630;
T_0 ;
    %wait E_0000017c44053010;
    %load/vec4 v0000017c4404f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c4405a1e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017c4405da60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017c4405da60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c4405a1e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %load/vec4 v0000017c4405d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000017c4405da60_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000017c441374d0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000017c4405a1e0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000017c44057330_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %load/vec4 v0000017c44057330_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0000017c44057330_0;
    %pad/u 33;
    %cmpi/u 31, 0, 33;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %load/vec4 v0000017c4405a1e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c4405a1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000017c44057330_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %load/vec4 v0000017c44057330_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0000017c44057330_0;
    %pad/u 33;
    %cmpi/u 35, 0, 33;
    %jmp/0xz  T_0.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %load/vec4 v0000017c4405a1e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c4405a1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
T_0.17 ;
T_0.15 ;
T_0.9 ;
    %load/vec4 v0000017c4405a1e0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000017c4405da60_0, 0;
T_0.18 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440573d0_0, 0;
    %load/vec4 v0000017c44057330_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %load/vec4 v0000017c44057330_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c44057330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017c4405da60_0, 0;
T_0.20 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017c44059ec0;
T_1 ;
    %delay 19, 0;
    %load/vec4 v0000017c44057470_0;
    %inv;
    %store/vec4 v0000017c44057470_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017c44059ec0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c44057470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c440c1490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c440c1170_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000017c44057510_0, 0, 24;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c440c1490_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c440c1170_0, 0, 1;
    %pushi/vec4 16711680, 0, 24;
    %store/vec4 v0000017c44057510_0, 0, 24;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c440c1170_0, 0, 1;
    %delay 5000, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c440c1170_0, 0, 1;
    %pushi/vec4 65280, 0, 24;
    %store/vec4 v0000017c44057510_0, 0, 24;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c440c1170_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000017c44059ec0;
T_3 ;
    %vpi_call 2 54 "$monitor", "At time %t: tx = %b", $time, v0000017c440c1f30_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000017c44059ec0;
T_4 ;
    %vpi_call 2 59 "$dumpfile", "WS2812_tb.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017c44059ec0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017c440575b0;
T_5 ;
    %wait E_0000017c44052610;
    %load/vec4 v0000017c440c1e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c1fd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017c440c1530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017c440c1530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c1fd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %load/vec4 v0000017c440c1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000017c440c1530_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000017c440c1c10_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000017c440c1fd0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0000017c440c15d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %load/vec4 v0000017c440c15d0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000017c440c15d0_0;
    %pad/u 33;
    %cmpi/u 31, 0, 33;
    %jmp/0xz  T_5.12, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %load/vec4 v0000017c440c1fd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c440c1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000017c440c15d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %load/vec4 v0000017c440c15d0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0000017c440c15d0_0;
    %pad/u 33;
    %cmpi/u 35, 0, 33;
    %jmp/0xz  T_5.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %load/vec4 v0000017c440c1fd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c440c1fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
T_5.17 ;
T_5.15 ;
T_5.9 ;
    %load/vec4 v0000017c440c1fd0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000017c440c1530_0, 0;
T_5.18 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c440c1350_0, 0;
    %load/vec4 v0000017c440c15d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %load/vec4 v0000017c440c15d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000017c440c15d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017c440c1530_0, 0;
T_5.20 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017c4405a050;
T_6 ;
    %wait E_0000017c44052810;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017c440c1a30_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017c440c1a30_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000017c440c1a30_0, 4, 5;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "WS2812_tb.v";
    "../main.v";
