#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb  3 16:24:43 2023
# Process ID: 22284
# Current directory: D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1
# Command line: vivado.exe -log vga_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_wrapper.tcl
# Log file: D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/vga_wrapper.vds
# Journal file: D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/rgb2vga_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/axi_dynclk'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/liulei/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 444.344 ; gain = 93.742
Command: synth_design -top vga_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 539.996 ; gain = 95.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_wrapper' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/hdl/vga_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:796]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_wiz_1_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_wiz_1_0' (1#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_mdm_1_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_mdm_1_0' (2#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_microblaze_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_microblaze_0_0' (3#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'vga_microblaze_0_0' requires 126 connections, but only 107 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1103]
INFO: [Synth 8-6157] synthesizing module 'vga_microblaze_0_axi_periph_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:2002]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15VOJOI' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15VOJOI' (4#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_KX62W7' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_KX62W7' (5#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1WFYH2H' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1WFYH2H' (6#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:290]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HQ3HY0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:649]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HQ3HY0' (7#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:649]
INFO: [Synth 8-6157] synthesizing module 'vga_xbar_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_xbar_0' (8#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (9) of module 'vga_xbar_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:2552]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (9) of module 'vga_xbar_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:2556]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_wstrb' does not match port width (12) of module 'vga_xbar_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:2568]
INFO: [Synth 8-6155] done synthesizing module 'vga_microblaze_0_axi_periph_0' (9#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:2002]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_Z7GN9C' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:415]
INFO: [Synth 8-6157] synthesizing module 'vga_dlmb_bram_if_cntlr_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_dlmb_bram_if_cntlr_0' (10#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_dlmb_v10_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_dlmb_v10_0' (11#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'vga_dlmb_v10_0' requires 25 connections, but only 24 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:561]
INFO: [Synth 8-6157] synthesizing module 'vga_ilmb_bram_if_cntlr_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_ilmb_bram_if_cntlr_0' (12#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_ilmb_v10_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_ilmb_v10_0' (13#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'vga_ilmb_v10_0' requires 25 connections, but only 24 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:607]
INFO: [Synth 8-6157] synthesizing module 'vga_lmb_bram_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_lmb_bram_0' (14#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'vga_lmb_bram_0' requires 16 connections, but only 14 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:632]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_Z7GN9C' (15#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:415]
INFO: [Synth 8-6157] synthesizing module 'vga_mig_7series_0_1' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_mig_7series_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_mig_7series_0_1' (16#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_mig_7series_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_2' of module 'vga_mig_7series_0_1' requires 66 connections, but only 55 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1315]
INFO: [Synth 8-6157] synthesizing module 'vga_rst_clk_wiz_1_100M_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_rst_clk_wiz_1_100M_0' (17#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'vga_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1371]
INFO: [Synth 8-6157] synthesizing module 'vga_rst_mig_7series_0_81M_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_rst_mig_7series_0_81M_0' (18#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'vga_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1380]
INFO: [Synth 8-6157] synthesizing module 'vga_smartconnect_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_smartconnect_0_0' (19#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_imp_149M1SW' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1562]
INFO: [Synth 8-6157] synthesizing module 'vga_axi_dynclk_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_axi_dynclk_0_0' (20#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dynclk_0' of module 'vga_axi_dynclk_0_0' requires 25 connections, but only 23 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1869]
INFO: [Synth 8-6157] synthesizing module 'vga_axi_vdma_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_axi_vdma_0_0' (21#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'vga_axi_vdma_0_0' requires 41 connections, but only 38 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1893]
INFO: [Synth 8-6157] synthesizing module 'vga_rgb2vga_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_rgb2vga_0_0' (22#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_v_axi4s_vid_out_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_v_axi4s_vid_out_0_0' (23#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'vga_v_axi4s_vid_out_0_0' requires 31 connections, but only 22 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1943]
INFO: [Synth 8-6157] synthesizing module 'vga_v_tc_0_0' [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_v_tc_0_0' (24#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/.Xil/Vivado-22284-LAPTOP-2K825080/realtime/vga_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'vga_v_tc_0_0' requires 32 connections, but only 30 given [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1966]
INFO: [Synth 8-6157] synthesizing module 'vga_xlslice_0_0' [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_xlslice_0_0/synth/vga_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (25#1) [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'vga_xlslice_0_0' (26#1) [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_xlslice_0_0/synth/vga_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'vga_imp_149M1SW' (27#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:1562]
INFO: [Synth 8-6155] done synthesizing module 'vga' (28#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/synth/vga.v:796]
INFO: [Synth 8-6155] done synthesizing module 'vga_wrapper' (29#1) [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/hdl/vga_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[31]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[30]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[29]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[28]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[27]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[26]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[25]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[24]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[23]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[22]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[21]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[20]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[19]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[18]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[17]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[16]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[15]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[14]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[13]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[12]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[11]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[10]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_araddr[9]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[31]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[30]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[29]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[28]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[27]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[26]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[25]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[24]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[23]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[22]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[21]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[20]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[19]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[18]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[17]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[16]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[15]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[14]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[13]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[12]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[11]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[10]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE1_awaddr[9]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[31]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[30]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[29]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[28]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[27]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[26]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[25]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[24]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[23]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[22]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[21]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[20]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[19]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[18]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[17]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[16]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[15]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[14]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[13]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[12]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[11]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[10]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[9]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[8]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[7]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_araddr[6]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[31]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[30]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[29]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[28]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[27]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[26]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[25]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[24]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[23]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[22]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[21]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[20]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[19]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[18]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[17]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[16]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[15]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[14]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[13]
WARNING: [Synth 8-3331] design vga_imp_149M1SW has unconnected port S_AXI_LITE_awaddr[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 595.922 ; gain = 151.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 595.922 ; gain = 151.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 595.922 ; gain = 151.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_v_tc_0_0/vga_v_tc_0_0/vga_v_tc_0_0_in_context.xdc] for cell 'vga_i/vga/v_tc_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_v_tc_0_0/vga_v_tc_0_0/vga_v_tc_0_0_in_context.xdc] for cell 'vga_i/vga/v_tc_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_v_axi4s_vid_out_0_0/vga_v_axi4s_vid_out_0_0/vga_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'vga_i/vga/v_axi4s_vid_out_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_v_axi4s_vid_out_0_0/vga_v_axi4s_vid_out_0_0/vga_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'vga_i/vga/v_axi4s_vid_out_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_axi_vdma_0_0/vga_axi_vdma_0_0/vga_axi_vdma_0_0_in_context.xdc] for cell 'vga_i/vga/axi_vdma_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_axi_vdma_0_0/vga_axi_vdma_0_0/vga_axi_vdma_0_0_in_context.xdc] for cell 'vga_i/vga/axi_vdma_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_rgb2vga_0_0/vga_rgb2vga_0_0/vga_rgb2vga_0_0_in_context.xdc] for cell 'vga_i/vga/rgb2vga_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_rgb2vga_0_0/vga_rgb2vga_0_0/vga_rgb2vga_0_0_in_context.xdc] for cell 'vga_i/vga/rgb2vga_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_axi_dynclk_0_0/vga_axi_dynclk_0_0/vga_axi_dynclk_0_0_in_context.xdc] for cell 'vga_i/vga/axi_dynclk_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_axi_dynclk_0_0/vga_axi_dynclk_0_0/vga_axi_dynclk_0_0_in_context.xdc] for cell 'vga_i/vga/axi_dynclk_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_microblaze_0_0/vga_microblaze_0_0/vga_microblaze_0_0_in_context.xdc] for cell 'vga_i/microblaze_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_microblaze_0_0/vga_microblaze_0_0/vga_microblaze_0_0_in_context.xdc] for cell 'vga_i/microblaze_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_dlmb_v10_0/vga_dlmb_v10_0/vga_dlmb_v10_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_dlmb_v10_0/vga_dlmb_v10_0/vga_dlmb_v10_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_ilmb_v10_0/vga_ilmb_v10_0/vga_dlmb_v10_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_ilmb_v10_0/vga_ilmb_v10_0/vga_dlmb_v10_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_dlmb_bram_if_cntlr_0/vga_dlmb_bram_if_cntlr_0/vga_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_dlmb_bram_if_cntlr_0/vga_dlmb_bram_if_cntlr_0/vga_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_ilmb_bram_if_cntlr_0/vga_ilmb_bram_if_cntlr_0/vga_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_ilmb_bram_if_cntlr_0/vga_ilmb_bram_if_cntlr_0/vga_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_lmb_bram_0/vga_lmb_bram_0/vga_lmb_bram_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_lmb_bram_0/vga_lmb_bram_0/vga_lmb_bram_0_in_context.xdc] for cell 'vga_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mdm_1_0/vga_mdm_1_0/vga_mdm_1_0_in_context.xdc] for cell 'vga_i/mdm_1'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mdm_1_0/vga_mdm_1_0/vga_mdm_1_0_in_context.xdc] for cell 'vga_i/mdm_1'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_clk_wiz_1_0/vga_clk_wiz_1_0/vga_clk_wiz_1_0_in_context.xdc] for cell 'vga_i/clk_wiz_1'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_clk_wiz_1_0/vga_clk_wiz_1_0/vga_clk_wiz_1_0_in_context.xdc] for cell 'vga_i/clk_wiz_1'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_rst_clk_wiz_1_100M_0/vga_rst_clk_wiz_1_100M_0/vga_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'vga_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_rst_clk_wiz_1_100M_0/vga_rst_clk_wiz_1_100M_0/vga_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'vga_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_rst_mig_7series_0_81M_0/vga_rst_mig_7series_0_81M_0/vga_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'vga_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_rst_mig_7series_0_81M_0/vga_rst_mig_7series_0_81M_0/vga_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'vga_i/rst_mig_7series_0_81M'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_xbar_0/vga_xbar_0/vga_xbar_0_in_context.xdc] for cell 'vga_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_xbar_0/vga_xbar_0/vga_xbar_0_in_context.xdc] for cell 'vga_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_smartconnect_0_0/vga_smartconnect_0_0/vga_smartconnect_0_0_in_context.xdc] for cell 'vga_i/smartconnect_0'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_smartconnect_0_0/vga_smartconnect_0_0/vga_smartconnect_0_0_in_context.xdc] for cell 'vga_i/smartconnect_0'
Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc] for cell 'vga_i/mig_7series_2'
Finished Parsing XDC File [d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc] for cell 'vga_i/mig_7series_2'
Parsing XDC File [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/constrs_1/new/vga_microblaze.xdc]
Finished Parsing XDC File [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/constrs_1/new/vga_microblaze.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/constrs_1/new/vga_microblaze.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.078 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.078 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 903.078 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vga_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'vga_i/vga/axi_vdma_0' at clock pin 'm_axis_mm2s_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 903.078 ; gain = 458.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 903.078 ; gain = 458.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_clk_wiz_1_0/vga_clk_wiz_1_0/vga_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_clk_wiz_1_0/vga_clk_wiz_1_0/vga_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  d:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_mig_7series_0_1/vga_mig_7series_0_1/vga_mig_7series_0_1_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for vga_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/vga/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/vga/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/vga/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/vga/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/vga/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/vga/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_i/mig_7series_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 903.078 ; gain = 458.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 903.078 ; gain = 458.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 903.078 ; gain = 458.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'vga_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'vga_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mdm_1/Dbg_Clk_0' to pin 'vga_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mdm_1/Dbg_Update_0' to pin 'vga_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/clk_wiz_1/clk_out1' to pin 'vga_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/clk_wiz_1/clk_out2' to pin 'vga_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mig_7series_2/ui_addn_clk_0' to pin 'vga_i/mig_7series_2/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mig_7series_2/ui_addn_clk_1' to pin 'vga_i/mig_7series_2/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mig_7series_2/ui_addn_clk_2' to pin 'vga_i/mig_7series_2/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mig_7series_2/ui_addn_clk_3' to pin 'vga_i/mig_7series_2/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mig_7series_2/ui_addn_clk_4' to pin 'vga_i/mig_7series_2/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_i/mig_7series_2/ui_clk' to pin 'vga_i/mig_7series_2/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 922.625 ; gain = 478.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 923.070 ; gain = 478.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |vga_xbar_0                  |         1|
|2     |vga_clk_wiz_1_0             |         1|
|3     |vga_mdm_1_0                 |         1|
|4     |vga_microblaze_0_0          |         1|
|5     |vga_mig_7series_0_1         |         1|
|6     |vga_rst_clk_wiz_1_100M_0    |         1|
|7     |vga_rst_mig_7series_0_81M_0 |         1|
|8     |vga_smartconnect_0_0        |         1|
|9     |vga_dlmb_bram_if_cntlr_0    |         1|
|10    |vga_dlmb_v10_0              |         1|
|11    |vga_ilmb_bram_if_cntlr_0    |         1|
|12    |vga_ilmb_v10_0              |         1|
|13    |vga_lmb_bram_0              |         1|
|14    |vga_axi_dynclk_0_0          |         1|
|15    |vga_axi_vdma_0_0            |         1|
|16    |vga_rgb2vga_0_0             |         1|
|17    |vga_v_axi4s_vid_out_0_0     |         1|
|18    |vga_v_tc_0_0                |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |vga_axi_dynclk_0_0          |     1|
|2     |vga_axi_vdma_0_0            |     1|
|3     |vga_clk_wiz_1_0             |     1|
|4     |vga_dlmb_bram_if_cntlr_0    |     1|
|5     |vga_dlmb_v10_0              |     1|
|6     |vga_ilmb_bram_if_cntlr_0    |     1|
|7     |vga_ilmb_v10_0              |     1|
|8     |vga_lmb_bram_0              |     1|
|9     |vga_mdm_1_0                 |     1|
|10    |vga_microblaze_0_0          |     1|
|11    |vga_mig_7series_0_1         |     1|
|12    |vga_rgb2vga_0_0             |     1|
|13    |vga_rst_clk_wiz_1_100M_0    |     1|
|14    |vga_rst_mig_7series_0_81M_0 |     1|
|15    |vga_smartconnect_0_0        |     1|
|16    |vga_v_axi4s_vid_out_0_0     |     1|
|17    |vga_v_tc_0_0                |     1|
|18    |vga_xbar_0                  |     1|
|19    |IBUF                        |     1|
|20    |OBUF                        |    14|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2213|
|2     |  vga_i                       |vga                                  |  2198|
|3     |    microblaze_0_axi_periph   |vga_microblaze_0_axi_periph_0        |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_Z7GN9C |   496|
|5     |    vga                       |vga_imp_149M1SW                      |   320|
|6     |      xlslice_0               |vga_xlslice_0_0                      |     0|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 933.125 ; gain = 488.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 933.125 ; gain = 181.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 933.125 ; gain = 488.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 945.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 945.035 ; gain = 500.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 945.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/liulei/vga_mTwo/vga_microblaze/vga_microblaze.runs/synth_1/vga_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_wrapper_utilization_synth.rpt -pb vga_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  3 16:25:46 2023...
