
g474-bankswap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aa0  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08004c78  08004c78  00014c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ca0  08004ca0  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  08004ca0  08004ca0  00014ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ca8  08004ca8  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ca8  08004ca8  00014ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cac  08004cac  00014cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08004cb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000002c  08004cdc  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08004cdc  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b0dd  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c49  00000000  00000000  0002b139  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a60  00000000  00000000  0002cd88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000978  00000000  00000000  0002d7e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023d5d  00000000  00000000  0002e160  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008cfc  00000000  00000000  00051ebd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e382e  00000000  00000000  0005abb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013e3e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002980  00000000  00000000  0013e464  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000002c 	.word	0x2000002c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004c60 	.word	0x08004c60

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000030 	.word	0x20000030
 8000214:	08004c60 	.word	0x08004c60

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <toggleBankAndReset>:
#include "main.h"
#include "stdbool.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
void toggleBankAndReset() {
 8000518:	b580      	push	{r7, lr}
 800051a:	b08e      	sub	sp, #56	; 0x38
 800051c:	af00      	add	r7, sp, #0
    FLASH_OBProgramInitTypeDef OBInit;
    // get without locking flash should be possible
    HAL_FLASH_Unlock();
 800051e:	f000 fcf5 	bl	8000f0c <HAL_FLASH_Unlock>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000522:	4b20      	ldr	r3, [pc, #128]	; (80005a4 <toggleBankAndReset+0x8c>)
 8000524:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000528:	611a      	str	r2, [r3, #16]
    HAL_FLASH_OB_Unlock();
 800052a:	f000 fd2b 	bl	8000f84 <HAL_FLASH_OB_Unlock>
    HAL_FLASHEx_OBGetConfig(&OBInit);
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	4618      	mov	r0, r3
 8000532:	f000 ff59 	bl	80013e8 <HAL_FLASHEx_OBGetConfig>

    OBInit.OptionType = OPTIONBYTE_USER;
 8000536:	2304      	movs	r3, #4
 8000538:	607b      	str	r3, [r7, #4]
    OBInit.USERType = OB_USER_BFB2;
 800053a:	2380      	movs	r3, #128	; 0x80
 800053c:	61bb      	str	r3, [r7, #24]

    if (((OBInit.USERConfig) & (OB_BFB2_ENABLE)) == OB_BFB2_ENABLE) {
 800053e:	69fb      	ldr	r3, [r7, #28]
 8000540:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000544:	2b00      	cmp	r3, #0
 8000546:	d002      	beq.n	800054e <toggleBankAndReset+0x36>
        OBInit.USERConfig = OB_BFB2_DISABLE;
 8000548:	2300      	movs	r3, #0
 800054a:	61fb      	str	r3, [r7, #28]
 800054c:	e002      	b.n	8000554 <toggleBankAndReset+0x3c>
    } else {
        OBInit.USERConfig = OB_BFB2_ENABLE;
 800054e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000552:	61fb      	str	r3, [r7, #28]
    }
    if (HAL_FLASHEx_OBProgram(&OBInit) != HAL_OK) {
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	4618      	mov	r0, r3
 8000558:	f000 feb6 	bl	80012c8 <HAL_FLASHEx_OBProgram>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d009      	beq.n	8000576 <toggleBankAndReset+0x5e>
        // uint32_t errorCode = HAL_FLASH_GetError();
        while (1) {
            HAL_Delay(1000);
 8000562:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000566:	f000 fb49 	bl	8000bfc <HAL_Delay>
            HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800056a:	2120      	movs	r1, #32
 800056c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000570:	f001 fe62 	bl	8002238 <HAL_GPIO_TogglePin>
            HAL_Delay(1000);
 8000574:	e7f5      	b.n	8000562 <toggleBankAndReset+0x4a>
        }
    }
    if (HAL_FLASH_OB_Launch() != HAL_OK) {
 8000576:	f000 fd47 	bl	8001008 <HAL_FLASH_OB_Launch>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d008      	beq.n	8000592 <toggleBankAndReset+0x7a>
        //uint32_t errorCode = HAL_FLASH_GetError();
        while (1) {
            HAL_Delay(100);
 8000580:	2064      	movs	r0, #100	; 0x64
 8000582:	f000 fb3b 	bl	8000bfc <HAL_Delay>
            HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000586:	2120      	movs	r1, #32
 8000588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800058c:	f001 fe54 	bl	8002238 <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8000590:	e7f6      	b.n	8000580 <toggleBankAndReset+0x68>
        }
    }
    HAL_FLASH_OB_Lock();
 8000592:	f000 fd1d 	bl	8000fd0 <HAL_FLASH_OB_Lock>
    HAL_FLASH_Lock();
 8000596:	f000 fcdb 	bl	8000f50 <HAL_FLASH_Lock>
}
 800059a:	bf00      	nop
 800059c:	3738      	adds	r7, #56	; 0x38
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40022000 	.word	0x40022000

080005a8 <getActiveBank>:

uint8_t getActiveBank() {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08e      	sub	sp, #56	; 0x38
 80005ac:	af00      	add	r7, sp, #0
    FLASH_OBProgramInitTypeDef OBInit;

    HAL_FLASHEx_OBGetConfig(&OBInit);
 80005ae:	463b      	mov	r3, r7
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 ff19 	bl	80013e8 <HAL_FLASHEx_OBGetConfig>

    OBInit.OptionType = OPTIONBYTE_USER;
 80005b6:	2304      	movs	r3, #4
 80005b8:	603b      	str	r3, [r7, #0]
    OBInit.USERType = OB_USER_BFB2;
 80005ba:	2380      	movs	r3, #128	; 0x80
 80005bc:	617b      	str	r3, [r7, #20]

    uint8_t result;
    if (((OBInit.USERConfig) & (OB_BFB2_ENABLE)) == OB_BFB2_ENABLE) {
 80005be:	69bb      	ldr	r3, [r7, #24]
 80005c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d003      	beq.n	80005d0 <getActiveBank+0x28>
    	result = 2;
 80005c8:	2302      	movs	r3, #2
 80005ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80005ce:	e002      	b.n	80005d6 <getActiveBank+0x2e>
    } else {
    	result = 1;
 80005d0:	2301      	movs	r3, #1
 80005d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    }
    return result;
 80005d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3738      	adds	r7, #56	; 0x38
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <HAL_GPIO_EXTI_Callback>:

/* Private typedef -----------------------------------------------------------*/
#define NUM_PAGES 100

/* USER CODE BEGIN PTD */
void HAL_GPIO_EXTI_Callback(uint16_t pin) {
 80005e2:	b590      	push	{r4, r7, lr}
 80005e4:	b08f      	sub	sp, #60	; 0x3c
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	4603      	mov	r3, r0
 80005ea:	80fb      	strh	r3, [r7, #6]
    if (pin == GPIO_PIN_13) {
 80005ec:	88fb      	ldrh	r3, [r7, #6]
 80005ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80005f2:	d14b      	bne.n	800068c <HAL_GPIO_EXTI_Callback+0xaa>

        if (getActiveBank() == 2) {
 80005f4:	f7ff ffd8 	bl	80005a8 <getActiveBank>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b02      	cmp	r3, #2
 80005fc:	d102      	bne.n	8000604 <HAL_GPIO_EXTI_Callback+0x22>
            toggleBankAndReset();
 80005fe:	f7ff ff8b 	bl	8000518 <toggleBankAndReset>
            return;
 8000602:	e043      	b.n	800068c <HAL_GPIO_EXTI_Callback+0xaa>
        }
        FLASH_EraseInitTypeDef erase = { 0 };
 8000604:	f107 0310 	add.w	r3, r7, #16
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
        erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8000612:	2300      	movs	r3, #0
 8000614:	613b      	str	r3, [r7, #16]
        erase.Banks = FLASH_BANK_2;
 8000616:	2302      	movs	r3, #2
 8000618:	617b      	str	r3, [r7, #20]
        erase.NbPages = NUM_PAGES;
 800061a:	2364      	movs	r3, #100	; 0x64
 800061c:	61fb      	str	r3, [r7, #28]
        erase.Page = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]

        HAL_FLASH_Unlock();
 8000622:	f000 fc73 	bl	8000f0c <HAL_FLASH_Unlock>
        uint32_t error;
        HAL_StatusTypeDef status = HAL_FLASHEx_Erase(&erase, &error);
 8000626:	f107 020c 	add.w	r2, r7, #12
 800062a:	f107 0310 	add.w	r3, r7, #16
 800062e:	4611      	mov	r1, r2
 8000630:	4618      	mov	r0, r3
 8000632:	f000 fda7 	bl	8001184 <HAL_FLASHEx_Erase>
 8000636:	4603      	mov	r3, r0
 8000638:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (status != HAL_OK) {
 800063c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000640:	2b00      	cmp	r3, #0
 8000642:	d122      	bne.n	800068a <HAL_GPIO_EXTI_Callback+0xa8>
            return;
        }

        uint8_t *src = (uint8_t*)0x08000000;
 8000644:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000648:	62fb      	str	r3, [r7, #44]	; 0x2c

#define NUM_BYTES       NUM_PAGES * FLASH_PAGE_SIZE
#define NUM_DOUBLEWORDS NUM_BYTES / 8
        for (size_t index = 0; index < NUM_DOUBLEWORDS; index++) {
 800064a:	2300      	movs	r3, #0
 800064c:	637b      	str	r3, [r7, #52]	; 0x34
 800064e:	e015      	b.n	800067c <HAL_GPIO_EXTI_Callback+0x9a>
            uint64_t doubleword = *(uint64_t*)(src + (index * 8));
 8000650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000652:	00db      	lsls	r3, r3, #3
 8000654:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000656:	4413      	add	r3, r2
 8000658:	e9d3 3400 	ldrd	r3, r4, [r3]
 800065c:	e9c7 3408 	strd	r3, r4, [r7, #32]
            HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 0x08040000 + index * 8, doubleword);
 8000660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000662:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 8000666:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800066a:	00d9      	lsls	r1, r3, #3
 800066c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000670:	2000      	movs	r0, #0
 8000672:	f000 fbf5 	bl	8000e60 <HAL_FLASH_Program>
        for (size_t index = 0; index < NUM_DOUBLEWORDS; index++) {
 8000676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000678:	3301      	adds	r3, #1
 800067a:	637b      	str	r3, [r7, #52]	; 0x34
 800067c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800067e:	f5b3 4fc8 	cmp.w	r3, #25600	; 0x6400
 8000682:	d3e5      	bcc.n	8000650 <HAL_GPIO_EXTI_Callback+0x6e>
        }
        toggleBankAndReset();
 8000684:	f7ff ff48 	bl	8000518 <toggleBankAndReset>
 8000688:	e000      	b.n	800068c <HAL_GPIO_EXTI_Callback+0xaa>
            return;
 800068a:	bf00      	nop
    }
}
 800068c:	373c      	adds	r7, #60	; 0x3c
 800068e:	46bd      	mov	sp, r7
 8000690:	bd90      	pop	{r4, r7, pc}

08000692 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	b082      	sub	sp, #8
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000698:	f000 fa3f 	bl	8000b1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069c:	f000 f819 	bl	80006d2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a0:	f000 f8c4 	bl	800082c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80006a4:	f000 f87c 	bl	80007a0 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t bank = getActiveBank();
 80006a8:	f7ff ff7e 	bl	80005a8 <getActiveBank>
 80006ac:	4603      	mov	r3, r0
 80006ae:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80006b0:	2120      	movs	r1, #32
 80006b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b6:	f001 fdbf 	bl	8002238 <HAL_GPIO_TogglePin>
    if (bank == 1) {
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d104      	bne.n	80006ca <main+0x38>
        HAL_Delay(1000);
 80006c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006c4:	f000 fa9a 	bl	8000bfc <HAL_Delay>
 80006c8:	e7f2      	b.n	80006b0 <main+0x1e>
    } else {
        HAL_Delay(250);
 80006ca:	20fa      	movs	r0, #250	; 0xfa
 80006cc:	f000 fa96 	bl	8000bfc <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80006d0:	e7ee      	b.n	80006b0 <main+0x1e>

080006d2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b0a8      	sub	sp, #160	; 0xa0
 80006d6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80006dc:	2238      	movs	r2, #56	; 0x38
 80006de:	2100      	movs	r1, #0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f004 fab5 	bl	8004c50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f6:	463b      	mov	r3, r7
 80006f8:	2254      	movs	r2, #84	; 0x54
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f004 faa7 	bl	8004c50 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000702:	2000      	movs	r0, #0
 8000704:	f001 fdca 	bl	800229c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000708:	2302      	movs	r3, #2
 800070a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000710:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000712:	2340      	movs	r3, #64	; 0x40
 8000714:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000716:	2302      	movs	r3, #2
 8000718:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000722:	2304      	movs	r3, #4
 8000724:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000728:	2355      	movs	r3, #85	; 0x55
 800072a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072e:	2302      	movs	r3, #2
 8000730:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000734:	2302      	movs	r3, #2
 8000736:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800073a:	2302      	movs	r3, #2
 800073c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000744:	4618      	mov	r0, r3
 8000746:	f001 fe4d 	bl	80023e4 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000750:	f000 f8dc 	bl	800090c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2303      	movs	r3, #3
 800075a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8000768:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800076c:	2108      	movs	r1, #8
 800076e:	4618      	mov	r0, r3
 8000770:	f002 f950 	bl	8002a14 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0xac>
  {
    Error_Handler();
 800077a:	f000 f8c7 	bl	800090c <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800077e:	2320      	movs	r3, #32
 8000780:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000782:	2300      	movs	r3, #0
 8000784:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000786:	463b      	mov	r3, r7
 8000788:	4618      	mov	r0, r3
 800078a:	f002 fb5f 	bl	8002e4c <HAL_RCCEx_PeriphCLKConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000794:	f000 f8ba 	bl	800090c <Error_Handler>
  }
}
 8000798:	bf00      	nop
 800079a:	37a0      	adds	r7, #160	; 0xa0
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007a4:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007a6:	4a20      	ldr	r2, [pc, #128]	; (8000828 <MX_LPUART1_UART_Init+0x88>)
 80007a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80007aa:	4b1e      	ldr	r3, [pc, #120]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b1a      	ldr	r3, [pc, #104]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007be:	4b19      	ldr	r3, [pc, #100]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b17      	ldr	r3, [pc, #92]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b16      	ldr	r3, [pc, #88]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007d0:	4b14      	ldr	r3, [pc, #80]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d6:	4b13      	ldr	r3, [pc, #76]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007d8:	2200      	movs	r2, #0
 80007da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80007dc:	4811      	ldr	r0, [pc, #68]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007de:	f002 fd81 	bl	80032e4 <HAL_UART_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80007e8:	f000 f890 	bl	800090c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ec:	2100      	movs	r1, #0
 80007ee:	480d      	ldr	r0, [pc, #52]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 80007f0:	f004 f925 	bl	8004a3e <HAL_UARTEx_SetTxFifoThreshold>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_LPUART1_UART_Init+0x5e>
  {
    Error_Handler();
 80007fa:	f000 f887 	bl	800090c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007fe:	2100      	movs	r1, #0
 8000800:	4808      	ldr	r0, [pc, #32]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 8000802:	f004 f95a 	bl	8004aba <HAL_UARTEx_SetRxFifoThreshold>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
 800080c:	f000 f87e 	bl	800090c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	; (8000824 <MX_LPUART1_UART_Init+0x84>)
 8000812:	f004 f8db 	bl	80049cc <HAL_UARTEx_DisableFifoMode>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_LPUART1_UART_Init+0x80>
  {
    Error_Handler();
 800081c:	f000 f876 	bl	800090c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000048 	.word	0x20000048
 8000828:	40008000 	.word	0x40008000

0800082c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	; 0x28
 8000830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]
 8000840:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b2f      	ldr	r3, [pc, #188]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	4a2e      	ldr	r2, [pc, #184]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084e:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <MX_GPIO_Init+0xd4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	4a28      	ldr	r2, [pc, #160]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000860:	f043 0320 	orr.w	r3, r3, #32
 8000864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000866:	4b26      	ldr	r3, [pc, #152]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	f003 0320 	and.w	r3, r3, #32
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	4b23      	ldr	r3, [pc, #140]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000876:	4a22      	ldr	r2, [pc, #136]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087e:	4b20      	ldr	r3, [pc, #128]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088a:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <MX_GPIO_Init+0xd4>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088e:	4a1c      	ldr	r2, [pc, #112]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000890:	f043 0302 	orr.w	r3, r3, #2
 8000894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000896:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <MX_GPIO_Init+0xd4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2120      	movs	r1, #32
 80008a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008aa:	f001 fcad 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <MX_GPIO_Init+0xd8>)
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4619      	mov	r1, r3
 80008c2:	4811      	ldr	r0, [pc, #68]	; (8000908 <MX_GPIO_Init+0xdc>)
 80008c4:	f001 fb1e 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008c8:	2320      	movs	r3, #32
 80008ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	2301      	movs	r3, #1
 80008ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e2:	f001 fb0f 	bl	8001f04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2100      	movs	r1, #0
 80008ea:	2028      	movs	r0, #40	; 0x28
 80008ec:	f000 fa83 	bl	8000df6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008f0:	2028      	movs	r0, #40	; 0x28
 80008f2:	f000 fa9a 	bl	8000e2a <HAL_NVIC_EnableIRQ>

}
 80008f6:	bf00      	nop
 80008f8:	3728      	adds	r7, #40	; 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000
 8000904:	10110000 	.word	0x10110000
 8000908:	48000800 	.word	0x48000800

0800090c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
	...

0800091c <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000920:	4b05      	ldr	r3, [pc, #20]	; (8000938 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000922:	689b      	ldr	r3, [r3, #8]
 8000924:	4a04      	ldr	r2, [pc, #16]	; (8000938 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000926:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800092a:	6093      	str	r3, [r2, #8]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40007000 	.word	0x40007000

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <HAL_MspInit+0x44>)
 8000944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000946:	4a0e      	ldr	r2, [pc, #56]	; (8000980 <HAL_MspInit+0x44>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6613      	str	r3, [r2, #96]	; 0x60
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <HAL_MspInit+0x44>)
 8000950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <HAL_MspInit+0x44>)
 800095c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800095e:	4a08      	ldr	r2, [pc, #32]	; (8000980 <HAL_MspInit+0x44>)
 8000960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000964:	6593      	str	r3, [r2, #88]	; 0x58
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <HAL_MspInit+0x44>)
 8000968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000972:	f7ff ffd3 	bl	800091c <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40021000 	.word	0x40021000

08000984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	; 0x28
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a17      	ldr	r2, [pc, #92]	; (8000a00 <HAL_UART_MspInit+0x7c>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d128      	bne.n	80009f8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80009a6:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <HAL_UART_MspInit+0x80>)
 80009a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009aa:	4a16      	ldr	r2, [pc, #88]	; (8000a04 <HAL_UART_MspInit+0x80>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	65d3      	str	r3, [r2, #92]	; 0x5c
 80009b2:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <HAL_UART_MspInit+0x80>)
 80009b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <HAL_UART_MspInit+0x80>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	4a10      	ldr	r2, [pc, #64]	; (8000a04 <HAL_UART_MspInit+0x80>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <HAL_UART_MspInit+0x80>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration    
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX 
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80009d6:	230c      	movs	r3, #12
 80009d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009da:	2302      	movs	r3, #2
 80009dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80009e6:	230c      	movs	r3, #12
 80009e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ea:	f107 0314 	add.w	r3, r7, #20
 80009ee:	4619      	mov	r1, r3
 80009f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f4:	f001 fa86 	bl	8001f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80009f8:	bf00      	nop
 80009fa:	3728      	adds	r7, #40	; 0x28
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40008000 	.word	0x40008000
 8000a04:	40021000 	.word	0x40021000

08000a08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
	...

08000a18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000a1e:	2120      	movs	r1, #32
 8000a20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a24:	f001 fc08 	bl	8002238 <HAL_GPIO_TogglePin>
    for (size_t index = 0; index < 400000; index++) {
 8000a28:	2300      	movs	r3, #0
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	e003      	b.n	8000a36 <HardFault_Handler+0x1e>
        asm("nop");
 8000a2e:	bf00      	nop
    for (size_t index = 0; index < 400000; index++) {
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3301      	adds	r3, #1
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a01      	ldr	r2, [pc, #4]	; (8000a40 <HardFault_Handler+0x28>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d9f7      	bls.n	8000a2e <HardFault_Handler+0x16>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000a3e:	e7ee      	b.n	8000a1e <HardFault_Handler+0x6>
 8000a40:	00061a7f 	.word	0x00061a7f

08000a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <MemManage_Handler+0x4>

08000a4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <BusFault_Handler+0x4>

08000a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <UsageFault_Handler+0x4>

08000a56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a84:	f000 f89c 	bl	8000bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000a90:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000a94:	f001 fbea 	bl	800226c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <SystemInit+0x28>)
 8000aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aa6:	4a07      	ldr	r2, [pc, #28]	; (8000ac4 <SystemInit+0x28>)
 8000aa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000aac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ab0:	4b04      	ldr	r3, [pc, #16]	; (8000ac4 <SystemInit+0x28>)
 8000ab2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ab6:	609a      	str	r2, [r3, #8]
#endif
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ac8:	480d      	ldr	r0, [pc, #52]	; (8000b00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480d      	ldr	r0, [pc, #52]	; (8000b04 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ace:	490e      	ldr	r1, [pc, #56]	; (8000b08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad0:	4a0e      	ldr	r2, [pc, #56]	; (8000b0c <LoopForever+0xe>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0b      	ldr	r2, [pc, #44]	; (8000b10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae4:	4c0b      	ldr	r4, [pc, #44]	; (8000b14 <LoopForever+0x16>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000af2:	f7ff ffd3 	bl	8000a9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af6:	f004 f887 	bl	8004c08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000afa:	f7ff fdca 	bl	8000692 <main>

08000afe <LoopForever>:

LoopForever:
    b LoopForever
 8000afe:	e7fe      	b.n	8000afe <LoopForever>
  ldr   r0, =_estack
 8000b00:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b08:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000b0c:	08004cb0 	.word	0x08004cb0
  ldr r2, =_sbss
 8000b10:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000b14:	200000d8 	.word	0x200000d8

08000b18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b18:	e7fe      	b.n	8000b18 <ADC1_2_IRQHandler>

08000b1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b20:	2300      	movs	r3, #0
 8000b22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b24:	2003      	movs	r0, #3
 8000b26:	f000 f95b 	bl	8000de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f000 f80e 	bl	8000b4c <HAL_InitTick>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d002      	beq.n	8000b3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	71fb      	strb	r3, [r7, #7]
 8000b3a:	e001      	b.n	8000b40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b3c:	f7ff fefe 	bl	800093c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b40:	79fb      	ldrb	r3, [r7, #7]

}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
	...

08000b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b54:	2300      	movs	r3, #0
 8000b56:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b58:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <HAL_InitTick+0x68>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d022      	beq.n	8000ba6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b60:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <HAL_InitTick+0x6c>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <HAL_InitTick+0x68>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 f966 	bl	8000e46 <HAL_SYSTICK_Config>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d10f      	bne.n	8000ba0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2b0f      	cmp	r3, #15
 8000b84:	d809      	bhi.n	8000b9a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b86:	2200      	movs	r2, #0
 8000b88:	6879      	ldr	r1, [r7, #4]
 8000b8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b8e:	f000 f932 	bl	8000df6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b92:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <HAL_InitTick+0x70>)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6013      	str	r3, [r2, #0]
 8000b98:	e007      	b.n	8000baa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	73fb      	strb	r3, [r7, #15]
 8000b9e:	e004      	b.n	8000baa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	73fb      	strb	r3, [r7, #15]
 8000ba4:	e001      	b.n	8000baa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000000 	.word	0x20000000
 8000bbc:	20000004 	.word	0x20000004

08000bc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc4:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <HAL_IncTick+0x1c>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <HAL_IncTick+0x20>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4413      	add	r3, r2
 8000bce:	4a03      	ldr	r2, [pc, #12]	; (8000bdc <HAL_IncTick+0x1c>)
 8000bd0:	6013      	str	r3, [r2, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	200000d4 	.word	0x200000d4
 8000be0:	20000008 	.word	0x20000008

08000be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;
 8000be8:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <HAL_GetTick+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200000d4 	.word	0x200000d4

08000bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c04:	f7ff ffee 	bl	8000be4 <HAL_GetTick>
 8000c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c14:	d004      	beq.n	8000c20 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <HAL_Delay+0x40>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c20:	bf00      	nop
 8000c22:	f7ff ffdf 	bl	8000be4 <HAL_GetTick>
 8000c26:	4602      	mov	r2, r0
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	68fa      	ldr	r2, [r7, #12]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d8f7      	bhi.n	8000c22 <HAL_Delay+0x26>
  {
  }
}
 8000c32:	bf00      	nop
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008

08000c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f003 0307 	and.w	r3, r3, #7
 8000c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c50:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <__NVIC_SetPriorityGrouping+0x44>)
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c56:	68ba      	ldr	r2, [r7, #8]
 8000c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c72:	4a04      	ldr	r2, [pc, #16]	; (8000c84 <__NVIC_SetPriorityGrouping+0x44>)
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	60d3      	str	r3, [r2, #12]
}
 8000c78:	bf00      	nop
 8000c7a:	3714      	adds	r7, #20
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c8c:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	0a1b      	lsrs	r3, r3, #8
 8000c92:	f003 0307 	and.w	r3, r3, #7
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	db0b      	blt.n	8000cce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	f003 021f 	and.w	r2, r3, #31
 8000cbc:	4907      	ldr	r1, [pc, #28]	; (8000cdc <__NVIC_EnableIRQ+0x38>)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	095b      	lsrs	r3, r3, #5
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000e100 	.word	0xe000e100

08000ce0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	6039      	str	r1, [r7, #0]
 8000cea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db0a      	blt.n	8000d0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	490c      	ldr	r1, [pc, #48]	; (8000d2c <__NVIC_SetPriority+0x4c>)
 8000cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfe:	0112      	lsls	r2, r2, #4
 8000d00:	b2d2      	uxtb	r2, r2
 8000d02:	440b      	add	r3, r1
 8000d04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d08:	e00a      	b.n	8000d20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	b2da      	uxtb	r2, r3
 8000d0e:	4908      	ldr	r1, [pc, #32]	; (8000d30 <__NVIC_SetPriority+0x50>)
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	f003 030f 	and.w	r3, r3, #15
 8000d16:	3b04      	subs	r3, #4
 8000d18:	0112      	lsls	r2, r2, #4
 8000d1a:	b2d2      	uxtb	r2, r2
 8000d1c:	440b      	add	r3, r1
 8000d1e:	761a      	strb	r2, [r3, #24]
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	e000e100 	.word	0xe000e100
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b089      	sub	sp, #36	; 0x24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f003 0307 	and.w	r3, r3, #7
 8000d46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d48:	69fb      	ldr	r3, [r7, #28]
 8000d4a:	f1c3 0307 	rsb	r3, r3, #7
 8000d4e:	2b04      	cmp	r3, #4
 8000d50:	bf28      	it	cs
 8000d52:	2304      	movcs	r3, #4
 8000d54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	3304      	adds	r3, #4
 8000d5a:	2b06      	cmp	r3, #6
 8000d5c:	d902      	bls.n	8000d64 <NVIC_EncodePriority+0x30>
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	3b03      	subs	r3, #3
 8000d62:	e000      	b.n	8000d66 <NVIC_EncodePriority+0x32>
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d6c:	69bb      	ldr	r3, [r7, #24]
 8000d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d72:	43da      	mvns	r2, r3
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	401a      	ands	r2, r3
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	fa01 f303 	lsl.w	r3, r1, r3
 8000d86:	43d9      	mvns	r1, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d8c:	4313      	orrs	r3, r2
         );
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3724      	adds	r7, #36	; 0x24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
	...

08000d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dac:	d301      	bcc.n	8000db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dae:	2301      	movs	r3, #1
 8000db0:	e00f      	b.n	8000dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000db2:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <SysTick_Config+0x40>)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3b01      	subs	r3, #1
 8000db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dba:	210f      	movs	r1, #15
 8000dbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dc0:	f7ff ff8e 	bl	8000ce0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc4:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <SysTick_Config+0x40>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dca:	4b04      	ldr	r3, [pc, #16]	; (8000ddc <SysTick_Config+0x40>)
 8000dcc:	2207      	movs	r2, #7
 8000dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	e000e010 	.word	0xe000e010

08000de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f7ff ff29 	bl	8000c40 <__NVIC_SetPriorityGrouping>
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
 8000e02:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e04:	f7ff ff40 	bl	8000c88 <__NVIC_GetPriorityGrouping>
 8000e08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	68b9      	ldr	r1, [r7, #8]
 8000e0e:	6978      	ldr	r0, [r7, #20]
 8000e10:	f7ff ff90 	bl	8000d34 <NVIC_EncodePriority>
 8000e14:	4602      	mov	r2, r0
 8000e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff ff5f 	bl	8000ce0 <__NVIC_SetPriority>
}
 8000e22:	bf00      	nop
 8000e24:	3718      	adds	r7, #24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	4603      	mov	r3, r0
 8000e32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ff33 	bl	8000ca4 <__NVIC_EnableIRQ>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ffa4 	bl	8000d9c <SysTick_Config>
 8000e54:	4603      	mov	r3, r0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e72:	4b24      	ldr	r3, [pc, #144]	; (8000f04 <HAL_FLASH_Program+0xa4>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d101      	bne.n	8000e7e <HAL_FLASH_Program+0x1e>
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	e03e      	b.n	8000efc <HAL_FLASH_Program+0x9c>
 8000e7e:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <HAL_FLASH_Program+0xa4>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000e84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e88:	f000 f8d0 	bl	800102c <FLASH_WaitForLastOperation>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8000e90:	7dfb      	ldrb	r3, [r7, #23]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d12e      	bne.n	8000ef4 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <HAL_FLASH_Program+0xa4>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d107      	bne.n	8000eb2 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8000ea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ea6:	68b8      	ldr	r0, [r7, #8]
 8000ea8:	f000 f914 	bl	80010d4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8000eac:	2301      	movs	r3, #1
 8000eae:	613b      	str	r3, [r7, #16]
 8000eb0:	e010      	b.n	8000ed4 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d002      	beq.n	8000ebe <HAL_FLASH_Program+0x5e>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d10a      	bne.n	8000ed4 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	68b8      	ldr	r0, [r7, #8]
 8000ec4:	f000 f92a 	bl	800111c <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d102      	bne.n	8000ed4 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8000ece:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000ed2:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000ed4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ed8:	f000 f8a8 	bl	800102c <FLASH_WaitForLastOperation>
 8000edc:	4603      	mov	r3, r0
 8000ede:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d006      	beq.n	8000ef4 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <HAL_FLASH_Program+0xa8>)
 8000ee8:	695a      	ldr	r2, [r3, #20]
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	43db      	mvns	r3, r3
 8000eee:	4906      	ldr	r1, [pc, #24]	; (8000f08 <HAL_FLASH_Program+0xa8>)
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <HAL_FLASH_Program+0xa4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8000efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2000000c 	.word	0x2000000c
 8000f08:	40022000 	.word	0x40022000

08000f0c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000f12:	2300      	movs	r3, #0
 8000f14:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <HAL_FLASH_Unlock+0x38>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	da0b      	bge.n	8000f36 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <HAL_FLASH_Unlock+0x38>)
 8000f20:	4a09      	ldr	r2, [pc, #36]	; (8000f48 <HAL_FLASH_Unlock+0x3c>)
 8000f22:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000f24:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <HAL_FLASH_Unlock+0x38>)
 8000f26:	4a09      	ldr	r2, [pc, #36]	; (8000f4c <HAL_FLASH_Unlock+0x40>)
 8000f28:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <HAL_FLASH_Unlock+0x38>)
 8000f2c:	695b      	ldr	r3, [r3, #20]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	da01      	bge.n	8000f36 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000f36:	79fb      	ldrb	r3, [r7, #7]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	40022000 	.word	0x40022000
 8000f48:	45670123 	.word	0x45670123
 8000f4c:	cdef89ab 	.word	0xcdef89ab

08000f50 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000f5a:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <HAL_FLASH_Lock+0x30>)
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <HAL_FLASH_Lock+0x30>)
 8000f60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f64:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HAL_FLASH_Lock+0x30>)
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	da01      	bge.n	8000f72 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8000f72:	79fb      	ldrb	r3, [r7, #7]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	40022000 	.word	0x40022000

08000f84 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HAL_FLASH_OB_Unlock+0x40>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d00d      	beq.n	8000fb6 <HAL_FLASH_OB_Unlock+0x32>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <HAL_FLASH_OB_Unlock+0x40>)
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <HAL_FLASH_OB_Unlock+0x44>)
 8000f9e:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <HAL_FLASH_OB_Unlock+0x40>)
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <HAL_FLASH_OB_Unlock+0x48>)
 8000fa4:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 8000fa6:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <HAL_FLASH_OB_Unlock+0x40>)
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_FLASH_OB_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	40022000 	.word	0x40022000
 8000fc8:	08192a3b 	.word	0x08192a3b
 8000fcc:	4c5d6e7f 	.word	0x4c5d6e7f

08000fd0 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	71fb      	strb	r3, [r7, #7]

  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HAL_FLASH_OB_Lock+0x34>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	4a09      	ldr	r2, [pc, #36]	; (8001004 <HAL_FLASH_OB_Lock+0x34>)
 8000fe0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000fe4:	6153      	str	r3, [r2, #20]

  /* Verify option bytes are locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 8000fe6:	4b07      	ldr	r3, [pc, #28]	; (8001004 <HAL_FLASH_OB_Lock+0x34>)
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <HAL_FLASH_OB_Lock+0x26>
  {
    status = HAL_OK;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	40022000 	.word	0x40022000

08001008 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <HAL_FLASH_OB_Launch+0x20>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	4a05      	ldr	r2, [pc, #20]	; (8001028 <HAL_FLASH_OB_Launch+0x20>)
 8001012:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001016:	6153      	str	r3, [r2, #20]

  /* Wait for last operation to be completed */
  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 8001018:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800101c:	f000 f806 	bl	800102c <FLASH_WaitForLastOperation>
 8001020:	4603      	mov	r3, r0
}
 8001022:	4618      	mov	r0, r3
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40022000 	.word	0x40022000

0800102c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff fdd6 	bl	8000be4 <HAL_GetTick>
 8001038:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800103a:	e009      	b.n	8001050 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 800103c:	f7ff fdd2 	bl	8000be4 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	429a      	cmp	r2, r3
 800104a:	d201      	bcs.n	8001050 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e038      	b.n	80010c2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001050:	4b1e      	ldr	r3, [pc, #120]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800105c:	d0ee      	beq.n	800103c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800105e:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 8001060:	691a      	ldr	r2, [r3, #16]
 8001062:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001066:	4013      	ands	r3, r2
 8001068:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d01e      	beq.n	80010ae <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8001070:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <FLASH_WaitForLastOperation+0xa4>)
 8001072:	685a      	ldr	r2, [r3, #4]
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	4313      	orrs	r3, r2
 8001078:	4a15      	ldr	r2, [pc, #84]	; (80010d0 <FLASH_WaitForLastOperation+0xa4>)
 800107a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d007      	beq.n	8001096 <FLASH_WaitForLastOperation+0x6a>
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 8001088:	699a      	ldr	r2, [r3, #24]
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001090:	490e      	ldr	r1, [pc, #56]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 8001092:	4313      	orrs	r3, r2
 8001094:	618b      	str	r3, [r1, #24]
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d004      	beq.n	80010aa <FLASH_WaitForLastOperation+0x7e>
 80010a0:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80010a8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e009      	b.n	80010c2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80010ae:	4b07      	ldr	r3, [pc, #28]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d102      	bne.n	80010c0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80010ba:	4b04      	ldr	r3, [pc, #16]	; (80010cc <FLASH_WaitForLastOperation+0xa0>)
 80010bc:	2201      	movs	r2, #1
 80010be:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40022000 	.word	0x40022000
 80010d0:	2000000c 	.word	0x2000000c

080010d4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80010d4:	b490      	push	{r4, r7}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80010e0:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <FLASH_Program_DoubleWord+0x44>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a0c      	ldr	r2, [pc, #48]	; (8001118 <FLASH_Program_DoubleWord+0x44>)
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80010f2:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80010f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80010fa:	f04f 0300 	mov.w	r3, #0
 80010fe:	f04f 0400 	mov.w	r4, #0
 8001102:	0013      	movs	r3, r2
 8001104:	2400      	movs	r4, #0
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	3204      	adds	r2, #4
 800110a:	6013      	str	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bc90      	pop	{r4, r7}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	40022000 	.word	0x40022000

0800111c <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001126:	2340      	movs	r3, #64	; 0x40
 8001128:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001132:	4b13      	ldr	r3, [pc, #76]	; (8001180 <FLASH_Program_Fast+0x64>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	4a12      	ldr	r2, [pc, #72]	; (8001180 <FLASH_Program_Fast+0x64>)
 8001138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800113c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800113e:	f3ef 8310 	mrs	r3, PRIMASK
 8001142:	60fb      	str	r3, [r7, #12]
  return(result);
 8001144:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001146:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001148:	b672      	cpsid	i
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	3304      	adds	r3, #4
 8001156:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	3304      	adds	r3, #4
 800115c:	617b      	str	r3, [r7, #20]
    row_index--;
 800115e:	7ffb      	ldrb	r3, [r7, #31]
 8001160:	3b01      	subs	r3, #1
 8001162:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8001164:	7ffb      	ldrb	r3, [r7, #31]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1ef      	bne.n	800114a <FLASH_Program_Fast+0x2e>
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	f383 8810 	msr	PRIMASK, r3

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001174:	bf00      	nop
 8001176:	3724      	adds	r7, #36	; 0x24
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	40022000 	.word	0x40022000

08001184 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800118e:	4b4c      	ldr	r3, [pc, #304]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d101      	bne.n	800119a <HAL_FLASHEx_Erase+0x16>
 8001196:	2302      	movs	r3, #2
 8001198:	e08d      	b.n	80012b6 <HAL_FLASHEx_Erase+0x132>
 800119a:	4b49      	ldr	r3, [pc, #292]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 800119c:	2201      	movs	r2, #1
 800119e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011a4:	f7ff ff42 	bl	800102c <FLASH_WaitForLastOperation>
 80011a8:	4603      	mov	r3, r0
 80011aa:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d17d      	bne.n	80012ae <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011b2:	4b43      	ldr	r3, [pc, #268]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80011b8:	4b42      	ldr	r3, [pc, #264]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d019      	beq.n	80011f8 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80011c4:	4b3f      	ldr	r3, [pc, #252]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a3e      	ldr	r2, [pc, #248]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011ca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80011ce:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80011d0:	4b3c      	ldr	r3, [pc, #240]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d009      	beq.n	80011f0 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80011dc:	4b39      	ldr	r3, [pc, #228]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a38      	ldr	r2, [pc, #224]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80011e6:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80011e8:	4b35      	ldr	r3, [pc, #212]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 80011ea:	2203      	movs	r2, #3
 80011ec:	771a      	strb	r2, [r3, #28]
 80011ee:	e016      	b.n	800121e <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80011f0:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	771a      	strb	r2, [r3, #28]
 80011f6:	e012      	b.n	800121e <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80011f8:	4b32      	ldr	r3, [pc, #200]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001200:	2b00      	cmp	r3, #0
 8001202:	d009      	beq.n	8001218 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001204:	4b2f      	ldr	r3, [pc, #188]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a2e      	ldr	r2, [pc, #184]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 800120a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800120e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 8001212:	2202      	movs	r2, #2
 8001214:	771a      	strb	r2, [r3, #28]
 8001216:	e002      	b.n	800121e <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 800121a:	2200      	movs	r2, #0
 800121c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d113      	bne.n	800124e <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f94c 	bl	80014c8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001230:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001234:	f7ff fefa 	bl	800102c <FLASH_WaitForLastOperation>
 8001238:	4603      	mov	r3, r0
 800123a:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800123c:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	4a20      	ldr	r2, [pc, #128]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 8001242:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001246:	f023 0304 	bic.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
 800124c:	e02d      	b.n	80012aa <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001254:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	e01d      	b.n	800129a <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	4619      	mov	r1, r3
 8001264:	68b8      	ldr	r0, [r7, #8]
 8001266:	f000 f967 	bl	8001538 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800126a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800126e:	f7ff fedd 	bl	800102c <FLASH_WaitForLastOperation>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	4a12      	ldr	r2, [pc, #72]	; (80012c4 <HAL_FLASHEx_Erase+0x140>)
 800127c:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8001280:	f023 0302 	bic.w	r3, r3, #2
 8001284:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	68ba      	ldr	r2, [r7, #8]
 8001290:	601a      	str	r2, [r3, #0]
          break;
 8001292:	e00a      	b.n	80012aa <HAL_FLASHEx_Erase+0x126>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	3301      	adds	r3, #1
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	689a      	ldr	r2, [r3, #8]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d3d9      	bcc.n	800125e <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80012aa:	f000 f989 	bl	80015c0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80012ae:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <HAL_FLASHEx_Erase+0x13c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]

  return status;
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000000c 	.word	0x2000000c
 80012c4:	40022000 	.word	0x40022000

080012c8 <HAL_FLASHEx_OBProgram>:
  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012d0:	2300      	movs	r3, #0
 80012d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80012d4:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <HAL_FLASHEx_OBProgram+0x11c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d101      	bne.n	80012e0 <HAL_FLASHEx_OBProgram+0x18>
 80012dc:	2302      	movs	r3, #2
 80012de:	e07d      	b.n	80013dc <HAL_FLASHEx_OBProgram+0x114>
 80012e0:	4b40      	ldr	r3, [pc, #256]	; (80013e4 <HAL_FLASHEx_OBProgram+0x11c>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	701a      	strb	r2, [r3, #0]

  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80012e6:	4b3f      	ldr	r3, [pc, #252]	; (80013e4 <HAL_FLASHEx_OBProgram+0x11c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	605a      	str	r2, [r3, #4]

  /* Write protection configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d00d      	beq.n	8001314 <HAL_FLASHEx_OBProgram+0x4c>
  {
    /* Configure of Write protection on the selected area */
    if (FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6858      	ldr	r0, [r3, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6899      	ldr	r1, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	461a      	mov	r2, r3
 8001306:	f000 f99f 	bl	8001648 <FLASH_OB_WRPConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_FLASHEx_OBProgram+0x4c>
    {
      status = HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Read protection configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	2b00      	cmp	r3, #0
 800131e:	d009      	beq.n	8001334 <HAL_FLASHEx_OBProgram+0x6c>
  {
    /* Configure the Read protection level */
    if (FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f9d9 	bl	80016dc <FLASH_OB_RDPConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_FLASHEx_OBProgram+0x6c>
    {
      status = HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* User Configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00c      	beq.n	800135a <HAL_FLASHEx_OBProgram+0x92>
  {
    /* Configure the user option bytes */
    if (FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	695a      	ldr	r2, [r3, #20]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	4619      	mov	r1, r3
 800134a:	4610      	mov	r0, r2
 800134c:	f000 f9ee 	bl	800172c <FLASH_OB_UserConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <HAL_FLASHEx_OBProgram+0x92>
    {
      status = HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* PCROP Configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	2b00      	cmp	r3, #0
 8001364:	d013      	beq.n	800138e <HAL_FLASHEx_OBProgram+0xc6>
  {
    if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a1a      	ldr	r2, [r3, #32]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	429a      	cmp	r2, r3
 8001370:	d00d      	beq.n	800138e <HAL_FLASHEx_OBProgram+0xc6>
    {
      /* Configure the Proprietary code readout protection */
      if (FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	69d8      	ldr	r0, [r3, #28]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a19      	ldr	r1, [r3, #32]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137e:	461a      	mov	r2, r3
 8001380:	f000 faf4 	bl	800196c <FLASH_OB_PCROPConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_FLASHEx_OBProgram+0xc6>
      {
        status = HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  /* Securable memory Configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_SEC) != 0U)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0320 	and.w	r3, r3, #32
 8001396:	2b00      	cmp	r3, #0
 8001398:	d00c      	beq.n	80013b4 <HAL_FLASHEx_OBProgram+0xec>
  {
    /* Configure the securable memory area */
    if (FLASH_OB_SecMemConfig(pOBInit->SecBank, pOBInit->SecSize) != HAL_OK)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f000 fbdb 	bl	8001b60 <FLASH_OB_SecMemConfig>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <HAL_FLASHEx_OBProgram+0xec>
    {
      status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Boot Entry Point Configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_BOOT_LOCK) != 0U)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0310 	and.w	r3, r3, #16
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d009      	beq.n	80013d4 <HAL_FLASHEx_OBProgram+0x10c>
  {
    /* Configure the boot unique entry point option */
    if (FLASH_OB_BootLockConfig(pOBInit->BootEntryPoint) != HAL_OK)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 fc03 	bl	8001bd0 <FLASH_OB_BootLockConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <HAL_FLASHEx_OBProgram+0x10c>
    {
      status = HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80013d4:	4b03      	ldr	r3, [pc, #12]	; (80013e4 <HAL_FLASHEx_OBProgram+0x11c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	701a      	strb	r2, [r3, #0]

  return status;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	2000000c 	.word	0x2000000c

080013e8 <HAL_FLASHEx_OBGetConfig>:
  * @note   The fields pOBInit->WRPArea and pOBInit->PCROPConfig should indicate
  *         which area is requested for the WRP and PCROP, else no information will be returned.
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2206      	movs	r2, #6
 80013f4:	601a      	str	r2, [r3, #0]

#if defined (FLASH_OPTR_DBANK)
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00b      	beq.n	8001416 <HAL_FLASHEx_OBGetConfig+0x2e>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d007      	beq.n	8001416 <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800140a:	2b02      	cmp	r3, #2
 800140c:	d003      	beq.n	8001416 <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b04      	cmp	r3, #4
 8001414:	d10f      	bne.n	8001436 <HAL_FLASHEx_OBGetConfig+0x4e>
#else
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f043 0201 	orr.w	r2, r3, #1
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6858      	ldr	r0, [r3, #4]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f103 0108 	add.w	r1, r3, #8
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	330c      	adds	r3, #12
 8001430:	461a      	mov	r2, r3
 8001432:	f000 fc21 	bl	8001c78 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8001436:	f000 fc71 	bl	8001d1c <FLASH_OB_GetRDP>
 800143a:	4602      	mov	r2, r0
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	611a      	str	r2, [r3, #16]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8001440:	f000 fc84 	bl	8001d4c <FLASH_OB_GetUser>
 8001444:	4602      	mov	r2, r0
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	619a      	str	r2, [r3, #24]

#if defined (FLASH_OPTR_DBANK)
  if ((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d003      	beq.n	800145a <HAL_FLASHEx_OBGetConfig+0x72>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	2b02      	cmp	r3, #2
 8001458:	d110      	bne.n	800147c <HAL_FLASHEx_OBGetConfig+0x94>
#else
  if (pOBInit->PCROPConfig == FLASH_BANK_1)
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_PCROP;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f043 0208 	orr.w	r2, r3, #8
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	601a      	str	r2, [r3, #0]
    /* Get the Proprietary code readout protection */
    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f103 001c 	add.w	r0, r3, #28
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f103 0120 	add.w	r1, r3, #32
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	3324      	adds	r3, #36	; 0x24
 8001476:	461a      	mov	r2, r3
 8001478:	f000 fc7c 	bl	8001d74 <FLASH_OB_GetPCROP>
  }

  pOBInit->OptionType |= OPTIONBYTE_BOOT_LOCK;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f043 0210 	orr.w	r2, r3, #16
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	601a      	str	r2, [r3, #0]

  /* Get the boot entry point */
  pOBInit->BootEntryPoint = FLASH_OB_GetBootLock();
 8001488:	f000 fbe8 	bl	8001c5c <FLASH_OB_GetBootLock>
 800148c:	4602      	mov	r2, r0
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	629a      	str	r2, [r3, #40]	; 0x28

  /* Get the securable memory area configuration */
#if defined (FLASH_OPTR_DBANK)
  if ((pOBInit->SecBank == FLASH_BANK_1) || (pOBInit->SecBank == FLASH_BANK_2))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001496:	2b01      	cmp	r3, #1
 8001498:	d003      	beq.n	80014a2 <HAL_FLASHEx_OBGetConfig+0xba>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d10d      	bne.n	80014be <HAL_FLASHEx_OBGetConfig+0xd6>
#else
  if (pOBInit->SecBank == FLASH_BANK_1)
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_SEC;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f043 0220 	orr.w	r2, r3, #32
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	601a      	str	r2, [r3, #0]
    FLASH_OB_GetSecMem(pOBInit->SecBank, &(pOBInit->SecSize));
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3330      	adds	r3, #48	; 0x30
 80014b6:	4619      	mov	r1, r3
 80014b8:	4610      	mov	r0, r2
 80014ba:	f000 fbb1 	bl	8001c20 <FLASH_OB_GetSecMem>
  }
}
 80014be:	bf00      	nop
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80014d0:	4b18      	ldr	r3, [pc, #96]	; (8001534 <FLASH_MassErase+0x6c>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d016      	beq.n	800150a <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d005      	beq.n	80014f2 <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80014e6:	4b13      	ldr	r3, [pc, #76]	; (8001534 <FLASH_MassErase+0x6c>)
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <FLASH_MassErase+0x6c>)
 80014ec:	f043 0304 	orr.w	r3, r3, #4
 80014f0:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d00e      	beq.n	800151a <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80014fc:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <FLASH_MassErase+0x6c>)
 80014fe:	695b      	ldr	r3, [r3, #20]
 8001500:	4a0c      	ldr	r2, [pc, #48]	; (8001534 <FLASH_MassErase+0x6c>)
 8001502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001506:	6153      	str	r3, [r2, #20]
 8001508:	e007      	b.n	800151a <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <FLASH_MassErase+0x6c>)
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	4a09      	ldr	r2, [pc, #36]	; (8001534 <FLASH_MassErase+0x6c>)
 8001510:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800151a:	4b06      	ldr	r3, [pc, #24]	; (8001534 <FLASH_MassErase+0x6c>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4a05      	ldr	r2, [pc, #20]	; (8001534 <FLASH_MassErase+0x6c>)
 8001520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001524:	6153      	str	r3, [r2, #20]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40022000 	.word	0x40022000

08001538 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8001542:	4b1e      	ldr	r3, [pc, #120]	; (80015bc <FLASH_PageErase+0x84>)
 8001544:	6a1b      	ldr	r3, [r3, #32]
 8001546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d106      	bne.n	800155c <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800154e:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <FLASH_PageErase+0x84>)
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	4a1a      	ldr	r2, [pc, #104]	; (80015bc <FLASH_PageErase+0x84>)
 8001554:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001558:	6153      	str	r3, [r2, #20]
 800155a:	e011      	b.n	8001580 <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	2b00      	cmp	r3, #0
 8001564:	d006      	beq.n	8001574 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8001566:	4b15      	ldr	r3, [pc, #84]	; (80015bc <FLASH_PageErase+0x84>)
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	4a14      	ldr	r2, [pc, #80]	; (80015bc <FLASH_PageErase+0x84>)
 800156c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001570:	6153      	str	r3, [r2, #20]
 8001572:	e005      	b.n	8001580 <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <FLASH_PageErase+0x84>)
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	4a10      	ldr	r2, [pc, #64]	; (80015bc <FLASH_PageErase+0x84>)
 800157a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800157e:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8001580:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <FLASH_PageErase+0x84>)
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8001590:	490a      	ldr	r1, [pc, #40]	; (80015bc <FLASH_PageErase+0x84>)
 8001592:	4313      	orrs	r3, r2
 8001594:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001596:	4b09      	ldr	r3, [pc, #36]	; (80015bc <FLASH_PageErase+0x84>)
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	4a08      	ldr	r2, [pc, #32]	; (80015bc <FLASH_PageErase+0x84>)
 800159c:	f043 0302 	orr.w	r3, r3, #2
 80015a0:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <FLASH_PageErase+0x84>)
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <FLASH_PageErase+0x84>)
 80015a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ac:	6153      	str	r3, [r2, #20]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40022000 	.word	0x40022000

080015c0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80015c6:	4b1e      	ldr	r3, [pc, #120]	; (8001640 <FLASH_FlushCaches+0x80>)
 80015c8:	7f1b      	ldrb	r3, [r3, #28]
 80015ca:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d002      	beq.n	80015d8 <FLASH_FlushCaches+0x18>
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	2b03      	cmp	r3, #3
 80015d6:	d111      	bne.n	80015fc <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80015d8:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <FLASH_FlushCaches+0x84>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a19      	ldr	r2, [pc, #100]	; (8001644 <FLASH_FlushCaches+0x84>)
 80015de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b17      	ldr	r3, [pc, #92]	; (8001644 <FLASH_FlushCaches+0x84>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a16      	ldr	r2, [pc, #88]	; (8001644 <FLASH_FlushCaches+0x84>)
 80015ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015ee:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015f0:	4b14      	ldr	r3, [pc, #80]	; (8001644 <FLASH_FlushCaches+0x84>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a13      	ldr	r2, [pc, #76]	; (8001644 <FLASH_FlushCaches+0x84>)
 80015f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015fa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d002      	beq.n	8001608 <FLASH_FlushCaches+0x48>
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2b03      	cmp	r3, #3
 8001606:	d111      	bne.n	800162c <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001608:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <FLASH_FlushCaches+0x84>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a0d      	ldr	r2, [pc, #52]	; (8001644 <FLASH_FlushCaches+0x84>)
 800160e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <FLASH_FlushCaches+0x84>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a0a      	ldr	r2, [pc, #40]	; (8001644 <FLASH_FlushCaches+0x84>)
 800161a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800161e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <FLASH_FlushCaches+0x84>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a07      	ldr	r2, [pc, #28]	; (8001644 <FLASH_FlushCaches+0x84>)
 8001626:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800162a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <FLASH_FlushCaches+0x80>)
 800162e:	2200      	movs	r2, #0
 8001630:	771a      	strb	r2, [r3, #28]
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	2000000c 	.word	0x2000000c
 8001644:	40022000 	.word	0x40022000

08001648 <FLASH_OB_WRPConfig>:
  * @param  WRDPEndOffset specifies the end page of the write protected area.
  *         This parameter can be page number between WRPStartOffset and (max number of pages in the bank - 1).
  * @retval HAL_Status
  */
static HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRDPEndOffset));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001654:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001658:	f7ff fce8 	bl	800102c <FLASH_WaitForLastOperation>
 800165c:	4603      	mov	r3, r0
 800165e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001660:	7dfb      	ldrb	r3, [r7, #23]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d132      	bne.n	80016cc <FLASH_OB_WRPConfig+0x84>
  {
    /* Configure the write protected area */
    if (WRPArea == OB_WRPAREA_BANK1_AREAA)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d106      	bne.n	800167a <FLASH_OB_WRPConfig+0x32>
    {
      FLASH->WRP1AR = ((WRDPEndOffset << FLASH_WRP1AR_WRP1A_END_Pos) | WRPStartOffset);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	041a      	lsls	r2, r3, #16
 8001670:	4919      	ldr	r1, [pc, #100]	; (80016d8 <FLASH_OB_WRPConfig+0x90>)
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	4313      	orrs	r3, r2
 8001676:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001678:	e01c      	b.n	80016b4 <FLASH_OB_WRPConfig+0x6c>
    }
    else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d106      	bne.n	800168e <FLASH_OB_WRPConfig+0x46>
    {
      FLASH->WRP1BR = ((WRDPEndOffset << FLASH_WRP1BR_WRP1B_END_Pos) | WRPStartOffset);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	041a      	lsls	r2, r3, #16
 8001684:	4914      	ldr	r1, [pc, #80]	; (80016d8 <FLASH_OB_WRPConfig+0x90>)
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	4313      	orrs	r3, r2
 800168a:	630b      	str	r3, [r1, #48]	; 0x30
 800168c:	e012      	b.n	80016b4 <FLASH_OB_WRPConfig+0x6c>
    }
#if defined (FLASH_OPTR_DBANK)
    else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2b02      	cmp	r3, #2
 8001692:	d106      	bne.n	80016a2 <FLASH_OB_WRPConfig+0x5a>
    {
      FLASH->WRP2AR = ((WRDPEndOffset << FLASH_WRP2AR_WRP2A_END_Pos) | WRPStartOffset);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	041a      	lsls	r2, r3, #16
 8001698:	490f      	ldr	r1, [pc, #60]	; (80016d8 <FLASH_OB_WRPConfig+0x90>)
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	4313      	orrs	r3, r2
 800169e:	64cb      	str	r3, [r1, #76]	; 0x4c
 80016a0:	e008      	b.n	80016b4 <FLASH_OB_WRPConfig+0x6c>
    }
    else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d105      	bne.n	80016b4 <FLASH_OB_WRPConfig+0x6c>
    {
      FLASH->WRP2BR = ((WRDPEndOffset << FLASH_WRP2BR_WRP2B_END_Pos) | WRPStartOffset);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	041a      	lsls	r2, r3, #16
 80016ac:	490a      	ldr	r1, [pc, #40]	; (80016d8 <FLASH_OB_WRPConfig+0x90>)
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	650b      	str	r3, [r1, #80]	; 0x50
    {
      /* Nothing to do */
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <FLASH_OB_WRPConfig+0x90>)
 80016b6:	695b      	ldr	r3, [r3, #20]
 80016b8:	4a07      	ldr	r2, [pc, #28]	; (80016d8 <FLASH_OB_WRPConfig+0x90>)
 80016ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016be:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016c4:	f7ff fcb2 	bl	800102c <FLASH_WaitForLastOperation>
 80016c8:	4603      	mov	r3, r0
 80016ca:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80016cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40022000 	.word	0x40022000

080016dc <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval HAL_Status
  */
static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016e8:	f7ff fca0 	bl	800102c <FLASH_WaitForLastOperation>
 80016ec:	4603      	mov	r3, r0
 80016ee:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d113      	bne.n	800171e <FLASH_OB_RDPConfig+0x42>
  {
    /* Configure the RDP level in the option bytes register */
    MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 80016f6:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <FLASH_OB_RDPConfig+0x4c>)
 80016f8:	6a1b      	ldr	r3, [r3, #32]
 80016fa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80016fe:	490a      	ldr	r1, [pc, #40]	; (8001728 <FLASH_OB_RDPConfig+0x4c>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4313      	orrs	r3, r2
 8001704:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8001706:	4b08      	ldr	r3, [pc, #32]	; (8001728 <FLASH_OB_RDPConfig+0x4c>)
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	4a07      	ldr	r2, [pc, #28]	; (8001728 <FLASH_OB_RDPConfig+0x4c>)
 800170c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001710:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001712:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001716:	f7ff fc89 	bl	800102c <FLASH_WaitForLastOperation>
 800171a:	4603      	mov	r3, r0
 800171c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800171e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40022000 	.word	0x40022000

0800172c <FLASH_OB_UserConfig>:
  *         @ref FLASH_OB_USER_NRST_MODE, @ref FLASH_OB_USER_INTERNAL_RESET_HOLDER
  * @note   (*) availability depends on devices
  * @retval HAL_Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800173e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001742:	f7ff fc73 	bl	800102c <FLASH_WaitForLastOperation>
 8001746:	4603      	mov	r3, r0
 8001748:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	2b00      	cmp	r3, #0
 800174e:	f040 8105 	bne.w	800195c <FLASH_OB_UserConfig+0x230>
  {
    if ((UserType & OB_USER_BOR_LEV) != 0U)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	2b00      	cmp	r3, #0
 800175a:	d009      	beq.n	8001770 <FLASH_OB_UserConfig+0x44>
    {
      /* BOR level option byte should be modified */
      assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

      /* Set value and mask for BOR level option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	4313      	orrs	r3, r2
 8001766:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800176e:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_nRST_STOP) != 0U)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d009      	beq.n	800178e <FLASH_OB_UserConfig+0x62>
    {
      /* nRST_STOP option byte should be modified */
      assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

      /* Set value and mask for nRST_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	4313      	orrs	r3, r2
 8001784:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800178c:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_nRST_STDBY) != 0U)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f003 0304 	and.w	r3, r3, #4
 8001794:	2b00      	cmp	r3, #0
 8001796:	d009      	beq.n	80017ac <FLASH_OB_UserConfig+0x80>
    {
      /* nRST_STDBY option byte should be modified */
      assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

      /* Set value and mask for nRST_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017aa:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_nRST_SHDW) != 0U)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d009      	beq.n	80017ca <FLASH_OB_UserConfig+0x9e>
    {
      /* nRST_SHDW option byte should be modified */
      assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

      /* Set value and mask for nRST_SHDW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	4313      	orrs	r3, r2
 80017c0:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017c8:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_IWDG_SW) != 0U)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d009      	beq.n	80017e8 <FLASH_OB_UserConfig+0xbc>
    {
      /* IWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

      /* Set value and mask for IWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	4313      	orrs	r3, r2
 80017de:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017e6:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_IWDG_STOP) != 0U)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f003 0310 	and.w	r3, r3, #16
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d009      	beq.n	8001806 <FLASH_OB_UserConfig+0xda>
    {
      /* IWDG_STOP option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

      /* Set value and mask for IWDG_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001804:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_IWDG_STDBY) != 0U)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f003 0320 	and.w	r3, r3, #32
 800180c:	2b00      	cmp	r3, #0
 800180e:	d009      	beq.n	8001824 <FLASH_OB_UserConfig+0xf8>
    {
      /* IWDG_STDBY option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

      /* Set value and mask for IWDG_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	4313      	orrs	r3, r2
 800181a:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001822:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_WWDG_SW) != 0U)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800182a:	2b00      	cmp	r3, #0
 800182c:	d009      	beq.n	8001842 <FLASH_OB_UserConfig+0x116>
    {
      /* WWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

      /* Set value and mask for WWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	4313      	orrs	r3, r2
 8001838:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001840:	613b      	str	r3, [r7, #16]
    }

#if defined (FLASH_OPTR_BFB2)
    if ((UserType & OB_USER_BFB2) != 0U)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001848:	2b00      	cmp	r3, #0
 800184a:	d009      	beq.n	8001860 <FLASH_OB_UserConfig+0x134>
    {
      /* BFB2 option byte should be modified */
      assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2));

      /* Set value and mask for BFB2 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001852:	697a      	ldr	r2, [r7, #20]
 8001854:	4313      	orrs	r3, r2
 8001856:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BFB2;
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800185e:	613b      	str	r3, [r7, #16]
    }
#endif

    if ((UserType & OB_USER_nBOOT1) != 0U)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001866:	2b00      	cmp	r3, #0
 8001868:	d009      	beq.n	800187e <FLASH_OB_UserConfig+0x152>
    {
      /* nBOOT1 option byte should be modified */
      assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1));

      /* Set value and mask for nBOOT1 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	4313      	orrs	r3, r2
 8001874:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nBOOT1;
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800187c:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_SRAM_PE) != 0U)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001884:	2b00      	cmp	r3, #0
 8001886:	d009      	beq.n	800189c <FLASH_OB_UserConfig+0x170>
    {
      /* SRAM_PE option byte should be modified */
      assert_param(IS_OB_USER_SRAM_PARITY(UserConfig & FLASH_OPTR_SRAM_PE));

      /* Set value and mask for SRAM_PE option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM_PE);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	4313      	orrs	r3, r2
 8001892:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM_PE;
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800189a:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_CCMSRAM_RST) != 0U)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d009      	beq.n	80018ba <FLASH_OB_UserConfig+0x18e>
    {
      /* CCMSRAM_RST option byte should be modified */
      assert_param(IS_OB_USER_CCMSRAM_RST(UserConfig & FLASH_OPTR_CCMSRAM_RST));

      /* Set value and mask for CCMSRAM_RST option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_CCMSRAM_RST);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_CCMSRAM_RST;
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b8:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_nSWBOOT0) != 0U)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d009      	beq.n	80018d8 <FLASH_OB_UserConfig+0x1ac>
    {
      /* nSWBOOT0 option byte should be modified */
      assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

      /* Set value and mask for nSWBOOT0 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80018d6:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_nBOOT0) != 0U)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d009      	beq.n	80018f6 <FLASH_OB_UserConfig+0x1ca>
    {
      /* nBOOT0 option byte should be modified */
      assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

      /* Set value and mask for nBOOT0 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nBOOT0;
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80018f4:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_NRST_MODE) != 0U)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d009      	beq.n	8001914 <FLASH_OB_UserConfig+0x1e8>
    {
      /* Reset Configuration option byte should be modified */
      assert_param(IS_OB_USER_NRST_MODE(UserConfig & FLASH_OPTR_NRST_MODE));

      /* Set value and mask for Reset Configuration option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_NRST_MODE);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	4313      	orrs	r3, r2
 800190a:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_NRST_MODE;
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8001912:	613b      	str	r3, [r7, #16]
    }

    if ((UserType & OB_USER_IRHEN) != 0U)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d009      	beq.n	8001932 <FLASH_OB_UserConfig+0x206>
    {
      /* IRH option byte should be modified */
      assert_param(IS_OB_USER_IRHEN(UserConfig & FLASH_OPTR_IRHEN));

      /* Set value and mask for IRH option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IRHEN);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	4313      	orrs	r3, r2
 8001928:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IRHEN;
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001930:	613b      	str	r3, [r7, #16]
    }

    /* Configure the option bytes register */
    MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 8001932:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <FLASH_OB_UserConfig+0x23c>)
 8001934:	6a1a      	ldr	r2, [r3, #32]
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	43db      	mvns	r3, r3
 800193a:	401a      	ands	r2, r3
 800193c:	490a      	ldr	r1, [pc, #40]	; (8001968 <FLASH_OB_UserConfig+0x23c>)
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	4313      	orrs	r3, r2
 8001942:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8001944:	4b08      	ldr	r3, [pc, #32]	; (8001968 <FLASH_OB_UserConfig+0x23c>)
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	4a07      	ldr	r2, [pc, #28]	; (8001968 <FLASH_OB_UserConfig+0x23c>)
 800194a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800194e:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001954:	f7ff fb6a 	bl	800102c <FLASH_WaitForLastOperation>
 8001958:	4603      	mov	r3, r0
 800195a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800195c:	7bfb      	ldrb	r3, [r7, #15]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40022000 	.word	0x40022000

0800196c <FLASH_OB_PCROPConfig>:
  * @param  PCROPEndAddr specifies the end address of the Proprietary code readout protection.
  *         This parameter can be an address between PCROPStartAddr and end of the bank.
  * @retval HAL_Status
  */
static HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001978:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800197c:	f7ff fb56 	bl	800102c <FLASH_WaitForLastOperation>
 8001980:	4603      	mov	r3, r0
 8001982:	77fb      	strb	r3, [r7, #31]

  if (status == HAL_OK)
 8001984:	7ffb      	ldrb	r3, [r7, #31]
 8001986:	2b00      	cmp	r3, #0
 8001988:	f040 80da 	bne.w	8001b40 <FLASH_OB_PCROPConfig+0x1d4>
  {
#if defined (FLASH_OPTR_DBANK)
    /* Get the information about the bank swapping */
    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 800198c:	4b6f      	ldr	r3, [pc, #444]	; (8001b4c <FLASH_OB_PCROPConfig+0x1e0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001994:	2b00      	cmp	r3, #0
 8001996:	d114      	bne.n	80019c2 <FLASH_OB_PCROPConfig+0x56>
    {
      bank1_addr = FLASH_BASE;
 8001998:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800199c:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800199e:	4b6c      	ldr	r3, [pc, #432]	; (8001b50 <FLASH_OB_PCROPConfig+0x1e4>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d008      	beq.n	80019bc <FLASH_OB_PCROPConfig+0x50>
 80019aa:	4b69      	ldr	r3, [pc, #420]	; (8001b50 <FLASH_OB_PCROPConfig+0x1e4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	029b      	lsls	r3, r3, #10
 80019b0:	085a      	lsrs	r2, r3, #1
 80019b2:	4b68      	ldr	r3, [pc, #416]	; (8001b54 <FLASH_OB_PCROPConfig+0x1e8>)
 80019b4:	4013      	ands	r3, r2
 80019b6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80019ba:	e000      	b.n	80019be <FLASH_OB_PCROPConfig+0x52>
 80019bc:	4b66      	ldr	r3, [pc, #408]	; (8001b58 <FLASH_OB_PCROPConfig+0x1ec>)
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	e013      	b.n	80019ea <FLASH_OB_PCROPConfig+0x7e>
    }
    else
    {
      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 80019c2:	4b63      	ldr	r3, [pc, #396]	; (8001b50 <FLASH_OB_PCROPConfig+0x1e4>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d008      	beq.n	80019e0 <FLASH_OB_PCROPConfig+0x74>
 80019ce:	4b60      	ldr	r3, [pc, #384]	; (8001b50 <FLASH_OB_PCROPConfig+0x1e4>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	029b      	lsls	r3, r3, #10
 80019d4:	085a      	lsrs	r2, r3, #1
 80019d6:	4b5f      	ldr	r3, [pc, #380]	; (8001b54 <FLASH_OB_PCROPConfig+0x1e8>)
 80019d8:	4013      	ands	r3, r2
 80019da:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80019de:	e000      	b.n	80019e2 <FLASH_OB_PCROPConfig+0x76>
 80019e0:	4b5d      	ldr	r3, [pc, #372]	; (8001b58 <FLASH_OB_PCROPConfig+0x1ec>)
 80019e2:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE;
 80019e4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80019e8:	617b      	str	r3, [r7, #20]
#else
    bank1_addr = FLASH_BASE;
#endif

#if defined (FLASH_OPTR_DBANK)
    if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 80019ea:	4b5c      	ldr	r3, [pc, #368]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d147      	bne.n	8001a86 <FLASH_OB_PCROPConfig+0x11a>
    {
      /* Configure the Proprietary code readout protection */
      if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f003 0303 	and.w	r3, r3, #3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d11e      	bne.n	8001a3e <FLASH_OB_PCROPConfig+0xd2>
      {
        reg_value = ((PCROPStartAddr - FLASH_BASE) >> 4);
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001a06:	091b      	lsrs	r3, r3, #4
 8001a08:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 8001a0a:	4b54      	ldr	r3, [pc, #336]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a12:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001a16:	4951      	ldr	r1, [pc, #324]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	624b      	str	r3, [r1, #36]	; 0x24

        reg_value = ((PCROPEndAddr - FLASH_BASE) >> 4);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001a24:	091b      	lsrs	r3, r3, #4
 8001a26:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 8001a28:	4b4c      	ldr	r3, [pc, #304]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a30:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001a34:	4949      	ldr	r1, [pc, #292]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	628b      	str	r3, [r1, #40]	; 0x28
 8001a3c:	e06a      	b.n	8001b14 <FLASH_OB_PCROPConfig+0x1a8>
      }
      else if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d165      	bne.n	8001b14 <FLASH_OB_PCROPConfig+0x1a8>
      {
        reg_value = ((PCROPStartAddr - FLASH_BASE) >> 4);
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001a4e:	091b      	lsrs	r3, r3, #4
 8001a50:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 8001a52:	4b42      	ldr	r3, [pc, #264]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a5a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001a5e:	493f      	ldr	r1, [pc, #252]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	644b      	str	r3, [r1, #68]	; 0x44

        reg_value = ((PCROPEndAddr - FLASH_BASE) >> 4);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001a6c:	091b      	lsrs	r3, r3, #4
 8001a6e:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 8001a70:	4b3a      	ldr	r3, [pc, #232]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a74:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a78:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001a7c:	4937      	ldr	r1, [pc, #220]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	648b      	str	r3, [r1, #72]	; 0x48
 8001a84:	e046      	b.n	8001b14 <FLASH_OB_PCROPConfig+0x1a8>
    }
    else
#endif
    {
      /* Configure the Proprietary code readout protection */
      if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d11e      	bne.n	8001ace <FLASH_OB_PCROPConfig+0x162>
      {
        reg_value = ((PCROPStartAddr - bank1_addr) >> 3);
 8001a90:	68ba      	ldr	r2, [r7, #8]
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	08db      	lsrs	r3, r3, #3
 8001a98:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 8001a9a:	4b30      	ldr	r3, [pc, #192]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001aa2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001aa6:	492d      	ldr	r1, [pc, #180]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	624b      	str	r3, [r1, #36]	; 0x24

        reg_value = ((PCROPEndAddr - bank1_addr) >> 3);
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	08db      	lsrs	r3, r3, #3
 8001ab6:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 8001ab8:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abc:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001ac0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001ac4:	4925      	ldr	r1, [pc, #148]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	628b      	str	r3, [r1, #40]	; 0x28
 8001acc:	e022      	b.n	8001b14 <FLASH_OB_PCROPConfig+0x1a8>
      }
#if defined (FLASH_OPTR_DBANK)
      else if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d11d      	bne.n	8001b14 <FLASH_OB_PCROPConfig+0x1a8>
      {
        reg_value = ((PCROPStartAddr - bank2_addr) >> 3);
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	08db      	lsrs	r3, r3, #3
 8001ae0:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 8001ae2:	4b1e      	ldr	r3, [pc, #120]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001aea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001aee:	491b      	ldr	r1, [pc, #108]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	644b      	str	r3, [r1, #68]	; 0x44

        reg_value = ((PCROPEndAddr - bank2_addr) >> 3);
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	08db      	lsrs	r3, r3, #3
 8001afe:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 8001b00:	4b16      	ldr	r3, [pc, #88]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b04:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001b08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001b0c:	4913      	ldr	r1, [pc, #76]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	648b      	str	r3, [r1, #72]	; 0x48
      {
        /* Nothing to do */
      }
    }

    MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
 8001b14:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b22:	490e      	ldr	r1, [pc, #56]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	628b      	str	r3, [r1, #40]	; 0x28

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001b2a:	695b      	ldr	r3, [r3, #20]
 8001b2c:	4a0b      	ldr	r2, [pc, #44]	; (8001b5c <FLASH_OB_PCROPConfig+0x1f0>)
 8001b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b32:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b38:	f7ff fa78 	bl	800102c <FLASH_WaitForLastOperation>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	77fb      	strb	r3, [r7, #31]
  }

  return status;
 8001b40:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3720      	adds	r7, #32
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40010000 	.word	0x40010000
 8001b50:	1fff75e0 	.word	0x1fff75e0
 8001b54:	01fffe00 	.word	0x01fffe00
 8001b58:	08040000 	.word	0x08040000
 8001b5c:	40022000 	.word	0x40022000

08001b60 <FLASH_OB_SecMemConfig>:
  *         starting from first page of the bank.
  *         This parameter can be page number between 0 and (max number of pages in the bank - 1)
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_SecMemConfig(uint32_t SecBank, uint32_t SecSize)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(SecBank));
  assert_param(IS_OB_SECMEM_SIZE(SecSize));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b6e:	f7ff fa5d 	bl	800102c <FLASH_WaitForLastOperation>
 8001b72:	4603      	mov	r3, r0
 8001b74:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d122      	bne.n	8001bc2 <FLASH_OB_SecMemConfig+0x62>
  {
    /* Configure the write protected area */
    if (SecBank == FLASH_BANK_1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d108      	bne.n	8001b94 <FLASH_OB_SecMemConfig+0x34>
    {
      MODIFY_REG(FLASH->SEC1R, FLASH_SEC1R_SEC_SIZE1, SecSize);
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <FLASH_OB_SecMemConfig+0x6c>)
 8001b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b86:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001b8a:	4910      	ldr	r1, [pc, #64]	; (8001bcc <FLASH_OB_SecMemConfig+0x6c>)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	670b      	str	r3, [r1, #112]	; 0x70
 8001b92:	e00a      	b.n	8001baa <FLASH_OB_SecMemConfig+0x4a>
    }
#if defined (FLASH_OPTR_DBANK)
    else if (SecBank == FLASH_BANK_2)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d107      	bne.n	8001baa <FLASH_OB_SecMemConfig+0x4a>
    {
      MODIFY_REG(FLASH->SEC2R, FLASH_SEC2R_SEC_SIZE2, SecSize);
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <FLASH_OB_SecMemConfig+0x6c>)
 8001b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001ba2:	490a      	ldr	r1, [pc, #40]	; (8001bcc <FLASH_OB_SecMemConfig+0x6c>)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	674b      	str	r3, [r1, #116]	; 0x74
      /* Nothing to do */
    }
#endif

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8001baa:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <FLASH_OB_SecMemConfig+0x6c>)
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <FLASH_OB_SecMemConfig+0x6c>)
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb4:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bba:	f7ff fa37 	bl	800102c <FLASH_WaitForLastOperation>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40022000 	.word	0x40022000

08001bd0 <FLASH_OB_BootLockConfig>:
  *            @arg OB_BOOT_LOCK_DISABLE: Disable Boot Lock
  *
  * @retval HAL_Status
  */
static HAL_StatusTypeDef FLASH_OB_BootLockConfig(uint32_t BootLockConfig)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OB_BOOT_LOCK(BootLockConfig));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bdc:	f7ff fa26 	bl	800102c <FLASH_WaitForLastOperation>
 8001be0:	4603      	mov	r3, r0
 8001be2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001be4:	7bfb      	ldrb	r3, [r7, #15]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d113      	bne.n	8001c12 <FLASH_OB_BootLockConfig+0x42>
  {
    MODIFY_REG(FLASH->SEC1R, FLASH_SEC1R_BOOT_LOCK, BootLockConfig);
 8001bea:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <FLASH_OB_BootLockConfig+0x4c>)
 8001bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001bf2:	490a      	ldr	r1, [pc, #40]	; (8001c1c <FLASH_OB_BootLockConfig+0x4c>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	670b      	str	r3, [r1, #112]	; 0x70

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <FLASH_OB_BootLockConfig+0x4c>)
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <FLASH_OB_BootLockConfig+0x4c>)
 8001c00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c04:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c0a:	f7ff fa0f 	bl	800102c <FLASH_WaitForLastOperation>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40022000 	.word	0x40022000

08001c20 <FLASH_OB_GetSecMem>:
  * @param[out]  SecSize specifies the number of pages used in the securable
                 memory area of the bank.
  * @retval None
  */
static void FLASH_OB_GetSecMem(uint32_t SecBank, uint32_t *SecSize)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  /* Get the configuration of the securable memory area */
  if (SecBank == FLASH_BANK_1)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d105      	bne.n	8001c3c <FLASH_OB_GetSecMem+0x1c>
  {
    *SecSize = READ_BIT(FLASH->SEC1R, FLASH_SEC1R_SEC_SIZE1);
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <FLASH_OB_GetSecMem+0x38>)
 8001c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }
#endif
}
 8001c3a:	e007      	b.n	8001c4c <FLASH_OB_GetSecMem+0x2c>
  else if (SecBank == FLASH_BANK_2)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d104      	bne.n	8001c4c <FLASH_OB_GetSecMem+0x2c>
    *SecSize = READ_BIT(FLASH->SEC2R, FLASH_SEC2R_SEC_SIZE2);
 8001c42:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <FLASH_OB_GetSecMem+0x38>)
 8001c44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	601a      	str	r2, [r3, #0]
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	40022000 	.word	0x40022000

08001c5c <FLASH_OB_GetBootLock>:
  *         This return value can be one of the following values:
  *            @arg OB_BOOT_LOCK_ENABLE: Boot lock enabled
  *            @arg OB_BOOT_LOCK_DISABLE: Boot lock disabled
  */
static uint32_t FLASH_OB_GetBootLock(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return (READ_REG(FLASH->SEC1R) & FLASH_SEC1R_BOOT_LOCK);
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <FLASH_OB_GetBootLock+0x18>)
 8001c62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	40022000 	.word	0x40022000

08001c78 <FLASH_OB_GetWRP>:
  * @param[out]  WRDPEndOffset specifies the address where to copied the end page of
  *              the write protected area.
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  /* Get the configuration of the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10d      	bne.n	8001ca6 <FLASH_OB_GetWRP+0x2e>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 8001c8a:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos);
 8001c96:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9a:	0c1b      	lsrs	r3, r3, #16
 8001c9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	601a      	str	r2, [r3, #0]
#endif
  else
  {
    /* Nothing to do */
  }
}
 8001ca4:	e031      	b.n	8001d0a <FLASH_OB_GetWRP+0x92>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d10d      	bne.n	8001cc8 <FLASH_OB_GetWRP+0x50>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 8001cac:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos);
 8001cb8:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbc:	0c1b      	lsrs	r3, r3, #16
 8001cbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	601a      	str	r2, [r3, #0]
}
 8001cc6:	e020      	b.n	8001d0a <FLASH_OB_GetWRP+0x92>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d10d      	bne.n	8001cea <FLASH_OB_GetWRP+0x72>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
 8001cce:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> FLASH_WRP2AR_WRP2A_END_Pos);
 8001cda:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cde:	0c1b      	lsrs	r3, r3, #16
 8001ce0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	601a      	str	r2, [r3, #0]
}
 8001ce8:	e00f      	b.n	8001d0a <FLASH_OB_GetWRP+0x92>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2b04      	cmp	r3, #4
 8001cee:	d10c      	bne.n	8001d0a <FLASH_OB_GetWRP+0x92>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
 8001cf0:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001cf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cf4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> FLASH_WRP2BR_WRP2B_END_Pos);
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <FLASH_OB_GetWRP+0xa0>)
 8001cfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d00:	0c1b      	lsrs	r3, r3, #16
 8001d02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	601a      	str	r2, [r3, #0]
}
 8001d0a:	bf00      	nop
 8001d0c:	3714      	adds	r7, #20
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	40022000 	.word	0x40022000

08001d1c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <FLASH_OB_GetRDP+0x2c>)
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2baa      	cmp	r3, #170	; 0xaa
 8001d2e:	d004      	beq.n	8001d3a <FLASH_OB_GetRDP+0x1e>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2bcc      	cmp	r3, #204	; 0xcc
 8001d34:	d001      	beq.n	8001d3a <FLASH_OB_GetRDP+0x1e>
  {
    return (OB_RDP_LEVEL_1);
 8001d36:	23bb      	movs	r3, #187	; 0xbb
 8001d38:	e000      	b.n	8001d3c <FLASH_OB_GetRDP+0x20>
  }
  else
  {
    return rdp_level;
 8001d3a:	687b      	ldr	r3, [r7, #4]
  }
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	40022000 	.word	0x40022000

08001d4c <FLASH_OB_GetUser>:
  *         @ref FLASH_OB_USER_CCMSRAM_RST, @ref OB_USER_nSWBOOT0,@ref FLASH_OB_USER_nBOOT0,
  *         @ref FLASH_OB_USER_NRST_MODE, @ref FLASH_OB_USER_INTERNAL_RESET_HOLDER
  * @note  (*) availability depends on devices
  */
static uint32_t FLASH_OB_GetUser(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
 8001d52:	4b07      	ldr	r3, [pc, #28]	; (8001d70 <FLASH_OB_GetUser+0x24>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001d5e:	607b      	str	r3, [r7, #4]

  return user_config;
 8001d60:	687b      	ldr	r3, [r7, #4]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40022000 	.word	0x40022000

08001d74 <FLASH_OB_GetPCROP>:
  * @param[out] PCROPEndAddr specifies the address where to copied the end address of
  *        the Proprietary code readout protection.
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROPStartAddr, uint32_t *PCROPEndAddr)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b089      	sub	sp, #36	; 0x24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  uint32_t bank1_addr;
#if defined (FLASH_OPTR_DBANK)
  uint32_t bank2_addr;

  /* Get the information about the bank swapping */
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 8001d80:	4b5b      	ldr	r3, [pc, #364]	; (8001ef0 <FLASH_OB_GetPCROP+0x17c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d114      	bne.n	8001db6 <FLASH_OB_GetPCROP+0x42>
  {
    bank1_addr = FLASH_BASE;
 8001d8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001d90:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8001d92:	4b58      	ldr	r3, [pc, #352]	; (8001ef4 <FLASH_OB_GetPCROP+0x180>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d008      	beq.n	8001db0 <FLASH_OB_GetPCROP+0x3c>
 8001d9e:	4b55      	ldr	r3, [pc, #340]	; (8001ef4 <FLASH_OB_GetPCROP+0x180>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	029b      	lsls	r3, r3, #10
 8001da4:	085a      	lsrs	r2, r3, #1
 8001da6:	4b54      	ldr	r3, [pc, #336]	; (8001ef8 <FLASH_OB_GetPCROP+0x184>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001dae:	e000      	b.n	8001db2 <FLASH_OB_GetPCROP+0x3e>
 8001db0:	4b52      	ldr	r3, [pc, #328]	; (8001efc <FLASH_OB_GetPCROP+0x188>)
 8001db2:	61bb      	str	r3, [r7, #24]
 8001db4:	e013      	b.n	8001dde <FLASH_OB_GetPCROP+0x6a>
  }
  else
  {
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8001db6:	4b4f      	ldr	r3, [pc, #316]	; (8001ef4 <FLASH_OB_GetPCROP+0x180>)
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d008      	beq.n	8001dd4 <FLASH_OB_GetPCROP+0x60>
 8001dc2:	4b4c      	ldr	r3, [pc, #304]	; (8001ef4 <FLASH_OB_GetPCROP+0x180>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	029b      	lsls	r3, r3, #10
 8001dc8:	085a      	lsrs	r2, r3, #1
 8001dca:	4b4b      	ldr	r3, [pc, #300]	; (8001ef8 <FLASH_OB_GetPCROP+0x184>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001dd2:	e000      	b.n	8001dd6 <FLASH_OB_GetPCROP+0x62>
 8001dd4:	4b49      	ldr	r3, [pc, #292]	; (8001efc <FLASH_OB_GetPCROP+0x188>)
 8001dd6:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE;
 8001dd8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001ddc:	61bb      	str	r3, [r7, #24]
#else
  bank1_addr = FLASH_BASE;
#endif

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8001dde:	4b48      	ldr	r3, [pc, #288]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d139      	bne.n	8001e5e <FLASH_OB_GetPCROP+0xea>
  {
    if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d116      	bne.n	8001e24 <FLASH_OB_GetPCROP+0xb0>
    {
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 8001df6:	4b42      	ldr	r3, [pc, #264]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001dfe:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 4) + FLASH_BASE;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 8001e0c:	4b3c      	ldr	r3, [pc, #240]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e10:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e14:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 4) + FLASH_BASE;
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	011b      	lsls	r3, r3, #4
 8001e1a:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	e055      	b.n	8001ed0 <FLASH_OB_GetPCROP+0x15c>
    }
    else if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d14f      	bne.n	8001ed0 <FLASH_OB_GetPCROP+0x15c>
    {
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 8001e30:	4b33      	ldr	r3, [pc, #204]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e34:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e38:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 4) + FLASH_BASE;
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 8001e46:	4b2e      	ldr	r3, [pc, #184]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e4a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e4e:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 4) + FLASH_BASE;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	e038      	b.n	8001ed0 <FLASH_OB_GetPCROP+0x15c>
    }
  }
  else
#endif
  {
    if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d116      	bne.n	8001e98 <FLASH_OB_GetPCROP+0x124>
    {
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 8001e6a:	4b25      	ldr	r3, [pc, #148]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e72:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank1_addr;
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	00da      	lsls	r2, r3, #3
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	441a      	add	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 8001e80:	4b1f      	ldr	r3, [pc, #124]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e88:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank1_addr;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	00da      	lsls	r2, r3, #3
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	441a      	add	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	e01b      	b.n	8001ed0 <FLASH_OB_GetPCROP+0x15c>
    }
#if defined (FLASH_OPTR_DBANK)
    else if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d115      	bne.n	8001ed0 <FLASH_OB_GetPCROP+0x15c>
    {
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 8001ea4:	4b16      	ldr	r3, [pc, #88]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001eac:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank2_addr;
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	00da      	lsls	r2, r3, #3
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	441a      	add	r2, r3
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 8001eba:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ebe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001ec2:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank2_addr;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	00da      	lsls	r2, r3, #3
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	441a      	add	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	601a      	str	r2, [r3, #0]
    {
      /* Nothing to do */
    }
  }

  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <FLASH_OB_GetPCROP+0x18c>)
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	431a      	orrs	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	601a      	str	r2, [r3, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	3724      	adds	r7, #36	; 0x24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40010000 	.word	0x40010000
 8001ef4:	1fff75e0 	.word	0x1fff75e0
 8001ef8:	01fffe00 	.word	0x01fffe00
 8001efc:	08040000 	.word	0x08040000
 8001f00:	40022000 	.word	0x40022000

08001f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b087      	sub	sp, #28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f12:	e15a      	b.n	80021ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	2101      	movs	r1, #1
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 814c 	beq.w	80021c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d00b      	beq.n	8001f4c <HAL_GPIO_Init+0x48>
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d007      	beq.n	8001f4c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f40:	2b11      	cmp	r3, #17
 8001f42:	d003      	beq.n	8001f4c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b12      	cmp	r3, #18
 8001f4a:	d130      	bne.n	8001fae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	2203      	movs	r2, #3
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f82:	2201      	movs	r2, #1
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	091b      	lsrs	r3, r3, #4
 8001f98:	f003 0201 	and.w	r2, r3, #1
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	2203      	movs	r2, #3
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_Init+0xea>
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b12      	cmp	r3, #18
 8001fec:	d123      	bne.n	8002036 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	08da      	lsrs	r2, r3, #3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	3208      	adds	r2, #8
 8001ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	f003 0307 	and.w	r3, r3, #7
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	220f      	movs	r2, #15
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	43db      	mvns	r3, r3
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4013      	ands	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	691a      	ldr	r2, [r3, #16]
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	4313      	orrs	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	08da      	lsrs	r2, r3, #3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3208      	adds	r2, #8
 8002030:	6939      	ldr	r1, [r7, #16]
 8002032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	2203      	movs	r2, #3
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 0203 	and.w	r2, r3, #3
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	f000 80a6 	beq.w	80021c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002078:	4b5b      	ldr	r3, [pc, #364]	; (80021e8 <HAL_GPIO_Init+0x2e4>)
 800207a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800207c:	4a5a      	ldr	r2, [pc, #360]	; (80021e8 <HAL_GPIO_Init+0x2e4>)
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	6613      	str	r3, [r2, #96]	; 0x60
 8002084:	4b58      	ldr	r3, [pc, #352]	; (80021e8 <HAL_GPIO_Init+0x2e4>)
 8002086:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002090:	4a56      	ldr	r2, [pc, #344]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	089b      	lsrs	r3, r3, #2
 8002096:	3302      	adds	r3, #2
 8002098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f003 0303 	and.w	r3, r3, #3
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	220f      	movs	r2, #15
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	43db      	mvns	r3, r3
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	4013      	ands	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020ba:	d01f      	beq.n	80020fc <HAL_GPIO_Init+0x1f8>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a4c      	ldr	r2, [pc, #304]	; (80021f0 <HAL_GPIO_Init+0x2ec>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d019      	beq.n	80020f8 <HAL_GPIO_Init+0x1f4>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a4b      	ldr	r2, [pc, #300]	; (80021f4 <HAL_GPIO_Init+0x2f0>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d013      	beq.n	80020f4 <HAL_GPIO_Init+0x1f0>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a4a      	ldr	r2, [pc, #296]	; (80021f8 <HAL_GPIO_Init+0x2f4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d00d      	beq.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a49      	ldr	r2, [pc, #292]	; (80021fc <HAL_GPIO_Init+0x2f8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d007      	beq.n	80020ec <HAL_GPIO_Init+0x1e8>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a48      	ldr	r2, [pc, #288]	; (8002200 <HAL_GPIO_Init+0x2fc>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d101      	bne.n	80020e8 <HAL_GPIO_Init+0x1e4>
 80020e4:	2305      	movs	r3, #5
 80020e6:	e00a      	b.n	80020fe <HAL_GPIO_Init+0x1fa>
 80020e8:	2306      	movs	r3, #6
 80020ea:	e008      	b.n	80020fe <HAL_GPIO_Init+0x1fa>
 80020ec:	2304      	movs	r3, #4
 80020ee:	e006      	b.n	80020fe <HAL_GPIO_Init+0x1fa>
 80020f0:	2303      	movs	r3, #3
 80020f2:	e004      	b.n	80020fe <HAL_GPIO_Init+0x1fa>
 80020f4:	2302      	movs	r3, #2
 80020f6:	e002      	b.n	80020fe <HAL_GPIO_Init+0x1fa>
 80020f8:	2301      	movs	r3, #1
 80020fa:	e000      	b.n	80020fe <HAL_GPIO_Init+0x1fa>
 80020fc:	2300      	movs	r3, #0
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	f002 0203 	and.w	r2, r2, #3
 8002104:	0092      	lsls	r2, r2, #2
 8002106:	4093      	lsls	r3, r2
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	4313      	orrs	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800210e:	4937      	ldr	r1, [pc, #220]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	089b      	lsrs	r3, r3, #2
 8002114:	3302      	adds	r3, #2
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800211c:	4b39      	ldr	r3, [pc, #228]	; (8002204 <HAL_GPIO_Init+0x300>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	43db      	mvns	r3, r3
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4313      	orrs	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002140:	4a30      	ldr	r2, [pc, #192]	; (8002204 <HAL_GPIO_Init+0x300>)
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002146:	4b2f      	ldr	r3, [pc, #188]	; (8002204 <HAL_GPIO_Init+0x300>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	43db      	mvns	r3, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4013      	ands	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800216a:	4a26      	ldr	r2, [pc, #152]	; (8002204 <HAL_GPIO_Init+0x300>)
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_GPIO_Init+0x300>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	43db      	mvns	r3, r3
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4013      	ands	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002194:	4a1b      	ldr	r2, [pc, #108]	; (8002204 <HAL_GPIO_Init+0x300>)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800219a:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <HAL_GPIO_Init+0x300>)
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4013      	ands	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021be:	4a11      	ldr	r2, [pc, #68]	; (8002204 <HAL_GPIO_Init+0x300>)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	3301      	adds	r3, #1
 80021c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	fa22 f303 	lsr.w	r3, r2, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f47f ae9d 	bne.w	8001f14 <HAL_GPIO_Init+0x10>
  }
}
 80021da:	bf00      	nop
 80021dc:	371c      	adds	r7, #28
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40010000 	.word	0x40010000
 80021f0:	48000400 	.word	0x48000400
 80021f4:	48000800 	.word	0x48000800
 80021f8:	48000c00 	.word	0x48000c00
 80021fc:	48001000 	.word	0x48001000
 8002200:	48001400 	.word	0x48001400
 8002204:	40010400 	.word	0x40010400

08002208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	807b      	strh	r3, [r7, #2]
 8002214:	4613      	mov	r3, r2
 8002216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002218:	787b      	ldrb	r3, [r7, #1]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800221e:	887a      	ldrh	r2, [r7, #2]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002224:	e002      	b.n	800222c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002226:	887a      	ldrh	r2, [r7, #2]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	695a      	ldr	r2, [r3, #20]
 8002248:	887b      	ldrh	r3, [r7, #2]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002250:	887a      	ldrh	r2, [r7, #2]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002256:	e002      	b.n	800225e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002258:	887a      	ldrh	r2, [r7, #2]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	619a      	str	r2, [r3, #24]
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
	...

0800226c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002276:	4b08      	ldr	r3, [pc, #32]	; (8002298 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002278:	695a      	ldr	r2, [r3, #20]
 800227a:	88fb      	ldrh	r3, [r7, #6]
 800227c:	4013      	ands	r3, r2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d006      	beq.n	8002290 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002282:	4a05      	ldr	r2, [pc, #20]	; (8002298 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002284:	88fb      	ldrh	r3, [r7, #6]
 8002286:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002288:	88fb      	ldrh	r3, [r7, #6]
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe f9a9 	bl	80005e2 <HAL_GPIO_EXTI_Callback>
  }
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40010400 	.word	0x40010400

0800229c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d141      	bne.n	800232e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022aa:	4b4b      	ldr	r3, [pc, #300]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80022b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022b6:	d131      	bne.n	800231c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022b8:	4b47      	ldr	r3, [pc, #284]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022be:	4a46      	ldr	r2, [pc, #280]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c8:	4b43      	ldr	r3, [pc, #268]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022d0:	4a41      	ldr	r2, [pc, #260]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022d8:	4b40      	ldr	r3, [pc, #256]	; (80023dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2232      	movs	r2, #50	; 0x32
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	4a3f      	ldr	r2, [pc, #252]	; (80023e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022e4:	fba2 2303 	umull	r2, r3, r2, r3
 80022e8:	0c9b      	lsrs	r3, r3, #18
 80022ea:	3301      	adds	r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ee:	e002      	b.n	80022f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022f6:	4b38      	ldr	r3, [pc, #224]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002302:	d102      	bne.n	800230a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f2      	bne.n	80022f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800230a:	4b33      	ldr	r3, [pc, #204]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002312:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002316:	d158      	bne.n	80023ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e057      	b.n	80023cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800231c:	4b2e      	ldr	r3, [pc, #184]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002322:	4a2d      	ldr	r2, [pc, #180]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002328:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800232c:	e04d      	b.n	80023ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002334:	d141      	bne.n	80023ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002336:	4b28      	ldr	r3, [pc, #160]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800233e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002342:	d131      	bne.n	80023a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002344:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002346:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800234a:	4a23      	ldr	r2, [pc, #140]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800234c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002350:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002354:	4b20      	ldr	r3, [pc, #128]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800235c:	4a1e      	ldr	r2, [pc, #120]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800235e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002362:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002364:	4b1d      	ldr	r3, [pc, #116]	; (80023dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2232      	movs	r2, #50	; 0x32
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	4a1c      	ldr	r2, [pc, #112]	; (80023e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002370:	fba2 2303 	umull	r2, r3, r2, r3
 8002374:	0c9b      	lsrs	r3, r3, #18
 8002376:	3301      	adds	r3, #1
 8002378:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800237a:	e002      	b.n	8002382 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	3b01      	subs	r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002382:	4b15      	ldr	r3, [pc, #84]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800238a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800238e:	d102      	bne.n	8002396 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1f2      	bne.n	800237c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002396:	4b10      	ldr	r3, [pc, #64]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800239e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023a2:	d112      	bne.n	80023ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e011      	b.n	80023cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023a8:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023ae:	4a0a      	ldr	r2, [pc, #40]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80023b8:	e007      	b.n	80023ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023ba:	4b07      	ldr	r3, [pc, #28]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023c8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	40007000 	.word	0x40007000
 80023dc:	20000000 	.word	0x20000000
 80023e0:	431bde83 	.word	0x431bde83

080023e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e308      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d075      	beq.n	80024ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002402:	4ba3      	ldr	r3, [pc, #652]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 030c 	and.w	r3, r3, #12
 800240a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800240c:	4ba0      	ldr	r3, [pc, #640]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	2b0c      	cmp	r3, #12
 800241a:	d102      	bne.n	8002422 <HAL_RCC_OscConfig+0x3e>
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	2b03      	cmp	r3, #3
 8002420:	d002      	beq.n	8002428 <HAL_RCC_OscConfig+0x44>
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	2b08      	cmp	r3, #8
 8002426:	d10b      	bne.n	8002440 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002428:	4b99      	ldr	r3, [pc, #612]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d05b      	beq.n	80024ec <HAL_RCC_OscConfig+0x108>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d157      	bne.n	80024ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e2e3      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002448:	d106      	bne.n	8002458 <HAL_RCC_OscConfig+0x74>
 800244a:	4b91      	ldr	r3, [pc, #580]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a90      	ldr	r2, [pc, #576]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e01d      	b.n	8002494 <HAL_RCC_OscConfig+0xb0>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002460:	d10c      	bne.n	800247c <HAL_RCC_OscConfig+0x98>
 8002462:	4b8b      	ldr	r3, [pc, #556]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a8a      	ldr	r2, [pc, #552]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	4b88      	ldr	r3, [pc, #544]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a87      	ldr	r2, [pc, #540]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	e00b      	b.n	8002494 <HAL_RCC_OscConfig+0xb0>
 800247c:	4b84      	ldr	r3, [pc, #528]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a83      	ldr	r2, [pc, #524]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002486:	6013      	str	r3, [r2, #0]
 8002488:	4b81      	ldr	r3, [pc, #516]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a80      	ldr	r2, [pc, #512]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800248e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002492:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d013      	beq.n	80024c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249c:	f7fe fba2 	bl	8000be4 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a4:	f7fe fb9e 	bl	8000be4 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b64      	cmp	r3, #100	; 0x64
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e2a8      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024b6:	4b76      	ldr	r3, [pc, #472]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0f0      	beq.n	80024a4 <HAL_RCC_OscConfig+0xc0>
 80024c2:	e014      	b.n	80024ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c4:	f7fe fb8e 	bl	8000be4 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024cc:	f7fe fb8a 	bl	8000be4 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	; 0x64
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e294      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024de:	4b6c      	ldr	r3, [pc, #432]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f0      	bne.n	80024cc <HAL_RCC_OscConfig+0xe8>
 80024ea:	e000      	b.n	80024ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d075      	beq.n	80025e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024fa:	4b65      	ldr	r3, [pc, #404]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
 8002502:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002504:	4b62      	ldr	r3, [pc, #392]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0303 	and.w	r3, r3, #3
 800250c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	2b0c      	cmp	r3, #12
 8002512:	d102      	bne.n	800251a <HAL_RCC_OscConfig+0x136>
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d002      	beq.n	8002520 <HAL_RCC_OscConfig+0x13c>
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	2b04      	cmp	r3, #4
 800251e:	d11f      	bne.n	8002560 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002520:	4b5b      	ldr	r3, [pc, #364]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002528:	2b00      	cmp	r3, #0
 800252a:	d005      	beq.n	8002538 <HAL_RCC_OscConfig+0x154>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e267      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002538:	4b55      	ldr	r3, [pc, #340]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	061b      	lsls	r3, r3, #24
 8002546:	4952      	ldr	r1, [pc, #328]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002548:	4313      	orrs	r3, r2
 800254a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800254c:	4b51      	ldr	r3, [pc, #324]	; (8002694 <HAL_RCC_OscConfig+0x2b0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f7fe fafb 	bl	8000b4c <HAL_InitTick>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d043      	beq.n	80025e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e253      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d023      	beq.n	80025b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002568:	4b49      	ldr	r3, [pc, #292]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a48      	ldr	r2, [pc, #288]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800256e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002572:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7fe fb36 	bl	8000be4 <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257c:	f7fe fb32 	bl	8000be4 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e23c      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800258e:	4b40      	ldr	r3, [pc, #256]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259a:	4b3d      	ldr	r3, [pc, #244]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	061b      	lsls	r3, r3, #24
 80025a8:	4939      	ldr	r1, [pc, #228]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]
 80025ae:	e01a      	b.n	80025e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b0:	4b37      	ldr	r3, [pc, #220]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a36      	ldr	r2, [pc, #216]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80025b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7fe fb12 	bl	8000be4 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c4:	f7fe fb0e 	bl	8000be4 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e218      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025d6:	4b2e      	ldr	r3, [pc, #184]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x1e0>
 80025e2:	e000      	b.n	80025e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d03c      	beq.n	800266c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d01c      	beq.n	8002634 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025fa:	4b25      	ldr	r3, [pc, #148]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 80025fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002600:	4a23      	ldr	r2, [pc, #140]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002602:	f043 0301 	orr.w	r3, r3, #1
 8002606:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260a:	f7fe faeb 	bl	8000be4 <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002612:	f7fe fae7 	bl	8000be4 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e1f1      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002624:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002626:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0ef      	beq.n	8002612 <HAL_RCC_OscConfig+0x22e>
 8002632:	e01b      	b.n	800266c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002634:	4b16      	ldr	r3, [pc, #88]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002636:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800263a:	4a15      	ldr	r2, [pc, #84]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 800263c:	f023 0301 	bic.w	r3, r3, #1
 8002640:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002644:	f7fe face 	bl	8000be4 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800264c:	f7fe faca 	bl	8000be4 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e1d4      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800265e:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002660:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1ef      	bne.n	800264c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 80ab 	beq.w	80027d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800267e:	4b04      	ldr	r3, [pc, #16]	; (8002690 <HAL_RCC_OscConfig+0x2ac>)
 8002680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d106      	bne.n	8002698 <HAL_RCC_OscConfig+0x2b4>
 800268a:	2301      	movs	r3, #1
 800268c:	e005      	b.n	800269a <HAL_RCC_OscConfig+0x2b6>
 800268e:	bf00      	nop
 8002690:	40021000 	.word	0x40021000
 8002694:	20000004 	.word	0x20000004
 8002698:	2300      	movs	r3, #0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00d      	beq.n	80026ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800269e:	4baf      	ldr	r3, [pc, #700]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80026a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a2:	4aae      	ldr	r2, [pc, #696]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80026a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a8:	6593      	str	r3, [r2, #88]	; 0x58
 80026aa:	4bac      	ldr	r3, [pc, #688]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80026ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026b6:	2301      	movs	r3, #1
 80026b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026ba:	4ba9      	ldr	r3, [pc, #676]	; (8002960 <HAL_RCC_OscConfig+0x57c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d118      	bne.n	80026f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026c6:	4ba6      	ldr	r3, [pc, #664]	; (8002960 <HAL_RCC_OscConfig+0x57c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4aa5      	ldr	r2, [pc, #660]	; (8002960 <HAL_RCC_OscConfig+0x57c>)
 80026cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026d2:	f7fe fa87 	bl	8000be4 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026da:	f7fe fa83 	bl	8000be4 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e18d      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026ec:	4b9c      	ldr	r3, [pc, #624]	; (8002960 <HAL_RCC_OscConfig+0x57c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d108      	bne.n	8002712 <HAL_RCC_OscConfig+0x32e>
 8002700:	4b96      	ldr	r3, [pc, #600]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002706:	4a95      	ldr	r2, [pc, #596]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002710:	e024      	b.n	800275c <HAL_RCC_OscConfig+0x378>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2b05      	cmp	r3, #5
 8002718:	d110      	bne.n	800273c <HAL_RCC_OscConfig+0x358>
 800271a:	4b90      	ldr	r3, [pc, #576]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800271c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002720:	4a8e      	ldr	r2, [pc, #568]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002722:	f043 0304 	orr.w	r3, r3, #4
 8002726:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800272a:	4b8c      	ldr	r3, [pc, #560]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800272c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002730:	4a8a      	ldr	r2, [pc, #552]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002732:	f043 0301 	orr.w	r3, r3, #1
 8002736:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800273a:	e00f      	b.n	800275c <HAL_RCC_OscConfig+0x378>
 800273c:	4b87      	ldr	r3, [pc, #540]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002742:	4a86      	ldr	r2, [pc, #536]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002744:	f023 0301 	bic.w	r3, r3, #1
 8002748:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800274c:	4b83      	ldr	r3, [pc, #524]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800274e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002752:	4a82      	ldr	r2, [pc, #520]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002754:	f023 0304 	bic.w	r3, r3, #4
 8002758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d016      	beq.n	8002792 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002764:	f7fe fa3e 	bl	8000be4 <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800276a:	e00a      	b.n	8002782 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800276c:	f7fe fa3a 	bl	8000be4 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	f241 3288 	movw	r2, #5000	; 0x1388
 800277a:	4293      	cmp	r3, r2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e142      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002782:	4b76      	ldr	r3, [pc, #472]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0ed      	beq.n	800276c <HAL_RCC_OscConfig+0x388>
 8002790:	e015      	b.n	80027be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002792:	f7fe fa27 	bl	8000be4 <HAL_GetTick>
 8002796:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002798:	e00a      	b.n	80027b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800279a:	f7fe fa23 	bl	8000be4 <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e12b      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027b0:	4b6a      	ldr	r3, [pc, #424]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80027b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1ed      	bne.n	800279a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027be:	7ffb      	ldrb	r3, [r7, #31]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d105      	bne.n	80027d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027c4:	4b65      	ldr	r3, [pc, #404]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80027c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c8:	4a64      	ldr	r2, [pc, #400]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80027ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0320 	and.w	r3, r3, #32
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d03c      	beq.n	8002856 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d01c      	beq.n	800281e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027e4:	4b5d      	ldr	r3, [pc, #372]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80027e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027ea:	4a5c      	ldr	r2, [pc, #368]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f4:	f7fe f9f6 	bl	8000be4 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027fc:	f7fe f9f2 	bl	8000be4 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e0fc      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800280e:	4b53      	ldr	r3, [pc, #332]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002810:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0ef      	beq.n	80027fc <HAL_RCC_OscConfig+0x418>
 800281c:	e01b      	b.n	8002856 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800281e:	4b4f      	ldr	r3, [pc, #316]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002820:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002824:	4a4d      	ldr	r2, [pc, #308]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002826:	f023 0301 	bic.w	r3, r3, #1
 800282a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282e:	f7fe f9d9 	bl	8000be4 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002836:	f7fe f9d5 	bl	8000be4 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e0df      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002848:	4b44      	ldr	r3, [pc, #272]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800284a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1ef      	bne.n	8002836 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	2b00      	cmp	r3, #0
 800285c:	f000 80d3 	beq.w	8002a06 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002860:	4b3e      	ldr	r3, [pc, #248]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 030c 	and.w	r3, r3, #12
 8002868:	2b0c      	cmp	r3, #12
 800286a:	f000 808d 	beq.w	8002988 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d15a      	bne.n	800292c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002876:	4b39      	ldr	r3, [pc, #228]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a38      	ldr	r2, [pc, #224]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800287c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002880:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002882:	f7fe f9af 	bl	8000be4 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288a:	f7fe f9ab 	bl	8000be4 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e0b5      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800289c:	4b2f      	ldr	r3, [pc, #188]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1f0      	bne.n	800288a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028a8:	4b2c      	ldr	r3, [pc, #176]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <HAL_RCC_OscConfig+0x580>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6a11      	ldr	r1, [r2, #32]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028b8:	3a01      	subs	r2, #1
 80028ba:	0112      	lsls	r2, r2, #4
 80028bc:	4311      	orrs	r1, r2
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80028c2:	0212      	lsls	r2, r2, #8
 80028c4:	4311      	orrs	r1, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028ca:	0852      	lsrs	r2, r2, #1
 80028cc:	3a01      	subs	r2, #1
 80028ce:	0552      	lsls	r2, r2, #21
 80028d0:	4311      	orrs	r1, r2
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028d6:	0852      	lsrs	r2, r2, #1
 80028d8:	3a01      	subs	r2, #1
 80028da:	0652      	lsls	r2, r2, #25
 80028dc:	4311      	orrs	r1, r2
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80028e2:	06d2      	lsls	r2, r2, #27
 80028e4:	430a      	orrs	r2, r1
 80028e6:	491d      	ldr	r1, [pc, #116]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ec:	4b1b      	ldr	r3, [pc, #108]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a1a      	ldr	r2, [pc, #104]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80028f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028f8:	4b18      	ldr	r3, [pc, #96]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	4a17      	ldr	r2, [pc, #92]	; (800295c <HAL_RCC_OscConfig+0x578>)
 80028fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002902:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002904:	f7fe f96e 	bl	8000be4 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290c:	f7fe f96a 	bl	8000be4 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e074      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800291e:	4b0f      	ldr	r3, [pc, #60]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0f0      	beq.n	800290c <HAL_RCC_OscConfig+0x528>
 800292a:	e06c      	b.n	8002a06 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800292c:	4b0b      	ldr	r3, [pc, #44]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a0a      	ldr	r2, [pc, #40]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002932:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002936:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002938:	4b08      	ldr	r3, [pc, #32]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	4a07      	ldr	r2, [pc, #28]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800293e:	f023 0303 	bic.w	r3, r3, #3
 8002942:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002944:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_RCC_OscConfig+0x578>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a04      	ldr	r2, [pc, #16]	; (800295c <HAL_RCC_OscConfig+0x578>)
 800294a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800294e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002952:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002954:	f7fe f946 	bl	8000be4 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800295a:	e00e      	b.n	800297a <HAL_RCC_OscConfig+0x596>
 800295c:	40021000 	.word	0x40021000
 8002960:	40007000 	.word	0x40007000
 8002964:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002968:	f7fe f93c 	bl	8000be4 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e046      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800297a:	4b25      	ldr	r3, [pc, #148]	; (8002a10 <HAL_RCC_OscConfig+0x62c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f0      	bne.n	8002968 <HAL_RCC_OscConfig+0x584>
 8002986:	e03e      	b.n	8002a06 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d101      	bne.n	8002994 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e039      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002994:	4b1e      	ldr	r3, [pc, #120]	; (8002a10 <HAL_RCC_OscConfig+0x62c>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f003 0203 	and.w	r2, r3, #3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d12c      	bne.n	8002a02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	3b01      	subs	r3, #1
 80029b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d123      	bne.n	8002a02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d11b      	bne.n	8002a02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d113      	bne.n	8002a02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e4:	085b      	lsrs	r3, r3, #1
 80029e6:	3b01      	subs	r3, #1
 80029e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d109      	bne.n	8002a02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f8:	085b      	lsrs	r3, r3, #1
 80029fa:	3b01      	subs	r3, #1
 80029fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d001      	beq.n	8002a06 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3720      	adds	r7, #32
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40021000 	.word	0x40021000

08002a14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e11e      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b91      	ldr	r3, [pc, #580]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 030f 	and.w	r3, r3, #15
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d910      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b8e      	ldr	r3, [pc, #568]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 020f 	bic.w	r2, r3, #15
 8002a42:	498c      	ldr	r1, [pc, #560]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b8a      	ldr	r3, [pc, #552]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e106      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d073      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b03      	cmp	r3, #3
 8002a6e:	d129      	bne.n	8002ac4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a70:	4b81      	ldr	r3, [pc, #516]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0f4      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a80:	f000 f99e 	bl	8002dc0 <RCC_GetSysClockFreqFromPLLSource>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4a7c      	ldr	r2, [pc, #496]	; (8002c7c <HAL_RCC_ClockConfig+0x268>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d93f      	bls.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a8e:	4b7a      	ldr	r3, [pc, #488]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d009      	beq.n	8002aae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d033      	beq.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d12f      	bne.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002aae:	4b72      	ldr	r3, [pc, #456]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ab6:	4a70      	ldr	r2, [pc, #448]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002abc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002abe:	2380      	movs	r3, #128	; 0x80
 8002ac0:	617b      	str	r3, [r7, #20]
 8002ac2:	e024      	b.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d107      	bne.n	8002adc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002acc:	4b6a      	ldr	r3, [pc, #424]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d109      	bne.n	8002aec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0c6      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002adc:	4b66      	ldr	r3, [pc, #408]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e0be      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002aec:	f000 f8ce 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8002af0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	4a61      	ldr	r2, [pc, #388]	; (8002c7c <HAL_RCC_ClockConfig+0x268>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d909      	bls.n	8002b0e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002afa:	4b5f      	ldr	r3, [pc, #380]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b02:	4a5d      	ldr	r2, [pc, #372]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002b0a:	2380      	movs	r3, #128	; 0x80
 8002b0c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b0e:	4b5a      	ldr	r3, [pc, #360]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f023 0203 	bic.w	r2, r3, #3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	4957      	ldr	r1, [pc, #348]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b20:	f7fe f860 	bl	8000be4 <HAL_GetTick>
 8002b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b26:	e00a      	b.n	8002b3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b28:	f7fe f85c 	bl	8000be4 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e095      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3e:	4b4e      	ldr	r3, [pc, #312]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 020c 	and.w	r2, r3, #12
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d1eb      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d023      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b68:	4b43      	ldr	r3, [pc, #268]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	4a42      	ldr	r2, [pc, #264]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b72:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d007      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b80:	4b3d      	ldr	r3, [pc, #244]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002b88:	4a3b      	ldr	r2, [pc, #236]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b90:	4b39      	ldr	r3, [pc, #228]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	4936      	ldr	r1, [pc, #216]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	608b      	str	r3, [r1, #8]
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	2b80      	cmp	r3, #128	; 0x80
 8002ba8:	d105      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002baa:	4b33      	ldr	r3, [pc, #204]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	4a32      	ldr	r2, [pc, #200]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002bb0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bb4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb6:	4b2f      	ldr	r3, [pc, #188]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d21d      	bcs.n	8002c00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f023 020f 	bic.w	r2, r3, #15
 8002bcc:	4929      	ldr	r1, [pc, #164]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bd4:	f7fe f806 	bl	8000be4 <HAL_GetTick>
 8002bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bda:	e00a      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bdc:	f7fe f802 	bl	8000be4 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e03b      	b.n	8002c6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf2:	4b20      	ldr	r3, [pc, #128]	; (8002c74 <HAL_RCC_ClockConfig+0x260>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d1ed      	bne.n	8002bdc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0304 	and.w	r3, r3, #4
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d008      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0c:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4917      	ldr	r1, [pc, #92]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d009      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c2a:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	490f      	ldr	r1, [pc, #60]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c3e:	f000 f825 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8002c42:	4601      	mov	r1, r0
 8002c44:	4b0c      	ldr	r3, [pc, #48]	; (8002c78 <HAL_RCC_ClockConfig+0x264>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	4a0c      	ldr	r2, [pc, #48]	; (8002c80 <HAL_RCC_ClockConfig+0x26c>)
 8002c50:	5cd3      	ldrb	r3, [r2, r3]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	fa21 f303 	lsr.w	r3, r1, r3
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <HAL_RCC_ClockConfig+0x270>)
 8002c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_RCC_ClockConfig+0x274>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd ff72 	bl	8000b4c <HAL_InitTick>
 8002c68:	4603      	mov	r3, r0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40022000 	.word	0x40022000
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	04c4b400 	.word	0x04c4b400
 8002c80:	08004c88 	.word	0x08004c88
 8002c84:	20000000 	.word	0x20000000
 8002c88:	20000004 	.word	0x20000004

08002c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b087      	sub	sp, #28
 8002c90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c92:	4b2c      	ldr	r3, [pc, #176]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d102      	bne.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c9e:	4b2a      	ldr	r3, [pc, #168]	; (8002d48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	e047      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ca4:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 030c 	and.w	r3, r3, #12
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d102      	bne.n	8002cb6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cb0:	4b26      	ldr	r3, [pc, #152]	; (8002d4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e03e      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002cb6:	4b23      	ldr	r3, [pc, #140]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 030c 	and.w	r3, r3, #12
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d136      	bne.n	8002d30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cc2:	4b20      	ldr	r3, [pc, #128]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ccc:	4b1d      	ldr	r3, [pc, #116]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d10c      	bne.n	8002cfa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ce0:	4a1a      	ldr	r2, [pc, #104]	; (8002d4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce8:	4a16      	ldr	r2, [pc, #88]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cea:	68d2      	ldr	r2, [r2, #12]
 8002cec:	0a12      	lsrs	r2, r2, #8
 8002cee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	617b      	str	r3, [r7, #20]
      break;
 8002cf8:	e00c      	b.n	8002d14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cfa:	4a13      	ldr	r2, [pc, #76]	; (8002d48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d02:	4a10      	ldr	r2, [pc, #64]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d04:	68d2      	ldr	r2, [r2, #12]
 8002d06:	0a12      	lsrs	r2, r2, #8
 8002d08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d0c:	fb02 f303 	mul.w	r3, r2, r3
 8002d10:	617b      	str	r3, [r7, #20]
      break;
 8002d12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d14:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	0e5b      	lsrs	r3, r3, #25
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	e001      	b.n	8002d34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d34:	693b      	ldr	r3, [r7, #16]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	371c      	adds	r7, #28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
 8002d48:	00f42400 	.word	0x00f42400
 8002d4c:	016e3600 	.word	0x016e3600

08002d50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d54:	4b03      	ldr	r3, [pc, #12]	; (8002d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d56:	681b      	ldr	r3, [r3, #0]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	20000000 	.word	0x20000000

08002d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d6c:	f7ff fff0 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d70:	4601      	mov	r1, r0
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	4a04      	ldr	r2, [pc, #16]	; (8002d90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d7e:	5cd3      	ldrb	r3, [r2, r3]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	08004c98 	.word	0x08004c98

08002d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d98:	f7ff ffda 	bl	8002d50 <HAL_RCC_GetHCLKFreq>
 8002d9c:	4601      	mov	r1, r0
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	0adb      	lsrs	r3, r3, #11
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	4a04      	ldr	r2, [pc, #16]	; (8002dbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002daa:	5cd3      	ldrb	r3, [r2, r3]
 8002dac:	f003 031f 	and.w	r3, r3, #31
 8002db0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	08004c98 	.word	0x08004c98

08002dc0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b087      	sub	sp, #28
 8002dc4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002dc6:	4b1e      	ldr	r3, [pc, #120]	; (8002e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	091b      	lsrs	r3, r3, #4
 8002dd6:	f003 030f 	and.w	r3, r3, #15
 8002dda:	3301      	adds	r3, #1
 8002ddc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	2b03      	cmp	r3, #3
 8002de2:	d10c      	bne.n	8002dfe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002de4:	4a17      	ldr	r2, [pc, #92]	; (8002e44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	4a14      	ldr	r2, [pc, #80]	; (8002e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dee:	68d2      	ldr	r2, [r2, #12]
 8002df0:	0a12      	lsrs	r2, r2, #8
 8002df2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	617b      	str	r3, [r7, #20]
    break;
 8002dfc:	e00c      	b.n	8002e18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dfe:	4a12      	ldr	r2, [pc, #72]	; (8002e48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e06:	4a0e      	ldr	r2, [pc, #56]	; (8002e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e08:	68d2      	ldr	r2, [r2, #12]
 8002e0a:	0a12      	lsrs	r2, r2, #8
 8002e0c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e10:	fb02 f303 	mul.w	r3, r2, r3
 8002e14:	617b      	str	r3, [r7, #20]
    break;
 8002e16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e18:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	0e5b      	lsrs	r3, r3, #25
 8002e1e:	f003 0303 	and.w	r3, r3, #3
 8002e22:	3301      	adds	r3, #1
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002e32:	687b      	ldr	r3, [r7, #4]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	371c      	adds	r7, #28
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	40021000 	.word	0x40021000
 8002e44:	016e3600 	.word	0x016e3600
 8002e48:	00f42400 	.word	0x00f42400

08002e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e54:	2300      	movs	r3, #0
 8002e56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e58:	2300      	movs	r3, #0
 8002e5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f000 8098 	beq.w	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e6e:	4b43      	ldr	r3, [pc, #268]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10d      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e7a:	4b40      	ldr	r3, [pc, #256]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7e:	4a3f      	ldr	r2, [pc, #252]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e84:	6593      	str	r3, [r2, #88]	; 0x58
 8002e86:	4b3d      	ldr	r3, [pc, #244]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8e:	60bb      	str	r3, [r7, #8]
 8002e90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e92:	2301      	movs	r3, #1
 8002e94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e96:	4b3a      	ldr	r3, [pc, #232]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a39      	ldr	r2, [pc, #228]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ea2:	f7fd fe9f 	bl	8000be4 <HAL_GetTick>
 8002ea6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ea8:	e009      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eaa:	f7fd fe9b 	bl	8000be4 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d902      	bls.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	74fb      	strb	r3, [r7, #19]
        break;
 8002ebc:	e005      	b.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ebe:	4b30      	ldr	r3, [pc, #192]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0ef      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002eca:	7cfb      	ldrb	r3, [r7, #19]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d159      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ed0:	4b2a      	ldr	r3, [pc, #168]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d01e      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d019      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002eec:	4b23      	ldr	r3, [pc, #140]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ef6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ef8:	4b20      	ldr	r3, [pc, #128]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efe:	4a1f      	ldr	r2, [pc, #124]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f08:	4b1c      	ldr	r3, [pc, #112]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f0e:	4a1b      	ldr	r2, [pc, #108]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f18:	4a18      	ldr	r2, [pc, #96]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d016      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2a:	f7fd fe5b 	bl	8000be4 <HAL_GetTick>
 8002f2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f30:	e00b      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f32:	f7fd fe57 	bl	8000be4 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d902      	bls.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	74fb      	strb	r3, [r7, #19]
            break;
 8002f48:	e006      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d0ec      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002f58:	7cfb      	ldrb	r3, [r7, #19]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f5e:	4b07      	ldr	r3, [pc, #28]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f6c:	4903      	ldr	r1, [pc, #12]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f74:	e008      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	74bb      	strb	r3, [r7, #18]
 8002f7a:	e005      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f84:	7cfb      	ldrb	r3, [r7, #19]
 8002f86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f88:	7c7b      	ldrb	r3, [r7, #17]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d105      	bne.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f8e:	4baf      	ldr	r3, [pc, #700]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f92:	4aae      	ldr	r2, [pc, #696]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f98:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00a      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fa6:	4ba9      	ldr	r3, [pc, #676]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fac:	f023 0203 	bic.w	r2, r3, #3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	49a5      	ldr	r1, [pc, #660]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d00a      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fc8:	4ba0      	ldr	r3, [pc, #640]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fce:	f023 020c 	bic.w	r2, r3, #12
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	499d      	ldr	r1, [pc, #628]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00a      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fea:	4b98      	ldr	r3, [pc, #608]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4994      	ldr	r1, [pc, #592]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0308 	and.w	r3, r3, #8
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00a      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800300c:	4b8f      	ldr	r3, [pc, #572]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003012:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	498c      	ldr	r1, [pc, #560]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800301c:	4313      	orrs	r3, r2
 800301e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800302e:	4b87      	ldr	r3, [pc, #540]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003034:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	4983      	ldr	r1, [pc, #524]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800303e:	4313      	orrs	r3, r2
 8003040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0320 	and.w	r3, r3, #32
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00a      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003050:	4b7e      	ldr	r3, [pc, #504]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	497b      	ldr	r1, [pc, #492]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003072:	4b76      	ldr	r3, [pc, #472]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003078:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	4972      	ldr	r1, [pc, #456]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003082:	4313      	orrs	r3, r2
 8003084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00a      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003094:	4b6d      	ldr	r3, [pc, #436]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800309a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	496a      	ldr	r1, [pc, #424]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030b6:	4b65      	ldr	r3, [pc, #404]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	4961      	ldr	r1, [pc, #388]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00a      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80030d8:	4b5c      	ldr	r3, [pc, #368]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030de:	f023 0203 	bic.w	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e6:	4959      	ldr	r1, [pc, #356]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030fa:	4b54      	ldr	r3, [pc, #336]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003100:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003108:	4950      	ldr	r1, [pc, #320]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800310a:	4313      	orrs	r3, r2
 800310c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003118:	2b00      	cmp	r3, #0
 800311a:	d015      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800311c:	4b4b      	ldr	r3, [pc, #300]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	4948      	ldr	r1, [pc, #288]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800312c:	4313      	orrs	r3, r2
 800312e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800313a:	d105      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800313c:	4b43      	ldr	r3, [pc, #268]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	4a42      	ldr	r2, [pc, #264]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003142:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003146:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003150:	2b00      	cmp	r3, #0
 8003152:	d015      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003154:	4b3d      	ldr	r3, [pc, #244]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003162:	493a      	ldr	r1, [pc, #232]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800316e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003172:	d105      	bne.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003174:	4b35      	ldr	r3, [pc, #212]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	4a34      	ldr	r2, [pc, #208]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800317a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800317e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d015      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800318c:	4b2f      	ldr	r3, [pc, #188]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800318e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003192:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319a:	492c      	ldr	r1, [pc, #176]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800319c:	4313      	orrs	r3, r2
 800319e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031aa:	d105      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031ac:	4b27      	ldr	r3, [pc, #156]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	4a26      	ldr	r2, [pc, #152]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d015      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031c4:	4b21      	ldr	r3, [pc, #132]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d2:	491e      	ldr	r1, [pc, #120]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031e2:	d105      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031e4:	4b19      	ldr	r3, [pc, #100]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	4a18      	ldr	r2, [pc, #96]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d015      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031fc:	4b13      	ldr	r3, [pc, #76]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003202:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	4910      	ldr	r1, [pc, #64]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800321a:	d105      	bne.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	4a0a      	ldr	r2, [pc, #40]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003222:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003226:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d018      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003242:	4902      	ldr	r1, [pc, #8]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800324a:	e001      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800324c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003254:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003258:	d105      	bne.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800325a:	4b21      	ldr	r3, [pc, #132]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	4a20      	ldr	r2, [pc, #128]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003264:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d015      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003272:	4b1b      	ldr	r3, [pc, #108]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003278:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003280:	4917      	ldr	r1, [pc, #92]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800328c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003290:	d105      	bne.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003292:	4b13      	ldr	r3, [pc, #76]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	4a12      	ldr	r2, [pc, #72]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800329c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d015      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80032aa:	4b0d      	ldr	r3, [pc, #52]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80032ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b8:	4909      	ldr	r1, [pc, #36]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032c8:	d105      	bne.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ca:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	4a04      	ldr	r2, [pc, #16]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80032d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032d4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80032d6:	7cbb      	ldrb	r3, [r7, #18]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3718      	adds	r7, #24
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40021000 	.word	0x40021000

080032e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e042      	b.n	800337c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d106      	bne.n	800330e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7fd fb3b 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2224      	movs	r2, #36	; 0x24
 8003312:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0201 	bic.w	r2, r2, #1
 8003324:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f82e 	bl	8003388 <UART_SetConfig>
 800332c:	4603      	mov	r3, r0
 800332e:	2b01      	cmp	r3, #1
 8003330:	d101      	bne.n	8003336 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e022      	b.n	800337c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f001 fa10 	bl	8004764 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003352:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003362:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f001 fa97 	bl	80048a8 <UART_CheckIdleState>
 800337a:	4603      	mov	r3, r0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	0000      	movs	r0, r0
	...

08003388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003388:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800338c:	b08a      	sub	sp, #40	; 0x28
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003392:	2300      	movs	r3, #0
 8003394:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003396:	2300      	movs	r3, #0
 8003398:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800339a:	2300      	movs	r3, #0
 800339c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	431a      	orrs	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	431a      	orrs	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033bc:	4313      	orrs	r3, r2
 80033be:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	4baa      	ldr	r3, [pc, #680]	; (8003670 <UART_SetConfig+0x2e8>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6812      	ldr	r2, [r2, #0]
 80033ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a9f      	ldr	r2, [pc, #636]	; (8003674 <UART_SetConfig+0x2ec>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d004      	beq.n	8003404 <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003400:	4313      	orrs	r3, r2
 8003402:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800340e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003418:	430b      	orrs	r3, r1
 800341a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003422:	f023 010f 	bic.w	r1, r3, #15
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a90      	ldr	r2, [pc, #576]	; (8003678 <UART_SetConfig+0x2f0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d126      	bne.n	800348a <UART_SetConfig+0x102>
 800343c:	4b8f      	ldr	r3, [pc, #572]	; (800367c <UART_SetConfig+0x2f4>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	2b03      	cmp	r3, #3
 8003448:	d81a      	bhi.n	8003480 <UART_SetConfig+0xf8>
 800344a:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <UART_SetConfig+0xc8>)
 800344c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003450:	08003461 	.word	0x08003461
 8003454:	08003471 	.word	0x08003471
 8003458:	08003469 	.word	0x08003469
 800345c:	08003479 	.word	0x08003479
 8003460:	2301      	movs	r3, #1
 8003462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003466:	e116      	b.n	8003696 <UART_SetConfig+0x30e>
 8003468:	2302      	movs	r3, #2
 800346a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800346e:	e112      	b.n	8003696 <UART_SetConfig+0x30e>
 8003470:	2304      	movs	r3, #4
 8003472:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003476:	e10e      	b.n	8003696 <UART_SetConfig+0x30e>
 8003478:	2308      	movs	r3, #8
 800347a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800347e:	e10a      	b.n	8003696 <UART_SetConfig+0x30e>
 8003480:	2310      	movs	r3, #16
 8003482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003486:	bf00      	nop
 8003488:	e105      	b.n	8003696 <UART_SetConfig+0x30e>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a7c      	ldr	r2, [pc, #496]	; (8003680 <UART_SetConfig+0x2f8>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d138      	bne.n	8003506 <UART_SetConfig+0x17e>
 8003494:	4b79      	ldr	r3, [pc, #484]	; (800367c <UART_SetConfig+0x2f4>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b0c      	cmp	r3, #12
 80034a0:	d82c      	bhi.n	80034fc <UART_SetConfig+0x174>
 80034a2:	a201      	add	r2, pc, #4	; (adr r2, 80034a8 <UART_SetConfig+0x120>)
 80034a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a8:	080034dd 	.word	0x080034dd
 80034ac:	080034fd 	.word	0x080034fd
 80034b0:	080034fd 	.word	0x080034fd
 80034b4:	080034fd 	.word	0x080034fd
 80034b8:	080034ed 	.word	0x080034ed
 80034bc:	080034fd 	.word	0x080034fd
 80034c0:	080034fd 	.word	0x080034fd
 80034c4:	080034fd 	.word	0x080034fd
 80034c8:	080034e5 	.word	0x080034e5
 80034cc:	080034fd 	.word	0x080034fd
 80034d0:	080034fd 	.word	0x080034fd
 80034d4:	080034fd 	.word	0x080034fd
 80034d8:	080034f5 	.word	0x080034f5
 80034dc:	2300      	movs	r3, #0
 80034de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034e2:	e0d8      	b.n	8003696 <UART_SetConfig+0x30e>
 80034e4:	2302      	movs	r3, #2
 80034e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034ea:	e0d4      	b.n	8003696 <UART_SetConfig+0x30e>
 80034ec:	2304      	movs	r3, #4
 80034ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034f2:	e0d0      	b.n	8003696 <UART_SetConfig+0x30e>
 80034f4:	2308      	movs	r3, #8
 80034f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80034fa:	e0cc      	b.n	8003696 <UART_SetConfig+0x30e>
 80034fc:	2310      	movs	r3, #16
 80034fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003502:	bf00      	nop
 8003504:	e0c7      	b.n	8003696 <UART_SetConfig+0x30e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a5e      	ldr	r2, [pc, #376]	; (8003684 <UART_SetConfig+0x2fc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d125      	bne.n	800355c <UART_SetConfig+0x1d4>
 8003510:	4b5a      	ldr	r3, [pc, #360]	; (800367c <UART_SetConfig+0x2f4>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003516:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800351a:	2b10      	cmp	r3, #16
 800351c:	d011      	beq.n	8003542 <UART_SetConfig+0x1ba>
 800351e:	2b10      	cmp	r3, #16
 8003520:	d802      	bhi.n	8003528 <UART_SetConfig+0x1a0>
 8003522:	2b00      	cmp	r3, #0
 8003524:	d005      	beq.n	8003532 <UART_SetConfig+0x1aa>
 8003526:	e014      	b.n	8003552 <UART_SetConfig+0x1ca>
 8003528:	2b20      	cmp	r3, #32
 800352a:	d006      	beq.n	800353a <UART_SetConfig+0x1b2>
 800352c:	2b30      	cmp	r3, #48	; 0x30
 800352e:	d00c      	beq.n	800354a <UART_SetConfig+0x1c2>
 8003530:	e00f      	b.n	8003552 <UART_SetConfig+0x1ca>
 8003532:	2300      	movs	r3, #0
 8003534:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003538:	e0ad      	b.n	8003696 <UART_SetConfig+0x30e>
 800353a:	2302      	movs	r3, #2
 800353c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003540:	e0a9      	b.n	8003696 <UART_SetConfig+0x30e>
 8003542:	2304      	movs	r3, #4
 8003544:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003548:	e0a5      	b.n	8003696 <UART_SetConfig+0x30e>
 800354a:	2308      	movs	r3, #8
 800354c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003550:	e0a1      	b.n	8003696 <UART_SetConfig+0x30e>
 8003552:	2310      	movs	r3, #16
 8003554:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003558:	bf00      	nop
 800355a:	e09c      	b.n	8003696 <UART_SetConfig+0x30e>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a49      	ldr	r2, [pc, #292]	; (8003688 <UART_SetConfig+0x300>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d125      	bne.n	80035b2 <UART_SetConfig+0x22a>
 8003566:	4b45      	ldr	r3, [pc, #276]	; (800367c <UART_SetConfig+0x2f4>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003570:	2b40      	cmp	r3, #64	; 0x40
 8003572:	d011      	beq.n	8003598 <UART_SetConfig+0x210>
 8003574:	2b40      	cmp	r3, #64	; 0x40
 8003576:	d802      	bhi.n	800357e <UART_SetConfig+0x1f6>
 8003578:	2b00      	cmp	r3, #0
 800357a:	d005      	beq.n	8003588 <UART_SetConfig+0x200>
 800357c:	e014      	b.n	80035a8 <UART_SetConfig+0x220>
 800357e:	2b80      	cmp	r3, #128	; 0x80
 8003580:	d006      	beq.n	8003590 <UART_SetConfig+0x208>
 8003582:	2bc0      	cmp	r3, #192	; 0xc0
 8003584:	d00c      	beq.n	80035a0 <UART_SetConfig+0x218>
 8003586:	e00f      	b.n	80035a8 <UART_SetConfig+0x220>
 8003588:	2300      	movs	r3, #0
 800358a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800358e:	e082      	b.n	8003696 <UART_SetConfig+0x30e>
 8003590:	2302      	movs	r3, #2
 8003592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003596:	e07e      	b.n	8003696 <UART_SetConfig+0x30e>
 8003598:	2304      	movs	r3, #4
 800359a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800359e:	e07a      	b.n	8003696 <UART_SetConfig+0x30e>
 80035a0:	2308      	movs	r3, #8
 80035a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035a6:	e076      	b.n	8003696 <UART_SetConfig+0x30e>
 80035a8:	2310      	movs	r3, #16
 80035aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ae:	bf00      	nop
 80035b0:	e071      	b.n	8003696 <UART_SetConfig+0x30e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a35      	ldr	r2, [pc, #212]	; (800368c <UART_SetConfig+0x304>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d129      	bne.n	8003610 <UART_SetConfig+0x288>
 80035bc:	4b2f      	ldr	r3, [pc, #188]	; (800367c <UART_SetConfig+0x2f4>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035ca:	d014      	beq.n	80035f6 <UART_SetConfig+0x26e>
 80035cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035d0:	d802      	bhi.n	80035d8 <UART_SetConfig+0x250>
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d007      	beq.n	80035e6 <UART_SetConfig+0x25e>
 80035d6:	e016      	b.n	8003606 <UART_SetConfig+0x27e>
 80035d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035dc:	d007      	beq.n	80035ee <UART_SetConfig+0x266>
 80035de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035e2:	d00c      	beq.n	80035fe <UART_SetConfig+0x276>
 80035e4:	e00f      	b.n	8003606 <UART_SetConfig+0x27e>
 80035e6:	2300      	movs	r3, #0
 80035e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ec:	e053      	b.n	8003696 <UART_SetConfig+0x30e>
 80035ee:	2302      	movs	r3, #2
 80035f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035f4:	e04f      	b.n	8003696 <UART_SetConfig+0x30e>
 80035f6:	2304      	movs	r3, #4
 80035f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035fc:	e04b      	b.n	8003696 <UART_SetConfig+0x30e>
 80035fe:	2308      	movs	r3, #8
 8003600:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003604:	e047      	b.n	8003696 <UART_SetConfig+0x30e>
 8003606:	2310      	movs	r3, #16
 8003608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800360c:	bf00      	nop
 800360e:	e042      	b.n	8003696 <UART_SetConfig+0x30e>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a17      	ldr	r2, [pc, #92]	; (8003674 <UART_SetConfig+0x2ec>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d13a      	bne.n	8003690 <UART_SetConfig+0x308>
 800361a:	4b18      	ldr	r3, [pc, #96]	; (800367c <UART_SetConfig+0x2f4>)
 800361c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003620:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003628:	d014      	beq.n	8003654 <UART_SetConfig+0x2cc>
 800362a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800362e:	d802      	bhi.n	8003636 <UART_SetConfig+0x2ae>
 8003630:	2b00      	cmp	r3, #0
 8003632:	d007      	beq.n	8003644 <UART_SetConfig+0x2bc>
 8003634:	e016      	b.n	8003664 <UART_SetConfig+0x2dc>
 8003636:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800363a:	d007      	beq.n	800364c <UART_SetConfig+0x2c4>
 800363c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003640:	d00c      	beq.n	800365c <UART_SetConfig+0x2d4>
 8003642:	e00f      	b.n	8003664 <UART_SetConfig+0x2dc>
 8003644:	2300      	movs	r3, #0
 8003646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800364a:	e024      	b.n	8003696 <UART_SetConfig+0x30e>
 800364c:	2302      	movs	r3, #2
 800364e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003652:	e020      	b.n	8003696 <UART_SetConfig+0x30e>
 8003654:	2304      	movs	r3, #4
 8003656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800365a:	e01c      	b.n	8003696 <UART_SetConfig+0x30e>
 800365c:	2308      	movs	r3, #8
 800365e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003662:	e018      	b.n	8003696 <UART_SetConfig+0x30e>
 8003664:	2310      	movs	r3, #16
 8003666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800366a:	bf00      	nop
 800366c:	e013      	b.n	8003696 <UART_SetConfig+0x30e>
 800366e:	bf00      	nop
 8003670:	cfff69f3 	.word	0xcfff69f3
 8003674:	40008000 	.word	0x40008000
 8003678:	40013800 	.word	0x40013800
 800367c:	40021000 	.word	0x40021000
 8003680:	40004400 	.word	0x40004400
 8003684:	40004800 	.word	0x40004800
 8003688:	40004c00 	.word	0x40004c00
 800368c:	40005000 	.word	0x40005000
 8003690:	2310      	movs	r3, #16
 8003692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a86      	ldr	r2, [pc, #536]	; (80038b4 <UART_SetConfig+0x52c>)
 800369c:	4293      	cmp	r3, r2
 800369e:	f040 8422 	bne.w	8003ee6 <UART_SetConfig+0xb5e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	f200 8173 	bhi.w	8003992 <UART_SetConfig+0x60a>
 80036ac:	a201      	add	r2, pc, #4	; (adr r2, 80036b4 <UART_SetConfig+0x32c>)
 80036ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b2:	bf00      	nop
 80036b4:	080036d9 	.word	0x080036d9
 80036b8:	08003993 	.word	0x08003993
 80036bc:	0800377b 	.word	0x0800377b
 80036c0:	08003993 	.word	0x08003993
 80036c4:	08003813 	.word	0x08003813
 80036c8:	08003993 	.word	0x08003993
 80036cc:	08003993 	.word	0x08003993
 80036d0:	08003993 	.word	0x08003993
 80036d4:	080038e5 	.word	0x080038e5
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80036d8:	f7ff fb46 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 80036dc:	4602      	mov	r2, r0
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d044      	beq.n	8003770 <UART_SetConfig+0x3e8>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d03e      	beq.n	800376c <UART_SetConfig+0x3e4>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d038      	beq.n	8003768 <UART_SetConfig+0x3e0>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d032      	beq.n	8003764 <UART_SetConfig+0x3dc>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003702:	2b04      	cmp	r3, #4
 8003704:	d02c      	beq.n	8003760 <UART_SetConfig+0x3d8>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	2b05      	cmp	r3, #5
 800370c:	d026      	beq.n	800375c <UART_SetConfig+0x3d4>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	2b06      	cmp	r3, #6
 8003714:	d020      	beq.n	8003758 <UART_SetConfig+0x3d0>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371a:	2b07      	cmp	r3, #7
 800371c:	d01a      	beq.n	8003754 <UART_SetConfig+0x3cc>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003722:	2b08      	cmp	r3, #8
 8003724:	d014      	beq.n	8003750 <UART_SetConfig+0x3c8>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	2b09      	cmp	r3, #9
 800372c:	d00e      	beq.n	800374c <UART_SetConfig+0x3c4>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	2b0a      	cmp	r3, #10
 8003734:	d008      	beq.n	8003748 <UART_SetConfig+0x3c0>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	2b0b      	cmp	r3, #11
 800373c:	d102      	bne.n	8003744 <UART_SetConfig+0x3bc>
 800373e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003742:	e016      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003744:	2301      	movs	r3, #1
 8003746:	e014      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003748:	2380      	movs	r3, #128	; 0x80
 800374a:	e012      	b.n	8003772 <UART_SetConfig+0x3ea>
 800374c:	2340      	movs	r3, #64	; 0x40
 800374e:	e010      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003750:	2320      	movs	r3, #32
 8003752:	e00e      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003754:	2310      	movs	r3, #16
 8003756:	e00c      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003758:	230c      	movs	r3, #12
 800375a:	e00a      	b.n	8003772 <UART_SetConfig+0x3ea>
 800375c:	230a      	movs	r3, #10
 800375e:	e008      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003760:	2308      	movs	r3, #8
 8003762:	e006      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003764:	2306      	movs	r3, #6
 8003766:	e004      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003768:	2304      	movs	r3, #4
 800376a:	e002      	b.n	8003772 <UART_SetConfig+0x3ea>
 800376c:	2302      	movs	r3, #2
 800376e:	e000      	b.n	8003772 <UART_SetConfig+0x3ea>
 8003770:	2301      	movs	r3, #1
 8003772:	fbb2 f3f3 	udiv	r3, r2, r3
 8003776:	617b      	str	r3, [r7, #20]
        break;
 8003778:	e10e      	b.n	8003998 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	2b00      	cmp	r3, #0
 8003780:	d044      	beq.n	800380c <UART_SetConfig+0x484>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	2b01      	cmp	r3, #1
 8003788:	d03e      	beq.n	8003808 <UART_SetConfig+0x480>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378e:	2b02      	cmp	r3, #2
 8003790:	d038      	beq.n	8003804 <UART_SetConfig+0x47c>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003796:	2b03      	cmp	r3, #3
 8003798:	d032      	beq.n	8003800 <UART_SetConfig+0x478>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d02c      	beq.n	80037fc <UART_SetConfig+0x474>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a6:	2b05      	cmp	r3, #5
 80037a8:	d026      	beq.n	80037f8 <UART_SetConfig+0x470>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	2b06      	cmp	r3, #6
 80037b0:	d020      	beq.n	80037f4 <UART_SetConfig+0x46c>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	2b07      	cmp	r3, #7
 80037b8:	d01a      	beq.n	80037f0 <UART_SetConfig+0x468>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d014      	beq.n	80037ec <UART_SetConfig+0x464>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c6:	2b09      	cmp	r3, #9
 80037c8:	d00e      	beq.n	80037e8 <UART_SetConfig+0x460>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	2b0a      	cmp	r3, #10
 80037d0:	d008      	beq.n	80037e4 <UART_SetConfig+0x45c>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	2b0b      	cmp	r3, #11
 80037d8:	d102      	bne.n	80037e0 <UART_SetConfig+0x458>
 80037da:	f24f 4324 	movw	r3, #62500	; 0xf424
 80037de:	e016      	b.n	800380e <UART_SetConfig+0x486>
 80037e0:	4b35      	ldr	r3, [pc, #212]	; (80038b8 <UART_SetConfig+0x530>)
 80037e2:	e014      	b.n	800380e <UART_SetConfig+0x486>
 80037e4:	4b35      	ldr	r3, [pc, #212]	; (80038bc <UART_SetConfig+0x534>)
 80037e6:	e012      	b.n	800380e <UART_SetConfig+0x486>
 80037e8:	4b35      	ldr	r3, [pc, #212]	; (80038c0 <UART_SetConfig+0x538>)
 80037ea:	e010      	b.n	800380e <UART_SetConfig+0x486>
 80037ec:	4b35      	ldr	r3, [pc, #212]	; (80038c4 <UART_SetConfig+0x53c>)
 80037ee:	e00e      	b.n	800380e <UART_SetConfig+0x486>
 80037f0:	4b35      	ldr	r3, [pc, #212]	; (80038c8 <UART_SetConfig+0x540>)
 80037f2:	e00c      	b.n	800380e <UART_SetConfig+0x486>
 80037f4:	4b35      	ldr	r3, [pc, #212]	; (80038cc <UART_SetConfig+0x544>)
 80037f6:	e00a      	b.n	800380e <UART_SetConfig+0x486>
 80037f8:	4b35      	ldr	r3, [pc, #212]	; (80038d0 <UART_SetConfig+0x548>)
 80037fa:	e008      	b.n	800380e <UART_SetConfig+0x486>
 80037fc:	4b35      	ldr	r3, [pc, #212]	; (80038d4 <UART_SetConfig+0x54c>)
 80037fe:	e006      	b.n	800380e <UART_SetConfig+0x486>
 8003800:	4b35      	ldr	r3, [pc, #212]	; (80038d8 <UART_SetConfig+0x550>)
 8003802:	e004      	b.n	800380e <UART_SetConfig+0x486>
 8003804:	4b35      	ldr	r3, [pc, #212]	; (80038dc <UART_SetConfig+0x554>)
 8003806:	e002      	b.n	800380e <UART_SetConfig+0x486>
 8003808:	4b35      	ldr	r3, [pc, #212]	; (80038e0 <UART_SetConfig+0x558>)
 800380a:	e000      	b.n	800380e <UART_SetConfig+0x486>
 800380c:	4b2a      	ldr	r3, [pc, #168]	; (80038b8 <UART_SetConfig+0x530>)
 800380e:	617b      	str	r3, [r7, #20]
        break;
 8003810:	e0c2      	b.n	8003998 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8003812:	f7ff fa3b 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8003816:	4602      	mov	r2, r0
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381c:	2b00      	cmp	r3, #0
 800381e:	d044      	beq.n	80038aa <UART_SetConfig+0x522>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003824:	2b01      	cmp	r3, #1
 8003826:	d03e      	beq.n	80038a6 <UART_SetConfig+0x51e>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	2b02      	cmp	r3, #2
 800382e:	d038      	beq.n	80038a2 <UART_SetConfig+0x51a>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003834:	2b03      	cmp	r3, #3
 8003836:	d032      	beq.n	800389e <UART_SetConfig+0x516>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383c:	2b04      	cmp	r3, #4
 800383e:	d02c      	beq.n	800389a <UART_SetConfig+0x512>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003844:	2b05      	cmp	r3, #5
 8003846:	d026      	beq.n	8003896 <UART_SetConfig+0x50e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	2b06      	cmp	r3, #6
 800384e:	d020      	beq.n	8003892 <UART_SetConfig+0x50a>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	2b07      	cmp	r3, #7
 8003856:	d01a      	beq.n	800388e <UART_SetConfig+0x506>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385c:	2b08      	cmp	r3, #8
 800385e:	d014      	beq.n	800388a <UART_SetConfig+0x502>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	2b09      	cmp	r3, #9
 8003866:	d00e      	beq.n	8003886 <UART_SetConfig+0x4fe>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	2b0a      	cmp	r3, #10
 800386e:	d008      	beq.n	8003882 <UART_SetConfig+0x4fa>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	2b0b      	cmp	r3, #11
 8003876:	d102      	bne.n	800387e <UART_SetConfig+0x4f6>
 8003878:	f44f 7380 	mov.w	r3, #256	; 0x100
 800387c:	e016      	b.n	80038ac <UART_SetConfig+0x524>
 800387e:	2301      	movs	r3, #1
 8003880:	e014      	b.n	80038ac <UART_SetConfig+0x524>
 8003882:	2380      	movs	r3, #128	; 0x80
 8003884:	e012      	b.n	80038ac <UART_SetConfig+0x524>
 8003886:	2340      	movs	r3, #64	; 0x40
 8003888:	e010      	b.n	80038ac <UART_SetConfig+0x524>
 800388a:	2320      	movs	r3, #32
 800388c:	e00e      	b.n	80038ac <UART_SetConfig+0x524>
 800388e:	2310      	movs	r3, #16
 8003890:	e00c      	b.n	80038ac <UART_SetConfig+0x524>
 8003892:	230c      	movs	r3, #12
 8003894:	e00a      	b.n	80038ac <UART_SetConfig+0x524>
 8003896:	230a      	movs	r3, #10
 8003898:	e008      	b.n	80038ac <UART_SetConfig+0x524>
 800389a:	2308      	movs	r3, #8
 800389c:	e006      	b.n	80038ac <UART_SetConfig+0x524>
 800389e:	2306      	movs	r3, #6
 80038a0:	e004      	b.n	80038ac <UART_SetConfig+0x524>
 80038a2:	2304      	movs	r3, #4
 80038a4:	e002      	b.n	80038ac <UART_SetConfig+0x524>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e000      	b.n	80038ac <UART_SetConfig+0x524>
 80038aa:	2301      	movs	r3, #1
 80038ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b0:	617b      	str	r3, [r7, #20]
        break;
 80038b2:	e071      	b.n	8003998 <UART_SetConfig+0x610>
 80038b4:	40008000 	.word	0x40008000
 80038b8:	00f42400 	.word	0x00f42400
 80038bc:	0001e848 	.word	0x0001e848
 80038c0:	0003d090 	.word	0x0003d090
 80038c4:	0007a120 	.word	0x0007a120
 80038c8:	000f4240 	.word	0x000f4240
 80038cc:	00145855 	.word	0x00145855
 80038d0:	00186a00 	.word	0x00186a00
 80038d4:	001e8480 	.word	0x001e8480
 80038d8:	0028b0aa 	.word	0x0028b0aa
 80038dc:	003d0900 	.word	0x003d0900
 80038e0:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d04e      	beq.n	800398a <UART_SetConfig+0x602>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d047      	beq.n	8003984 <UART_SetConfig+0x5fc>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d040      	beq.n	800397e <UART_SetConfig+0x5f6>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	2b03      	cmp	r3, #3
 8003902:	d039      	beq.n	8003978 <UART_SetConfig+0x5f0>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	2b04      	cmp	r3, #4
 800390a:	d032      	beq.n	8003972 <UART_SetConfig+0x5ea>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	2b05      	cmp	r3, #5
 8003912:	d02b      	beq.n	800396c <UART_SetConfig+0x5e4>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	2b06      	cmp	r3, #6
 800391a:	d024      	beq.n	8003966 <UART_SetConfig+0x5de>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003920:	2b07      	cmp	r3, #7
 8003922:	d01d      	beq.n	8003960 <UART_SetConfig+0x5d8>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003928:	2b08      	cmp	r3, #8
 800392a:	d016      	beq.n	800395a <UART_SetConfig+0x5d2>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	2b09      	cmp	r3, #9
 8003932:	d00f      	beq.n	8003954 <UART_SetConfig+0x5cc>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003938:	2b0a      	cmp	r3, #10
 800393a:	d008      	beq.n	800394e <UART_SetConfig+0x5c6>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	2b0b      	cmp	r3, #11
 8003942:	d101      	bne.n	8003948 <UART_SetConfig+0x5c0>
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	e022      	b.n	800398e <UART_SetConfig+0x606>
 8003948:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800394c:	e01f      	b.n	800398e <UART_SetConfig+0x606>
 800394e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003952:	e01c      	b.n	800398e <UART_SetConfig+0x606>
 8003954:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003958:	e019      	b.n	800398e <UART_SetConfig+0x606>
 800395a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800395e:	e016      	b.n	800398e <UART_SetConfig+0x606>
 8003960:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003964:	e013      	b.n	800398e <UART_SetConfig+0x606>
 8003966:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800396a:	e010      	b.n	800398e <UART_SetConfig+0x606>
 800396c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8003970:	e00d      	b.n	800398e <UART_SetConfig+0x606>
 8003972:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003976:	e00a      	b.n	800398e <UART_SetConfig+0x606>
 8003978:	f241 5355 	movw	r3, #5461	; 0x1555
 800397c:	e007      	b.n	800398e <UART_SetConfig+0x606>
 800397e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003982:	e004      	b.n	800398e <UART_SetConfig+0x606>
 8003984:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003988:	e001      	b.n	800398e <UART_SetConfig+0x606>
 800398a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800398e:	617b      	str	r3, [r7, #20]
        break;
 8003990:	e002      	b.n	8003998 <UART_SetConfig+0x610>
      default:
        ret = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	76fb      	strb	r3, [r7, #27]
        break;
 8003996:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 86b7 	beq.w	800470e <UART_SetConfig+0x1386>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	4613      	mov	r3, r2
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	4413      	add	r3, r2
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d305      	bcc.n	80039bc <UART_SetConfig+0x634>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d903      	bls.n	80039c4 <UART_SetConfig+0x63c>
      {
        ret = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	76fb      	strb	r3, [r7, #27]
 80039c0:	f000 bea5 	b.w	800470e <UART_SetConfig+0x1386>
      }
      else
      {
        switch (clocksource)
 80039c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	f200 8277 	bhi.w	8003ebc <UART_SetConfig+0xb34>
 80039ce:	a201      	add	r2, pc, #4	; (adr r2, 80039d4 <UART_SetConfig+0x64c>)
 80039d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d4:	080039f9 	.word	0x080039f9
 80039d8:	08003ebd 	.word	0x08003ebd
 80039dc:	08003b37 	.word	0x08003b37
 80039e0:	08003ebd 	.word	0x08003ebd
 80039e4:	08003c2d 	.word	0x08003c2d
 80039e8:	08003ebd 	.word	0x08003ebd
 80039ec:	08003ebd 	.word	0x08003ebd
 80039f0:	08003ebd 	.word	0x08003ebd
 80039f4:	08003d6b 	.word	0x08003d6b
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80039f8:	f7ff f9b6 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 80039fc:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f04f 0100 	mov.w	r1, #0
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d067      	beq.n	8003ade <UART_SetConfig+0x756>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d05e      	beq.n	8003ad4 <UART_SetConfig+0x74c>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d055      	beq.n	8003aca <UART_SetConfig+0x742>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a22:	2b03      	cmp	r3, #3
 8003a24:	d04c      	beq.n	8003ac0 <UART_SetConfig+0x738>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d043      	beq.n	8003ab6 <UART_SetConfig+0x72e>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	2b05      	cmp	r3, #5
 8003a34:	d03a      	beq.n	8003aac <UART_SetConfig+0x724>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3a:	2b06      	cmp	r3, #6
 8003a3c:	d031      	beq.n	8003aa2 <UART_SetConfig+0x71a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a42:	2b07      	cmp	r3, #7
 8003a44:	d028      	beq.n	8003a98 <UART_SetConfig+0x710>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	2b08      	cmp	r3, #8
 8003a4c:	d01f      	beq.n	8003a8e <UART_SetConfig+0x706>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	2b09      	cmp	r3, #9
 8003a54:	d016      	beq.n	8003a84 <UART_SetConfig+0x6fc>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	2b0a      	cmp	r3, #10
 8003a5c:	d00d      	beq.n	8003a7a <UART_SetConfig+0x6f2>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	2b0b      	cmp	r3, #11
 8003a64:	d104      	bne.n	8003a70 <UART_SetConfig+0x6e8>
 8003a66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a6a:	f04f 0400 	mov.w	r4, #0
 8003a6e:	e03a      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003a70:	f04f 0301 	mov.w	r3, #1
 8003a74:	f04f 0400 	mov.w	r4, #0
 8003a78:	e035      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003a7a:	f04f 0380 	mov.w	r3, #128	; 0x80
 8003a7e:	f04f 0400 	mov.w	r4, #0
 8003a82:	e030      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003a84:	f04f 0340 	mov.w	r3, #64	; 0x40
 8003a88:	f04f 0400 	mov.w	r4, #0
 8003a8c:	e02b      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003a8e:	f04f 0320 	mov.w	r3, #32
 8003a92:	f04f 0400 	mov.w	r4, #0
 8003a96:	e026      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003a98:	f04f 0310 	mov.w	r3, #16
 8003a9c:	f04f 0400 	mov.w	r4, #0
 8003aa0:	e021      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003aa2:	f04f 030c 	mov.w	r3, #12
 8003aa6:	f04f 0400 	mov.w	r4, #0
 8003aaa:	e01c      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003aac:	f04f 030a 	mov.w	r3, #10
 8003ab0:	f04f 0400 	mov.w	r4, #0
 8003ab4:	e017      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003ab6:	f04f 0308 	mov.w	r3, #8
 8003aba:	f04f 0400 	mov.w	r4, #0
 8003abe:	e012      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003ac0:	f04f 0306 	mov.w	r3, #6
 8003ac4:	f04f 0400 	mov.w	r4, #0
 8003ac8:	e00d      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003aca:	f04f 0304 	mov.w	r3, #4
 8003ace:	f04f 0400 	mov.w	r4, #0
 8003ad2:	e008      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003ad4:	f04f 0302 	mov.w	r3, #2
 8003ad8:	f04f 0400 	mov.w	r4, #0
 8003adc:	e003      	b.n	8003ae6 <UART_SetConfig+0x75e>
 8003ade:	f04f 0301 	mov.w	r3, #1
 8003ae2:	f04f 0400 	mov.w	r4, #0
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	4623      	mov	r3, r4
 8003aea:	f7fc fb95 	bl	8000218 <__aeabi_uldivmod>
 8003aee:	4603      	mov	r3, r0
 8003af0:	460c      	mov	r4, r1
 8003af2:	4619      	mov	r1, r3
 8003af4:	4622      	mov	r2, r4
 8003af6:	f04f 0300 	mov.w	r3, #0
 8003afa:	f04f 0400 	mov.w	r4, #0
 8003afe:	0214      	lsls	r4, r2, #8
 8003b00:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003b04:	020b      	lsls	r3, r1, #8
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	6852      	ldr	r2, [r2, #4]
 8003b0a:	0852      	lsrs	r2, r2, #1
 8003b0c:	4611      	mov	r1, r2
 8003b0e:	f04f 0200 	mov.w	r2, #0
 8003b12:	eb13 0b01 	adds.w	fp, r3, r1
 8003b16:	eb44 0c02 	adc.w	ip, r4, r2
 8003b1a:	4658      	mov	r0, fp
 8003b1c:	4661      	mov	r1, ip
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f04f 0400 	mov.w	r4, #0
 8003b26:	461a      	mov	r2, r3
 8003b28:	4623      	mov	r3, r4
 8003b2a:	f7fc fb75 	bl	8000218 <__aeabi_uldivmod>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	460c      	mov	r4, r1
 8003b32:	61fb      	str	r3, [r7, #28]
            break;
 8003b34:	e1c5      	b.n	8003ec2 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d05b      	beq.n	8003bf6 <UART_SetConfig+0x86e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d053      	beq.n	8003bee <UART_SetConfig+0x866>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d04b      	beq.n	8003be6 <UART_SetConfig+0x85e>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b52:	2b03      	cmp	r3, #3
 8003b54:	d043      	beq.n	8003bde <UART_SetConfig+0x856>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d03b      	beq.n	8003bd6 <UART_SetConfig+0x84e>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b62:	2b05      	cmp	r3, #5
 8003b64:	d033      	beq.n	8003bce <UART_SetConfig+0x846>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	2b06      	cmp	r3, #6
 8003b6c:	d02b      	beq.n	8003bc6 <UART_SetConfig+0x83e>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b72:	2b07      	cmp	r3, #7
 8003b74:	d023      	beq.n	8003bbe <UART_SetConfig+0x836>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7a:	2b08      	cmp	r3, #8
 8003b7c:	d01b      	beq.n	8003bb6 <UART_SetConfig+0x82e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b82:	2b09      	cmp	r3, #9
 8003b84:	d013      	beq.n	8003bae <UART_SetConfig+0x826>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	2b0a      	cmp	r3, #10
 8003b8c:	d00b      	beq.n	8003ba6 <UART_SetConfig+0x81e>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b92:	2b0b      	cmp	r3, #11
 8003b94:	d103      	bne.n	8003b9e <UART_SetConfig+0x816>
 8003b96:	4bae      	ldr	r3, [pc, #696]	; (8003e50 <UART_SetConfig+0xac8>)
 8003b98:	f04f 0400 	mov.w	r4, #0
 8003b9c:	e02e      	b.n	8003bfc <UART_SetConfig+0x874>
 8003b9e:	4bad      	ldr	r3, [pc, #692]	; (8003e54 <UART_SetConfig+0xacc>)
 8003ba0:	f04f 0400 	mov.w	r4, #0
 8003ba4:	e02a      	b.n	8003bfc <UART_SetConfig+0x874>
 8003ba6:	4bac      	ldr	r3, [pc, #688]	; (8003e58 <UART_SetConfig+0xad0>)
 8003ba8:	f04f 0400 	mov.w	r4, #0
 8003bac:	e026      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bae:	4bab      	ldr	r3, [pc, #684]	; (8003e5c <UART_SetConfig+0xad4>)
 8003bb0:	f04f 0400 	mov.w	r4, #0
 8003bb4:	e022      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bb6:	4baa      	ldr	r3, [pc, #680]	; (8003e60 <UART_SetConfig+0xad8>)
 8003bb8:	f04f 0400 	mov.w	r4, #0
 8003bbc:	e01e      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bbe:	4ba9      	ldr	r3, [pc, #676]	; (8003e64 <UART_SetConfig+0xadc>)
 8003bc0:	f04f 0400 	mov.w	r4, #0
 8003bc4:	e01a      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bc6:	a49e      	add	r4, pc, #632	; (adr r4, 8003e40 <UART_SetConfig+0xab8>)
 8003bc8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003bcc:	e016      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bce:	4ba6      	ldr	r3, [pc, #664]	; (8003e68 <UART_SetConfig+0xae0>)
 8003bd0:	f04f 0400 	mov.w	r4, #0
 8003bd4:	e012      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bd6:	4ba5      	ldr	r3, [pc, #660]	; (8003e6c <UART_SetConfig+0xae4>)
 8003bd8:	f04f 0400 	mov.w	r4, #0
 8003bdc:	e00e      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bde:	a49a      	add	r4, pc, #616	; (adr r4, 8003e48 <UART_SetConfig+0xac0>)
 8003be0:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003be4:	e00a      	b.n	8003bfc <UART_SetConfig+0x874>
 8003be6:	4ba2      	ldr	r3, [pc, #648]	; (8003e70 <UART_SetConfig+0xae8>)
 8003be8:	f04f 0400 	mov.w	r4, #0
 8003bec:	e006      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bee:	4ba1      	ldr	r3, [pc, #644]	; (8003e74 <UART_SetConfig+0xaec>)
 8003bf0:	f04f 0400 	mov.w	r4, #0
 8003bf4:	e002      	b.n	8003bfc <UART_SetConfig+0x874>
 8003bf6:	4b97      	ldr	r3, [pc, #604]	; (8003e54 <UART_SetConfig+0xacc>)
 8003bf8:	f04f 0400 	mov.w	r4, #0
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6852      	ldr	r2, [r2, #4]
 8003c00:	0852      	lsrs	r2, r2, #1
 8003c02:	4611      	mov	r1, r2
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	eb13 0b01 	adds.w	fp, r3, r1
 8003c0c:	eb44 0c02 	adc.w	ip, r4, r2
 8003c10:	4658      	mov	r0, fp
 8003c12:	4661      	mov	r1, ip
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f04f 0400 	mov.w	r4, #0
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4623      	mov	r3, r4
 8003c20:	f7fc fafa 	bl	8000218 <__aeabi_uldivmod>
 8003c24:	4603      	mov	r3, r0
 8003c26:	460c      	mov	r4, r1
 8003c28:	61fb      	str	r3, [r7, #28]
            break;
 8003c2a:	e14a      	b.n	8003ec2 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8003c2c:	f7ff f82e 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8003c30:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f04f 0100 	mov.w	r1, #0
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d067      	beq.n	8003d12 <UART_SetConfig+0x98a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d05e      	beq.n	8003d08 <UART_SetConfig+0x980>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d055      	beq.n	8003cfe <UART_SetConfig+0x976>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d04c      	beq.n	8003cf4 <UART_SetConfig+0x96c>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d043      	beq.n	8003cea <UART_SetConfig+0x962>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	2b05      	cmp	r3, #5
 8003c68:	d03a      	beq.n	8003ce0 <UART_SetConfig+0x958>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6e:	2b06      	cmp	r3, #6
 8003c70:	d031      	beq.n	8003cd6 <UART_SetConfig+0x94e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	2b07      	cmp	r3, #7
 8003c78:	d028      	beq.n	8003ccc <UART_SetConfig+0x944>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	2b08      	cmp	r3, #8
 8003c80:	d01f      	beq.n	8003cc2 <UART_SetConfig+0x93a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	2b09      	cmp	r3, #9
 8003c88:	d016      	beq.n	8003cb8 <UART_SetConfig+0x930>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	2b0a      	cmp	r3, #10
 8003c90:	d00d      	beq.n	8003cae <UART_SetConfig+0x926>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c96:	2b0b      	cmp	r3, #11
 8003c98:	d104      	bne.n	8003ca4 <UART_SetConfig+0x91c>
 8003c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c9e:	f04f 0400 	mov.w	r4, #0
 8003ca2:	e03a      	b.n	8003d1a <UART_SetConfig+0x992>
 8003ca4:	f04f 0301 	mov.w	r3, #1
 8003ca8:	f04f 0400 	mov.w	r4, #0
 8003cac:	e035      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cae:	f04f 0380 	mov.w	r3, #128	; 0x80
 8003cb2:	f04f 0400 	mov.w	r4, #0
 8003cb6:	e030      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cb8:	f04f 0340 	mov.w	r3, #64	; 0x40
 8003cbc:	f04f 0400 	mov.w	r4, #0
 8003cc0:	e02b      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cc2:	f04f 0320 	mov.w	r3, #32
 8003cc6:	f04f 0400 	mov.w	r4, #0
 8003cca:	e026      	b.n	8003d1a <UART_SetConfig+0x992>
 8003ccc:	f04f 0310 	mov.w	r3, #16
 8003cd0:	f04f 0400 	mov.w	r4, #0
 8003cd4:	e021      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cd6:	f04f 030c 	mov.w	r3, #12
 8003cda:	f04f 0400 	mov.w	r4, #0
 8003cde:	e01c      	b.n	8003d1a <UART_SetConfig+0x992>
 8003ce0:	f04f 030a 	mov.w	r3, #10
 8003ce4:	f04f 0400 	mov.w	r4, #0
 8003ce8:	e017      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cea:	f04f 0308 	mov.w	r3, #8
 8003cee:	f04f 0400 	mov.w	r4, #0
 8003cf2:	e012      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cf4:	f04f 0306 	mov.w	r3, #6
 8003cf8:	f04f 0400 	mov.w	r4, #0
 8003cfc:	e00d      	b.n	8003d1a <UART_SetConfig+0x992>
 8003cfe:	f04f 0304 	mov.w	r3, #4
 8003d02:	f04f 0400 	mov.w	r4, #0
 8003d06:	e008      	b.n	8003d1a <UART_SetConfig+0x992>
 8003d08:	f04f 0302 	mov.w	r3, #2
 8003d0c:	f04f 0400 	mov.w	r4, #0
 8003d10:	e003      	b.n	8003d1a <UART_SetConfig+0x992>
 8003d12:	f04f 0301 	mov.w	r3, #1
 8003d16:	f04f 0400 	mov.w	r4, #0
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	4623      	mov	r3, r4
 8003d1e:	f7fc fa7b 	bl	8000218 <__aeabi_uldivmod>
 8003d22:	4603      	mov	r3, r0
 8003d24:	460c      	mov	r4, r1
 8003d26:	4619      	mov	r1, r3
 8003d28:	4622      	mov	r2, r4
 8003d2a:	f04f 0300 	mov.w	r3, #0
 8003d2e:	f04f 0400 	mov.w	r4, #0
 8003d32:	0214      	lsls	r4, r2, #8
 8003d34:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003d38:	020b      	lsls	r3, r1, #8
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6852      	ldr	r2, [r2, #4]
 8003d3e:	0852      	lsrs	r2, r2, #1
 8003d40:	4611      	mov	r1, r2
 8003d42:	f04f 0200 	mov.w	r2, #0
 8003d46:	eb13 0b01 	adds.w	fp, r3, r1
 8003d4a:	eb44 0c02 	adc.w	ip, r4, r2
 8003d4e:	4658      	mov	r0, fp
 8003d50:	4661      	mov	r1, ip
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f04f 0400 	mov.w	r4, #0
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	4623      	mov	r3, r4
 8003d5e:	f7fc fa5b 	bl	8000218 <__aeabi_uldivmod>
 8003d62:	4603      	mov	r3, r0
 8003d64:	460c      	mov	r4, r1
 8003d66:	61fb      	str	r3, [r7, #28]
            break;
 8003d68:	e0ab      	b.n	8003ec2 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 8088 	beq.w	8003e84 <UART_SetConfig+0xafc>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d05b      	beq.n	8003e34 <UART_SetConfig+0xaac>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d052      	beq.n	8003e2a <UART_SetConfig+0xaa2>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d04a      	beq.n	8003e22 <UART_SetConfig+0xa9a>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d041      	beq.n	8003e18 <UART_SetConfig+0xa90>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d98:	2b05      	cmp	r3, #5
 8003d9a:	d039      	beq.n	8003e10 <UART_SetConfig+0xa88>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	2b06      	cmp	r3, #6
 8003da2:	d031      	beq.n	8003e08 <UART_SetConfig+0xa80>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da8:	2b07      	cmp	r3, #7
 8003daa:	d028      	beq.n	8003dfe <UART_SetConfig+0xa76>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d01f      	beq.n	8003df4 <UART_SetConfig+0xa6c>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	2b09      	cmp	r3, #9
 8003dba:	d016      	beq.n	8003dea <UART_SetConfig+0xa62>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc0:	2b0a      	cmp	r3, #10
 8003dc2:	d00d      	beq.n	8003de0 <UART_SetConfig+0xa58>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc8:	2b0b      	cmp	r3, #11
 8003dca:	d104      	bne.n	8003dd6 <UART_SetConfig+0xa4e>
 8003dcc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dd0:	f04f 0400 	mov.w	r4, #0
 8003dd4:	e05a      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003dd6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003dda:	f04f 0400 	mov.w	r4, #0
 8003dde:	e055      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003de0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003de4:	f04f 0400 	mov.w	r4, #0
 8003de8:	e050      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003dea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003dee:	f04f 0400 	mov.w	r4, #0
 8003df2:	e04b      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003df4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003df8:	f04f 0400 	mov.w	r4, #0
 8003dfc:	e046      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003dfe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003e02:	f04f 0400 	mov.w	r4, #0
 8003e06:	e041      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e08:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <UART_SetConfig+0xaf0>)
 8003e0a:	f04f 0400 	mov.w	r4, #0
 8003e0e:	e03d      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e10:	4b1a      	ldr	r3, [pc, #104]	; (8003e7c <UART_SetConfig+0xaf4>)
 8003e12:	f04f 0400 	mov.w	r4, #0
 8003e16:	e039      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e1c:	f04f 0400 	mov.w	r4, #0
 8003e20:	e034      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e22:	4b17      	ldr	r3, [pc, #92]	; (8003e80 <UART_SetConfig+0xaf8>)
 8003e24:	f04f 0400 	mov.w	r4, #0
 8003e28:	e030      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e2a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003e2e:	f04f 0400 	mov.w	r4, #0
 8003e32:	e02b      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e34:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e38:	f04f 0400 	mov.w	r4, #0
 8003e3c:	e026      	b.n	8003e8c <UART_SetConfig+0xb04>
 8003e3e:	bf00      	nop
 8003e40:	14585500 	.word	0x14585500
 8003e44:	00000000 	.word	0x00000000
 8003e48:	28b0aa00 	.word	0x28b0aa00
 8003e4c:	00000000 	.word	0x00000000
 8003e50:	00f42400 	.word	0x00f42400
 8003e54:	f4240000 	.word	0xf4240000
 8003e58:	01e84800 	.word	0x01e84800
 8003e5c:	03d09000 	.word	0x03d09000
 8003e60:	07a12000 	.word	0x07a12000
 8003e64:	0f424000 	.word	0x0f424000
 8003e68:	186a0000 	.word	0x186a0000
 8003e6c:	1e848000 	.word	0x1e848000
 8003e70:	3d090000 	.word	0x3d090000
 8003e74:	7a120000 	.word	0x7a120000
 8003e78:	000aaa00 	.word	0x000aaa00
 8003e7c:	000ccc00 	.word	0x000ccc00
 8003e80:	00155500 	.word	0x00155500
 8003e84:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003e88:	f04f 0400 	mov.w	r4, #0
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	6852      	ldr	r2, [r2, #4]
 8003e90:	0852      	lsrs	r2, r2, #1
 8003e92:	4611      	mov	r1, r2
 8003e94:	f04f 0200 	mov.w	r2, #0
 8003e98:	eb13 0b01 	adds.w	fp, r3, r1
 8003e9c:	eb44 0c02 	adc.w	ip, r4, r2
 8003ea0:	4658      	mov	r0, fp
 8003ea2:	4661      	mov	r1, ip
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f04f 0400 	mov.w	r4, #0
 8003eac:	461a      	mov	r2, r3
 8003eae:	4623      	mov	r3, r4
 8003eb0:	f7fc f9b2 	bl	8000218 <__aeabi_uldivmod>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	460c      	mov	r4, r1
 8003eb8:	61fb      	str	r3, [r7, #28]
            break;
 8003eba:	e002      	b.n	8003ec2 <UART_SetConfig+0xb3a>
          default:
            ret = HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	76fb      	strb	r3, [r7, #27]
            break;
 8003ec0:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ec8:	d309      	bcc.n	8003ede <UART_SetConfig+0xb56>
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ed0:	d205      	bcs.n	8003ede <UART_SetConfig+0xb56>
        {
          huart->Instance->BRR = usartdiv;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	69fa      	ldr	r2, [r7, #28]
 8003ed8:	60da      	str	r2, [r3, #12]
 8003eda:	f000 bc18 	b.w	800470e <UART_SetConfig+0x1386>
        }
        else
        {
          ret = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	76fb      	strb	r3, [r7, #27]
 8003ee2:	f000 bc14 	b.w	800470e <UART_SetConfig+0x1386>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eee:	f040 8204 	bne.w	80042fa <UART_SetConfig+0xf72>
  {
    switch (clocksource)
 8003ef2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ef6:	2b08      	cmp	r3, #8
 8003ef8:	f200 81df 	bhi.w	80042ba <UART_SetConfig+0xf32>
 8003efc:	a201      	add	r2, pc, #4	; (adr r2, 8003f04 <UART_SetConfig+0xb7c>)
 8003efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f02:	bf00      	nop
 8003f04:	08003f29 	.word	0x08003f29
 8003f08:	08003fe1 	.word	0x08003fe1
 8003f0c:	08004099 	.word	0x08004099
 8003f10:	080042bb 	.word	0x080042bb
 8003f14:	08004141 	.word	0x08004141
 8003f18:	080042bb 	.word	0x080042bb
 8003f1c:	080042bb 	.word	0x080042bb
 8003f20:	080042bb 	.word	0x080042bb
 8003f24:	080041f9 	.word	0x080041f9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f28:	f7fe ff1e 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8003f2c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d044      	beq.n	8003fc0 <UART_SetConfig+0xc38>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d03e      	beq.n	8003fbc <UART_SetConfig+0xc34>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d038      	beq.n	8003fb8 <UART_SetConfig+0xc30>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	2b03      	cmp	r3, #3
 8003f4c:	d032      	beq.n	8003fb4 <UART_SetConfig+0xc2c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d02c      	beq.n	8003fb0 <UART_SetConfig+0xc28>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d026      	beq.n	8003fac <UART_SetConfig+0xc24>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	2b06      	cmp	r3, #6
 8003f64:	d020      	beq.n	8003fa8 <UART_SetConfig+0xc20>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	2b07      	cmp	r3, #7
 8003f6c:	d01a      	beq.n	8003fa4 <UART_SetConfig+0xc1c>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d014      	beq.n	8003fa0 <UART_SetConfig+0xc18>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7a:	2b09      	cmp	r3, #9
 8003f7c:	d00e      	beq.n	8003f9c <UART_SetConfig+0xc14>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f82:	2b0a      	cmp	r3, #10
 8003f84:	d008      	beq.n	8003f98 <UART_SetConfig+0xc10>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8a:	2b0b      	cmp	r3, #11
 8003f8c:	d102      	bne.n	8003f94 <UART_SetConfig+0xc0c>
 8003f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f92:	e016      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003f94:	2301      	movs	r3, #1
 8003f96:	e014      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003f98:	2380      	movs	r3, #128	; 0x80
 8003f9a:	e012      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003f9c:	2340      	movs	r3, #64	; 0x40
 8003f9e:	e010      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fa0:	2320      	movs	r3, #32
 8003fa2:	e00e      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fa4:	2310      	movs	r3, #16
 8003fa6:	e00c      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fa8:	230c      	movs	r3, #12
 8003faa:	e00a      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fac:	230a      	movs	r3, #10
 8003fae:	e008      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fb0:	2308      	movs	r3, #8
 8003fb2:	e006      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fb4:	2306      	movs	r3, #6
 8003fb6:	e004      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fb8:	2304      	movs	r3, #4
 8003fba:	e002      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	e000      	b.n	8003fc2 <UART_SetConfig+0xc3a>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc8:	005a      	lsls	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	441a      	add	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	61fb      	str	r3, [r7, #28]
        break;
 8003fde:	e16f      	b.n	80042c0 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fe0:	f7fe fed8 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 8003fe4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d044      	beq.n	8004078 <UART_SetConfig+0xcf0>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d03e      	beq.n	8004074 <UART_SetConfig+0xcec>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d038      	beq.n	8004070 <UART_SetConfig+0xce8>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2b03      	cmp	r3, #3
 8004004:	d032      	beq.n	800406c <UART_SetConfig+0xce4>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	2b04      	cmp	r3, #4
 800400c:	d02c      	beq.n	8004068 <UART_SetConfig+0xce0>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	2b05      	cmp	r3, #5
 8004014:	d026      	beq.n	8004064 <UART_SetConfig+0xcdc>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	2b06      	cmp	r3, #6
 800401c:	d020      	beq.n	8004060 <UART_SetConfig+0xcd8>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	2b07      	cmp	r3, #7
 8004024:	d01a      	beq.n	800405c <UART_SetConfig+0xcd4>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	2b08      	cmp	r3, #8
 800402c:	d014      	beq.n	8004058 <UART_SetConfig+0xcd0>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	2b09      	cmp	r3, #9
 8004034:	d00e      	beq.n	8004054 <UART_SetConfig+0xccc>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403a:	2b0a      	cmp	r3, #10
 800403c:	d008      	beq.n	8004050 <UART_SetConfig+0xcc8>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	2b0b      	cmp	r3, #11
 8004044:	d102      	bne.n	800404c <UART_SetConfig+0xcc4>
 8004046:	f44f 7380 	mov.w	r3, #256	; 0x100
 800404a:	e016      	b.n	800407a <UART_SetConfig+0xcf2>
 800404c:	2301      	movs	r3, #1
 800404e:	e014      	b.n	800407a <UART_SetConfig+0xcf2>
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	e012      	b.n	800407a <UART_SetConfig+0xcf2>
 8004054:	2340      	movs	r3, #64	; 0x40
 8004056:	e010      	b.n	800407a <UART_SetConfig+0xcf2>
 8004058:	2320      	movs	r3, #32
 800405a:	e00e      	b.n	800407a <UART_SetConfig+0xcf2>
 800405c:	2310      	movs	r3, #16
 800405e:	e00c      	b.n	800407a <UART_SetConfig+0xcf2>
 8004060:	230c      	movs	r3, #12
 8004062:	e00a      	b.n	800407a <UART_SetConfig+0xcf2>
 8004064:	230a      	movs	r3, #10
 8004066:	e008      	b.n	800407a <UART_SetConfig+0xcf2>
 8004068:	2308      	movs	r3, #8
 800406a:	e006      	b.n	800407a <UART_SetConfig+0xcf2>
 800406c:	2306      	movs	r3, #6
 800406e:	e004      	b.n	800407a <UART_SetConfig+0xcf2>
 8004070:	2304      	movs	r3, #4
 8004072:	e002      	b.n	800407a <UART_SetConfig+0xcf2>
 8004074:	2302      	movs	r3, #2
 8004076:	e000      	b.n	800407a <UART_SetConfig+0xcf2>
 8004078:	2301      	movs	r3, #1
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004080:	005a      	lsls	r2, r3, #1
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	085b      	lsrs	r3, r3, #1
 8004088:	441a      	add	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004092:	b29b      	uxth	r3, r3
 8004094:	61fb      	str	r3, [r7, #28]
        break;
 8004096:	e113      	b.n	80042c0 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	2b00      	cmp	r3, #0
 800409e:	d043      	beq.n	8004128 <UART_SetConfig+0xda0>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d03d      	beq.n	8004124 <UART_SetConfig+0xd9c>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d037      	beq.n	8004120 <UART_SetConfig+0xd98>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d031      	beq.n	800411c <UART_SetConfig+0xd94>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d02b      	beq.n	8004118 <UART_SetConfig+0xd90>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c4:	2b05      	cmp	r3, #5
 80040c6:	d025      	beq.n	8004114 <UART_SetConfig+0xd8c>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040cc:	2b06      	cmp	r3, #6
 80040ce:	d01f      	beq.n	8004110 <UART_SetConfig+0xd88>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d4:	2b07      	cmp	r3, #7
 80040d6:	d019      	beq.n	800410c <UART_SetConfig+0xd84>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d013      	beq.n	8004108 <UART_SetConfig+0xd80>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e4:	2b09      	cmp	r3, #9
 80040e6:	d00d      	beq.n	8004104 <UART_SetConfig+0xd7c>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ec:	2b0a      	cmp	r3, #10
 80040ee:	d007      	beq.n	8004100 <UART_SetConfig+0xd78>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	2b0b      	cmp	r3, #11
 80040f6:	d101      	bne.n	80040fc <UART_SetConfig+0xd74>
 80040f8:	4b8d      	ldr	r3, [pc, #564]	; (8004330 <UART_SetConfig+0xfa8>)
 80040fa:	e016      	b.n	800412a <UART_SetConfig+0xda2>
 80040fc:	4b8d      	ldr	r3, [pc, #564]	; (8004334 <UART_SetConfig+0xfac>)
 80040fe:	e014      	b.n	800412a <UART_SetConfig+0xda2>
 8004100:	4b8d      	ldr	r3, [pc, #564]	; (8004338 <UART_SetConfig+0xfb0>)
 8004102:	e012      	b.n	800412a <UART_SetConfig+0xda2>
 8004104:	4b8d      	ldr	r3, [pc, #564]	; (800433c <UART_SetConfig+0xfb4>)
 8004106:	e010      	b.n	800412a <UART_SetConfig+0xda2>
 8004108:	4b8d      	ldr	r3, [pc, #564]	; (8004340 <UART_SetConfig+0xfb8>)
 800410a:	e00e      	b.n	800412a <UART_SetConfig+0xda2>
 800410c:	4b8d      	ldr	r3, [pc, #564]	; (8004344 <UART_SetConfig+0xfbc>)
 800410e:	e00c      	b.n	800412a <UART_SetConfig+0xda2>
 8004110:	4b8d      	ldr	r3, [pc, #564]	; (8004348 <UART_SetConfig+0xfc0>)
 8004112:	e00a      	b.n	800412a <UART_SetConfig+0xda2>
 8004114:	4b8d      	ldr	r3, [pc, #564]	; (800434c <UART_SetConfig+0xfc4>)
 8004116:	e008      	b.n	800412a <UART_SetConfig+0xda2>
 8004118:	4b8d      	ldr	r3, [pc, #564]	; (8004350 <UART_SetConfig+0xfc8>)
 800411a:	e006      	b.n	800412a <UART_SetConfig+0xda2>
 800411c:	4b8d      	ldr	r3, [pc, #564]	; (8004354 <UART_SetConfig+0xfcc>)
 800411e:	e004      	b.n	800412a <UART_SetConfig+0xda2>
 8004120:	4b8d      	ldr	r3, [pc, #564]	; (8004358 <UART_SetConfig+0xfd0>)
 8004122:	e002      	b.n	800412a <UART_SetConfig+0xda2>
 8004124:	4b8d      	ldr	r3, [pc, #564]	; (800435c <UART_SetConfig+0xfd4>)
 8004126:	e000      	b.n	800412a <UART_SetConfig+0xda2>
 8004128:	4b82      	ldr	r3, [pc, #520]	; (8004334 <UART_SetConfig+0xfac>)
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	6852      	ldr	r2, [r2, #4]
 800412e:	0852      	lsrs	r2, r2, #1
 8004130:	441a      	add	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	fbb2 f3f3 	udiv	r3, r2, r3
 800413a:	b29b      	uxth	r3, r3
 800413c:	61fb      	str	r3, [r7, #28]
        break;
 800413e:	e0bf      	b.n	80042c0 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004140:	f7fe fda4 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8004144:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	2b00      	cmp	r3, #0
 800414c:	d044      	beq.n	80041d8 <UART_SetConfig+0xe50>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004152:	2b01      	cmp	r3, #1
 8004154:	d03e      	beq.n	80041d4 <UART_SetConfig+0xe4c>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	2b02      	cmp	r3, #2
 800415c:	d038      	beq.n	80041d0 <UART_SetConfig+0xe48>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	2b03      	cmp	r3, #3
 8004164:	d032      	beq.n	80041cc <UART_SetConfig+0xe44>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416a:	2b04      	cmp	r3, #4
 800416c:	d02c      	beq.n	80041c8 <UART_SetConfig+0xe40>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	2b05      	cmp	r3, #5
 8004174:	d026      	beq.n	80041c4 <UART_SetConfig+0xe3c>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417a:	2b06      	cmp	r3, #6
 800417c:	d020      	beq.n	80041c0 <UART_SetConfig+0xe38>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	2b07      	cmp	r3, #7
 8004184:	d01a      	beq.n	80041bc <UART_SetConfig+0xe34>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418a:	2b08      	cmp	r3, #8
 800418c:	d014      	beq.n	80041b8 <UART_SetConfig+0xe30>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004192:	2b09      	cmp	r3, #9
 8004194:	d00e      	beq.n	80041b4 <UART_SetConfig+0xe2c>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	2b0a      	cmp	r3, #10
 800419c:	d008      	beq.n	80041b0 <UART_SetConfig+0xe28>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	2b0b      	cmp	r3, #11
 80041a4:	d102      	bne.n	80041ac <UART_SetConfig+0xe24>
 80041a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041aa:	e016      	b.n	80041da <UART_SetConfig+0xe52>
 80041ac:	2301      	movs	r3, #1
 80041ae:	e014      	b.n	80041da <UART_SetConfig+0xe52>
 80041b0:	2380      	movs	r3, #128	; 0x80
 80041b2:	e012      	b.n	80041da <UART_SetConfig+0xe52>
 80041b4:	2340      	movs	r3, #64	; 0x40
 80041b6:	e010      	b.n	80041da <UART_SetConfig+0xe52>
 80041b8:	2320      	movs	r3, #32
 80041ba:	e00e      	b.n	80041da <UART_SetConfig+0xe52>
 80041bc:	2310      	movs	r3, #16
 80041be:	e00c      	b.n	80041da <UART_SetConfig+0xe52>
 80041c0:	230c      	movs	r3, #12
 80041c2:	e00a      	b.n	80041da <UART_SetConfig+0xe52>
 80041c4:	230a      	movs	r3, #10
 80041c6:	e008      	b.n	80041da <UART_SetConfig+0xe52>
 80041c8:	2308      	movs	r3, #8
 80041ca:	e006      	b.n	80041da <UART_SetConfig+0xe52>
 80041cc:	2306      	movs	r3, #6
 80041ce:	e004      	b.n	80041da <UART_SetConfig+0xe52>
 80041d0:	2304      	movs	r3, #4
 80041d2:	e002      	b.n	80041da <UART_SetConfig+0xe52>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e000      	b.n	80041da <UART_SetConfig+0xe52>
 80041d8:	2301      	movs	r3, #1
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	005a      	lsls	r2, r3, #1
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	085b      	lsrs	r3, r3, #1
 80041e8:	441a      	add	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	61fb      	str	r3, [r7, #28]
        break;
 80041f6:	e063      	b.n	80042c0 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d04f      	beq.n	80042a0 <UART_SetConfig+0xf18>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004204:	2b01      	cmp	r3, #1
 8004206:	d048      	beq.n	800429a <UART_SetConfig+0xf12>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	2b02      	cmp	r3, #2
 800420e:	d041      	beq.n	8004294 <UART_SetConfig+0xf0c>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004214:	2b03      	cmp	r3, #3
 8004216:	d03a      	beq.n	800428e <UART_SetConfig+0xf06>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	2b04      	cmp	r3, #4
 800421e:	d033      	beq.n	8004288 <UART_SetConfig+0xf00>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	2b05      	cmp	r3, #5
 8004226:	d02c      	beq.n	8004282 <UART_SetConfig+0xefa>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	2b06      	cmp	r3, #6
 800422e:	d025      	beq.n	800427c <UART_SetConfig+0xef4>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	2b07      	cmp	r3, #7
 8004236:	d01e      	beq.n	8004276 <UART_SetConfig+0xeee>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	2b08      	cmp	r3, #8
 800423e:	d017      	beq.n	8004270 <UART_SetConfig+0xee8>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	2b09      	cmp	r3, #9
 8004246:	d010      	beq.n	800426a <UART_SetConfig+0xee2>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	2b0a      	cmp	r3, #10
 800424e:	d009      	beq.n	8004264 <UART_SetConfig+0xedc>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	2b0b      	cmp	r3, #11
 8004256:	d102      	bne.n	800425e <UART_SetConfig+0xed6>
 8004258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800425c:	e022      	b.n	80042a4 <UART_SetConfig+0xf1c>
 800425e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004262:	e01f      	b.n	80042a4 <UART_SetConfig+0xf1c>
 8004264:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004268:	e01c      	b.n	80042a4 <UART_SetConfig+0xf1c>
 800426a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800426e:	e019      	b.n	80042a4 <UART_SetConfig+0xf1c>
 8004270:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004274:	e016      	b.n	80042a4 <UART_SetConfig+0xf1c>
 8004276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800427a:	e013      	b.n	80042a4 <UART_SetConfig+0xf1c>
 800427c:	f241 5354 	movw	r3, #5460	; 0x1554
 8004280:	e010      	b.n	80042a4 <UART_SetConfig+0xf1c>
 8004282:	f641 1398 	movw	r3, #6552	; 0x1998
 8004286:	e00d      	b.n	80042a4 <UART_SetConfig+0xf1c>
 8004288:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800428c:	e00a      	b.n	80042a4 <UART_SetConfig+0xf1c>
 800428e:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8004292:	e007      	b.n	80042a4 <UART_SetConfig+0xf1c>
 8004294:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004298:	e004      	b.n	80042a4 <UART_SetConfig+0xf1c>
 800429a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800429e:	e001      	b.n	80042a4 <UART_SetConfig+0xf1c>
 80042a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	6852      	ldr	r2, [r2, #4]
 80042a8:	0852      	lsrs	r2, r2, #1
 80042aa:	441a      	add	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	61fb      	str	r3, [r7, #28]
        break;
 80042b8:	e002      	b.n	80042c0 <UART_SetConfig+0xf38>
      default:
        ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	76fb      	strb	r3, [r7, #27]
        break;
 80042be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	2b0f      	cmp	r3, #15
 80042c4:	d916      	bls.n	80042f4 <UART_SetConfig+0xf6c>
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042cc:	d212      	bcs.n	80042f4 <UART_SetConfig+0xf6c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	f023 030f 	bic.w	r3, r3, #15
 80042d6:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	085b      	lsrs	r3, r3, #1
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	89fb      	ldrh	r3, [r7, #14]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	89fa      	ldrh	r2, [r7, #14]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	e20c      	b.n	800470e <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	76fb      	strb	r3, [r7, #27]
 80042f8:	e209      	b.n	800470e <UART_SetConfig+0x1386>
    }
  }
  else
  {
    switch (clocksource)
 80042fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042fe:	2b08      	cmp	r3, #8
 8004300:	f200 81f4 	bhi.w	80046ec <UART_SetConfig+0x1364>
 8004304:	a201      	add	r2, pc, #4	; (adr r2, 800430c <UART_SetConfig+0xf84>)
 8004306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430a:	bf00      	nop
 800430c:	08004361 	.word	0x08004361
 8004310:	08004417 	.word	0x08004417
 8004314:	080044cd 	.word	0x080044cd
 8004318:	080046ed 	.word	0x080046ed
 800431c:	08004577 	.word	0x08004577
 8004320:	080046ed 	.word	0x080046ed
 8004324:	080046ed 	.word	0x080046ed
 8004328:	080046ed 	.word	0x080046ed
 800432c:	0800462d 	.word	0x0800462d
 8004330:	0001e848 	.word	0x0001e848
 8004334:	01e84800 	.word	0x01e84800
 8004338:	0003d090 	.word	0x0003d090
 800433c:	0007a120 	.word	0x0007a120
 8004340:	000f4240 	.word	0x000f4240
 8004344:	001e8480 	.word	0x001e8480
 8004348:	0028b0aa 	.word	0x0028b0aa
 800434c:	0030d400 	.word	0x0030d400
 8004350:	003d0900 	.word	0x003d0900
 8004354:	00516154 	.word	0x00516154
 8004358:	007a1200 	.word	0x007a1200
 800435c:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004360:	f7fe fd02 	bl	8002d68 <HAL_RCC_GetPCLK1Freq>
 8004364:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	2b00      	cmp	r3, #0
 800436c:	d044      	beq.n	80043f8 <UART_SetConfig+0x1070>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	2b01      	cmp	r3, #1
 8004374:	d03e      	beq.n	80043f4 <UART_SetConfig+0x106c>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	2b02      	cmp	r3, #2
 800437c:	d038      	beq.n	80043f0 <UART_SetConfig+0x1068>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004382:	2b03      	cmp	r3, #3
 8004384:	d032      	beq.n	80043ec <UART_SetConfig+0x1064>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438a:	2b04      	cmp	r3, #4
 800438c:	d02c      	beq.n	80043e8 <UART_SetConfig+0x1060>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004392:	2b05      	cmp	r3, #5
 8004394:	d026      	beq.n	80043e4 <UART_SetConfig+0x105c>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	2b06      	cmp	r3, #6
 800439c:	d020      	beq.n	80043e0 <UART_SetConfig+0x1058>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a2:	2b07      	cmp	r3, #7
 80043a4:	d01a      	beq.n	80043dc <UART_SetConfig+0x1054>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d014      	beq.n	80043d8 <UART_SetConfig+0x1050>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b2:	2b09      	cmp	r3, #9
 80043b4:	d00e      	beq.n	80043d4 <UART_SetConfig+0x104c>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	2b0a      	cmp	r3, #10
 80043bc:	d008      	beq.n	80043d0 <UART_SetConfig+0x1048>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	2b0b      	cmp	r3, #11
 80043c4:	d102      	bne.n	80043cc <UART_SetConfig+0x1044>
 80043c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043ca:	e016      	b.n	80043fa <UART_SetConfig+0x1072>
 80043cc:	2301      	movs	r3, #1
 80043ce:	e014      	b.n	80043fa <UART_SetConfig+0x1072>
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	e012      	b.n	80043fa <UART_SetConfig+0x1072>
 80043d4:	2340      	movs	r3, #64	; 0x40
 80043d6:	e010      	b.n	80043fa <UART_SetConfig+0x1072>
 80043d8:	2320      	movs	r3, #32
 80043da:	e00e      	b.n	80043fa <UART_SetConfig+0x1072>
 80043dc:	2310      	movs	r3, #16
 80043de:	e00c      	b.n	80043fa <UART_SetConfig+0x1072>
 80043e0:	230c      	movs	r3, #12
 80043e2:	e00a      	b.n	80043fa <UART_SetConfig+0x1072>
 80043e4:	230a      	movs	r3, #10
 80043e6:	e008      	b.n	80043fa <UART_SetConfig+0x1072>
 80043e8:	2308      	movs	r3, #8
 80043ea:	e006      	b.n	80043fa <UART_SetConfig+0x1072>
 80043ec:	2306      	movs	r3, #6
 80043ee:	e004      	b.n	80043fa <UART_SetConfig+0x1072>
 80043f0:	2304      	movs	r3, #4
 80043f2:	e002      	b.n	80043fa <UART_SetConfig+0x1072>
 80043f4:	2302      	movs	r3, #2
 80043f6:	e000      	b.n	80043fa <UART_SetConfig+0x1072>
 80043f8:	2301      	movs	r3, #1
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	085b      	lsrs	r3, r3, #1
 8004406:	441a      	add	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	b29b      	uxth	r3, r3
 8004412:	61fb      	str	r3, [r7, #28]
        break;
 8004414:	e16d      	b.n	80046f2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004416:	f7fe fcbd 	bl	8002d94 <HAL_RCC_GetPCLK2Freq>
 800441a:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	2b00      	cmp	r3, #0
 8004422:	d044      	beq.n	80044ae <UART_SetConfig+0x1126>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004428:	2b01      	cmp	r3, #1
 800442a:	d03e      	beq.n	80044aa <UART_SetConfig+0x1122>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	2b02      	cmp	r3, #2
 8004432:	d038      	beq.n	80044a6 <UART_SetConfig+0x111e>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004438:	2b03      	cmp	r3, #3
 800443a:	d032      	beq.n	80044a2 <UART_SetConfig+0x111a>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	2b04      	cmp	r3, #4
 8004442:	d02c      	beq.n	800449e <UART_SetConfig+0x1116>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004448:	2b05      	cmp	r3, #5
 800444a:	d026      	beq.n	800449a <UART_SetConfig+0x1112>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	2b06      	cmp	r3, #6
 8004452:	d020      	beq.n	8004496 <UART_SetConfig+0x110e>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004458:	2b07      	cmp	r3, #7
 800445a:	d01a      	beq.n	8004492 <UART_SetConfig+0x110a>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004460:	2b08      	cmp	r3, #8
 8004462:	d014      	beq.n	800448e <UART_SetConfig+0x1106>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004468:	2b09      	cmp	r3, #9
 800446a:	d00e      	beq.n	800448a <UART_SetConfig+0x1102>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	2b0a      	cmp	r3, #10
 8004472:	d008      	beq.n	8004486 <UART_SetConfig+0x10fe>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004478:	2b0b      	cmp	r3, #11
 800447a:	d102      	bne.n	8004482 <UART_SetConfig+0x10fa>
 800447c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004480:	e016      	b.n	80044b0 <UART_SetConfig+0x1128>
 8004482:	2301      	movs	r3, #1
 8004484:	e014      	b.n	80044b0 <UART_SetConfig+0x1128>
 8004486:	2380      	movs	r3, #128	; 0x80
 8004488:	e012      	b.n	80044b0 <UART_SetConfig+0x1128>
 800448a:	2340      	movs	r3, #64	; 0x40
 800448c:	e010      	b.n	80044b0 <UART_SetConfig+0x1128>
 800448e:	2320      	movs	r3, #32
 8004490:	e00e      	b.n	80044b0 <UART_SetConfig+0x1128>
 8004492:	2310      	movs	r3, #16
 8004494:	e00c      	b.n	80044b0 <UART_SetConfig+0x1128>
 8004496:	230c      	movs	r3, #12
 8004498:	e00a      	b.n	80044b0 <UART_SetConfig+0x1128>
 800449a:	230a      	movs	r3, #10
 800449c:	e008      	b.n	80044b0 <UART_SetConfig+0x1128>
 800449e:	2308      	movs	r3, #8
 80044a0:	e006      	b.n	80044b0 <UART_SetConfig+0x1128>
 80044a2:	2306      	movs	r3, #6
 80044a4:	e004      	b.n	80044b0 <UART_SetConfig+0x1128>
 80044a6:	2304      	movs	r3, #4
 80044a8:	e002      	b.n	80044b0 <UART_SetConfig+0x1128>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e000      	b.n	80044b0 <UART_SetConfig+0x1128>
 80044ae:	2301      	movs	r3, #1
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	085b      	lsrs	r3, r3, #1
 80044bc:	441a      	add	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	61fb      	str	r3, [r7, #28]
        break;
 80044ca:	e112      	b.n	80046f2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d044      	beq.n	800455e <UART_SetConfig+0x11d6>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d03e      	beq.n	800455a <UART_SetConfig+0x11d2>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d038      	beq.n	8004556 <UART_SetConfig+0x11ce>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d032      	beq.n	8004552 <UART_SetConfig+0x11ca>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d02c      	beq.n	800454e <UART_SetConfig+0x11c6>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	2b05      	cmp	r3, #5
 80044fa:	d026      	beq.n	800454a <UART_SetConfig+0x11c2>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	2b06      	cmp	r3, #6
 8004502:	d020      	beq.n	8004546 <UART_SetConfig+0x11be>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	2b07      	cmp	r3, #7
 800450a:	d01a      	beq.n	8004542 <UART_SetConfig+0x11ba>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	2b08      	cmp	r3, #8
 8004512:	d014      	beq.n	800453e <UART_SetConfig+0x11b6>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	2b09      	cmp	r3, #9
 800451a:	d00e      	beq.n	800453a <UART_SetConfig+0x11b2>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	2b0a      	cmp	r3, #10
 8004522:	d008      	beq.n	8004536 <UART_SetConfig+0x11ae>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	2b0b      	cmp	r3, #11
 800452a:	d102      	bne.n	8004532 <UART_SetConfig+0x11aa>
 800452c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004530:	e016      	b.n	8004560 <UART_SetConfig+0x11d8>
 8004532:	4b81      	ldr	r3, [pc, #516]	; (8004738 <UART_SetConfig+0x13b0>)
 8004534:	e014      	b.n	8004560 <UART_SetConfig+0x11d8>
 8004536:	4b81      	ldr	r3, [pc, #516]	; (800473c <UART_SetConfig+0x13b4>)
 8004538:	e012      	b.n	8004560 <UART_SetConfig+0x11d8>
 800453a:	4b81      	ldr	r3, [pc, #516]	; (8004740 <UART_SetConfig+0x13b8>)
 800453c:	e010      	b.n	8004560 <UART_SetConfig+0x11d8>
 800453e:	4b81      	ldr	r3, [pc, #516]	; (8004744 <UART_SetConfig+0x13bc>)
 8004540:	e00e      	b.n	8004560 <UART_SetConfig+0x11d8>
 8004542:	4b81      	ldr	r3, [pc, #516]	; (8004748 <UART_SetConfig+0x13c0>)
 8004544:	e00c      	b.n	8004560 <UART_SetConfig+0x11d8>
 8004546:	4b81      	ldr	r3, [pc, #516]	; (800474c <UART_SetConfig+0x13c4>)
 8004548:	e00a      	b.n	8004560 <UART_SetConfig+0x11d8>
 800454a:	4b81      	ldr	r3, [pc, #516]	; (8004750 <UART_SetConfig+0x13c8>)
 800454c:	e008      	b.n	8004560 <UART_SetConfig+0x11d8>
 800454e:	4b81      	ldr	r3, [pc, #516]	; (8004754 <UART_SetConfig+0x13cc>)
 8004550:	e006      	b.n	8004560 <UART_SetConfig+0x11d8>
 8004552:	4b81      	ldr	r3, [pc, #516]	; (8004758 <UART_SetConfig+0x13d0>)
 8004554:	e004      	b.n	8004560 <UART_SetConfig+0x11d8>
 8004556:	4b81      	ldr	r3, [pc, #516]	; (800475c <UART_SetConfig+0x13d4>)
 8004558:	e002      	b.n	8004560 <UART_SetConfig+0x11d8>
 800455a:	4b81      	ldr	r3, [pc, #516]	; (8004760 <UART_SetConfig+0x13d8>)
 800455c:	e000      	b.n	8004560 <UART_SetConfig+0x11d8>
 800455e:	4b76      	ldr	r3, [pc, #472]	; (8004738 <UART_SetConfig+0x13b0>)
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6852      	ldr	r2, [r2, #4]
 8004564:	0852      	lsrs	r2, r2, #1
 8004566:	441a      	add	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004570:	b29b      	uxth	r3, r3
 8004572:	61fb      	str	r3, [r7, #28]
        break;
 8004574:	e0bd      	b.n	80046f2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004576:	f7fe fb89 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 800457a:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004580:	2b00      	cmp	r3, #0
 8004582:	d044      	beq.n	800460e <UART_SetConfig+0x1286>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004588:	2b01      	cmp	r3, #1
 800458a:	d03e      	beq.n	800460a <UART_SetConfig+0x1282>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	2b02      	cmp	r3, #2
 8004592:	d038      	beq.n	8004606 <UART_SetConfig+0x127e>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004598:	2b03      	cmp	r3, #3
 800459a:	d032      	beq.n	8004602 <UART_SetConfig+0x127a>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a0:	2b04      	cmp	r3, #4
 80045a2:	d02c      	beq.n	80045fe <UART_SetConfig+0x1276>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	2b05      	cmp	r3, #5
 80045aa:	d026      	beq.n	80045fa <UART_SetConfig+0x1272>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	2b06      	cmp	r3, #6
 80045b2:	d020      	beq.n	80045f6 <UART_SetConfig+0x126e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b8:	2b07      	cmp	r3, #7
 80045ba:	d01a      	beq.n	80045f2 <UART_SetConfig+0x126a>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d014      	beq.n	80045ee <UART_SetConfig+0x1266>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	2b09      	cmp	r3, #9
 80045ca:	d00e      	beq.n	80045ea <UART_SetConfig+0x1262>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	2b0a      	cmp	r3, #10
 80045d2:	d008      	beq.n	80045e6 <UART_SetConfig+0x125e>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	2b0b      	cmp	r3, #11
 80045da:	d102      	bne.n	80045e2 <UART_SetConfig+0x125a>
 80045dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045e0:	e016      	b.n	8004610 <UART_SetConfig+0x1288>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e014      	b.n	8004610 <UART_SetConfig+0x1288>
 80045e6:	2380      	movs	r3, #128	; 0x80
 80045e8:	e012      	b.n	8004610 <UART_SetConfig+0x1288>
 80045ea:	2340      	movs	r3, #64	; 0x40
 80045ec:	e010      	b.n	8004610 <UART_SetConfig+0x1288>
 80045ee:	2320      	movs	r3, #32
 80045f0:	e00e      	b.n	8004610 <UART_SetConfig+0x1288>
 80045f2:	2310      	movs	r3, #16
 80045f4:	e00c      	b.n	8004610 <UART_SetConfig+0x1288>
 80045f6:	230c      	movs	r3, #12
 80045f8:	e00a      	b.n	8004610 <UART_SetConfig+0x1288>
 80045fa:	230a      	movs	r3, #10
 80045fc:	e008      	b.n	8004610 <UART_SetConfig+0x1288>
 80045fe:	2308      	movs	r3, #8
 8004600:	e006      	b.n	8004610 <UART_SetConfig+0x1288>
 8004602:	2306      	movs	r3, #6
 8004604:	e004      	b.n	8004610 <UART_SetConfig+0x1288>
 8004606:	2304      	movs	r3, #4
 8004608:	e002      	b.n	8004610 <UART_SetConfig+0x1288>
 800460a:	2302      	movs	r3, #2
 800460c:	e000      	b.n	8004610 <UART_SetConfig+0x1288>
 800460e:	2301      	movs	r3, #1
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	fbb2 f2f3 	udiv	r2, r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	085b      	lsrs	r3, r3, #1
 800461c:	441a      	add	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	fbb2 f3f3 	udiv	r3, r2, r3
 8004626:	b29b      	uxth	r3, r3
 8004628:	61fb      	str	r3, [r7, #28]
        break;
 800462a:	e062      	b.n	80046f2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	2b00      	cmp	r3, #0
 8004632:	d04e      	beq.n	80046d2 <UART_SetConfig+0x134a>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	2b01      	cmp	r3, #1
 800463a:	d047      	beq.n	80046cc <UART_SetConfig+0x1344>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	2b02      	cmp	r3, #2
 8004642:	d040      	beq.n	80046c6 <UART_SetConfig+0x133e>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004648:	2b03      	cmp	r3, #3
 800464a:	d039      	beq.n	80046c0 <UART_SetConfig+0x1338>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	2b04      	cmp	r3, #4
 8004652:	d032      	beq.n	80046ba <UART_SetConfig+0x1332>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004658:	2b05      	cmp	r3, #5
 800465a:	d02b      	beq.n	80046b4 <UART_SetConfig+0x132c>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	2b06      	cmp	r3, #6
 8004662:	d024      	beq.n	80046ae <UART_SetConfig+0x1326>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004668:	2b07      	cmp	r3, #7
 800466a:	d01d      	beq.n	80046a8 <UART_SetConfig+0x1320>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004670:	2b08      	cmp	r3, #8
 8004672:	d016      	beq.n	80046a2 <UART_SetConfig+0x131a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	2b09      	cmp	r3, #9
 800467a:	d00f      	beq.n	800469c <UART_SetConfig+0x1314>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	2b0a      	cmp	r3, #10
 8004682:	d008      	beq.n	8004696 <UART_SetConfig+0x130e>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004688:	2b0b      	cmp	r3, #11
 800468a:	d101      	bne.n	8004690 <UART_SetConfig+0x1308>
 800468c:	2380      	movs	r3, #128	; 0x80
 800468e:	e022      	b.n	80046d6 <UART_SetConfig+0x134e>
 8004690:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004694:	e01f      	b.n	80046d6 <UART_SetConfig+0x134e>
 8004696:	f44f 7380 	mov.w	r3, #256	; 0x100
 800469a:	e01c      	b.n	80046d6 <UART_SetConfig+0x134e>
 800469c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80046a0:	e019      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046a6:	e016      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80046ac:	e013      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046ae:	f640 23aa 	movw	r3, #2730	; 0xaaa
 80046b2:	e010      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046b4:	f640 43cc 	movw	r3, #3276	; 0xccc
 80046b8:	e00d      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046be:	e00a      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046c0:	f241 5355 	movw	r3, #5461	; 0x1555
 80046c4:	e007      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046ca:	e004      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80046d0:	e001      	b.n	80046d6 <UART_SetConfig+0x134e>
 80046d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6852      	ldr	r2, [r2, #4]
 80046da:	0852      	lsrs	r2, r2, #1
 80046dc:	441a      	add	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	61fb      	str	r3, [r7, #28]
        break;
 80046ea:	e002      	b.n	80046f2 <UART_SetConfig+0x136a>
      default:
        ret = HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	76fb      	strb	r3, [r7, #27]
        break;
 80046f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	2b0f      	cmp	r3, #15
 80046f6:	d908      	bls.n	800470a <UART_SetConfig+0x1382>
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fe:	d204      	bcs.n	800470a <UART_SetConfig+0x1382>
    {
      huart->Instance->BRR = usartdiv;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	69fa      	ldr	r2, [r7, #28]
 8004706:	60da      	str	r2, [r3, #12]
 8004708:	e001      	b.n	800470e <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2201      	movs	r2, #1
 8004712:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800472a:	7efb      	ldrb	r3, [r7, #27]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3728      	adds	r7, #40	; 0x28
 8004730:	46bd      	mov	sp, r7
 8004732:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004736:	bf00      	nop
 8004738:	00f42400 	.word	0x00f42400
 800473c:	0001e848 	.word	0x0001e848
 8004740:	0003d090 	.word	0x0003d090
 8004744:	0007a120 	.word	0x0007a120
 8004748:	000f4240 	.word	0x000f4240
 800474c:	00145855 	.word	0x00145855
 8004750:	00186a00 	.word	0x00186a00
 8004754:	001e8480 	.word	0x001e8480
 8004758:	0028b0aa 	.word	0x0028b0aa
 800475c:	003d0900 	.word	0x003d0900
 8004760:	007a1200 	.word	0x007a1200

08004764 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00a      	beq.n	800478e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	430a      	orrs	r2, r1
 800478c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00a      	beq.n	80047b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00a      	beq.n	80047d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f8:	f003 0310 	and.w	r3, r3, #16
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481a:	f003 0320 	and.w	r3, r3, #32
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004840:	2b00      	cmp	r3, #0
 8004842:	d01a      	beq.n	800487a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004862:	d10a      	bne.n	800487a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	605a      	str	r2, [r3, #4]
  }
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af02      	add	r7, sp, #8
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80048b8:	f7fc f994 	bl	8000be4 <HAL_GetTick>
 80048bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	d10e      	bne.n	80048ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f82c 	bl	8004938 <UART_WaitOnFlagUntilTimeout>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e022      	b.n	8004930 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d10e      	bne.n	8004916 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 f816 	bl	8004938 <UART_WaitOnFlagUntilTimeout>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e00c      	b.n	8004930 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2220      	movs	r2, #32
 8004922:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	603b      	str	r3, [r7, #0]
 8004944:	4613      	mov	r3, r2
 8004946:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004948:	e02c      	b.n	80049a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004950:	d028      	beq.n	80049a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004952:	f7fc f947 	bl	8000be4 <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	69ba      	ldr	r2, [r7, #24]
 800495e:	429a      	cmp	r2, r3
 8004960:	d302      	bcc.n	8004968 <UART_WaitOnFlagUntilTimeout+0x30>
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d11d      	bne.n	80049a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004976:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f022 0201 	bic.w	r2, r2, #1
 8004986:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2220      	movs	r2, #32
 800498c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e00f      	b.n	80049c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	69da      	ldr	r2, [r3, #28]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4013      	ands	r3, r2
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	bf0c      	ite	eq
 80049b4:	2301      	moveq	r3, #1
 80049b6:	2300      	movne	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	461a      	mov	r2, r3
 80049bc:	79fb      	ldrb	r3, [r7, #7]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d0c3      	beq.n	800494a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d101      	bne.n	80049e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80049de:	2302      	movs	r3, #2
 80049e0:	e027      	b.n	8004a32 <HAL_UARTEx_DisableFifoMode+0x66>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2224      	movs	r2, #36	; 0x24
 80049ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0201 	bic.w	r2, r2, #1
 8004a08:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004a10:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2220      	movs	r2, #32
 8004a24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a3e:	b580      	push	{r7, lr}
 8004a40:	b084      	sub	sp, #16
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
 8004a46:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e02d      	b.n	8004ab2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2224      	movs	r2, #36	; 0x24
 8004a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f850 	bl	8004b38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b084      	sub	sp, #16
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
 8004ac2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d101      	bne.n	8004ad2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	e02d      	b.n	8004b2e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2224      	movs	r2, #36	; 0x24
 8004ade:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0201 	bic.w	r2, r2, #1
 8004af8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f812 	bl	8004b38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b089      	sub	sp, #36	; 0x24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004b40:	4a2f      	ldr	r2, [pc, #188]	; (8004c00 <UARTEx_SetNbDataToProcess+0xc8>)
 8004b42:	f107 0314 	add.w	r3, r7, #20
 8004b46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b4a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004b4e:	4a2d      	ldr	r2, [pc, #180]	; (8004c04 <UARTEx_SetNbDataToProcess+0xcc>)
 8004b50:	f107 030c 	add.w	r3, r7, #12
 8004b54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b58:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d108      	bne.n	8004b76 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004b74:	e03d      	b.n	8004bf2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004b76:	2308      	movs	r3, #8
 8004b78:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004b7a:	2308      	movs	r3, #8
 8004b7c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	0e5b      	lsrs	r3, r3, #25
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	0f5b      	lsrs	r3, r3, #29
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004b9e:	7fbb      	ldrb	r3, [r7, #30]
 8004ba0:	7f3a      	ldrb	r2, [r7, #28]
 8004ba2:	f107 0120 	add.w	r1, r7, #32
 8004ba6:	440a      	add	r2, r1
 8004ba8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8004bac:	fb02 f303 	mul.w	r3, r2, r3
 8004bb0:	7f3a      	ldrb	r2, [r7, #28]
 8004bb2:	f107 0120 	add.w	r1, r7, #32
 8004bb6:	440a      	add	r2, r1
 8004bb8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004bbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004bc8:	7ffb      	ldrb	r3, [r7, #31]
 8004bca:	7f7a      	ldrb	r2, [r7, #29]
 8004bcc:	f107 0120 	add.w	r1, r7, #32
 8004bd0:	440a      	add	r2, r1
 8004bd2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	7f7a      	ldrb	r2, [r7, #29]
 8004bdc:	f107 0120 	add.w	r1, r7, #32
 8004be0:	440a      	add	r2, r1
 8004be2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004be6:	fb93 f3f2 	sdiv	r3, r3, r2
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004bf2:	bf00      	nop
 8004bf4:	3724      	adds	r7, #36	; 0x24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	08004c78 	.word	0x08004c78
 8004c04:	08004c80 	.word	0x08004c80

08004c08 <__libc_init_array>:
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	4e0d      	ldr	r6, [pc, #52]	; (8004c40 <__libc_init_array+0x38>)
 8004c0c:	4c0d      	ldr	r4, [pc, #52]	; (8004c44 <__libc_init_array+0x3c>)
 8004c0e:	1ba4      	subs	r4, r4, r6
 8004c10:	10a4      	asrs	r4, r4, #2
 8004c12:	2500      	movs	r5, #0
 8004c14:	42a5      	cmp	r5, r4
 8004c16:	d109      	bne.n	8004c2c <__libc_init_array+0x24>
 8004c18:	4e0b      	ldr	r6, [pc, #44]	; (8004c48 <__libc_init_array+0x40>)
 8004c1a:	4c0c      	ldr	r4, [pc, #48]	; (8004c4c <__libc_init_array+0x44>)
 8004c1c:	f000 f820 	bl	8004c60 <_init>
 8004c20:	1ba4      	subs	r4, r4, r6
 8004c22:	10a4      	asrs	r4, r4, #2
 8004c24:	2500      	movs	r5, #0
 8004c26:	42a5      	cmp	r5, r4
 8004c28:	d105      	bne.n	8004c36 <__libc_init_array+0x2e>
 8004c2a:	bd70      	pop	{r4, r5, r6, pc}
 8004c2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c30:	4798      	blx	r3
 8004c32:	3501      	adds	r5, #1
 8004c34:	e7ee      	b.n	8004c14 <__libc_init_array+0xc>
 8004c36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c3a:	4798      	blx	r3
 8004c3c:	3501      	adds	r5, #1
 8004c3e:	e7f2      	b.n	8004c26 <__libc_init_array+0x1e>
 8004c40:	08004ca8 	.word	0x08004ca8
 8004c44:	08004ca8 	.word	0x08004ca8
 8004c48:	08004ca8 	.word	0x08004ca8
 8004c4c:	08004cac 	.word	0x08004cac

08004c50 <memset>:
 8004c50:	4402      	add	r2, r0
 8004c52:	4603      	mov	r3, r0
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d100      	bne.n	8004c5a <memset+0xa>
 8004c58:	4770      	bx	lr
 8004c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c5e:	e7f9      	b.n	8004c54 <memset+0x4>

08004c60 <_init>:
 8004c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c62:	bf00      	nop
 8004c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c66:	bc08      	pop	{r3}
 8004c68:	469e      	mov	lr, r3
 8004c6a:	4770      	bx	lr

08004c6c <_fini>:
 8004c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c6e:	bf00      	nop
 8004c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c72:	bc08      	pop	{r3}
 8004c74:	469e      	mov	lr, r3
 8004c76:	4770      	bx	lr
