{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1537759150442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1537759150442 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "start_cloud_top_level 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"start_cloud_top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1537759150459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537759150510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537759150510 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1537759150979 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1537759151014 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1537759153396 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 98 " "No exact pin location assignment(s) for 37 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1537759153679 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1537759153689 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1537759153689 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1537759168137 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G10 " "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537759168765 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1537759168765 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 833 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 833 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1537759168765 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1537759168765 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537759168765 ""}
{ "Info" "ISTA_SDC_FOUND" "start_cloud_hps_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'start_cloud_hps_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1537759172714 ""}
{ "Info" "ISTA_SDC_FOUND" "start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1537759172749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1537759172755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173075 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1537759173075 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1537759173075 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1537759173075 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1537759173075 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1537759173076 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1537759173076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:start_cloud_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:start_cloud_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173088 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:start_cloud_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:start_cloud_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173089 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173089 ""}
{ "Info" "ISTA_SDC_FOUND" "start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc " "Reading SDC File: 'start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1537759173092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173093 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173093 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173094 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173094 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173094 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173095 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173095 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173096 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173096 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173096 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173097 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 12 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(12): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173097 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 13 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(13): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1537759173097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1537759173097 ""}  } { { "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_hps_system/synthesis/submodules/start_cloud_hps_system_start_cloud_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1537759173097 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1537759173109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1537759173109 "|start_cloud_top_level|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537759173112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537759173112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537759173112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537759173112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1537759173112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1537759173112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1537759173140 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1537759173140 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1537759173148 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1537759173148 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1537759173149 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 u0\|start_cloud_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1537759173149 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1537759173149 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537759173230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537759173231 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1537759173232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537759173237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537759173245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1537759173253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1537759173253 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1537759173257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1537759173319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1537759173323 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1537759173323 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537759173551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1537759179499 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1537759180484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537759182709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1537759184196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1537759184944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537759184945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1537759188317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1537759193866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1537759193866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1537759194981 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1537759194981 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1537759194981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537759194983 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1537759197568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537759197672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537759198932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537759198934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537759200144 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537759208464 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1537759208758 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: start_cloud_hps_system:u0\|start_cloud_hps_system_start_cloud_hps:start_cloud_hps\|start_cloud_hps_system_start_cloud_hps_hps_io:hps_io\|start_cloud_hps_system_start_cloud_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/simon/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/simon/intelFPGA_lite/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "start_cloud_top_level.sv" "" { Text "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/start_cloud_top_level.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1537759208775 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1537759208775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/output_files/start_cloud_top_level.fit.smsg " "Generated suppressed messages file /home/simon/Documents/zandent_git/ARM_HWDESIGN/start_cloud_official_project/output_files/start_cloud_top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1537759208970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3164 " "Peak virtual memory: 3164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537759209991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 23 23:20:09 2018 " "Processing ended: Sun Sep 23 23:20:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537759209991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537759209991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537759209991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1537759209991 ""}
