

================================================================
== Vitis HLS Report for 'svd_4_Pipeline_VITIS_LOOP_421_19'
================================================================
* Date:           Sun Feb  5 17:01:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  39.975 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_421_19  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    6617|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    41|        0|     914|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     100|    -|
|Register             |        -|     -|      641|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    41|      641|    7631|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U3516  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U3517   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |mul_64ns_66ns_129_1_1_U3518           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U3519           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  41|  0|  914|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln421_fu_283_p2     |         +|   0|  0|    71|          64|           1|
    |add_ln422_10_fu_272_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln422_11_fu_278_p2  |         +|   0|  0|    71|          64|          64|
    |add_ln422_12_fu_417_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln422_13_fu_422_p2  |         +|   0|  0|    56|          56|          56|
    |add_ln422_14_fu_426_p2  |         +|   0|  0|    56|          56|          17|
    |add_ln422_15_fu_432_p2  |         +|   0|  0|    56|          56|          56|
    |add_ln422_9_fu_206_p2   |         +|   0|  0|    71|          64|          64|
    |add_ln422_fu_200_p2     |         +|   0|  0|    71|          64|          17|
    |sub_ln422_4_fu_266_p2   |         -|   0|  0|    64|          64|          64|
    |sub_ln422_5_fu_405_p2   |         -|   0|  0|    64|          64|          64|
    |sub_ln422_6_fu_411_p2   |         -|   0|  0|    56|          56|          56|
    |sub_ln422_fu_190_p2     |         -|   0|  0|    71|          64|          64|
    |icmp_ln421_fu_173_p2    |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln422_2_fu_459_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln422_fu_305_p2    |      lshr|   0|  0|  1865|         448|         448|
    |pnp_iter_d0             |       shl|   0|  0|  1865|         448|         448|
    |shl_ln422_5_fu_438_p2   |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  6617|        2185|        2085|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |k_fu_88                      |   9|          2|   64|        128|
    |pnp_iter_address0            |  20|          4|   13|         52|
    |pnp_iter_we0                 |   9|          2|   56|        112|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 100|         21|  138|        305|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln422_10_reg_532         |  64|   0|   64|          0|
    |add_ln422_11_reg_537         |  64|   0|   64|          0|
    |add_ln422_12_reg_553         |  64|   0|   64|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |k_fu_88                      |  64|   0|   64|          0|
    |mul_reg_563                  |  64|   0|   64|          0|
    |pnp_iter_addr_31_reg_548     |  13|   0|   13|          0|
    |shl_ln422_5_reg_558          |  56|   0|   56|          0|
    |trunc_ln422_6_reg_543        |  64|   0|   64|          0|
    |trunc_ln422_7_reg_573        |  64|   0|   64|          0|
    |trunc_ln422_reg_522          |  53|   0|   56|          3|
    |zext_ln422_16_reg_568        |  64|   0|  448|        384|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 641|   0| 1028|        387|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_421_19|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_421_19|  return value|
|sext_ln425         |   in|   32|     ap_none|                        sext_ln425|        scalar|
|l                  |   in|   32|     ap_none|                                 l|        scalar|
|shl_ln             |   in|   64|     ap_none|                            shl_ln|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                          pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                          pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                          pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                          pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                          pnp_iter|         array|
|s_52_reload        |   in|   64|     ap_none|                       s_52_reload|        scalar|
|shl_ln51           |   in|   64|     ap_none|                          shl_ln51|        scalar|
|trunc_ln422_8      |   in|   56|     ap_none|                     trunc_ln422_8|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

