// Seed: 1646441786
module module_0;
  wor id_2;
  assign module_3.id_7 = 0;
  assign id_2 = id_1;
  tri0 id_3;
  assign id_1 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri   id_0,
    inout wor   id_1,
    input uwire id_2
);
  wand id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = 1;
  id_6(
      .id_0(id_1), .id_1(1)
  );
endmodule
module module_2;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  reg id_7;
  initial begin : LABEL_0
    id_7 <= #1 1;
  end
endmodule
