
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.515677                       # Number of seconds simulated
sim_ticks                                515676774366                       # Number of ticks simulated
final_tick                               848763209511                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196091                       # Simulator instruction rate (inst/s)
host_op_rate                                   196091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33706528                       # Simulator tick rate (ticks/s)
host_mem_usage                                2359728                       # Number of bytes of host memory used
host_seconds                                 15299.02                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        57216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     11147904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11205120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        57216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     10468096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10468096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       174186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              175080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        163564                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             163564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       110953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     21618007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21728960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       110953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           110953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20299724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20299724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20299724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       110953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     21618007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42028684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      175080                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     163564                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    175080                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   163564                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   11205120                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                10468096                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             11205120                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             10468096                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               11173                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               10948                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               10934                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               11209                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               10967                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               10884                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               10862                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               10937                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               11119                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               10967                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              10983                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              10786                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              11139                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              10506                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              10638                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              11017                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               10392                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               10136                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               10219                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               10440                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               10286                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               10211                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               10179                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               10306                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               10402                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               10174                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              10276                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              10050                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              10275                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               9873                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              10017                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              10328                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  515673832977                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                175080                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               163564                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  155006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    7077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    7088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    7112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   7112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.176616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.333511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    90.260071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          195113     82.99%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          21087      8.97%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6045      2.57%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           3033      1.29%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320           2292      0.97%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384           2161      0.92%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448           1933      0.82%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512           1400      0.60%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            840      0.36%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            531      0.23%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            258      0.11%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            138      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             86      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             54      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             34      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            20      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            12      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            14      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             9      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             9      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            10      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235109                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1723331830                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              7552018080                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  875345000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4953341250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      9843.73                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28293.65                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                43137.38                       # Average memory access latency
system.mem_ctrls.avgRdBW                        21.73                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        20.30                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                21.73                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                20.30                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.91                       # Average write queue length over time
system.mem_ctrls.readRowHits                    79532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                14.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1522760.87                       # Average gap between requests
system.membus.throughput                     42028684                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              157396                       # Transaction distribution
system.membus.trans_dist::ReadResp             157396                       # Transaction distribution
system.membus.trans_dist::Writeback            163564                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17684                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       513724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 513724                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     21673216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            21673216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               21673216                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           548515349                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          542927776                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       470020140                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    394621354                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     38937531                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    256920006                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       220937794                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.994780                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22618665                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       782902                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            536153640                       # DTB read hits
system.switch_cpus.dtb.read_misses            1720899                       # DTB read misses
system.switch_cpus.dtb.read_acv                    10                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        537874539                       # DTB read accesses
system.switch_cpus.dtb.write_hits           222473533                       # DTB write hits
system.switch_cpus.dtb.write_misses            518423                       # DTB write misses
system.switch_cpus.dtb.write_acv                    3                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       222991956                       # DTB write accesses
system.switch_cpus.dtb.data_hits            758627173                       # DTB hits
system.switch_cpus.dtb.data_misses            2239322                       # DTB misses
system.switch_cpus.dtb.data_acv                    13                       # DTB access violations
system.switch_cpus.dtb.data_accesses        760866495                       # DTB accesses
system.switch_cpus.itb.fetch_hits           405235098                       # ITB hits
system.switch_cpus.itb.fetch_misses            722283                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       405957381                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1548578902                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    812687861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3029563442                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           470020140                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    243556459                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             560171764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       140325723                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       59081771                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        91514                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4940757                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         405235098                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21676821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1537593571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.970328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.036205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        977421807     63.57%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         54091424      3.52%     67.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         53866529      3.50%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56795134      3.69%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65245553      4.24%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28240306      1.84%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         46820130      3.05%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26652468      1.73%     85.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        228460220     14.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1537593571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.303517                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.956351                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        839975752                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      54550540                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         541109219                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3349416                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       98608643                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50310622                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2079358                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2931080991                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5597582                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       98608643                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        858400281                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8090648                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     34179687                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         525889081                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      12425230                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2855131604                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6377                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         917853                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       7708224                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2104003111                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3789779592                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3728741017                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     61038575                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        606396299                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1637293                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        10711                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          37905844                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    584762950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    243527609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6749015                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5428933                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2628772398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        16487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2421921235                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7870907                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    602839860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    370056378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         7567                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1537593571                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.575137                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.773659                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    597972258     38.89%     38.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    309478467     20.13%     59.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    233827821     15.21%     74.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156330034     10.17%     84.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    107025854      6.96%     91.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73265435      4.76%     96.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39232212      2.55%     98.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     17718759      1.15%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2742731      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1537593571                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3092994     10.38%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           221      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           315      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       14697817     49.33%     59.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12006400     40.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1610704779     66.51%     66.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1175376      0.05%     66.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     13563354      0.56%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9286125      0.38%     67.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4256527      0.18%     67.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           34      0.00%     67.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       407672      0.02%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    553346205     22.85%     90.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    228482527      9.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2421921235                       # Type of FU issued
system.switch_cpus.iq.rate                   1.563964                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            29797747                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012303                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6349621015                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3185828776                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2293152928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     69483676                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     45931381                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     33656475                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2416275832                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        34744514                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20295840                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    147497633                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       355345                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       143472                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     41130076                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        32663                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3879                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       98608643                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1952144                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        540788                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2692657259                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     20845881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     584762950                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    243527609                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         490937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          3132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       143472                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     21510368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     19568328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41078696                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2374050819                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     537890032                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     47870412                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              63868374                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            760882298                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        358817263                       # Number of branches executed
system.switch_cpus.iew.exec_stores          222992266                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.533051                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2338637122                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2326809403                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1307642831                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1650763528                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.502545                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.792144                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    624560138                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     36926310                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1438984928                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.425910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.295733                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    755450988     52.50%     52.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    309013379     21.47%     73.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    100653030      6.99%     80.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63512472      4.41%     85.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41563611      2.89%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31673074      2.20%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26268692      1.83%     92.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18023590      1.25%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92826092      6.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1438984928                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92826092                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4014003494                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5451823540                       # The number of ROB writes
system.switch_cpus.timesIdled                   81083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                10985331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.774289                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.774289                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.291507                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.291507                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3175099826                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1748986301                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          42103013                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         21345258                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 2548836392                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         1898761.912967                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1898761.912967                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg           19638.771150                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    175061                       # number of replacements
system.l2.tags.tagsinuse                 129412.330057                       # Cycle average of tags in use
system.l2.tags.total_refs                     4799797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.764796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24290.782281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   403.807224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 58057.924920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        435.911119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      46223.904513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.185324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.442947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.352660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987338                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         5066                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2019956                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2025022                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1892631                       # number of Writeback hits
system.l2.Writeback_hits::total               1892631                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      1154785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1154785                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5066                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3174741                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3179807                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5066                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3174741                       # number of overall hits
system.l2.overall_hits::total                 3179807                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          894                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       156502                       # number of ReadReq misses
system.l2.ReadReq_misses::total                157396                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        17684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17684                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          894                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       174186                       # number of demand (read+write) misses
system.l2.demand_misses::total                 175080                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          894                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       174186                       # number of overall misses
system.l2.overall_misses::total                175080                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     67464901                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  11612846166                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     11680311067                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1158985365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1158985365                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     67464901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  12771831531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12839296432                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     67464901                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  12771831531                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12839296432                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         5960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2176458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2182418                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1892631                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1892631                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1172469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1172469                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         5960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3348927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3354887                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         5960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3348927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3354887                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.150000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.071907                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.072120                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.015083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015083                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.150000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.052012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052187                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.150000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.052012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052187                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 75464.095078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 74202.541603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74209.707153                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65538.643124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65538.643124                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 75464.095078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73322.950932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73333.884122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 75464.095078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73322.950932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73333.884122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               163564                       # number of writebacks
system.l2.writebacks::total                    163564                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       156502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           157396                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        17684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17684                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       174186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            175080                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       174186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           175080                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     60734771                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  10436253330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10496988101                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1023246219                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1023246219                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     60734771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  11459499549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11520234320                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     60734771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  11459499549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11520234320                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.150000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.071907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.072120                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.015083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015083                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.150000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.052012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.150000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.052012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052187                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67935.985459                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66684.472595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66691.581114                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 57862.826227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57862.826227                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67935.985459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65788.866780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65799.830477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67935.985459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65788.866780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65799.830477                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   651262901                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2182418                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2182418                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1892631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1172469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1172469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8590485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8602405                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       381440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    335459712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          335841152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             335841152                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3007926724                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6161399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3385449122                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2548838467                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 24695026.766729                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  24695026.766729                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              5867                       # number of replacements
system.cpu.icache.tags.tagsinuse          4041.546331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1378899598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9924                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          138945.949012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   660.832945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3380.713387                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.161336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.825369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986706                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    405228498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       405228498                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    405228498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        405228498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    405228498                       # number of overall hits
system.cpu.icache.overall_hits::total       405228498                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         6597                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6597                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         6597                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6597                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         6597                       # number of overall misses
system.cpu.icache.overall_misses::total          6597                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    125265818                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125265818                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    125265818                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125265818                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    125265818                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125265818                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    405235095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    405235095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    405235095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    405235095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    405235095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    405235095                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 18988.300440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18988.300440                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 18988.300440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18988.300440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 18988.300440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18988.300440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          409                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          637                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          637                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          637                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          637                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          637                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          637                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         5960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5960                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         5960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         5960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5960                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     86932081                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86932081                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     86932081                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86932081                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     86932081                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86932081                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14585.919631                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14585.919631                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14585.919631                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14585.919631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14585.919631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14585.919631                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         2548838465                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 43768370.431940                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  43768370.431940                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3348927                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           780645789                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3353023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.818501                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4025.425980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    70.574020                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.982770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.017230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    510190158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       510190158                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    195147627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      195147627                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         4427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4427                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    705337785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        705337785                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    705337785                       # number of overall hits
system.cpu.dcache.overall_hits::total       705337785                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      5628278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5628278                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7245434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7245434                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          335                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          335                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12873712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12873712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12873712                       # number of overall misses
system.cpu.dcache.overall_misses::total      12873712                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  44817227588                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44817227588                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  33930524951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33930524951                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1673325                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1673325                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  78747752539                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78747752539                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  78747752539                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78747752539                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    515818436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    515818436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    718211497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718211497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    718211497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718211497                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.010911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010911                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.035799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035799                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.070349                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070349                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.017925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.017925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017925                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7962.866722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7962.866722                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  4683.021742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4683.021742                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  6116.942226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6116.942226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  6116.942226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6116.942226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18858                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          402                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2262                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.336870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          201                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1892631                       # number of writebacks
system.cpu.dcache.writebacks::total           1892631                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3451687                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3451687                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6073433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6073433                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9525120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9525120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9525120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9525120                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2176591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2176591                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1172001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1172001                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3348592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3348592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3348592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3348592                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19232299734                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19232299734                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5491757494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5491757494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1227105                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1227105                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  24724057228                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24724057228                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  24724057228                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24724057228                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.070349                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070349                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004662                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8835.973196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8835.973196                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  4685.795911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  4685.795911                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7383.418830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7383.418830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7383.418830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7383.418830                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
