Mapping logical library work (line 7) to current logical library
robot_ultrasonic_ip_v1_00_a ...
Mapping logical library work (line 9) to current logical library
robot_ultrasonic_ip_v1_00_a ...
Mapping logical library work (line 11) to current logical library
robot_ultrasonic_ip_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit robot_ultrasonic_ip is
vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   H:\Xilinx_Xps\openhw_pro\xps_proj\pcores/robot_ultrasonic_ip.prj
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "H:/Xilinx_Xps/openhw_pro/robot_ultrasonic_ip_v1_00_a/hdl/verilog/ultrasonic.
   v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "H:/Xilinx_Xps/openhw_pro/robot_ultrasonic_ip_v1_00_a/hdl/verilog/user_logic.
   v"
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"H:/Xilinx_Xps/openhw_pro/robot_ultrasonic_ip_v1_00_a/hdl/vhdl/robot_ultrasonic_
ip.vhd" in Library robot_ultrasonic_ip_v1_00_a.
Entity <robot_ultrasonic_ip> compiled.
Entity <robot_ultrasonic_ip> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = robot_ultrasonic_ip
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   H:\Xilinx_Xps\openhw_pro\xps_proj\pcores\robot_ultrasonic_ip.prj : 13
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
Copying file ultrasonic.v to
H:\Xilinx_Xps\openhw_pro\xps_proj\pcores/robot_ultrasonic_ip_v1_00_a/hdl/verilog
/ ...
Copying file user_logic.v to
H:\Xilinx_Xps\openhw_pro\xps_proj\pcores/robot_ultrasonic_ip_v1_00_a/hdl/verilog
/ ...
Copying file robot_ultrasonic_ip.vhd to
H:\Xilinx_Xps\openhw_pro\xps_proj\pcores/robot_ultrasonic_ip_v1_00_a/hdl/vhdl/
...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
H:\Xilinx_Xps\openhw_pro\xps_proj\pcores\robot_ultrasonic_ip_v1_00_a.

Summary:

  Logical library     : robot_ultrasonic_ip_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - robot_ultrasonic_ip_v1_00_a\data
  - robot_ultrasonic_ip_v1_00_a\doc
  - robot_ultrasonic_ip_v1_00_a\hdl
  - robot_ultrasonic_ip_v1_00_a\hdl\verilog
  - robot_ultrasonic_ip_v1_00_a\hdl\vhdl
  - robot_ultrasonic_ip_v1_00_a\netlist

The following HDL source files will be copied into the
robot_ultrasonic_ip_v1_00_a\hdl\verilog directory:

  - ultrasonic.v
  - user_logic.v

The following HDL source files will be copied into the
robot_ultrasonic_ip_v1_00_a\hdl\vhdl directory:

  - robot_ultrasonic_ip.vhd

The following files will be created under the robot_ultrasonic_ip_v1_00_a\data
directory:

  - robot_ultrasonic_ip_v2_1_0.mpd
  - robot_ultrasonic_ip_v2_1_0.pao


