/* Generated by Yosys 0.41+24 (git sha1 165791769, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os) */

module mac_4(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \out[0] , \out[1] , \out[2] , \out[3] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \out[0] ;
  wire \out[0] ;
  output \out[1] ;
  wire \out[1] ;
  output \out[2] ;
  wire \out[2] ;
  output \out[3] ;
  wire \out[3] ;
  assign \out[1]  = 8'h96 >> { _00_, _01_, \c[1]  };
  assign _06_ = 16'h9669 >> { _07_, _08_, _10_, _12_ };
  assign _07_ = 8'h28 >> { \b[2] , _05_, _04_ };
  assign _08_ = 16'h1555 >> { \b[2] , _05_, \a[0] , _09_ };
  assign _09_ = 16'h8000 >> { \b[1] , \a[1] , \a[2] , \b[0]  };
  assign _10_ = 16'h6999 >> { \a[1] , \b[2] , _11_, \c[3]  };
  assign _11_ = 16'h7888 >> { \b[1] , \a[2] , \b[0] , \a[3]  };
  assign _12_ = 4'h8 >> { \a[0] , \b[3]  };
  assign \out[0]  = 8'h6a >> { \a[0] , \b[0] , \c[0]  };
  assign _00_ = 8'h80 >> { \a[0] , \b[0] , \c[0]  };
  assign _01_ = 16'h7888 >> { \a[0] , \b[1] , \a[1] , \b[0]  };
  assign \out[2]  = 8'h69 >> { _02_, _03_, \c[2]  };
  assign _02_ = 8'h17 >> { _00_, _01_, \c[1]  };
  assign _03_ = 16'h9666 >> { \a[0] , \b[2] , _04_, _05_ };
  assign _04_ = 16'h8000 >> { \a[0] , \b[1] , \a[1] , \b[0]  };
  assign _05_ = 16'h7888 >> { \b[1] , \a[1] , \a[2] , \b[0]  };
  assign \out[3]  = 16'h95a9 >> { _02_, _03_, \c[2] , _06_ };
  assign _13_ = 1'h0;
  assign _14_ = 1'h1;
  assign _15_ = 1'hx;
endmodule
