============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Feb 28 2025  01:47:28 pm
  Module:                 aes
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[78]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[78]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     490                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100887/ZN              -       A1->ZN R     AOI21_X1        1   2.0    22    14     484    (-,-) 
  core/keymem/g100756/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     5     490    (-,-) 
  core/keymem/prev_key0_reg_reg[78]/D -       -      F     DFFRNQ_X1       1     -     -     0     490    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[70]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[70]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     490                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100990/ZN              -       A1->ZN R     AOI21_X1        1   2.0    22    14     484    (-,-) 
  core/keymem/g100750/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     5     490    (-,-) 
  core/keymem/prev_key0_reg_reg[70]/D -       -      F     DFFRNQ_X1       1     -     -     0     490    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[126]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[126]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101157/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100801/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[126]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 4: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[125]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[125]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101162/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100800/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[125]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 5: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[124]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[124]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101208/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100799/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[124]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 6: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[123]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[123]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101207/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100798/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[123]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 7: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[122]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[122]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101206/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100797/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[122]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 8: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[121]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[121]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101205/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100796/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[121]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 9: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[118]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[118]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101183/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100793/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[118]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[117]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[117]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101203/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100792/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[117]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[115]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[115]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101202/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100790/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[115]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[114]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[114]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101200/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100789/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[114]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[113]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[113]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101199/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100788/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[113]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[111]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[111]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101197/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100786/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[111]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 15: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[110]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[110]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101196/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100785/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[110]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 16: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[109]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[109]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101195/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100784/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[109]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 17: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[108]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[108]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101194/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100783/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[108]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 18: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[107]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[107]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101193/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100782/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[107]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 19: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[106]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[106]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101192/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100781/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[106]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 20: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[105]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[105]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101191/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100780/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[105]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 21: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[104]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[104]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101190/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100779/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[104]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 22: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[102]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[102]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100993/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100777/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[102]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 23: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[101]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[101]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                   -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                     -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                       -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN               -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN               -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN               -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN               -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN               -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101188/ZN               -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100710/ZN               -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[101]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 24: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[99]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[99]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101186/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100774/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[99]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 25: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[97]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[97]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101184/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100712/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[97]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 26: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[96]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[96]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101182/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100772/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[96]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 27: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[95]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[95]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101181/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100771/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[95]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 28: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[94]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[94]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100992/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100770/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[94]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 29: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[93]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[93]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101180/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100769/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[93]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 30: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[92]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[92]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101179/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100768/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[92]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 31: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[91]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[91]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100991/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100767/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[91]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 32: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[90]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[90]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100989/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100766/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[90]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 33: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[89]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[89]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101178/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100713/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[89]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 34: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[88]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[88]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101177/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100765/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[88]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 35: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[87]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[87]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101176/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100764/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[87]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 36: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[86]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[86]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100988/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100763/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[86]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 37: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[85]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[85]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101175/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100762/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[85]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 38: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[82]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[82]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101172/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100759/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[82]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 39: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[81]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[81]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101171/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100714/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[81]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 40: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[79]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[79]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101168/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100757/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[79]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 41: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[77]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[77]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101167/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100715/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[77]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 42: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[76]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[76]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101166/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100755/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[76]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 43: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[75]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[75]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101165/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100754/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[75]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 44: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[74]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[74]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101164/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100753/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[74]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 45: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[73]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[73]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101163/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100716/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[73]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 46: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[71]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[71]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101160/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100751/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[71]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 47: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[69]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[69]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101159/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100749/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[69]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 48: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[68]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[68]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101158/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100748/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[68]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 49: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[66]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[66]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101155/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100628/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[66]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 50: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[65]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[65]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g101154/ZN              -       B1->ZN R     AOI22_X1        1   2.0    26    14     484    (-,-) 
  core/keymem/g100718/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     6     489    (-,-) 
  core/keymem/prev_key0_reg_reg[65]/D -       -      F     DFFRNQ_X1       1     -     -     0     489    (-,-) 
#---------------------------------------------------------------------------------------------------------------

