
---------- Begin Simulation Statistics ----------
final_tick                               153330894000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238948                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703420                       # Number of bytes of host memory used
host_op_rate                                   239418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   418.50                       # Real time elapsed on the host
host_tick_rate                              366381583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153331                       # Number of seconds simulated
sim_ticks                                153330894000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095325                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727429                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477493                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.533309                       # CPI: cycles per instruction
system.cpu.discardedOps                        189866                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608454                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401586                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000891                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21241686                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.652184                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        153330894                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531407     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693599     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950622     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196366                       # Class of committed instruction
system.cpu.tickCycles                       132089208                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       360856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       726479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            556                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51661                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68451                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44765                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127642                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51661                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       471822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15856256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15856256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179303                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179303    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179303                       # Request fanout histogram
system.membus.respLayer1.occupancy          967837000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           566323000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            168736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       374528                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           196889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          196889                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       168061                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1090754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1092104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42945728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42988928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113769                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4380864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           479394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 478773     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    621      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             479394                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1338633000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1094853996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2025000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               186299                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186318                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              186299                       # number of overall hits
system.l2.overall_hits::total                  186318                       # number of overall hits
system.l2.demand_misses::.cpu.inst                656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178651                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179307                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               656                       # number of overall misses
system.l2.overall_misses::.cpu.data            178651                       # number of overall misses
system.l2.overall_misses::total                179307                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64051000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18361690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18425741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64051000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18361690000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18425741000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           364950                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               365625                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          364950                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              365625                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.489522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.490412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.489522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.490412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97638.719512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102779.665381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102760.857078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97638.719512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102779.665381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102760.857078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68451                       # number of writebacks
system.l2.writebacks::total                     68451                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14788242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14839173000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14788242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14839173000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.489511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.490401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.489511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.490401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77638.719512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82779.123075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82760.316336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77638.719512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82779.123075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82760.316336                       # average overall mshr miss latency
system.l2.replacements                         113769                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       306077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           306077                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       306077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       306077                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             69247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69247                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13342462000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13342462000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        196889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            196889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.648294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104530.342677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104530.342677                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10789622000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10789622000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.648294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84530.342677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84530.342677                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97638.719512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97638.719512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77638.719512                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77638.719512                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        117052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            117052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5019228000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5019228000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       168061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        168061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.303515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98398.870788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98398.870788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3998620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3998620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.303491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78396.627782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78396.627782                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63828.672728                       # Cycle average of tags in use
system.l2.tags.total_refs                      726409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179305                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.051248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.133118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       107.657884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63720.881726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65532                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5990633                       # Number of tag accesses
system.l2.tags.data_accesses                  5990633                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11433408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11475392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4380864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4380864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            273813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74566891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74840704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       273813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           273813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28571307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28571307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28571307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           273813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74566891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103412010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006021966500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4097                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4097                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              459638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64456                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4265                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2257840500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  896495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5619696750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12592.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31342.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125387                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50697                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179303                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        71637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.312227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.254551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.554674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46048     64.28%     64.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5851      8.17%     72.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3397      4.74%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1911      2.67%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8080     11.28%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          785      1.10%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          452      0.63%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          375      0.52%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4738      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.710520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.946664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.987168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3840     93.73%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          256      6.25%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4097                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.700513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.670653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2708     66.10%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      1.29%     67.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1250     30.51%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      0.83%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      1.12%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4097                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11475136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4379008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11475392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4380864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152972712000                       # Total gap between requests
system.mem_ctrls.avgGap                     617437.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11433152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4379008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 273813.051660678408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74565221.018016114831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28559202.165742281824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17265500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5602431250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3308970294250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26319.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31360.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48340715.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            254255400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135139950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           638922900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          176556060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12103490880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27801634290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35467161120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76577160600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.424210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91910848000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5119920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56300126000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            257232780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            136722465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           641271960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180606780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12103490880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28132014270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35188946400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76640285535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.835901                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91184155500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5119920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57026818500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662203                       # number of overall hits
system.cpu.icache.overall_hits::total         9662203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67862000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67862000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67862000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67862000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662878                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662878                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662878                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662878                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100536.296296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100536.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100536.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100536.296296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66512000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66512000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98536.296296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98536.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98536.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98536.296296                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100536.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100536.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98536.296296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98536.296296                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.929615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14315.374815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.929615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.133772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164795                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77303699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77303699                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51669058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51669058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51669566                       # number of overall hits
system.cpu.dcache.overall_hits::total        51669566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       409511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         409511                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       417422                       # number of overall misses
system.cpu.dcache.overall_misses::total        417422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24961221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24961221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24961221000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24961221000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086988                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086988                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60953.725297                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60953.725297                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59798.527629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59798.527629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87750                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2420                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.260331                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       306077                       # number of writebacks
system.cpu.dcache.writebacks::total            306077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52467                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52467                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       357044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       357044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       364950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       364950                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22594825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22594825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23371693999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23371693999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63283.026742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63283.026742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64040.811067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64040.811067                       # average overall mshr miss latency
system.cpu.dcache.replacements                 360854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40967665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40967665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       160805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        160805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7560834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7560834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47018.649918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47018.649918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          650                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          650                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       160155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       160155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7205269000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7205269000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44989.347819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44989.347819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10701393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10701393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       248706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       248706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17400387000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17400387000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69963.680008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69963.680008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       196889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       196889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15389556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15389556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78163.615032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78163.615032                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    776868999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    776868999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98263.217683                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98263.217683                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4041.188960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            364950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.580058                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4041.188960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417061462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417061462                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 153330894000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
